
NoNameZz_MicroMouse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e314  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c8  0800e424  0800e424  0001e424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e9ec  0800e9ec  0002035c  2**0
                  CONTENTS
  4 .ARM          00000000  0800e9ec  0800e9ec  0002035c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e9ec  0800e9ec  0002035c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e9ec  0800e9ec  0001e9ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e9f0  0800e9f0  0001e9f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000035c  20000000  0800e9f4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ce4  20000360  0800ed50  00020360  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002044  0800ed50  00022044  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002035c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ce3a  00000000  00000000  00020385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f73  00000000  00000000  0003d1bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001548  00000000  00000000  00040138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001458  00000000  00000000  00041680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b805  00000000  00000000  00042ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018c6f  00000000  00000000  0005e2dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095f40  00000000  00000000  00076f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000049  00000000  00000000  0010ce8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062f8  00000000  00000000  0010ced8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000360 	.word	0x20000360
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e40c 	.word	0x0800e40c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000364 	.word	0x20000364
 800014c:	0800e40c 	.word	0x0800e40c

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001a2:	2afd      	cmp	r2, #253	; 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	; 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_drsub>:
 80002b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002bc:	e002      	b.n	80002c4 <__adddf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_dsub>:
 80002c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c4 <__adddf3>:
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ce:	ea94 0f05 	teq	r4, r5
 80002d2:	bf08      	it	eq
 80002d4:	ea90 0f02 	teqeq	r0, r2
 80002d8:	bf1f      	itttt	ne
 80002da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ea:	f000 80e2 	beq.w	80004b2 <__adddf3+0x1ee>
 80002ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f6:	bfb8      	it	lt
 80002f8:	426d      	neglt	r5, r5
 80002fa:	dd0c      	ble.n	8000316 <__adddf3+0x52>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	ea82 0000 	eor.w	r0, r2, r0
 800030a:	ea83 0101 	eor.w	r1, r3, r1
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	2d36      	cmp	r5, #54	; 0x36
 8000318:	bf88      	it	hi
 800031a:	bd30      	pophi	{r4, r5, pc}
 800031c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000320:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x70>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000338:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800033c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x84>
 8000342:	4252      	negs	r2, r2
 8000344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000348:	ea94 0f05 	teq	r4, r5
 800034c:	f000 80a7 	beq.w	800049e <__adddf3+0x1da>
 8000350:	f1a4 0401 	sub.w	r4, r4, #1
 8000354:	f1d5 0e20 	rsbs	lr, r5, #32
 8000358:	db0d      	blt.n	8000376 <__adddf3+0xb2>
 800035a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035e:	fa22 f205 	lsr.w	r2, r2, r5
 8000362:	1880      	adds	r0, r0, r2
 8000364:	f141 0100 	adc.w	r1, r1, #0
 8000368:	fa03 f20e 	lsl.w	r2, r3, lr
 800036c:	1880      	adds	r0, r0, r2
 800036e:	fa43 f305 	asr.w	r3, r3, r5
 8000372:	4159      	adcs	r1, r3
 8000374:	e00e      	b.n	8000394 <__adddf3+0xd0>
 8000376:	f1a5 0520 	sub.w	r5, r5, #32
 800037a:	f10e 0e20 	add.w	lr, lr, #32
 800037e:	2a01      	cmp	r2, #1
 8000380:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000384:	bf28      	it	cs
 8000386:	f04c 0c02 	orrcs.w	ip, ip, #2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	18c0      	adds	r0, r0, r3
 8000390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	d507      	bpl.n	80003aa <__adddf3+0xe6>
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	f1dc 0c00 	rsbs	ip, ip, #0
 80003a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ae:	d31b      	bcc.n	80003e8 <__adddf3+0x124>
 80003b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b4:	d30c      	bcc.n	80003d0 <__adddf3+0x10c>
 80003b6:	0849      	lsrs	r1, r1, #1
 80003b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c0:	f104 0401 	add.w	r4, r4, #1
 80003c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003cc:	f080 809a 	bcs.w	8000504 <__adddf3+0x240>
 80003d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d4:	bf08      	it	eq
 80003d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003da:	f150 0000 	adcs.w	r0, r0, #0
 80003de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e2:	ea41 0105 	orr.w	r1, r1, r5
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ec:	4140      	adcs	r0, r0
 80003ee:	eb41 0101 	adc.w	r1, r1, r1
 80003f2:	3c01      	subs	r4, #1
 80003f4:	bf28      	it	cs
 80003f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003fa:	d2e9      	bcs.n	80003d0 <__adddf3+0x10c>
 80003fc:	f091 0f00 	teq	r1, #0
 8000400:	bf04      	itt	eq
 8000402:	4601      	moveq	r1, r0
 8000404:	2000      	moveq	r0, #0
 8000406:	fab1 f381 	clz	r3, r1
 800040a:	bf08      	it	eq
 800040c:	3320      	addeq	r3, #32
 800040e:	f1a3 030b 	sub.w	r3, r3, #11
 8000412:	f1b3 0220 	subs.w	r2, r3, #32
 8000416:	da0c      	bge.n	8000432 <__adddf3+0x16e>
 8000418:	320c      	adds	r2, #12
 800041a:	dd08      	ble.n	800042e <__adddf3+0x16a>
 800041c:	f102 0c14 	add.w	ip, r2, #20
 8000420:	f1c2 020c 	rsb	r2, r2, #12
 8000424:	fa01 f00c 	lsl.w	r0, r1, ip
 8000428:	fa21 f102 	lsr.w	r1, r1, r2
 800042c:	e00c      	b.n	8000448 <__adddf3+0x184>
 800042e:	f102 0214 	add.w	r2, r2, #20
 8000432:	bfd8      	it	le
 8000434:	f1c2 0c20 	rsble	ip, r2, #32
 8000438:	fa01 f102 	lsl.w	r1, r1, r2
 800043c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000440:	bfdc      	itt	le
 8000442:	ea41 010c 	orrle.w	r1, r1, ip
 8000446:	4090      	lslle	r0, r2
 8000448:	1ae4      	subs	r4, r4, r3
 800044a:	bfa2      	ittt	ge
 800044c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000450:	4329      	orrge	r1, r5
 8000452:	bd30      	popge	{r4, r5, pc}
 8000454:	ea6f 0404 	mvn.w	r4, r4
 8000458:	3c1f      	subs	r4, #31
 800045a:	da1c      	bge.n	8000496 <__adddf3+0x1d2>
 800045c:	340c      	adds	r4, #12
 800045e:	dc0e      	bgt.n	800047e <__adddf3+0x1ba>
 8000460:	f104 0414 	add.w	r4, r4, #20
 8000464:	f1c4 0220 	rsb	r2, r4, #32
 8000468:	fa20 f004 	lsr.w	r0, r0, r4
 800046c:	fa01 f302 	lsl.w	r3, r1, r2
 8000470:	ea40 0003 	orr.w	r0, r0, r3
 8000474:	fa21 f304 	lsr.w	r3, r1, r4
 8000478:	ea45 0103 	orr.w	r1, r5, r3
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	f1c4 040c 	rsb	r4, r4, #12
 8000482:	f1c4 0220 	rsb	r2, r4, #32
 8000486:	fa20 f002 	lsr.w	r0, r0, r2
 800048a:	fa01 f304 	lsl.w	r3, r1, r4
 800048e:	ea40 0003 	orr.w	r0, r0, r3
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	fa21 f004 	lsr.w	r0, r1, r4
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f094 0f00 	teq	r4, #0
 80004a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a6:	bf06      	itte	eq
 80004a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004ac:	3401      	addeq	r4, #1
 80004ae:	3d01      	subne	r5, #1
 80004b0:	e74e      	b.n	8000350 <__adddf3+0x8c>
 80004b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b6:	bf18      	it	ne
 80004b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004bc:	d029      	beq.n	8000512 <__adddf3+0x24e>
 80004be:	ea94 0f05 	teq	r4, r5
 80004c2:	bf08      	it	eq
 80004c4:	ea90 0f02 	teqeq	r0, r2
 80004c8:	d005      	beq.n	80004d6 <__adddf3+0x212>
 80004ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ce:	bf04      	itt	eq
 80004d0:	4619      	moveq	r1, r3
 80004d2:	4610      	moveq	r0, r2
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	ea91 0f03 	teq	r1, r3
 80004da:	bf1e      	ittt	ne
 80004dc:	2100      	movne	r1, #0
 80004de:	2000      	movne	r0, #0
 80004e0:	bd30      	popne	{r4, r5, pc}
 80004e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e6:	d105      	bne.n	80004f4 <__adddf3+0x230>
 80004e8:	0040      	lsls	r0, r0, #1
 80004ea:	4149      	adcs	r1, r1
 80004ec:	bf28      	it	cs
 80004ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f8:	bf3c      	itt	cc
 80004fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fe:	bd30      	popcc	{r4, r5, pc}
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000516:	bf1a      	itte	ne
 8000518:	4619      	movne	r1, r3
 800051a:	4610      	movne	r0, r2
 800051c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000520:	bf1c      	itt	ne
 8000522:	460b      	movne	r3, r1
 8000524:	4602      	movne	r2, r0
 8000526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800052a:	bf06      	itte	eq
 800052c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000530:	ea91 0f03 	teqeq	r1, r3
 8000534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	bf00      	nop

0800053c <__aeabi_ui2d>:
 800053c:	f090 0f00 	teq	r0, #0
 8000540:	bf04      	itt	eq
 8000542:	2100      	moveq	r1, #0
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000550:	f04f 0500 	mov.w	r5, #0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e750      	b.n	80003fc <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_i2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000574:	bf48      	it	mi
 8000576:	4240      	negmi	r0, r0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e73e      	b.n	80003fc <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_f2d>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000586:	ea4f 0131 	mov.w	r1, r1, rrx
 800058a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058e:	bf1f      	itttt	ne
 8000590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800059c:	4770      	bxne	lr
 800059e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005a2:	bf08      	it	eq
 80005a4:	4770      	bxeq	lr
 80005a6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005aa:	bf04      	itt	eq
 80005ac:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e71c      	b.n	80003fc <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aed8 	beq.w	80003aa <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6bd      	b.n	80003aa <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_d2iz>:
 8000b64:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b68:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b6c:	d215      	bcs.n	8000b9a <__aeabi_d2iz+0x36>
 8000b6e:	d511      	bpl.n	8000b94 <__aeabi_d2iz+0x30>
 8000b70:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b74:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b78:	d912      	bls.n	8000ba0 <__aeabi_d2iz+0x3c>
 8000b7a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b82:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b86:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	bf18      	it	ne
 8000b90:	4240      	negne	r0, r0
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d105      	bne.n	8000bac <__aeabi_d2iz+0x48>
 8000ba0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba4:	bf08      	it	eq
 8000ba6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000baa:	4770      	bx	lr
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_d2uiz>:
 8000bb4:	004a      	lsls	r2, r1, #1
 8000bb6:	d211      	bcs.n	8000bdc <__aeabi_d2uiz+0x28>
 8000bb8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bbc:	d211      	bcs.n	8000be2 <__aeabi_d2uiz+0x2e>
 8000bbe:	d50d      	bpl.n	8000bdc <__aeabi_d2uiz+0x28>
 8000bc0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc8:	d40e      	bmi.n	8000be8 <__aeabi_d2uiz+0x34>
 8000bca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bda:	4770      	bx	lr
 8000bdc:	f04f 0000 	mov.w	r0, #0
 8000be0:	4770      	bx	lr
 8000be2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be6:	d102      	bne.n	8000bee <__aeabi_d2uiz+0x3a>
 8000be8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bec:	4770      	bx	lr
 8000bee:	f04f 0000 	mov.w	r0, #0
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_frsub>:
 8000bf4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	e002      	b.n	8000c00 <__addsf3>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_fsub>:
 8000bfc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c00 <__addsf3>:
 8000c00:	0042      	lsls	r2, r0, #1
 8000c02:	bf1f      	itttt	ne
 8000c04:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c08:	ea92 0f03 	teqne	r2, r3
 8000c0c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c10:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c14:	d06a      	beq.n	8000cec <__addsf3+0xec>
 8000c16:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c1a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c1e:	bfc1      	itttt	gt
 8000c20:	18d2      	addgt	r2, r2, r3
 8000c22:	4041      	eorgt	r1, r0
 8000c24:	4048      	eorgt	r0, r1
 8000c26:	4041      	eorgt	r1, r0
 8000c28:	bfb8      	it	lt
 8000c2a:	425b      	neglt	r3, r3
 8000c2c:	2b19      	cmp	r3, #25
 8000c2e:	bf88      	it	hi
 8000c30:	4770      	bxhi	lr
 8000c32:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c36:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c3e:	bf18      	it	ne
 8000c40:	4240      	negne	r0, r0
 8000c42:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c46:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c4a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c4e:	bf18      	it	ne
 8000c50:	4249      	negne	r1, r1
 8000c52:	ea92 0f03 	teq	r2, r3
 8000c56:	d03f      	beq.n	8000cd8 <__addsf3+0xd8>
 8000c58:	f1a2 0201 	sub.w	r2, r2, #1
 8000c5c:	fa41 fc03 	asr.w	ip, r1, r3
 8000c60:	eb10 000c 	adds.w	r0, r0, ip
 8000c64:	f1c3 0320 	rsb	r3, r3, #32
 8000c68:	fa01 f103 	lsl.w	r1, r1, r3
 8000c6c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c70:	d502      	bpl.n	8000c78 <__addsf3+0x78>
 8000c72:	4249      	negs	r1, r1
 8000c74:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c78:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c7c:	d313      	bcc.n	8000ca6 <__addsf3+0xa6>
 8000c7e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c82:	d306      	bcc.n	8000c92 <__addsf3+0x92>
 8000c84:	0840      	lsrs	r0, r0, #1
 8000c86:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c8a:	f102 0201 	add.w	r2, r2, #1
 8000c8e:	2afe      	cmp	r2, #254	; 0xfe
 8000c90:	d251      	bcs.n	8000d36 <__addsf3+0x136>
 8000c92:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c9a:	bf08      	it	eq
 8000c9c:	f020 0001 	biceq.w	r0, r0, #1
 8000ca0:	ea40 0003 	orr.w	r0, r0, r3
 8000ca4:	4770      	bx	lr
 8000ca6:	0049      	lsls	r1, r1, #1
 8000ca8:	eb40 0000 	adc.w	r0, r0, r0
 8000cac:	3a01      	subs	r2, #1
 8000cae:	bf28      	it	cs
 8000cb0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cb4:	d2ed      	bcs.n	8000c92 <__addsf3+0x92>
 8000cb6:	fab0 fc80 	clz	ip, r0
 8000cba:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cbe:	ebb2 020c 	subs.w	r2, r2, ip
 8000cc2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cc6:	bfaa      	itet	ge
 8000cc8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ccc:	4252      	neglt	r2, r2
 8000cce:	4318      	orrge	r0, r3
 8000cd0:	bfbc      	itt	lt
 8000cd2:	40d0      	lsrlt	r0, r2
 8000cd4:	4318      	orrlt	r0, r3
 8000cd6:	4770      	bx	lr
 8000cd8:	f092 0f00 	teq	r2, #0
 8000cdc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ce0:	bf06      	itte	eq
 8000ce2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000ce6:	3201      	addeq	r2, #1
 8000ce8:	3b01      	subne	r3, #1
 8000cea:	e7b5      	b.n	8000c58 <__addsf3+0x58>
 8000cec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cf0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf4:	bf18      	it	ne
 8000cf6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cfa:	d021      	beq.n	8000d40 <__addsf3+0x140>
 8000cfc:	ea92 0f03 	teq	r2, r3
 8000d00:	d004      	beq.n	8000d0c <__addsf3+0x10c>
 8000d02:	f092 0f00 	teq	r2, #0
 8000d06:	bf08      	it	eq
 8000d08:	4608      	moveq	r0, r1
 8000d0a:	4770      	bx	lr
 8000d0c:	ea90 0f01 	teq	r0, r1
 8000d10:	bf1c      	itt	ne
 8000d12:	2000      	movne	r0, #0
 8000d14:	4770      	bxne	lr
 8000d16:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d1a:	d104      	bne.n	8000d26 <__addsf3+0x126>
 8000d1c:	0040      	lsls	r0, r0, #1
 8000d1e:	bf28      	it	cs
 8000d20:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d24:	4770      	bx	lr
 8000d26:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d2a:	bf3c      	itt	cc
 8000d2c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d30:	4770      	bxcc	lr
 8000d32:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d36:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d3e:	4770      	bx	lr
 8000d40:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d44:	bf16      	itet	ne
 8000d46:	4608      	movne	r0, r1
 8000d48:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d4c:	4601      	movne	r1, r0
 8000d4e:	0242      	lsls	r2, r0, #9
 8000d50:	bf06      	itte	eq
 8000d52:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d56:	ea90 0f01 	teqeq	r0, r1
 8000d5a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d5e:	4770      	bx	lr

08000d60 <__aeabi_ui2f>:
 8000d60:	f04f 0300 	mov.w	r3, #0
 8000d64:	e004      	b.n	8000d70 <__aeabi_i2f+0x8>
 8000d66:	bf00      	nop

08000d68 <__aeabi_i2f>:
 8000d68:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d6c:	bf48      	it	mi
 8000d6e:	4240      	negmi	r0, r0
 8000d70:	ea5f 0c00 	movs.w	ip, r0
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d7c:	4601      	mov	r1, r0
 8000d7e:	f04f 0000 	mov.w	r0, #0
 8000d82:	e01c      	b.n	8000dbe <__aeabi_l2f+0x2a>

08000d84 <__aeabi_ul2f>:
 8000d84:	ea50 0201 	orrs.w	r2, r0, r1
 8000d88:	bf08      	it	eq
 8000d8a:	4770      	bxeq	lr
 8000d8c:	f04f 0300 	mov.w	r3, #0
 8000d90:	e00a      	b.n	8000da8 <__aeabi_l2f+0x14>
 8000d92:	bf00      	nop

08000d94 <__aeabi_l2f>:
 8000d94:	ea50 0201 	orrs.w	r2, r0, r1
 8000d98:	bf08      	it	eq
 8000d9a:	4770      	bxeq	lr
 8000d9c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000da0:	d502      	bpl.n	8000da8 <__aeabi_l2f+0x14>
 8000da2:	4240      	negs	r0, r0
 8000da4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da8:	ea5f 0c01 	movs.w	ip, r1
 8000dac:	bf02      	ittt	eq
 8000dae:	4684      	moveq	ip, r0
 8000db0:	4601      	moveq	r1, r0
 8000db2:	2000      	moveq	r0, #0
 8000db4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000db8:	bf08      	it	eq
 8000dba:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dbe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dc2:	fabc f28c 	clz	r2, ip
 8000dc6:	3a08      	subs	r2, #8
 8000dc8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dcc:	db10      	blt.n	8000df0 <__aeabi_l2f+0x5c>
 8000dce:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd2:	4463      	add	r3, ip
 8000dd4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd8:	f1c2 0220 	rsb	r2, r2, #32
 8000ddc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000de0:	fa20 f202 	lsr.w	r2, r0, r2
 8000de4:	eb43 0002 	adc.w	r0, r3, r2
 8000de8:	bf08      	it	eq
 8000dea:	f020 0001 	biceq.w	r0, r0, #1
 8000dee:	4770      	bx	lr
 8000df0:	f102 0220 	add.w	r2, r2, #32
 8000df4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000df8:	f1c2 0220 	rsb	r2, r2, #32
 8000dfc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e00:	fa21 f202 	lsr.w	r2, r1, r2
 8000e04:	eb43 0002 	adc.w	r0, r3, r2
 8000e08:	bf08      	it	eq
 8000e0a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e0e:	4770      	bx	lr

08000e10 <start_fill>:

void found(int16_t *index);
void set_wall(bool rbl, bool rbr, bool rbf);


void start_fill() {
 8000e10:	b590      	push	{r4, r7, lr}
 8000e12:	b089      	sub	sp, #36	; 0x24
 8000e14:	af00      	add	r7, sp, #0
	memset(visited, false, sizeof(visited));
 8000e16:	2264      	movs	r2, #100	; 0x64
 8000e18:	2100      	movs	r1, #0
 8000e1a:	48af      	ldr	r0, [pc, #700]	; (80010d8 <start_fill+0x2c8>)
 8000e1c:	f00c fe7a 	bl	800db14 <memset>
	memset(maze, 0, sizeof(maze));
 8000e20:	2264      	movs	r2, #100	; 0x64
 8000e22:	2100      	movs	r1, #0
 8000e24:	48ad      	ldr	r0, [pc, #692]	; (80010dc <start_fill+0x2cc>)
 8000e26:	f00c fe75 	bl	800db14 <memset>
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000e2a:	4bad      	ldr	r3, [pc, #692]	; (80010e0 <start_fill+0x2d0>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	2200      	movs	r2, #0
 8000e30:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000e32:	4bac      	ldr	r3, [pc, #688]	; (80010e4 <start_fill+0x2d4>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2200      	movs	r2, #0
 8000e38:	625a      	str	r2, [r3, #36]	; 0x24
	visited[starting_coordinates[1]][starting_coordinates[0]] = true;
 8000e3a:	4bab      	ldr	r3, [pc, #684]	; (80010e8 <start_fill+0x2d8>)
 8000e3c:	785b      	ldrb	r3, [r3, #1]
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4ba9      	ldr	r3, [pc, #676]	; (80010e8 <start_fill+0x2d8>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	4618      	mov	r0, r3
 8000e46:	4aa4      	ldr	r2, [pc, #656]	; (80010d8 <start_fill+0x2c8>)
 8000e48:	460b      	mov	r3, r1
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	440b      	add	r3, r1
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	4413      	add	r3, r2
 8000e52:	4403      	add	r3, r0
 8000e54:	2201      	movs	r2, #1
 8000e56:	701a      	strb	r2, [r3, #0]
	int16_t i = 0;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	81fb      	strh	r3, [r7, #14]
	x = starting_coordinates[0];
 8000e5c:	4ba2      	ldr	r3, [pc, #648]	; (80010e8 <start_fill+0x2d8>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	b25a      	sxtb	r2, r3
 8000e62:	4ba2      	ldr	r3, [pc, #648]	; (80010ec <start_fill+0x2dc>)
 8000e64:	701a      	strb	r2, [r3, #0]
	y = starting_coordinates[1] + 1;
 8000e66:	4ba0      	ldr	r3, [pc, #640]	; (80010e8 <start_fill+0x2d8>)
 8000e68:	785b      	ldrb	r3, [r3, #1]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	b25a      	sxtb	r2, r3
 8000e70:	4b9f      	ldr	r3, [pc, #636]	; (80010f0 <start_fill+0x2e0>)
 8000e72:	701a      	strb	r2, [r3, #0]
	maze[y - 1][x] |= bottom_wall;
 8000e74:	4b9e      	ldr	r3, [pc, #632]	; (80010f0 <start_fill+0x2e0>)
 8000e76:	f993 3000 	ldrsb.w	r3, [r3]
 8000e7a:	1e5a      	subs	r2, r3, #1
 8000e7c:	4b9b      	ldr	r3, [pc, #620]	; (80010ec <start_fill+0x2dc>)
 8000e7e:	f993 3000 	ldrsb.w	r3, [r3]
 8000e82:	4618      	mov	r0, r3
 8000e84:	4995      	ldr	r1, [pc, #596]	; (80010dc <start_fill+0x2cc>)
 8000e86:	4613      	mov	r3, r2
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	4413      	add	r3, r2
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	440b      	add	r3, r1
 8000e90:	4403      	add	r3, r0
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	4a96      	ldr	r2, [pc, #600]	; (80010f0 <start_fill+0x2e0>)
 8000e96:	f992 2000 	ldrsb.w	r2, [r2]
 8000e9a:	3a01      	subs	r2, #1
 8000e9c:	4993      	ldr	r1, [pc, #588]	; (80010ec <start_fill+0x2dc>)
 8000e9e:	f991 1000 	ldrsb.w	r1, [r1]
 8000ea2:	460c      	mov	r4, r1
 8000ea4:	f043 0301 	orr.w	r3, r3, #1
 8000ea8:	b2d8      	uxtb	r0, r3
 8000eaa:	498c      	ldr	r1, [pc, #560]	; (80010dc <start_fill+0x2cc>)
 8000eac:	4613      	mov	r3, r2
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	440b      	add	r3, r1
 8000eb6:	4423      	add	r3, r4
 8000eb8:	4602      	mov	r2, r0
 8000eba:	701a      	strb	r2, [r3, #0]
	direction = north;
 8000ebc:	4b8d      	ldr	r3, [pc, #564]	; (80010f4 <start_fill+0x2e4>)
 8000ebe:	2202      	movs	r2, #2
 8000ec0:	701a      	strb	r2, [r3, #0]
	bool frontfree, leftfree, rightfree;
	uint16_t left_Sensor0, right_Sensor0,
				left_Sensor45, right_Sensor45,
				left_Sensor90, right_Sensor90;
	while(1){
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ec8:	488b      	ldr	r0, [pc, #556]	; (80010f8 <start_fill+0x2e8>)
 8000eca:	f004 ff1d 	bl	8005d08 <HAL_GPIO_WritePin>
		vl53l0x_GetRanging_now(leftSensor0, &left_Sensor0);
 8000ece:	4b8b      	ldr	r3, [pc, #556]	; (80010fc <start_fill+0x2ec>)
 8000ed0:	691b      	ldr	r3, [r3, #16]
 8000ed2:	f107 020c 	add.w	r2, r7, #12
 8000ed6:	4611      	mov	r1, r2
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f00c fb63 	bl	800d5a4 <vl53l0x_GetRanging_now>
		vl53l0x_GetRanging_now(rightSensor0, &right_Sensor0);
 8000ede:	4b87      	ldr	r3, [pc, #540]	; (80010fc <start_fill+0x2ec>)
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	f107 020a 	add.w	r2, r7, #10
 8000ee6:	4611      	mov	r1, r2
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f00c fb5b 	bl	800d5a4 <vl53l0x_GetRanging_now>
		vl53l0x_GetRanging_now(leftSensor45, &left_Sensor45);
 8000eee:	4b83      	ldr	r3, [pc, #524]	; (80010fc <start_fill+0x2ec>)
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	f107 0208 	add.w	r2, r7, #8
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f00c fb53 	bl	800d5a4 <vl53l0x_GetRanging_now>
		vl53l0x_GetRanging_now(rightSensor45, &right_Sensor45);
 8000efe:	4b7f      	ldr	r3, [pc, #508]	; (80010fc <start_fill+0x2ec>)
 8000f00:	68db      	ldr	r3, [r3, #12]
 8000f02:	1dba      	adds	r2, r7, #6
 8000f04:	4611      	mov	r1, r2
 8000f06:	4618      	mov	r0, r3
 8000f08:	f00c fb4c 	bl	800d5a4 <vl53l0x_GetRanging_now>
		vl53l0x_GetRanging_now(leftSensor90, &left_Sensor90);
 8000f0c:	4b7b      	ldr	r3, [pc, #492]	; (80010fc <start_fill+0x2ec>)
 8000f0e:	695b      	ldr	r3, [r3, #20]
 8000f10:	1d3a      	adds	r2, r7, #4
 8000f12:	4611      	mov	r1, r2
 8000f14:	4618      	mov	r0, r3
 8000f16:	f00c fb45 	bl	800d5a4 <vl53l0x_GetRanging_now>
		vl53l0x_GetRanging_now(rightSensor90, &right_Sensor90);
 8000f1a:	4b78      	ldr	r3, [pc, #480]	; (80010fc <start_fill+0x2ec>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	1cba      	adds	r2, r7, #2
 8000f20:	4611      	mov	r1, r2
 8000f22:	4618      	mov	r0, r3
 8000f24:	f00c fb3e 	bl	800d5a4 <vl53l0x_GetRanging_now>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f2e:	4872      	ldr	r0, [pc, #456]	; (80010f8 <start_fill+0x2e8>)
 8000f30:	f004 feea 	bl	8005d08 <HAL_GPIO_WritePin>

		frontfree = (left_Sensor0 > HasfrontWallValue || right_Sensor0 > HasfrontWallValue);
 8000f34:	89bb      	ldrh	r3, [r7, #12]
 8000f36:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000f3a:	d803      	bhi.n	8000f44 <start_fill+0x134>
 8000f3c:	897b      	ldrh	r3, [r7, #10]
 8000f3e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000f42:	d901      	bls.n	8000f48 <start_fill+0x138>
 8000f44:	2301      	movs	r3, #1
 8000f46:	e000      	b.n	8000f4a <start_fill+0x13a>
 8000f48:	2300      	movs	r3, #0
 8000f4a:	77fb      	strb	r3, [r7, #31]
 8000f4c:	7ffb      	ldrb	r3, [r7, #31]
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	77fb      	strb	r3, [r7, #31]
		leftfree  = left_Sensor45 > HasleftWallValue_45;
 8000f54:	893b      	ldrh	r3, [r7, #8]
 8000f56:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8000f5a:	bf8c      	ite	hi
 8000f5c:	2301      	movhi	r3, #1
 8000f5e:	2300      	movls	r3, #0
 8000f60:	77bb      	strb	r3, [r7, #30]
		rightfree = right_Sensor45 > HasrightWallValue_45;
 8000f62:	88fb      	ldrh	r3, [r7, #6]
 8000f64:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8000f68:	bf8c      	ite	hi
 8000f6a:	2301      	movhi	r3, #1
 8000f6c:	2300      	movls	r3, #0
 8000f6e:	777b      	strb	r3, [r7, #29]
		set_wall(!leftfree, !rightfree, !frontfree);
 8000f70:	7fbb      	ldrb	r3, [r7, #30]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	bf14      	ite	ne
 8000f76:	2301      	movne	r3, #1
 8000f78:	2300      	moveq	r3, #0
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	f083 0301 	eor.w	r3, r3, #1
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	b2d8      	uxtb	r0, r3
 8000f88:	7f7b      	ldrb	r3, [r7, #29]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	bf14      	ite	ne
 8000f8e:	2301      	movne	r3, #1
 8000f90:	2300      	moveq	r3, #0
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	f083 0301 	eor.w	r3, r3, #1
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	b2d9      	uxtb	r1, r3
 8000fa0:	7ffb      	ldrb	r3, [r7, #31]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	bf14      	ite	ne
 8000fa6:	2301      	movne	r3, #1
 8000fa8:	2300      	moveq	r3, #0
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	f083 0301 	eor.w	r3, r3, #1
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	461a      	mov	r2, r3
 8000fba:	f001 fcf5 	bl	80029a8 <set_wall>
		switch(direction){
 8000fbe:	4b4d      	ldr	r3, [pc, #308]	; (80010f4 <start_fill+0x2e4>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b03      	cmp	r3, #3
 8000fc4:	f200 81a5 	bhi.w	8001312 <start_fill+0x502>
 8000fc8:	a201      	add	r2, pc, #4	; (adr r2, 8000fd0 <start_fill+0x1c0>)
 8000fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fce:	bf00      	nop
 8000fd0:	08000fe1 	.word	0x08000fe1
 8000fd4:	080010a3 	.word	0x080010a3
 8000fd8:	0800118f 	.word	0x0800118f
 8000fdc:	08001251 	.word	0x08001251
			case west:
				frontfree = frontfree && !visited[y][x - 1];
 8000fe0:	7ffb      	ldrb	r3, [r7, #31]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d016      	beq.n	8001014 <start_fill+0x204>
 8000fe6:	4b42      	ldr	r3, [pc, #264]	; (80010f0 <start_fill+0x2e0>)
 8000fe8:	f993 3000 	ldrsb.w	r3, [r3]
 8000fec:	4618      	mov	r0, r3
 8000fee:	4b3f      	ldr	r3, [pc, #252]	; (80010ec <start_fill+0x2dc>)
 8000ff0:	f993 3000 	ldrsb.w	r3, [r3]
 8000ff4:	1e5a      	subs	r2, r3, #1
 8000ff6:	4938      	ldr	r1, [pc, #224]	; (80010d8 <start_fill+0x2c8>)
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	4403      	add	r3, r0
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	440b      	add	r3, r1
 8001002:	4413      	add	r3, r2
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	f083 0301 	eor.w	r3, r3, #1
 800100a:	b2db      	uxtb	r3, r3
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <start_fill+0x204>
 8001010:	2301      	movs	r3, #1
 8001012:	e000      	b.n	8001016 <start_fill+0x206>
 8001014:	2300      	movs	r3, #0
 8001016:	77fb      	strb	r3, [r7, #31]
 8001018:	7ffb      	ldrb	r3, [r7, #31]
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	77fb      	strb	r3, [r7, #31]
				leftfree  = leftfree && !visited[y + 1][x];
 8001020:	7fbb      	ldrb	r3, [r7, #30]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d016      	beq.n	8001054 <start_fill+0x244>
 8001026:	4b32      	ldr	r3, [pc, #200]	; (80010f0 <start_fill+0x2e0>)
 8001028:	f993 3000 	ldrsb.w	r3, [r3]
 800102c:	1c5a      	adds	r2, r3, #1
 800102e:	4b2f      	ldr	r3, [pc, #188]	; (80010ec <start_fill+0x2dc>)
 8001030:	f993 3000 	ldrsb.w	r3, [r3]
 8001034:	4618      	mov	r0, r3
 8001036:	4928      	ldr	r1, [pc, #160]	; (80010d8 <start_fill+0x2c8>)
 8001038:	4613      	mov	r3, r2
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	4413      	add	r3, r2
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	440b      	add	r3, r1
 8001042:	4403      	add	r3, r0
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	f083 0301 	eor.w	r3, r3, #1
 800104a:	b2db      	uxtb	r3, r3
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <start_fill+0x244>
 8001050:	2301      	movs	r3, #1
 8001052:	e000      	b.n	8001056 <start_fill+0x246>
 8001054:	2300      	movs	r3, #0
 8001056:	77bb      	strb	r3, [r7, #30]
 8001058:	7fbb      	ldrb	r3, [r7, #30]
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	77bb      	strb	r3, [r7, #30]
				rightfree  = rightfree && !visited[y - 1][x];
 8001060:	7f7b      	ldrb	r3, [r7, #29]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d016      	beq.n	8001094 <start_fill+0x284>
 8001066:	4b22      	ldr	r3, [pc, #136]	; (80010f0 <start_fill+0x2e0>)
 8001068:	f993 3000 	ldrsb.w	r3, [r3]
 800106c:	1e5a      	subs	r2, r3, #1
 800106e:	4b1f      	ldr	r3, [pc, #124]	; (80010ec <start_fill+0x2dc>)
 8001070:	f993 3000 	ldrsb.w	r3, [r3]
 8001074:	4618      	mov	r0, r3
 8001076:	4918      	ldr	r1, [pc, #96]	; (80010d8 <start_fill+0x2c8>)
 8001078:	4613      	mov	r3, r2
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	4413      	add	r3, r2
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	440b      	add	r3, r1
 8001082:	4403      	add	r3, r0
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	f083 0301 	eor.w	r3, r3, #1
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <start_fill+0x284>
 8001090:	2301      	movs	r3, #1
 8001092:	e000      	b.n	8001096 <start_fill+0x286>
 8001094:	2300      	movs	r3, #0
 8001096:	777b      	strb	r3, [r7, #29]
 8001098:	7f7b      	ldrb	r3, [r7, #29]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	777b      	strb	r3, [r7, #29]
				break;
 80010a0:	e137      	b.n	8001312 <start_fill+0x502>
			case east:
				frontfree = frontfree && !visited[y][x + 1];
 80010a2:	7ffb      	ldrb	r3, [r7, #31]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d02b      	beq.n	8001100 <start_fill+0x2f0>
 80010a8:	4b11      	ldr	r3, [pc, #68]	; (80010f0 <start_fill+0x2e0>)
 80010aa:	f993 3000 	ldrsb.w	r3, [r3]
 80010ae:	4618      	mov	r0, r3
 80010b0:	4b0e      	ldr	r3, [pc, #56]	; (80010ec <start_fill+0x2dc>)
 80010b2:	f993 3000 	ldrsb.w	r3, [r3]
 80010b6:	1c5a      	adds	r2, r3, #1
 80010b8:	4907      	ldr	r1, [pc, #28]	; (80010d8 <start_fill+0x2c8>)
 80010ba:	4603      	mov	r3, r0
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	4403      	add	r3, r0
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	440b      	add	r3, r1
 80010c4:	4413      	add	r3, r2
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	f083 0301 	eor.w	r3, r3, #1
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d016      	beq.n	8001100 <start_fill+0x2f0>
 80010d2:	2301      	movs	r3, #1
 80010d4:	e015      	b.n	8001102 <start_fill+0x2f2>
 80010d6:	bf00      	nop
 80010d8:	20000688 	.word	0x20000688
 80010dc:	20000624 	.word	0x20000624
 80010e0:	2000054c 	.word	0x2000054c
 80010e4:	20000594 	.word	0x20000594
 80010e8:	0800e8f4 	.word	0x0800e8f4
 80010ec:	200004aa 	.word	0x200004aa
 80010f0:	200004ab 	.word	0x200004ab
 80010f4:	200004ac 	.word	0x200004ac
 80010f8:	40011000 	.word	0x40011000
 80010fc:	20001078 	.word	0x20001078
 8001100:	2300      	movs	r3, #0
 8001102:	77fb      	strb	r3, [r7, #31]
 8001104:	7ffb      	ldrb	r3, [r7, #31]
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	77fb      	strb	r3, [r7, #31]
				leftfree  = leftfree && !visited[y - 1][x];
 800110c:	7fbb      	ldrb	r3, [r7, #30]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d016      	beq.n	8001140 <start_fill+0x330>
 8001112:	4bb6      	ldr	r3, [pc, #728]	; (80013ec <start_fill+0x5dc>)
 8001114:	f993 3000 	ldrsb.w	r3, [r3]
 8001118:	1e5a      	subs	r2, r3, #1
 800111a:	4bb5      	ldr	r3, [pc, #724]	; (80013f0 <start_fill+0x5e0>)
 800111c:	f993 3000 	ldrsb.w	r3, [r3]
 8001120:	4618      	mov	r0, r3
 8001122:	49b4      	ldr	r1, [pc, #720]	; (80013f4 <start_fill+0x5e4>)
 8001124:	4613      	mov	r3, r2
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	4413      	add	r3, r2
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	440b      	add	r3, r1
 800112e:	4403      	add	r3, r0
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	f083 0301 	eor.w	r3, r3, #1
 8001136:	b2db      	uxtb	r3, r3
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <start_fill+0x330>
 800113c:	2301      	movs	r3, #1
 800113e:	e000      	b.n	8001142 <start_fill+0x332>
 8001140:	2300      	movs	r3, #0
 8001142:	77bb      	strb	r3, [r7, #30]
 8001144:	7fbb      	ldrb	r3, [r7, #30]
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	77bb      	strb	r3, [r7, #30]
				rightfree  = rightfree && !visited[y + 1][x];
 800114c:	7f7b      	ldrb	r3, [r7, #29]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d016      	beq.n	8001180 <start_fill+0x370>
 8001152:	4ba6      	ldr	r3, [pc, #664]	; (80013ec <start_fill+0x5dc>)
 8001154:	f993 3000 	ldrsb.w	r3, [r3]
 8001158:	1c5a      	adds	r2, r3, #1
 800115a:	4ba5      	ldr	r3, [pc, #660]	; (80013f0 <start_fill+0x5e0>)
 800115c:	f993 3000 	ldrsb.w	r3, [r3]
 8001160:	4618      	mov	r0, r3
 8001162:	49a4      	ldr	r1, [pc, #656]	; (80013f4 <start_fill+0x5e4>)
 8001164:	4613      	mov	r3, r2
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	4413      	add	r3, r2
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	440b      	add	r3, r1
 800116e:	4403      	add	r3, r0
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	f083 0301 	eor.w	r3, r3, #1
 8001176:	b2db      	uxtb	r3, r3
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <start_fill+0x370>
 800117c:	2301      	movs	r3, #1
 800117e:	e000      	b.n	8001182 <start_fill+0x372>
 8001180:	2300      	movs	r3, #0
 8001182:	777b      	strb	r3, [r7, #29]
 8001184:	7f7b      	ldrb	r3, [r7, #29]
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	777b      	strb	r3, [r7, #29]
				break;
 800118c:	e0c1      	b.n	8001312 <start_fill+0x502>
			case north:
				frontfree = frontfree && !visited[y - 1][x];
 800118e:	7ffb      	ldrb	r3, [r7, #31]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d016      	beq.n	80011c2 <start_fill+0x3b2>
 8001194:	4b95      	ldr	r3, [pc, #596]	; (80013ec <start_fill+0x5dc>)
 8001196:	f993 3000 	ldrsb.w	r3, [r3]
 800119a:	1e5a      	subs	r2, r3, #1
 800119c:	4b94      	ldr	r3, [pc, #592]	; (80013f0 <start_fill+0x5e0>)
 800119e:	f993 3000 	ldrsb.w	r3, [r3]
 80011a2:	4618      	mov	r0, r3
 80011a4:	4993      	ldr	r1, [pc, #588]	; (80013f4 <start_fill+0x5e4>)
 80011a6:	4613      	mov	r3, r2
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	4413      	add	r3, r2
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	440b      	add	r3, r1
 80011b0:	4403      	add	r3, r0
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	f083 0301 	eor.w	r3, r3, #1
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <start_fill+0x3b2>
 80011be:	2301      	movs	r3, #1
 80011c0:	e000      	b.n	80011c4 <start_fill+0x3b4>
 80011c2:	2300      	movs	r3, #0
 80011c4:	77fb      	strb	r3, [r7, #31]
 80011c6:	7ffb      	ldrb	r3, [r7, #31]
 80011c8:	f003 0301 	and.w	r3, r3, #1
 80011cc:	77fb      	strb	r3, [r7, #31]
				leftfree  = leftfree && !visited[y][x - 1];
 80011ce:	7fbb      	ldrb	r3, [r7, #30]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d016      	beq.n	8001202 <start_fill+0x3f2>
 80011d4:	4b85      	ldr	r3, [pc, #532]	; (80013ec <start_fill+0x5dc>)
 80011d6:	f993 3000 	ldrsb.w	r3, [r3]
 80011da:	4618      	mov	r0, r3
 80011dc:	4b84      	ldr	r3, [pc, #528]	; (80013f0 <start_fill+0x5e0>)
 80011de:	f993 3000 	ldrsb.w	r3, [r3]
 80011e2:	1e5a      	subs	r2, r3, #1
 80011e4:	4983      	ldr	r1, [pc, #524]	; (80013f4 <start_fill+0x5e4>)
 80011e6:	4603      	mov	r3, r0
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	4403      	add	r3, r0
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	440b      	add	r3, r1
 80011f0:	4413      	add	r3, r2
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	f083 0301 	eor.w	r3, r3, #1
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <start_fill+0x3f2>
 80011fe:	2301      	movs	r3, #1
 8001200:	e000      	b.n	8001204 <start_fill+0x3f4>
 8001202:	2300      	movs	r3, #0
 8001204:	77bb      	strb	r3, [r7, #30]
 8001206:	7fbb      	ldrb	r3, [r7, #30]
 8001208:	f003 0301 	and.w	r3, r3, #1
 800120c:	77bb      	strb	r3, [r7, #30]
				rightfree  = rightfree && !visited[y][x + 1];
 800120e:	7f7b      	ldrb	r3, [r7, #29]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d016      	beq.n	8001242 <start_fill+0x432>
 8001214:	4b75      	ldr	r3, [pc, #468]	; (80013ec <start_fill+0x5dc>)
 8001216:	f993 3000 	ldrsb.w	r3, [r3]
 800121a:	4618      	mov	r0, r3
 800121c:	4b74      	ldr	r3, [pc, #464]	; (80013f0 <start_fill+0x5e0>)
 800121e:	f993 3000 	ldrsb.w	r3, [r3]
 8001222:	1c5a      	adds	r2, r3, #1
 8001224:	4973      	ldr	r1, [pc, #460]	; (80013f4 <start_fill+0x5e4>)
 8001226:	4603      	mov	r3, r0
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	4403      	add	r3, r0
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	440b      	add	r3, r1
 8001230:	4413      	add	r3, r2
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	f083 0301 	eor.w	r3, r3, #1
 8001238:	b2db      	uxtb	r3, r3
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <start_fill+0x432>
 800123e:	2301      	movs	r3, #1
 8001240:	e000      	b.n	8001244 <start_fill+0x434>
 8001242:	2300      	movs	r3, #0
 8001244:	777b      	strb	r3, [r7, #29]
 8001246:	7f7b      	ldrb	r3, [r7, #29]
 8001248:	f003 0301 	and.w	r3, r3, #1
 800124c:	777b      	strb	r3, [r7, #29]
				break;
 800124e:	e060      	b.n	8001312 <start_fill+0x502>
			case south:
				frontfree = frontfree && !visited[y + 1][x];
 8001250:	7ffb      	ldrb	r3, [r7, #31]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d016      	beq.n	8001284 <start_fill+0x474>
 8001256:	4b65      	ldr	r3, [pc, #404]	; (80013ec <start_fill+0x5dc>)
 8001258:	f993 3000 	ldrsb.w	r3, [r3]
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	4b64      	ldr	r3, [pc, #400]	; (80013f0 <start_fill+0x5e0>)
 8001260:	f993 3000 	ldrsb.w	r3, [r3]
 8001264:	4618      	mov	r0, r3
 8001266:	4963      	ldr	r1, [pc, #396]	; (80013f4 <start_fill+0x5e4>)
 8001268:	4613      	mov	r3, r2
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	4413      	add	r3, r2
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	440b      	add	r3, r1
 8001272:	4403      	add	r3, r0
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	f083 0301 	eor.w	r3, r3, #1
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <start_fill+0x474>
 8001280:	2301      	movs	r3, #1
 8001282:	e000      	b.n	8001286 <start_fill+0x476>
 8001284:	2300      	movs	r3, #0
 8001286:	77fb      	strb	r3, [r7, #31]
 8001288:	7ffb      	ldrb	r3, [r7, #31]
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	77fb      	strb	r3, [r7, #31]
				leftfree  = leftfree && !visited[y][x + 1];
 8001290:	7fbb      	ldrb	r3, [r7, #30]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d016      	beq.n	80012c4 <start_fill+0x4b4>
 8001296:	4b55      	ldr	r3, [pc, #340]	; (80013ec <start_fill+0x5dc>)
 8001298:	f993 3000 	ldrsb.w	r3, [r3]
 800129c:	4618      	mov	r0, r3
 800129e:	4b54      	ldr	r3, [pc, #336]	; (80013f0 <start_fill+0x5e0>)
 80012a0:	f993 3000 	ldrsb.w	r3, [r3]
 80012a4:	1c5a      	adds	r2, r3, #1
 80012a6:	4953      	ldr	r1, [pc, #332]	; (80013f4 <start_fill+0x5e4>)
 80012a8:	4603      	mov	r3, r0
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	4403      	add	r3, r0
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	440b      	add	r3, r1
 80012b2:	4413      	add	r3, r2
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	f083 0301 	eor.w	r3, r3, #1
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <start_fill+0x4b4>
 80012c0:	2301      	movs	r3, #1
 80012c2:	e000      	b.n	80012c6 <start_fill+0x4b6>
 80012c4:	2300      	movs	r3, #0
 80012c6:	77bb      	strb	r3, [r7, #30]
 80012c8:	7fbb      	ldrb	r3, [r7, #30]
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	77bb      	strb	r3, [r7, #30]
				rightfree  = rightfree && !visited[y][x - 1];
 80012d0:	7f7b      	ldrb	r3, [r7, #29]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d016      	beq.n	8001304 <start_fill+0x4f4>
 80012d6:	4b45      	ldr	r3, [pc, #276]	; (80013ec <start_fill+0x5dc>)
 80012d8:	f993 3000 	ldrsb.w	r3, [r3]
 80012dc:	4618      	mov	r0, r3
 80012de:	4b44      	ldr	r3, [pc, #272]	; (80013f0 <start_fill+0x5e0>)
 80012e0:	f993 3000 	ldrsb.w	r3, [r3]
 80012e4:	1e5a      	subs	r2, r3, #1
 80012e6:	4943      	ldr	r1, [pc, #268]	; (80013f4 <start_fill+0x5e4>)
 80012e8:	4603      	mov	r3, r0
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	4403      	add	r3, r0
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	440b      	add	r3, r1
 80012f2:	4413      	add	r3, r2
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	f083 0301 	eor.w	r3, r3, #1
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <start_fill+0x4f4>
 8001300:	2301      	movs	r3, #1
 8001302:	e000      	b.n	8001306 <start_fill+0x4f6>
 8001304:	2300      	movs	r3, #0
 8001306:	777b      	strb	r3, [r7, #29]
 8001308:	7f7b      	ldrb	r3, [r7, #29]
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	777b      	strb	r3, [r7, #29]
				break;
 8001310:	bf00      	nop
		}
		visited[y][x] = true;
 8001312:	4b36      	ldr	r3, [pc, #216]	; (80013ec <start_fill+0x5dc>)
 8001314:	f993 3000 	ldrsb.w	r3, [r3]
 8001318:	4619      	mov	r1, r3
 800131a:	4b35      	ldr	r3, [pc, #212]	; (80013f0 <start_fill+0x5e0>)
 800131c:	f993 3000 	ldrsb.w	r3, [r3]
 8001320:	4618      	mov	r0, r3
 8001322:	4a34      	ldr	r2, [pc, #208]	; (80013f4 <start_fill+0x5e4>)
 8001324:	460b      	mov	r3, r1
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	440b      	add	r3, r1
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	4413      	add	r3, r2
 800132e:	4403      	add	r3, r0
 8001330:	2201      	movs	r2, #1
 8001332:	701a      	strb	r2, [r3, #0]
		if(x == ending_coordinates[0] && y == ending_coordinates[1]){
 8001334:	4b2e      	ldr	r3, [pc, #184]	; (80013f0 <start_fill+0x5e0>)
 8001336:	f993 3000 	ldrsb.w	r3, [r3]
 800133a:	461a      	mov	r2, r3
 800133c:	4b2e      	ldr	r3, [pc, #184]	; (80013f8 <start_fill+0x5e8>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	429a      	cmp	r2, r3
 8001342:	d161      	bne.n	8001408 <start_fill+0x5f8>
 8001344:	4b29      	ldr	r3, [pc, #164]	; (80013ec <start_fill+0x5dc>)
 8001346:	f993 3000 	ldrsb.w	r3, [r3]
 800134a:	461a      	mov	r2, r3
 800134c:	4b2a      	ldr	r3, [pc, #168]	; (80013f8 <start_fill+0x5e8>)
 800134e:	785b      	ldrb	r3, [r3, #1]
 8001350:	429a      	cmp	r2, r3
 8001352:	d159      	bne.n	8001408 <start_fill+0x5f8>
			found(&i);
 8001354:	f107 030e 	add.w	r3, r7, #14
 8001358:	4618      	mov	r0, r3
 800135a:	f001 fa79 	bl	8002850 <found>
			maze[y][x] |= top_wall;
 800135e:	4b23      	ldr	r3, [pc, #140]	; (80013ec <start_fill+0x5dc>)
 8001360:	f993 3000 	ldrsb.w	r3, [r3]
 8001364:	4619      	mov	r1, r3
 8001366:	4b22      	ldr	r3, [pc, #136]	; (80013f0 <start_fill+0x5e0>)
 8001368:	f993 3000 	ldrsb.w	r3, [r3]
 800136c:	4618      	mov	r0, r3
 800136e:	4a23      	ldr	r2, [pc, #140]	; (80013fc <start_fill+0x5ec>)
 8001370:	460b      	mov	r3, r1
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	440b      	add	r3, r1
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	4413      	add	r3, r2
 800137a:	4403      	add	r3, r0
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	4a1b      	ldr	r2, [pc, #108]	; (80013ec <start_fill+0x5dc>)
 8001380:	f992 2000 	ldrsb.w	r2, [r2]
 8001384:	4611      	mov	r1, r2
 8001386:	4a1a      	ldr	r2, [pc, #104]	; (80013f0 <start_fill+0x5e0>)
 8001388:	f992 2000 	ldrsb.w	r2, [r2]
 800138c:	4614      	mov	r4, r2
 800138e:	f043 0302 	orr.w	r3, r3, #2
 8001392:	b2d8      	uxtb	r0, r3
 8001394:	4a19      	ldr	r2, [pc, #100]	; (80013fc <start_fill+0x5ec>)
 8001396:	460b      	mov	r3, r1
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	440b      	add	r3, r1
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	4413      	add	r3, r2
 80013a0:	4423      	add	r3, r4
 80013a2:	4602      	mov	r2, r0
 80013a4:	701a      	strb	r2, [r3, #0]
			found_path = 1;
 80013a6:	4b16      	ldr	r3, [pc, #88]	; (8001400 <start_fill+0x5f0>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	701a      	strb	r2, [r3, #0]
			brake(2);
 80013ac:	2002      	movs	r0, #2
 80013ae:	f004 f8ff 	bl	80055b0 <brake>
			for(int i = 0; i < 15; i++){
 80013b2:	2300      	movs	r3, #0
 80013b4:	61bb      	str	r3, [r7, #24]
 80013b6:	e014      	b.n	80013e2 <start_fill+0x5d2>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80013b8:	2200      	movs	r2, #0
 80013ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013be:	4811      	ldr	r0, [pc, #68]	; (8001404 <start_fill+0x5f4>)
 80013c0:	f004 fca2 	bl	8005d08 <HAL_GPIO_WritePin>
				HAL_Delay(100);
 80013c4:	2064      	movs	r0, #100	; 0x64
 80013c6:	f004 f9b7 	bl	8005738 <HAL_Delay>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80013ca:	2201      	movs	r2, #1
 80013cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013d0:	480c      	ldr	r0, [pc, #48]	; (8001404 <start_fill+0x5f4>)
 80013d2:	f004 fc99 	bl	8005d08 <HAL_GPIO_WritePin>
				HAL_Delay(100);
 80013d6:	2064      	movs	r0, #100	; 0x64
 80013d8:	f004 f9ae 	bl	8005738 <HAL_Delay>
			for(int i = 0; i < 15; i++){
 80013dc:	69bb      	ldr	r3, [r7, #24]
 80013de:	3301      	adds	r3, #1
 80013e0:	61bb      	str	r3, [r7, #24]
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	2b0e      	cmp	r3, #14
 80013e6:	dde7      	ble.n	80013b8 <start_fill+0x5a8>
			}
			break;
 80013e8:	f001 b952 	b.w	8002690 <start_fill+0x1880>
 80013ec:	200004ab 	.word	0x200004ab
 80013f0:	200004aa 	.word	0x200004aa
 80013f4:	20000688 	.word	0x20000688
 80013f8:	0800e8f8 	.word	0x0800e8f8
 80013fc:	20000624 	.word	0x20000624
 8001400:	200006ee 	.word	0x200006ee
 8001404:	40011000 	.word	0x40011000
		}

		if((leftfree && rightfree) || (leftfree && frontfree) || (rightfree && frontfree)){
 8001408:	7fbb      	ldrb	r3, [r7, #30]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d002      	beq.n	8001414 <start_fill+0x604>
 800140e:	7f7b      	ldrb	r3, [r7, #29]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d10d      	bne.n	8001430 <start_fill+0x620>
 8001414:	7fbb      	ldrb	r3, [r7, #30]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d002      	beq.n	8001420 <start_fill+0x610>
 800141a:	7ffb      	ldrb	r3, [r7, #31]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d107      	bne.n	8001430 <start_fill+0x620>
 8001420:	7f7b      	ldrb	r3, [r7, #29]
 8001422:	2b00      	cmp	r3, #0
 8001424:	f000 80cb 	beq.w	80015be <start_fill+0x7ae>
 8001428:	7ffb      	ldrb	r3, [r7, #31]
 800142a:	2b00      	cmp	r3, #0
 800142c:	f000 80c7 	beq.w	80015be <start_fill+0x7ae>
			i++;
 8001430:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001434:	b29b      	uxth	r3, r3
 8001436:	3301      	adds	r3, #1
 8001438:	b29b      	uxth	r3, r3
 800143a:	b21b      	sxth	r3, r3
 800143c:	81fb      	strh	r3, [r7, #14]
			stack[i][1] = x;
 800143e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001442:	4619      	mov	r1, r3
 8001444:	4bce      	ldr	r3, [pc, #824]	; (8001780 <start_fill+0x970>)
 8001446:	f993 0000 	ldrsb.w	r0, [r3]
 800144a:	4ace      	ldr	r2, [pc, #824]	; (8001784 <start_fill+0x974>)
 800144c:	460b      	mov	r3, r1
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	440b      	add	r3, r1
 8001452:	4413      	add	r3, r2
 8001454:	3301      	adds	r3, #1
 8001456:	4602      	mov	r2, r0
 8001458:	701a      	strb	r2, [r3, #0]
			stack[i][2] = y;
 800145a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800145e:	4619      	mov	r1, r3
 8001460:	4bc9      	ldr	r3, [pc, #804]	; (8001788 <start_fill+0x978>)
 8001462:	f993 0000 	ldrsb.w	r0, [r3]
 8001466:	4ac7      	ldr	r2, [pc, #796]	; (8001784 <start_fill+0x974>)
 8001468:	460b      	mov	r3, r1
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	440b      	add	r3, r1
 800146e:	4413      	add	r3, r2
 8001470:	3302      	adds	r3, #2
 8001472:	4602      	mov	r2, r0
 8001474:	701a      	strb	r2, [r3, #0]
			if(direction == west){
 8001476:	4bc5      	ldr	r3, [pc, #788]	; (800178c <start_fill+0x97c>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d133      	bne.n	80014e6 <start_fill+0x6d6>
				if(rightfree){
 800147e:	7f7b      	ldrb	r3, [r7, #29]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d01c      	beq.n	80014be <start_fill+0x6ae>
					stack[i][0] = turn_right_90;
 8001484:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001488:	4619      	mov	r1, r3
 800148a:	4abe      	ldr	r2, [pc, #760]	; (8001784 <start_fill+0x974>)
 800148c:	460b      	mov	r3, r1
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	440b      	add	r3, r1
 8001492:	4413      	add	r3, r2
 8001494:	22ff      	movs	r2, #255	; 0xff
 8001496:	701a      	strb	r2, [r3, #0]
					turnRightHere;
 8001498:	2300      	movs	r3, #0
 800149a:	2201      	movs	r2, #1
 800149c:	f04f 0000 	mov.w	r0, #0
 80014a0:	49bb      	ldr	r1, [pc, #748]	; (8001790 <start_fill+0x980>)
 80014a2:	f003 fae1 	bl	8004a68 <go_straight>
 80014a6:	48b9      	ldr	r0, [pc, #740]	; (800178c <start_fill+0x97c>)
 80014a8:	f003 f982 	bl	80047b0 <turn_right90>
 80014ac:	2300      	movs	r3, #0
 80014ae:	2200      	movs	r2, #0
 80014b0:	f04f 0000 	mov.w	r0, #0
 80014b4:	49b7      	ldr	r1, [pc, #732]	; (8001794 <start_fill+0x984>)
 80014b6:	f003 fad7 	bl	8004a68 <go_straight>
			if(direction == west){
 80014ba:	f001 b8e7 	b.w	800268c <start_fill+0x187c>
				} else {
					stack[i][0] = straight;
 80014be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014c2:	4619      	mov	r1, r3
 80014c4:	4aaf      	ldr	r2, [pc, #700]	; (8001784 <start_fill+0x974>)
 80014c6:	460b      	mov	r3, r1
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	440b      	add	r3, r1
 80014cc:	4413      	add	r3, r2
 80014ce:	22fa      	movs	r2, #250	; 0xfa
 80014d0:	701a      	strb	r2, [r3, #0]
					go_straight(square_size, 0, -1);
 80014d2:	f04f 33ff 	mov.w	r3, #4294967295
 80014d6:	2200      	movs	r2, #0
 80014d8:	a1a5      	add	r1, pc, #660	; (adr r1, 8001770 <start_fill+0x960>)
 80014da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80014de:	f003 fac3 	bl	8004a68 <go_straight>
			if(direction == west){
 80014e2:	f001 b8d3 	b.w	800268c <start_fill+0x187c>
				}
			} else if(direction == east){
 80014e6:	4ba9      	ldr	r3, [pc, #676]	; (800178c <start_fill+0x97c>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d133      	bne.n	8001556 <start_fill+0x746>
				if(leftfree){
 80014ee:	7fbb      	ldrb	r3, [r7, #30]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d01c      	beq.n	800152e <start_fill+0x71e>
					stack[i][0] = turn_left_90;
 80014f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014f8:	4619      	mov	r1, r3
 80014fa:	4aa2      	ldr	r2, [pc, #648]	; (8001784 <start_fill+0x974>)
 80014fc:	460b      	mov	r3, r1
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	440b      	add	r3, r1
 8001502:	4413      	add	r3, r2
 8001504:	22fc      	movs	r2, #252	; 0xfc
 8001506:	701a      	strb	r2, [r3, #0]
					turnLeftHere;
 8001508:	2300      	movs	r3, #0
 800150a:	2201      	movs	r2, #1
 800150c:	a19a      	add	r1, pc, #616	; (adr r1, 8001778 <start_fill+0x968>)
 800150e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001512:	f003 faa9 	bl	8004a68 <go_straight>
 8001516:	489d      	ldr	r0, [pc, #628]	; (800178c <start_fill+0x97c>)
 8001518:	f003 f812 	bl	8004540 <turn_left90>
 800151c:	2300      	movs	r3, #0
 800151e:	2200      	movs	r2, #0
 8001520:	f04f 0000 	mov.w	r0, #0
 8001524:	499c      	ldr	r1, [pc, #624]	; (8001798 <start_fill+0x988>)
 8001526:	f003 fa9f 	bl	8004a68 <go_straight>
			if(direction == west){
 800152a:	f001 b8af 	b.w	800268c <start_fill+0x187c>
				} else {
					stack[i][0] = straight;
 800152e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001532:	4619      	mov	r1, r3
 8001534:	4a93      	ldr	r2, [pc, #588]	; (8001784 <start_fill+0x974>)
 8001536:	460b      	mov	r3, r1
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	440b      	add	r3, r1
 800153c:	4413      	add	r3, r2
 800153e:	22fa      	movs	r2, #250	; 0xfa
 8001540:	701a      	strb	r2, [r3, #0]
					go_straight(square_size, 0, -1);
 8001542:	f04f 33ff 	mov.w	r3, #4294967295
 8001546:	2200      	movs	r2, #0
 8001548:	a189      	add	r1, pc, #548	; (adr r1, 8001770 <start_fill+0x960>)
 800154a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800154e:	f003 fa8b 	bl	8004a68 <go_straight>
			if(direction == west){
 8001552:	f001 b89b 	b.w	800268c <start_fill+0x187c>
				}
			} else {
				if(frontfree){
 8001556:	7ffb      	ldrb	r3, [r7, #31]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d013      	beq.n	8001584 <start_fill+0x774>
					stack[i][0] = straight;
 800155c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001560:	4619      	mov	r1, r3
 8001562:	4a88      	ldr	r2, [pc, #544]	; (8001784 <start_fill+0x974>)
 8001564:	460b      	mov	r3, r1
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	440b      	add	r3, r1
 800156a:	4413      	add	r3, r2
 800156c:	22fa      	movs	r2, #250	; 0xfa
 800156e:	701a      	strb	r2, [r3, #0]
					go_straight(square_size, 0, -1);
 8001570:	f04f 33ff 	mov.w	r3, #4294967295
 8001574:	2200      	movs	r2, #0
 8001576:	a17e      	add	r1, pc, #504	; (adr r1, 8001770 <start_fill+0x960>)
 8001578:	e9d1 0100 	ldrd	r0, r1, [r1]
 800157c:	f003 fa74 	bl	8004a68 <go_straight>
			if(direction == west){
 8001580:	f001 b884 	b.w	800268c <start_fill+0x187c>
				} else {
					stack[i][0] = turn_left_90;
 8001584:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001588:	4619      	mov	r1, r3
 800158a:	4a7e      	ldr	r2, [pc, #504]	; (8001784 <start_fill+0x974>)
 800158c:	460b      	mov	r3, r1
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	440b      	add	r3, r1
 8001592:	4413      	add	r3, r2
 8001594:	22fc      	movs	r2, #252	; 0xfc
 8001596:	701a      	strb	r2, [r3, #0]
					turnLeftHere;
 8001598:	2300      	movs	r3, #0
 800159a:	2201      	movs	r2, #1
 800159c:	a176      	add	r1, pc, #472	; (adr r1, 8001778 <start_fill+0x968>)
 800159e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015a2:	f003 fa61 	bl	8004a68 <go_straight>
 80015a6:	4879      	ldr	r0, [pc, #484]	; (800178c <start_fill+0x97c>)
 80015a8:	f002 ffca 	bl	8004540 <turn_left90>
 80015ac:	2300      	movs	r3, #0
 80015ae:	2200      	movs	r2, #0
 80015b0:	f04f 0000 	mov.w	r0, #0
 80015b4:	4978      	ldr	r1, [pc, #480]	; (8001798 <start_fill+0x988>)
 80015b6:	f003 fa57 	bl	8004a68 <go_straight>
			if(direction == west){
 80015ba:	f001 b867 	b.w	800268c <start_fill+0x187c>
				}
			}
		} else if(leftfree || rightfree || frontfree){
 80015be:	7fbb      	ldrb	r3, [r7, #30]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d106      	bne.n	80015d2 <start_fill+0x7c2>
 80015c4:	7f7b      	ldrb	r3, [r7, #29]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d103      	bne.n	80015d2 <start_fill+0x7c2>
 80015ca:	7ffb      	ldrb	r3, [r7, #31]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	f000 80e5 	beq.w	800179c <start_fill+0x98c>
			if(frontfree){
 80015d2:	7ffb      	ldrb	r3, [r7, #31]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d063      	beq.n	80016a0 <start_fill+0x890>
				if(stack[i][0] == straight && stack[i][1] == -1){
 80015d8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015dc:	4619      	mov	r1, r3
 80015de:	4a69      	ldr	r2, [pc, #420]	; (8001784 <start_fill+0x974>)
 80015e0:	460b      	mov	r3, r1
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	440b      	add	r3, r1
 80015e6:	4413      	add	r3, r2
 80015e8:	f993 3000 	ldrsb.w	r3, [r3]
 80015ec:	f113 0f06 	cmn.w	r3, #6
 80015f0:	d125      	bne.n	800163e <start_fill+0x82e>
 80015f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015f6:	4619      	mov	r1, r3
 80015f8:	4a62      	ldr	r2, [pc, #392]	; (8001784 <start_fill+0x974>)
 80015fa:	460b      	mov	r3, r1
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	440b      	add	r3, r1
 8001600:	4413      	add	r3, r2
 8001602:	3301      	adds	r3, #1
 8001604:	f993 3000 	ldrsb.w	r3, [r3]
 8001608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800160c:	d117      	bne.n	800163e <start_fill+0x82e>
					stack[i][2]++;
 800160e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001612:	461a      	mov	r2, r3
 8001614:	495b      	ldr	r1, [pc, #364]	; (8001784 <start_fill+0x974>)
 8001616:	4613      	mov	r3, r2
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	4413      	add	r3, r2
 800161c:	440b      	add	r3, r1
 800161e:	3302      	adds	r3, #2
 8001620:	f993 3000 	ldrsb.w	r3, [r3]
 8001624:	b2db      	uxtb	r3, r3
 8001626:	3301      	adds	r3, #1
 8001628:	b2db      	uxtb	r3, r3
 800162a:	b258      	sxtb	r0, r3
 800162c:	4955      	ldr	r1, [pc, #340]	; (8001784 <start_fill+0x974>)
 800162e:	4613      	mov	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	4413      	add	r3, r2
 8001634:	440b      	add	r3, r1
 8001636:	3302      	adds	r3, #2
 8001638:	4602      	mov	r2, r0
 800163a:	701a      	strb	r2, [r3, #0]
 800163c:	e026      	b.n	800168c <start_fill+0x87c>
				} else {
					i++;
 800163e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001642:	b29b      	uxth	r3, r3
 8001644:	3301      	adds	r3, #1
 8001646:	b29b      	uxth	r3, r3
 8001648:	b21b      	sxth	r3, r3
 800164a:	81fb      	strh	r3, [r7, #14]
					stack[i][0] = straight;
 800164c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001650:	4619      	mov	r1, r3
 8001652:	4a4c      	ldr	r2, [pc, #304]	; (8001784 <start_fill+0x974>)
 8001654:	460b      	mov	r3, r1
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	440b      	add	r3, r1
 800165a:	4413      	add	r3, r2
 800165c:	22fa      	movs	r2, #250	; 0xfa
 800165e:	701a      	strb	r2, [r3, #0]
					stack[i][1] = -1;
 8001660:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001664:	4619      	mov	r1, r3
 8001666:	4a47      	ldr	r2, [pc, #284]	; (8001784 <start_fill+0x974>)
 8001668:	460b      	mov	r3, r1
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	440b      	add	r3, r1
 800166e:	4413      	add	r3, r2
 8001670:	3301      	adds	r3, #1
 8001672:	22ff      	movs	r2, #255	; 0xff
 8001674:	701a      	strb	r2, [r3, #0]
					stack[i][2] = 1;
 8001676:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800167a:	4619      	mov	r1, r3
 800167c:	4a41      	ldr	r2, [pc, #260]	; (8001784 <start_fill+0x974>)
 800167e:	460b      	mov	r3, r1
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	440b      	add	r3, r1
 8001684:	4413      	add	r3, r2
 8001686:	3302      	adds	r3, #2
 8001688:	2201      	movs	r2, #1
 800168a:	701a      	strb	r2, [r3, #0]
				}
				go_straight(square_size, 0, -1);
 800168c:	f04f 33ff 	mov.w	r3, #4294967295
 8001690:	2200      	movs	r2, #0
 8001692:	a137      	add	r1, pc, #220	; (adr r1, 8001770 <start_fill+0x960>)
 8001694:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001698:	f003 f9e6 	bl	8004a68 <go_straight>
			if(frontfree){
 800169c:	f000 bfe9 	b.w	8002672 <start_fill+0x1862>
			} else if(leftfree){
 80016a0:	7fbb      	ldrb	r3, [r7, #30]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d02e      	beq.n	8001704 <start_fill+0x8f4>
				i++;
 80016a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	3301      	adds	r3, #1
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	81fb      	strh	r3, [r7, #14]
				stack[i][0] = turn_left_90;
 80016b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016b8:	4619      	mov	r1, r3
 80016ba:	4a32      	ldr	r2, [pc, #200]	; (8001784 <start_fill+0x974>)
 80016bc:	460b      	mov	r3, r1
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	440b      	add	r3, r1
 80016c2:	4413      	add	r3, r2
 80016c4:	22fc      	movs	r2, #252	; 0xfc
 80016c6:	701a      	strb	r2, [r3, #0]
				stack[i][1] = -1;
 80016c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016cc:	4619      	mov	r1, r3
 80016ce:	4a2d      	ldr	r2, [pc, #180]	; (8001784 <start_fill+0x974>)
 80016d0:	460b      	mov	r3, r1
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	440b      	add	r3, r1
 80016d6:	4413      	add	r3, r2
 80016d8:	3301      	adds	r3, #1
 80016da:	22ff      	movs	r2, #255	; 0xff
 80016dc:	701a      	strb	r2, [r3, #0]
				turnLeftHere;
 80016de:	2300      	movs	r3, #0
 80016e0:	2201      	movs	r2, #1
 80016e2:	a125      	add	r1, pc, #148	; (adr r1, 8001778 <start_fill+0x968>)
 80016e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016e8:	f003 f9be 	bl	8004a68 <go_straight>
 80016ec:	4827      	ldr	r0, [pc, #156]	; (800178c <start_fill+0x97c>)
 80016ee:	f002 ff27 	bl	8004540 <turn_left90>
 80016f2:	2300      	movs	r3, #0
 80016f4:	2200      	movs	r2, #0
 80016f6:	f04f 0000 	mov.w	r0, #0
 80016fa:	4927      	ldr	r1, [pc, #156]	; (8001798 <start_fill+0x988>)
 80016fc:	f003 f9b4 	bl	8004a68 <go_straight>
			if(frontfree){
 8001700:	f000 bfb7 	b.w	8002672 <start_fill+0x1862>
			} else if(rightfree){
 8001704:	7f7b      	ldrb	r3, [r7, #29]
 8001706:	2b00      	cmp	r3, #0
 8001708:	f000 87b3 	beq.w	8002672 <start_fill+0x1862>
				i++;
 800170c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001710:	b29b      	uxth	r3, r3
 8001712:	3301      	adds	r3, #1
 8001714:	b29b      	uxth	r3, r3
 8001716:	b21b      	sxth	r3, r3
 8001718:	81fb      	strh	r3, [r7, #14]
				stack[i][0] = turn_right_90;
 800171a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800171e:	4619      	mov	r1, r3
 8001720:	4a18      	ldr	r2, [pc, #96]	; (8001784 <start_fill+0x974>)
 8001722:	460b      	mov	r3, r1
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	440b      	add	r3, r1
 8001728:	4413      	add	r3, r2
 800172a:	22ff      	movs	r2, #255	; 0xff
 800172c:	701a      	strb	r2, [r3, #0]
				stack[i][1] = -1;
 800172e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001732:	4619      	mov	r1, r3
 8001734:	4a13      	ldr	r2, [pc, #76]	; (8001784 <start_fill+0x974>)
 8001736:	460b      	mov	r3, r1
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	440b      	add	r3, r1
 800173c:	4413      	add	r3, r2
 800173e:	3301      	adds	r3, #1
 8001740:	22ff      	movs	r2, #255	; 0xff
 8001742:	701a      	strb	r2, [r3, #0]
				turnRightHere;
 8001744:	2300      	movs	r3, #0
 8001746:	2201      	movs	r2, #1
 8001748:	f04f 0000 	mov.w	r0, #0
 800174c:	4910      	ldr	r1, [pc, #64]	; (8001790 <start_fill+0x980>)
 800174e:	f003 f98b 	bl	8004a68 <go_straight>
 8001752:	480e      	ldr	r0, [pc, #56]	; (800178c <start_fill+0x97c>)
 8001754:	f003 f82c 	bl	80047b0 <turn_right90>
 8001758:	2300      	movs	r3, #0
 800175a:	2200      	movs	r2, #0
 800175c:	f04f 0000 	mov.w	r0, #0
 8001760:	490c      	ldr	r1, [pc, #48]	; (8001794 <start_fill+0x984>)
 8001762:	f003 f981 	bl	8004a68 <go_straight>
			if(frontfree){
 8001766:	f000 bf84 	b.w	8002672 <start_fill+0x1862>
 800176a:	bf00      	nop
 800176c:	f3af 8000 	nop.w
 8001770:	00000000 	.word	0x00000000
 8001774:	4072c000 	.word	0x4072c000
 8001778:	00000000 	.word	0x00000000
 800177c:	4067c000 	.word	0x4067c000
 8001780:	200004aa 	.word	0x200004aa
 8001784:	2000037c 	.word	0x2000037c
 8001788:	200004ab 	.word	0x200004ab
 800178c:	200004ac 	.word	0x200004ac
 8001790:	40654000 	.word	0x40654000
 8001794:	405e0000 	.word	0x405e0000
 8001798:	40604000 	.word	0x40604000
			}
		} else {
			go_straight(170, 1, 0);
 800179c:	2300      	movs	r3, #0
 800179e:	2201      	movs	r2, #1
 80017a0:	f04f 0000 	mov.w	r0, #0
 80017a4:	49c9      	ldr	r1, [pc, #804]	; (8001acc <start_fill+0xcbc>)
 80017a6:	f003 f95f 	bl	8004a68 <go_straight>
			u_turnf(&direction);
 80017aa:	48c9      	ldr	r0, [pc, #804]	; (8001ad0 <start_fill+0xcc0>)
 80017ac:	f002 fda4 	bl	80042f8 <u_turnf>
			go_straight(100, 0, 0);
 80017b0:	2300      	movs	r3, #0
 80017b2:	2200      	movs	r2, #0
 80017b4:	f04f 0000 	mov.w	r0, #0
 80017b8:	49c6      	ldr	r1, [pc, #792]	; (8001ad4 <start_fill+0xcc4>)
 80017ba:	f003 f955 	bl	8004a68 <go_straight>
			if(stack[i][1] != -1 &&
 80017be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017c2:	4619      	mov	r1, r3
 80017c4:	4ac4      	ldr	r2, [pc, #784]	; (8001ad8 <start_fill+0xcc8>)
 80017c6:	460b      	mov	r3, r1
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	440b      	add	r3, r1
 80017cc:	4413      	add	r3, r2
 80017ce:	3301      	adds	r3, #1
 80017d0:	f993 3000 	ldrsb.w	r3, [r3]
 80017d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d8:	f000 82e0 	beq.w	8001d9c <start_fill+0xf8c>
					((maze[stack[i][2]][stack[i][1]] & 8) != 0 || visited[stack[i][2]][stack[i][1] - 1]) &&
 80017dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017e0:	4619      	mov	r1, r3
 80017e2:	4abd      	ldr	r2, [pc, #756]	; (8001ad8 <start_fill+0xcc8>)
 80017e4:	460b      	mov	r3, r1
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	440b      	add	r3, r1
 80017ea:	4413      	add	r3, r2
 80017ec:	3302      	adds	r3, #2
 80017ee:	f993 3000 	ldrsb.w	r3, [r3]
 80017f2:	4619      	mov	r1, r3
 80017f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017f8:	4618      	mov	r0, r3
 80017fa:	4ab7      	ldr	r2, [pc, #732]	; (8001ad8 <start_fill+0xcc8>)
 80017fc:	4603      	mov	r3, r0
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	4403      	add	r3, r0
 8001802:	4413      	add	r3, r2
 8001804:	3301      	adds	r3, #1
 8001806:	f993 3000 	ldrsb.w	r3, [r3]
 800180a:	4618      	mov	r0, r3
 800180c:	4ab3      	ldr	r2, [pc, #716]	; (8001adc <start_fill+0xccc>)
 800180e:	460b      	mov	r3, r1
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	440b      	add	r3, r1
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	4413      	add	r3, r2
 8001818:	4403      	add	r3, r0
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	f003 0308 	and.w	r3, r3, #8
			if(stack[i][1] != -1 &&
 8001820:	2b00      	cmp	r3, #0
 8001822:	d122      	bne.n	800186a <start_fill+0xa5a>
					((maze[stack[i][2]][stack[i][1]] & 8) != 0 || visited[stack[i][2]][stack[i][1] - 1]) &&
 8001824:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001828:	4619      	mov	r1, r3
 800182a:	4aab      	ldr	r2, [pc, #684]	; (8001ad8 <start_fill+0xcc8>)
 800182c:	460b      	mov	r3, r1
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	440b      	add	r3, r1
 8001832:	4413      	add	r3, r2
 8001834:	3302      	adds	r3, #2
 8001836:	f993 3000 	ldrsb.w	r3, [r3]
 800183a:	4618      	mov	r0, r3
 800183c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001840:	4619      	mov	r1, r3
 8001842:	4aa5      	ldr	r2, [pc, #660]	; (8001ad8 <start_fill+0xcc8>)
 8001844:	460b      	mov	r3, r1
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	440b      	add	r3, r1
 800184a:	4413      	add	r3, r2
 800184c:	3301      	adds	r3, #1
 800184e:	f993 3000 	ldrsb.w	r3, [r3]
 8001852:	1e5a      	subs	r2, r3, #1
 8001854:	49a2      	ldr	r1, [pc, #648]	; (8001ae0 <start_fill+0xcd0>)
 8001856:	4603      	mov	r3, r0
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	4403      	add	r3, r0
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	440b      	add	r3, r1
 8001860:	4413      	add	r3, r2
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	f000 8299 	beq.w	8001d9c <start_fill+0xf8c>
					((maze[stack[i][2]][stack[i][1]] & 4) != 0 || visited[stack[i][2]][stack[i][1] + 1]) &&
 800186a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800186e:	4619      	mov	r1, r3
 8001870:	4a99      	ldr	r2, [pc, #612]	; (8001ad8 <start_fill+0xcc8>)
 8001872:	460b      	mov	r3, r1
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	440b      	add	r3, r1
 8001878:	4413      	add	r3, r2
 800187a:	3302      	adds	r3, #2
 800187c:	f993 3000 	ldrsb.w	r3, [r3]
 8001880:	4619      	mov	r1, r3
 8001882:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001886:	4618      	mov	r0, r3
 8001888:	4a93      	ldr	r2, [pc, #588]	; (8001ad8 <start_fill+0xcc8>)
 800188a:	4603      	mov	r3, r0
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	4403      	add	r3, r0
 8001890:	4413      	add	r3, r2
 8001892:	3301      	adds	r3, #1
 8001894:	f993 3000 	ldrsb.w	r3, [r3]
 8001898:	4618      	mov	r0, r3
 800189a:	4a90      	ldr	r2, [pc, #576]	; (8001adc <start_fill+0xccc>)
 800189c:	460b      	mov	r3, r1
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	440b      	add	r3, r1
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	4413      	add	r3, r2
 80018a6:	4403      	add	r3, r0
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	f003 0304 	and.w	r3, r3, #4
					((maze[stack[i][2]][stack[i][1]] & 8) != 0 || visited[stack[i][2]][stack[i][1] - 1]) &&
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d122      	bne.n	80018f8 <start_fill+0xae8>
					((maze[stack[i][2]][stack[i][1]] & 4) != 0 || visited[stack[i][2]][stack[i][1] + 1]) &&
 80018b2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018b6:	4619      	mov	r1, r3
 80018b8:	4a87      	ldr	r2, [pc, #540]	; (8001ad8 <start_fill+0xcc8>)
 80018ba:	460b      	mov	r3, r1
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	440b      	add	r3, r1
 80018c0:	4413      	add	r3, r2
 80018c2:	3302      	adds	r3, #2
 80018c4:	f993 3000 	ldrsb.w	r3, [r3]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018ce:	4619      	mov	r1, r3
 80018d0:	4a81      	ldr	r2, [pc, #516]	; (8001ad8 <start_fill+0xcc8>)
 80018d2:	460b      	mov	r3, r1
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	440b      	add	r3, r1
 80018d8:	4413      	add	r3, r2
 80018da:	3301      	adds	r3, #1
 80018dc:	f993 3000 	ldrsb.w	r3, [r3]
 80018e0:	1c5a      	adds	r2, r3, #1
 80018e2:	497f      	ldr	r1, [pc, #508]	; (8001ae0 <start_fill+0xcd0>)
 80018e4:	4603      	mov	r3, r0
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	4403      	add	r3, r0
 80018ea:	005b      	lsls	r3, r3, #1
 80018ec:	440b      	add	r3, r1
 80018ee:	4413      	add	r3, r2
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	f000 8252 	beq.w	8001d9c <start_fill+0xf8c>
					((maze[stack[i][2]][stack[i][1]] & 2) != 0 || visited[stack[i][2] - 1][stack[i][1]]) &&
 80018f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018fc:	4619      	mov	r1, r3
 80018fe:	4a76      	ldr	r2, [pc, #472]	; (8001ad8 <start_fill+0xcc8>)
 8001900:	460b      	mov	r3, r1
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	440b      	add	r3, r1
 8001906:	4413      	add	r3, r2
 8001908:	3302      	adds	r3, #2
 800190a:	f993 3000 	ldrsb.w	r3, [r3]
 800190e:	4619      	mov	r1, r3
 8001910:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001914:	4618      	mov	r0, r3
 8001916:	4a70      	ldr	r2, [pc, #448]	; (8001ad8 <start_fill+0xcc8>)
 8001918:	4603      	mov	r3, r0
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	4403      	add	r3, r0
 800191e:	4413      	add	r3, r2
 8001920:	3301      	adds	r3, #1
 8001922:	f993 3000 	ldrsb.w	r3, [r3]
 8001926:	4618      	mov	r0, r3
 8001928:	4a6c      	ldr	r2, [pc, #432]	; (8001adc <start_fill+0xccc>)
 800192a:	460b      	mov	r3, r1
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	440b      	add	r3, r1
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	4413      	add	r3, r2
 8001934:	4403      	add	r3, r0
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	f003 0302 	and.w	r3, r3, #2
					((maze[stack[i][2]][stack[i][1]] & 4) != 0 || visited[stack[i][2]][stack[i][1] + 1]) &&
 800193c:	2b00      	cmp	r3, #0
 800193e:	d122      	bne.n	8001986 <start_fill+0xb76>
					((maze[stack[i][2]][stack[i][1]] & 2) != 0 || visited[stack[i][2] - 1][stack[i][1]]) &&
 8001940:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001944:	4619      	mov	r1, r3
 8001946:	4a64      	ldr	r2, [pc, #400]	; (8001ad8 <start_fill+0xcc8>)
 8001948:	460b      	mov	r3, r1
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	440b      	add	r3, r1
 800194e:	4413      	add	r3, r2
 8001950:	3302      	adds	r3, #2
 8001952:	f993 3000 	ldrsb.w	r3, [r3]
 8001956:	1e5a      	subs	r2, r3, #1
 8001958:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800195c:	4618      	mov	r0, r3
 800195e:	495e      	ldr	r1, [pc, #376]	; (8001ad8 <start_fill+0xcc8>)
 8001960:	4603      	mov	r3, r0
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	4403      	add	r3, r0
 8001966:	440b      	add	r3, r1
 8001968:	3301      	adds	r3, #1
 800196a:	f993 3000 	ldrsb.w	r3, [r3]
 800196e:	4618      	mov	r0, r3
 8001970:	495b      	ldr	r1, [pc, #364]	; (8001ae0 <start_fill+0xcd0>)
 8001972:	4613      	mov	r3, r2
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	4413      	add	r3, r2
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	440b      	add	r3, r1
 800197c:	4403      	add	r3, r0
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	f000 820b 	beq.w	8001d9c <start_fill+0xf8c>
					((maze[stack[i][2]][stack[i][1]] & 1) != 0 || visited[stack[i][2] + 1][stack[i][1]])){
 8001986:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800198a:	4619      	mov	r1, r3
 800198c:	4a52      	ldr	r2, [pc, #328]	; (8001ad8 <start_fill+0xcc8>)
 800198e:	460b      	mov	r3, r1
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	440b      	add	r3, r1
 8001994:	4413      	add	r3, r2
 8001996:	3302      	adds	r3, #2
 8001998:	f993 3000 	ldrsb.w	r3, [r3]
 800199c:	4619      	mov	r1, r3
 800199e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019a2:	4618      	mov	r0, r3
 80019a4:	4a4c      	ldr	r2, [pc, #304]	; (8001ad8 <start_fill+0xcc8>)
 80019a6:	4603      	mov	r3, r0
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4403      	add	r3, r0
 80019ac:	4413      	add	r3, r2
 80019ae:	3301      	adds	r3, #1
 80019b0:	f993 3000 	ldrsb.w	r3, [r3]
 80019b4:	4618      	mov	r0, r3
 80019b6:	4a49      	ldr	r2, [pc, #292]	; (8001adc <start_fill+0xccc>)
 80019b8:	460b      	mov	r3, r1
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	440b      	add	r3, r1
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	4413      	add	r3, r2
 80019c2:	4403      	add	r3, r0
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	f003 0301 	and.w	r3, r3, #1
					((maze[stack[i][2]][stack[i][1]] & 2) != 0 || visited[stack[i][2] - 1][stack[i][1]]) &&
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d122      	bne.n	8001a14 <start_fill+0xc04>
					((maze[stack[i][2]][stack[i][1]] & 1) != 0 || visited[stack[i][2] + 1][stack[i][1]])){
 80019ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019d2:	4619      	mov	r1, r3
 80019d4:	4a40      	ldr	r2, [pc, #256]	; (8001ad8 <start_fill+0xcc8>)
 80019d6:	460b      	mov	r3, r1
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	440b      	add	r3, r1
 80019dc:	4413      	add	r3, r2
 80019de:	3302      	adds	r3, #2
 80019e0:	f993 3000 	ldrsb.w	r3, [r3]
 80019e4:	1c5a      	adds	r2, r3, #1
 80019e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019ea:	4618      	mov	r0, r3
 80019ec:	493a      	ldr	r1, [pc, #232]	; (8001ad8 <start_fill+0xcc8>)
 80019ee:	4603      	mov	r3, r0
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	4403      	add	r3, r0
 80019f4:	440b      	add	r3, r1
 80019f6:	3301      	adds	r3, #1
 80019f8:	f993 3000 	ldrsb.w	r3, [r3]
 80019fc:	4618      	mov	r0, r3
 80019fe:	4938      	ldr	r1, [pc, #224]	; (8001ae0 <start_fill+0xcd0>)
 8001a00:	4613      	mov	r3, r2
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	4413      	add	r3, r2
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	440b      	add	r3, r1
 8001a0a:	4403      	add	r3, r0
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	f000 81c4 	beq.w	8001d9c <start_fill+0xf8c>
				stack[i][1] = -1;
 8001a14:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4a2f      	ldr	r2, [pc, #188]	; (8001ad8 <start_fill+0xcc8>)
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	440b      	add	r3, r1
 8001a22:	4413      	add	r3, r2
 8001a24:	3301      	adds	r3, #1
 8001a26:	22ff      	movs	r2, #255	; 0xff
 8001a28:	701a      	strb	r2, [r3, #0]
				stack[i][2] = 1;
 8001a2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4a29      	ldr	r2, [pc, #164]	; (8001ad8 <start_fill+0xcc8>)
 8001a32:	460b      	mov	r3, r1
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	440b      	add	r3, r1
 8001a38:	4413      	add	r3, r2
 8001a3a:	3302      	adds	r3, #2
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	701a      	strb	r2, [r3, #0]
			}
			while(stack[i][1] == -1){
 8001a40:	e1ac      	b.n	8001d9c <start_fill+0xf8c>
				switch(stack[i][0]){
 8001a42:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a46:	4619      	mov	r1, r3
 8001a48:	4a23      	ldr	r2, [pc, #140]	; (8001ad8 <start_fill+0xcc8>)
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	440b      	add	r3, r1
 8001a50:	4413      	add	r3, r2
 8001a52:	f993 3000 	ldrsb.w	r3, [r3]
 8001a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a5a:	d047      	beq.n	8001aec <start_fill+0xcdc>
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	da57      	bge.n	8001b10 <start_fill+0xd00>
 8001a60:	f113 0f06 	cmn.w	r3, #6
 8001a64:	d003      	beq.n	8001a6e <start_fill+0xc5e>
 8001a66:	f113 0f04 	cmn.w	r3, #4
 8001a6a:	d01d      	beq.n	8001aa8 <start_fill+0xc98>
 8001a6c:	e050      	b.n	8001b10 <start_fill+0xd00>
					case straight:
						go_straight((float)stack[i][2] * square_size, 0, -1);
 8001a6e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a72:	4619      	mov	r1, r3
 8001a74:	4a18      	ldr	r2, [pc, #96]	; (8001ad8 <start_fill+0xcc8>)
 8001a76:	460b      	mov	r3, r1
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	440b      	add	r3, r1
 8001a7c:	4413      	add	r3, r2
 8001a7e:	3302      	adds	r3, #2
 8001a80:	f993 3000 	ldrsb.w	r3, [r3]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff f96f 	bl	8000d68 <__aeabi_i2f>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	4915      	ldr	r1, [pc, #84]	; (8001ae4 <start_fill+0xcd4>)
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7fe fb5e 	bl	8000150 <__aeabi_fmul>
 8001a94:	4603      	mov	r3, r0
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7fe fd72 	bl	8000580 <__aeabi_f2d>
 8001a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f002 ffe1 	bl	8004a68 <go_straight>
						break;
 8001aa6:	e033      	b.n	8001b10 <start_fill+0xd00>
					case turn_left_90:
						turnRightHere;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	2201      	movs	r2, #1
 8001aac:	f04f 0000 	mov.w	r0, #0
 8001ab0:	4906      	ldr	r1, [pc, #24]	; (8001acc <start_fill+0xcbc>)
 8001ab2:	f002 ffd9 	bl	8004a68 <go_straight>
 8001ab6:	4806      	ldr	r0, [pc, #24]	; (8001ad0 <start_fill+0xcc0>)
 8001ab8:	f002 fe7a 	bl	80047b0 <turn_right90>
 8001abc:	2300      	movs	r3, #0
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f04f 0000 	mov.w	r0, #0
 8001ac4:	4908      	ldr	r1, [pc, #32]	; (8001ae8 <start_fill+0xcd8>)
 8001ac6:	f002 ffcf 	bl	8004a68 <go_straight>
						break;
 8001aca:	e021      	b.n	8001b10 <start_fill+0xd00>
 8001acc:	40654000 	.word	0x40654000
 8001ad0:	200004ac 	.word	0x200004ac
 8001ad4:	40590000 	.word	0x40590000
 8001ad8:	2000037c 	.word	0x2000037c
 8001adc:	20000624 	.word	0x20000624
 8001ae0:	20000688 	.word	0x20000688
 8001ae4:	43960000 	.word	0x43960000
 8001ae8:	405e0000 	.word	0x405e0000
					case turn_right_90:
						turnLeftHere;
 8001aec:	2300      	movs	r3, #0
 8001aee:	2201      	movs	r2, #1
 8001af0:	a1c7      	add	r1, pc, #796	; (adr r1, 8001e10 <start_fill+0x1000>)
 8001af2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001af6:	f002 ffb7 	bl	8004a68 <go_straight>
 8001afa:	48c7      	ldr	r0, [pc, #796]	; (8001e18 <start_fill+0x1008>)
 8001afc:	f002 fd20 	bl	8004540 <turn_left90>
 8001b00:	2300      	movs	r3, #0
 8001b02:	2200      	movs	r2, #0
 8001b04:	f04f 0000 	mov.w	r0, #0
 8001b08:	49c4      	ldr	r1, [pc, #784]	; (8001e1c <start_fill+0x100c>)
 8001b0a:	f002 ffad 	bl	8004a68 <go_straight>
						break;
 8001b0e:	bf00      	nop
				}
				i--;
 8001b10:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	3b01      	subs	r3, #1
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	b21b      	sxth	r3, r3
 8001b1c:	81fb      	strh	r3, [r7, #14]
				if(stack[i][1] != -1 &&
 8001b1e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b22:	4619      	mov	r1, r3
 8001b24:	4abe      	ldr	r2, [pc, #760]	; (8001e20 <start_fill+0x1010>)
 8001b26:	460b      	mov	r3, r1
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	440b      	add	r3, r1
 8001b2c:	4413      	add	r3, r2
 8001b2e:	3301      	adds	r3, #1
 8001b30:	f993 3000 	ldrsb.w	r3, [r3]
 8001b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b38:	f000 8130 	beq.w	8001d9c <start_fill+0xf8c>
						((maze[stack[i][2]][stack[i][1]] & 8) != 0 || visited[stack[i][2]][stack[i][1] - 1]) &&
 8001b3c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b40:	4619      	mov	r1, r3
 8001b42:	4ab7      	ldr	r2, [pc, #732]	; (8001e20 <start_fill+0x1010>)
 8001b44:	460b      	mov	r3, r1
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	440b      	add	r3, r1
 8001b4a:	4413      	add	r3, r2
 8001b4c:	3302      	adds	r3, #2
 8001b4e:	f993 3000 	ldrsb.w	r3, [r3]
 8001b52:	4619      	mov	r1, r3
 8001b54:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	4ab1      	ldr	r2, [pc, #708]	; (8001e20 <start_fill+0x1010>)
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	4403      	add	r3, r0
 8001b62:	4413      	add	r3, r2
 8001b64:	3301      	adds	r3, #1
 8001b66:	f993 3000 	ldrsb.w	r3, [r3]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	4aad      	ldr	r2, [pc, #692]	; (8001e24 <start_fill+0x1014>)
 8001b6e:	460b      	mov	r3, r1
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	440b      	add	r3, r1
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	4413      	add	r3, r2
 8001b78:	4403      	add	r3, r0
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	f003 0308 	and.w	r3, r3, #8
				if(stack[i][1] != -1 &&
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d122      	bne.n	8001bca <start_fill+0xdba>
						((maze[stack[i][2]][stack[i][1]] & 8) != 0 || visited[stack[i][2]][stack[i][1] - 1]) &&
 8001b84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4aa5      	ldr	r2, [pc, #660]	; (8001e20 <start_fill+0x1010>)
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	440b      	add	r3, r1
 8001b92:	4413      	add	r3, r2
 8001b94:	3302      	adds	r3, #2
 8001b96:	f993 3000 	ldrsb.w	r3, [r3]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4a9f      	ldr	r2, [pc, #636]	; (8001e20 <start_fill+0x1010>)
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	440b      	add	r3, r1
 8001baa:	4413      	add	r3, r2
 8001bac:	3301      	adds	r3, #1
 8001bae:	f993 3000 	ldrsb.w	r3, [r3]
 8001bb2:	1e5a      	subs	r2, r3, #1
 8001bb4:	499c      	ldr	r1, [pc, #624]	; (8001e28 <start_fill+0x1018>)
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	4403      	add	r3, r0
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	440b      	add	r3, r1
 8001bc0:	4413      	add	r3, r2
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f000 80e9 	beq.w	8001d9c <start_fill+0xf8c>
						((maze[stack[i][2]][stack[i][1]] & 4) != 0 || visited[stack[i][2]][stack[i][1] + 1]) &&
 8001bca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4a93      	ldr	r2, [pc, #588]	; (8001e20 <start_fill+0x1010>)
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	440b      	add	r3, r1
 8001bd8:	4413      	add	r3, r2
 8001bda:	3302      	adds	r3, #2
 8001bdc:	f993 3000 	ldrsb.w	r3, [r3]
 8001be0:	4619      	mov	r1, r3
 8001be2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001be6:	4618      	mov	r0, r3
 8001be8:	4a8d      	ldr	r2, [pc, #564]	; (8001e20 <start_fill+0x1010>)
 8001bea:	4603      	mov	r3, r0
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	4403      	add	r3, r0
 8001bf0:	4413      	add	r3, r2
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	f993 3000 	ldrsb.w	r3, [r3]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	4a8a      	ldr	r2, [pc, #552]	; (8001e24 <start_fill+0x1014>)
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	440b      	add	r3, r1
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	4413      	add	r3, r2
 8001c06:	4403      	add	r3, r0
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	f003 0304 	and.w	r3, r3, #4
						((maze[stack[i][2]][stack[i][1]] & 8) != 0 || visited[stack[i][2]][stack[i][1] - 1]) &&
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d122      	bne.n	8001c58 <start_fill+0xe48>
						((maze[stack[i][2]][stack[i][1]] & 4) != 0 || visited[stack[i][2]][stack[i][1] + 1]) &&
 8001c12:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c16:	4619      	mov	r1, r3
 8001c18:	4a81      	ldr	r2, [pc, #516]	; (8001e20 <start_fill+0x1010>)
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	440b      	add	r3, r1
 8001c20:	4413      	add	r3, r2
 8001c22:	3302      	adds	r3, #2
 8001c24:	f993 3000 	ldrsb.w	r3, [r3]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4a7b      	ldr	r2, [pc, #492]	; (8001e20 <start_fill+0x1010>)
 8001c32:	460b      	mov	r3, r1
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	440b      	add	r3, r1
 8001c38:	4413      	add	r3, r2
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	f993 3000 	ldrsb.w	r3, [r3]
 8001c40:	1c5a      	adds	r2, r3, #1
 8001c42:	4979      	ldr	r1, [pc, #484]	; (8001e28 <start_fill+0x1018>)
 8001c44:	4603      	mov	r3, r0
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	4403      	add	r3, r0
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	440b      	add	r3, r1
 8001c4e:	4413      	add	r3, r2
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	f000 80a2 	beq.w	8001d9c <start_fill+0xf8c>
						((maze[stack[i][2]][stack[i][1]] & 2) != 0 || visited[stack[i][2] - 1][stack[i][1]]) &&
 8001c58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4a70      	ldr	r2, [pc, #448]	; (8001e20 <start_fill+0x1010>)
 8001c60:	460b      	mov	r3, r1
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	440b      	add	r3, r1
 8001c66:	4413      	add	r3, r2
 8001c68:	3302      	adds	r3, #2
 8001c6a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c74:	4618      	mov	r0, r3
 8001c76:	4a6a      	ldr	r2, [pc, #424]	; (8001e20 <start_fill+0x1010>)
 8001c78:	4603      	mov	r3, r0
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4403      	add	r3, r0
 8001c7e:	4413      	add	r3, r2
 8001c80:	3301      	adds	r3, #1
 8001c82:	f993 3000 	ldrsb.w	r3, [r3]
 8001c86:	4618      	mov	r0, r3
 8001c88:	4a66      	ldr	r2, [pc, #408]	; (8001e24 <start_fill+0x1014>)
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	440b      	add	r3, r1
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4413      	add	r3, r2
 8001c94:	4403      	add	r3, r0
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	f003 0302 	and.w	r3, r3, #2
						((maze[stack[i][2]][stack[i][1]] & 4) != 0 || visited[stack[i][2]][stack[i][1] + 1]) &&
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d121      	bne.n	8001ce4 <start_fill+0xed4>
						((maze[stack[i][2]][stack[i][1]] & 2) != 0 || visited[stack[i][2] - 1][stack[i][1]]) &&
 8001ca0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4a5e      	ldr	r2, [pc, #376]	; (8001e20 <start_fill+0x1010>)
 8001ca8:	460b      	mov	r3, r1
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	440b      	add	r3, r1
 8001cae:	4413      	add	r3, r2
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	f993 3000 	ldrsb.w	r3, [r3]
 8001cb6:	1e5a      	subs	r2, r3, #1
 8001cb8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	4958      	ldr	r1, [pc, #352]	; (8001e20 <start_fill+0x1010>)
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	4403      	add	r3, r0
 8001cc6:	440b      	add	r3, r1
 8001cc8:	3301      	adds	r3, #1
 8001cca:	f993 3000 	ldrsb.w	r3, [r3]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	4955      	ldr	r1, [pc, #340]	; (8001e28 <start_fill+0x1018>)
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	440b      	add	r3, r1
 8001cdc:	4403      	add	r3, r0
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d05b      	beq.n	8001d9c <start_fill+0xf8c>
						((maze[stack[i][2]][stack[i][1]] & 1) != 0 || visited[stack[i][2] + 1][stack[i][1]])){
 8001ce4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4a4d      	ldr	r2, [pc, #308]	; (8001e20 <start_fill+0x1010>)
 8001cec:	460b      	mov	r3, r1
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	440b      	add	r3, r1
 8001cf2:	4413      	add	r3, r2
 8001cf4:	3302      	adds	r3, #2
 8001cf6:	f993 3000 	ldrsb.w	r3, [r3]
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d00:	4618      	mov	r0, r3
 8001d02:	4a47      	ldr	r2, [pc, #284]	; (8001e20 <start_fill+0x1010>)
 8001d04:	4603      	mov	r3, r0
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	4403      	add	r3, r0
 8001d0a:	4413      	add	r3, r2
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	f993 3000 	ldrsb.w	r3, [r3]
 8001d12:	4618      	mov	r0, r3
 8001d14:	4a43      	ldr	r2, [pc, #268]	; (8001e24 <start_fill+0x1014>)
 8001d16:	460b      	mov	r3, r1
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	440b      	add	r3, r1
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	4413      	add	r3, r2
 8001d20:	4403      	add	r3, r0
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	f003 0301 	and.w	r3, r3, #1
						((maze[stack[i][2]][stack[i][1]] & 2) != 0 || visited[stack[i][2] - 1][stack[i][1]]) &&
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d121      	bne.n	8001d70 <start_fill+0xf60>
						((maze[stack[i][2]][stack[i][1]] & 1) != 0 || visited[stack[i][2] + 1][stack[i][1]])){
 8001d2c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d30:	4619      	mov	r1, r3
 8001d32:	4a3b      	ldr	r2, [pc, #236]	; (8001e20 <start_fill+0x1010>)
 8001d34:	460b      	mov	r3, r1
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	440b      	add	r3, r1
 8001d3a:	4413      	add	r3, r2
 8001d3c:	3302      	adds	r3, #2
 8001d3e:	f993 3000 	ldrsb.w	r3, [r3]
 8001d42:	1c5a      	adds	r2, r3, #1
 8001d44:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	4935      	ldr	r1, [pc, #212]	; (8001e20 <start_fill+0x1010>)
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	4403      	add	r3, r0
 8001d52:	440b      	add	r3, r1
 8001d54:	3301      	adds	r3, #1
 8001d56:	f993 3000 	ldrsb.w	r3, [r3]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	4932      	ldr	r1, [pc, #200]	; (8001e28 <start_fill+0x1018>)
 8001d5e:	4613      	mov	r3, r2
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	4413      	add	r3, r2
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	440b      	add	r3, r1
 8001d68:	4403      	add	r3, r0
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d015      	beq.n	8001d9c <start_fill+0xf8c>
					stack[i][1] = -1;
 8001d70:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d74:	4619      	mov	r1, r3
 8001d76:	4a2a      	ldr	r2, [pc, #168]	; (8001e20 <start_fill+0x1010>)
 8001d78:	460b      	mov	r3, r1
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	440b      	add	r3, r1
 8001d7e:	4413      	add	r3, r2
 8001d80:	3301      	adds	r3, #1
 8001d82:	22ff      	movs	r2, #255	; 0xff
 8001d84:	701a      	strb	r2, [r3, #0]
					stack[i][2] = 1;
 8001d86:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4a24      	ldr	r2, [pc, #144]	; (8001e20 <start_fill+0x1010>)
 8001d8e:	460b      	mov	r3, r1
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	440b      	add	r3, r1
 8001d94:	4413      	add	r3, r2
 8001d96:	3302      	adds	r3, #2
 8001d98:	2201      	movs	r2, #1
 8001d9a:	701a      	strb	r2, [r3, #0]
			while(stack[i][1] == -1){
 8001d9c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001da0:	4619      	mov	r1, r3
 8001da2:	4a1f      	ldr	r2, [pc, #124]	; (8001e20 <start_fill+0x1010>)
 8001da4:	460b      	mov	r3, r1
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	440b      	add	r3, r1
 8001daa:	4413      	add	r3, r2
 8001dac:	3301      	adds	r3, #1
 8001dae:	f993 3000 	ldrsb.w	r3, [r3]
 8001db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db6:	f43f ae44 	beq.w	8001a42 <start_fill+0xc32>
				}
			}
			x = stack[i][1];
 8001dba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4a17      	ldr	r2, [pc, #92]	; (8001e20 <start_fill+0x1010>)
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	440b      	add	r3, r1
 8001dc8:	4413      	add	r3, r2
 8001dca:	3301      	adds	r3, #1
 8001dcc:	f993 2000 	ldrsb.w	r2, [r3]
 8001dd0:	4b16      	ldr	r3, [pc, #88]	; (8001e2c <start_fill+0x101c>)
 8001dd2:	701a      	strb	r2, [r3, #0]
			y = stack[i][2];
 8001dd4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4a11      	ldr	r2, [pc, #68]	; (8001e20 <start_fill+0x1010>)
 8001ddc:	460b      	mov	r3, r1
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	440b      	add	r3, r1
 8001de2:	4413      	add	r3, r2
 8001de4:	3302      	adds	r3, #2
 8001de6:	f993 2000 	ldrsb.w	r2, [r3]
 8001dea:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <start_fill+0x1020>)
 8001dec:	701a      	strb	r2, [r3, #0]
			switch(direction){
 8001dee:	4b0a      	ldr	r3, [pc, #40]	; (8001e18 <start_fill+0x1008>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2b03      	cmp	r3, #3
 8001df4:	f63f a865 	bhi.w	8000ec2 <start_fill+0xb2>
 8001df8:	a201      	add	r2, pc, #4	; (adr r2, 8001e00 <start_fill+0xff0>)
 8001dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dfe:	bf00      	nop
 8001e00:	08001e35 	.word	0x08001e35
 8001e04:	08001fb3 	.word	0x08001fb3
 8001e08:	08002165 	.word	0x08002165
 8001e0c:	080022e3 	.word	0x080022e3
 8001e10:	00000000 	.word	0x00000000
 8001e14:	4067c000 	.word	0x4067c000
 8001e18:	200004ac 	.word	0x200004ac
 8001e1c:	40604000 	.word	0x40604000
 8001e20:	2000037c 	.word	0x2000037c
 8001e24:	20000624 	.word	0x20000624
 8001e28:	20000688 	.word	0x20000688
 8001e2c:	200004aa 	.word	0x200004aa
 8001e30:	200004ab 	.word	0x200004ab
				case west:
					if(stack[i][0] == straight){
 8001e34:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4ac1      	ldr	r2, [pc, #772]	; (8002140 <start_fill+0x1330>)
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	440b      	add	r3, r1
 8001e42:	4413      	add	r3, r2
 8001e44:	f993 3000 	ldrsb.w	r3, [r3]
 8001e48:	f113 0f06 	cmn.w	r3, #6
 8001e4c:	f040 808c 	bne.w	8001f68 <start_fill+0x1158>
						if((maze[y][x] & top_wall) == 0 && !visited[y - 1][x]){
 8001e50:	4bbc      	ldr	r3, [pc, #752]	; (8002144 <start_fill+0x1334>)
 8001e52:	f993 3000 	ldrsb.w	r3, [r3]
 8001e56:	4619      	mov	r1, r3
 8001e58:	4bbb      	ldr	r3, [pc, #748]	; (8002148 <start_fill+0x1338>)
 8001e5a:	f993 3000 	ldrsb.w	r3, [r3]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	4aba      	ldr	r2, [pc, #744]	; (800214c <start_fill+0x133c>)
 8001e62:	460b      	mov	r3, r1
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	440b      	add	r3, r1
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	4413      	add	r3, r2
 8001e6c:	4403      	add	r3, r0
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d130      	bne.n	8001eda <start_fill+0x10ca>
 8001e78:	4bb2      	ldr	r3, [pc, #712]	; (8002144 <start_fill+0x1334>)
 8001e7a:	f993 3000 	ldrsb.w	r3, [r3]
 8001e7e:	1e5a      	subs	r2, r3, #1
 8001e80:	4bb1      	ldr	r3, [pc, #708]	; (8002148 <start_fill+0x1338>)
 8001e82:	f993 3000 	ldrsb.w	r3, [r3]
 8001e86:	4618      	mov	r0, r3
 8001e88:	49b1      	ldr	r1, [pc, #708]	; (8002150 <start_fill+0x1340>)
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	4413      	add	r3, r2
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	440b      	add	r3, r1
 8001e94:	4403      	add	r3, r0
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	f083 0301 	eor.w	r3, r3, #1
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d01b      	beq.n	8001eda <start_fill+0x10ca>
							stack[i][0] = turn_left_90;
 8001ea2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4aa5      	ldr	r2, [pc, #660]	; (8002140 <start_fill+0x1330>)
 8001eaa:	460b      	mov	r3, r1
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	440b      	add	r3, r1
 8001eb0:	4413      	add	r3, r2
 8001eb2:	22fc      	movs	r2, #252	; 0xfc
 8001eb4:	701a      	strb	r2, [r3, #0]
							turnRightHere;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	2201      	movs	r2, #1
 8001eba:	f04f 0000 	mov.w	r0, #0
 8001ebe:	49a5      	ldr	r1, [pc, #660]	; (8002154 <start_fill+0x1344>)
 8001ec0:	f002 fdd2 	bl	8004a68 <go_straight>
 8001ec4:	48a4      	ldr	r0, [pc, #656]	; (8002158 <start_fill+0x1348>)
 8001ec6:	f002 fc73 	bl	80047b0 <turn_right90>
 8001eca:	2300      	movs	r3, #0
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f04f 0000 	mov.w	r0, #0
 8001ed2:	49a2      	ldr	r1, [pc, #648]	; (800215c <start_fill+0x134c>)
 8001ed4:	f002 fdc8 	bl	8004a68 <go_straight>
						}
					} else {
						stack[i][0] = (stack[i][0] == turn_left_90) ? turn_right_90 : turn_left_90;
						go_straight(square_size, 0, -1);
					}
					break;
 8001ed8:	e3ce      	b.n	8002678 <start_fill+0x1868>
						} else if(((maze[y][x] & bottom_wall) == 0) && !visited[y + 1][x]){
 8001eda:	4b9a      	ldr	r3, [pc, #616]	; (8002144 <start_fill+0x1334>)
 8001edc:	f993 3000 	ldrsb.w	r3, [r3]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4b99      	ldr	r3, [pc, #612]	; (8002148 <start_fill+0x1338>)
 8001ee4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	4a98      	ldr	r2, [pc, #608]	; (800214c <start_fill+0x133c>)
 8001eec:	460b      	mov	r3, r1
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	440b      	add	r3, r1
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	4413      	add	r3, r2
 8001ef6:	4403      	add	r3, r0
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	f040 83ba 	bne.w	8002678 <start_fill+0x1868>
 8001f04:	4b8f      	ldr	r3, [pc, #572]	; (8002144 <start_fill+0x1334>)
 8001f06:	f993 3000 	ldrsb.w	r3, [r3]
 8001f0a:	1c5a      	adds	r2, r3, #1
 8001f0c:	4b8e      	ldr	r3, [pc, #568]	; (8002148 <start_fill+0x1338>)
 8001f0e:	f993 3000 	ldrsb.w	r3, [r3]
 8001f12:	4618      	mov	r0, r3
 8001f14:	498e      	ldr	r1, [pc, #568]	; (8002150 <start_fill+0x1340>)
 8001f16:	4613      	mov	r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	4413      	add	r3, r2
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	440b      	add	r3, r1
 8001f20:	4403      	add	r3, r0
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	f083 0301 	eor.w	r3, r3, #1
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 83a4 	beq.w	8002678 <start_fill+0x1868>
							stack[i][0] = turn_right_90;
 8001f30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f34:	4619      	mov	r1, r3
 8001f36:	4a82      	ldr	r2, [pc, #520]	; (8002140 <start_fill+0x1330>)
 8001f38:	460b      	mov	r3, r1
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	440b      	add	r3, r1
 8001f3e:	4413      	add	r3, r2
 8001f40:	22ff      	movs	r2, #255	; 0xff
 8001f42:	701a      	strb	r2, [r3, #0]
							turnLeftHere;
 8001f44:	2300      	movs	r3, #0
 8001f46:	2201      	movs	r2, #1
 8001f48:	a179      	add	r1, pc, #484	; (adr r1, 8002130 <start_fill+0x1320>)
 8001f4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001f4e:	f002 fd8b 	bl	8004a68 <go_straight>
 8001f52:	4881      	ldr	r0, [pc, #516]	; (8002158 <start_fill+0x1348>)
 8001f54:	f002 faf4 	bl	8004540 <turn_left90>
 8001f58:	2300      	movs	r3, #0
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f04f 0000 	mov.w	r0, #0
 8001f60:	497f      	ldr	r1, [pc, #508]	; (8002160 <start_fill+0x1350>)
 8001f62:	f002 fd81 	bl	8004a68 <go_straight>
					break;
 8001f66:	e387      	b.n	8002678 <start_fill+0x1868>
						stack[i][0] = (stack[i][0] == turn_left_90) ? turn_right_90 : turn_left_90;
 8001f68:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4a74      	ldr	r2, [pc, #464]	; (8002140 <start_fill+0x1330>)
 8001f70:	460b      	mov	r3, r1
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	440b      	add	r3, r1
 8001f76:	4413      	add	r3, r2
 8001f78:	f993 3000 	ldrsb.w	r3, [r3]
 8001f7c:	f113 0f04 	cmn.w	r3, #4
 8001f80:	d102      	bne.n	8001f88 <start_fill+0x1178>
 8001f82:	f04f 30ff 	mov.w	r0, #4294967295
 8001f86:	e001      	b.n	8001f8c <start_fill+0x117c>
 8001f88:	f06f 0003 	mvn.w	r0, #3
 8001f8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f90:	4619      	mov	r1, r3
 8001f92:	4a6b      	ldr	r2, [pc, #428]	; (8002140 <start_fill+0x1330>)
 8001f94:	460b      	mov	r3, r1
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	440b      	add	r3, r1
 8001f9a:	4413      	add	r3, r2
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	701a      	strb	r2, [r3, #0]
						go_straight(square_size, 0, -1);
 8001fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	a164      	add	r1, pc, #400	; (adr r1, 8002138 <start_fill+0x1328>)
 8001fa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001fac:	f002 fd5c 	bl	8004a68 <go_straight>
					break;
 8001fb0:	e362      	b.n	8002678 <start_fill+0x1868>
				case east:
					if(stack[i][0] == straight){
 8001fb2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4a61      	ldr	r2, [pc, #388]	; (8002140 <start_fill+0x1330>)
 8001fba:	460b      	mov	r3, r1
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	440b      	add	r3, r1
 8001fc0:	4413      	add	r3, r2
 8001fc2:	f993 3000 	ldrsb.w	r3, [r3]
 8001fc6:	f113 0f06 	cmn.w	r3, #6
 8001fca:	f040 808c 	bne.w	80020e6 <start_fill+0x12d6>
						if(((maze[y][x] & top_wall) == 0) && !visited[y - 1][x]){
 8001fce:	4b5d      	ldr	r3, [pc, #372]	; (8002144 <start_fill+0x1334>)
 8001fd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4b5c      	ldr	r3, [pc, #368]	; (8002148 <start_fill+0x1338>)
 8001fd8:	f993 3000 	ldrsb.w	r3, [r3]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	4a5b      	ldr	r2, [pc, #364]	; (800214c <start_fill+0x133c>)
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	440b      	add	r3, r1
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	4413      	add	r3, r2
 8001fea:	4403      	add	r3, r0
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d130      	bne.n	8002058 <start_fill+0x1248>
 8001ff6:	4b53      	ldr	r3, [pc, #332]	; (8002144 <start_fill+0x1334>)
 8001ff8:	f993 3000 	ldrsb.w	r3, [r3]
 8001ffc:	1e5a      	subs	r2, r3, #1
 8001ffe:	4b52      	ldr	r3, [pc, #328]	; (8002148 <start_fill+0x1338>)
 8002000:	f993 3000 	ldrsb.w	r3, [r3]
 8002004:	4618      	mov	r0, r3
 8002006:	4952      	ldr	r1, [pc, #328]	; (8002150 <start_fill+0x1340>)
 8002008:	4613      	mov	r3, r2
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	4413      	add	r3, r2
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	440b      	add	r3, r1
 8002012:	4403      	add	r3, r0
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	f083 0301 	eor.w	r3, r3, #1
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b00      	cmp	r3, #0
 800201e:	d01b      	beq.n	8002058 <start_fill+0x1248>
							stack[i][0] = turn_right_90;
 8002020:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002024:	4619      	mov	r1, r3
 8002026:	4a46      	ldr	r2, [pc, #280]	; (8002140 <start_fill+0x1330>)
 8002028:	460b      	mov	r3, r1
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	440b      	add	r3, r1
 800202e:	4413      	add	r3, r2
 8002030:	22ff      	movs	r2, #255	; 0xff
 8002032:	701a      	strb	r2, [r3, #0]
							turnLeftHere;
 8002034:	2300      	movs	r3, #0
 8002036:	2201      	movs	r2, #1
 8002038:	a13d      	add	r1, pc, #244	; (adr r1, 8002130 <start_fill+0x1320>)
 800203a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800203e:	f002 fd13 	bl	8004a68 <go_straight>
 8002042:	4845      	ldr	r0, [pc, #276]	; (8002158 <start_fill+0x1348>)
 8002044:	f002 fa7c 	bl	8004540 <turn_left90>
 8002048:	2300      	movs	r3, #0
 800204a:	2200      	movs	r2, #0
 800204c:	f04f 0000 	mov.w	r0, #0
 8002050:	4943      	ldr	r1, [pc, #268]	; (8002160 <start_fill+0x1350>)
 8002052:	f002 fd09 	bl	8004a68 <go_straight>
						}
					} else {
						stack[i][0] = (stack[i][0] == turn_left_90) ? turn_right_90 : turn_left_90;
						go_straight(square_size, 0, -1);
					}
					break;
 8002056:	e312      	b.n	800267e <start_fill+0x186e>
						} else if(((maze[y][x] & bottom_wall) == 0) && !visited[y + 1][x]){
 8002058:	4b3a      	ldr	r3, [pc, #232]	; (8002144 <start_fill+0x1334>)
 800205a:	f993 3000 	ldrsb.w	r3, [r3]
 800205e:	4619      	mov	r1, r3
 8002060:	4b39      	ldr	r3, [pc, #228]	; (8002148 <start_fill+0x1338>)
 8002062:	f993 3000 	ldrsb.w	r3, [r3]
 8002066:	4618      	mov	r0, r3
 8002068:	4a38      	ldr	r2, [pc, #224]	; (800214c <start_fill+0x133c>)
 800206a:	460b      	mov	r3, r1
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	440b      	add	r3, r1
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	4413      	add	r3, r2
 8002074:	4403      	add	r3, r0
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	2b00      	cmp	r3, #0
 800207e:	f040 82fe 	bne.w	800267e <start_fill+0x186e>
 8002082:	4b30      	ldr	r3, [pc, #192]	; (8002144 <start_fill+0x1334>)
 8002084:	f993 3000 	ldrsb.w	r3, [r3]
 8002088:	1c5a      	adds	r2, r3, #1
 800208a:	4b2f      	ldr	r3, [pc, #188]	; (8002148 <start_fill+0x1338>)
 800208c:	f993 3000 	ldrsb.w	r3, [r3]
 8002090:	4618      	mov	r0, r3
 8002092:	492f      	ldr	r1, [pc, #188]	; (8002150 <start_fill+0x1340>)
 8002094:	4613      	mov	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	440b      	add	r3, r1
 800209e:	4403      	add	r3, r0
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	f083 0301 	eor.w	r3, r3, #1
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	f000 82e8 	beq.w	800267e <start_fill+0x186e>
							stack[i][0] = turn_left_90;
 80020ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80020b2:	4619      	mov	r1, r3
 80020b4:	4a22      	ldr	r2, [pc, #136]	; (8002140 <start_fill+0x1330>)
 80020b6:	460b      	mov	r3, r1
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	440b      	add	r3, r1
 80020bc:	4413      	add	r3, r2
 80020be:	22fc      	movs	r2, #252	; 0xfc
 80020c0:	701a      	strb	r2, [r3, #0]
							turnRightHere;
 80020c2:	2300      	movs	r3, #0
 80020c4:	2201      	movs	r2, #1
 80020c6:	f04f 0000 	mov.w	r0, #0
 80020ca:	4922      	ldr	r1, [pc, #136]	; (8002154 <start_fill+0x1344>)
 80020cc:	f002 fccc 	bl	8004a68 <go_straight>
 80020d0:	4821      	ldr	r0, [pc, #132]	; (8002158 <start_fill+0x1348>)
 80020d2:	f002 fb6d 	bl	80047b0 <turn_right90>
 80020d6:	2300      	movs	r3, #0
 80020d8:	2200      	movs	r2, #0
 80020da:	f04f 0000 	mov.w	r0, #0
 80020de:	491f      	ldr	r1, [pc, #124]	; (800215c <start_fill+0x134c>)
 80020e0:	f002 fcc2 	bl	8004a68 <go_straight>
					break;
 80020e4:	e2cb      	b.n	800267e <start_fill+0x186e>
						stack[i][0] = (stack[i][0] == turn_left_90) ? turn_right_90 : turn_left_90;
 80020e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80020ea:	4619      	mov	r1, r3
 80020ec:	4a14      	ldr	r2, [pc, #80]	; (8002140 <start_fill+0x1330>)
 80020ee:	460b      	mov	r3, r1
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	440b      	add	r3, r1
 80020f4:	4413      	add	r3, r2
 80020f6:	f993 3000 	ldrsb.w	r3, [r3]
 80020fa:	f113 0f04 	cmn.w	r3, #4
 80020fe:	d102      	bne.n	8002106 <start_fill+0x12f6>
 8002100:	f04f 30ff 	mov.w	r0, #4294967295
 8002104:	e001      	b.n	800210a <start_fill+0x12fa>
 8002106:	f06f 0003 	mvn.w	r0, #3
 800210a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800210e:	4619      	mov	r1, r3
 8002110:	4a0b      	ldr	r2, [pc, #44]	; (8002140 <start_fill+0x1330>)
 8002112:	460b      	mov	r3, r1
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	440b      	add	r3, r1
 8002118:	4413      	add	r3, r2
 800211a:	4602      	mov	r2, r0
 800211c:	701a      	strb	r2, [r3, #0]
						go_straight(square_size, 0, -1);
 800211e:	f04f 33ff 	mov.w	r3, #4294967295
 8002122:	2200      	movs	r2, #0
 8002124:	a104      	add	r1, pc, #16	; (adr r1, 8002138 <start_fill+0x1328>)
 8002126:	e9d1 0100 	ldrd	r0, r1, [r1]
 800212a:	f002 fc9d 	bl	8004a68 <go_straight>
					break;
 800212e:	e2a6      	b.n	800267e <start_fill+0x186e>
 8002130:	00000000 	.word	0x00000000
 8002134:	4067c000 	.word	0x4067c000
 8002138:	00000000 	.word	0x00000000
 800213c:	4072c000 	.word	0x4072c000
 8002140:	2000037c 	.word	0x2000037c
 8002144:	200004ab 	.word	0x200004ab
 8002148:	200004aa 	.word	0x200004aa
 800214c:	20000624 	.word	0x20000624
 8002150:	20000688 	.word	0x20000688
 8002154:	40654000 	.word	0x40654000
 8002158:	200004ac 	.word	0x200004ac
 800215c:	405e0000 	.word	0x405e0000
 8002160:	40604000 	.word	0x40604000
				case north:
					if(stack[i][0] == straight){
 8002164:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002168:	4619      	mov	r1, r3
 800216a:	4aaf      	ldr	r2, [pc, #700]	; (8002428 <start_fill+0x1618>)
 800216c:	460b      	mov	r3, r1
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	440b      	add	r3, r1
 8002172:	4413      	add	r3, r2
 8002174:	f993 3000 	ldrsb.w	r3, [r3]
 8002178:	f113 0f06 	cmn.w	r3, #6
 800217c:	f040 808c 	bne.w	8002298 <start_fill+0x1488>
						if((maze[y][x] & left_wall) == 0 && !visited[y][x - 1]){
 8002180:	4baa      	ldr	r3, [pc, #680]	; (800242c <start_fill+0x161c>)
 8002182:	f993 3000 	ldrsb.w	r3, [r3]
 8002186:	4619      	mov	r1, r3
 8002188:	4ba9      	ldr	r3, [pc, #676]	; (8002430 <start_fill+0x1620>)
 800218a:	f993 3000 	ldrsb.w	r3, [r3]
 800218e:	4618      	mov	r0, r3
 8002190:	4aa8      	ldr	r2, [pc, #672]	; (8002434 <start_fill+0x1624>)
 8002192:	460b      	mov	r3, r1
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	440b      	add	r3, r1
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	4413      	add	r3, r2
 800219c:	4403      	add	r3, r0
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	f003 0308 	and.w	r3, r3, #8
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d130      	bne.n	800220a <start_fill+0x13fa>
 80021a8:	4ba0      	ldr	r3, [pc, #640]	; (800242c <start_fill+0x161c>)
 80021aa:	f993 3000 	ldrsb.w	r3, [r3]
 80021ae:	4618      	mov	r0, r3
 80021b0:	4b9f      	ldr	r3, [pc, #636]	; (8002430 <start_fill+0x1620>)
 80021b2:	f993 3000 	ldrsb.w	r3, [r3]
 80021b6:	1e5a      	subs	r2, r3, #1
 80021b8:	499f      	ldr	r1, [pc, #636]	; (8002438 <start_fill+0x1628>)
 80021ba:	4603      	mov	r3, r0
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	4403      	add	r3, r0
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	440b      	add	r3, r1
 80021c4:	4413      	add	r3, r2
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	f083 0301 	eor.w	r3, r3, #1
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d01b      	beq.n	800220a <start_fill+0x13fa>
							stack[i][0] = turn_right_90;
 80021d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021d6:	4619      	mov	r1, r3
 80021d8:	4a93      	ldr	r2, [pc, #588]	; (8002428 <start_fill+0x1618>)
 80021da:	460b      	mov	r3, r1
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	440b      	add	r3, r1
 80021e0:	4413      	add	r3, r2
 80021e2:	22ff      	movs	r2, #255	; 0xff
 80021e4:	701a      	strb	r2, [r3, #0]
							turnLeftHere;
 80021e6:	2300      	movs	r3, #0
 80021e8:	2201      	movs	r2, #1
 80021ea:	a18b      	add	r1, pc, #556	; (adr r1, 8002418 <start_fill+0x1608>)
 80021ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80021f0:	f002 fc3a 	bl	8004a68 <go_straight>
 80021f4:	4891      	ldr	r0, [pc, #580]	; (800243c <start_fill+0x162c>)
 80021f6:	f002 f9a3 	bl	8004540 <turn_left90>
 80021fa:	2300      	movs	r3, #0
 80021fc:	2200      	movs	r2, #0
 80021fe:	f04f 0000 	mov.w	r0, #0
 8002202:	498f      	ldr	r1, [pc, #572]	; (8002440 <start_fill+0x1630>)
 8002204:	f002 fc30 	bl	8004a68 <go_straight>
						}
					} else {
						stack[i][0] = (stack[i][0] == turn_left_90) ? turn_right_90 : turn_left_90;
						go_straight(square_size, 0, -1);
					}
					break;
 8002208:	e23c      	b.n	8002684 <start_fill+0x1874>
						} else if((maze[y][x] & right_wall) == 0 && !visited[y][x + 1]) {
 800220a:	4b88      	ldr	r3, [pc, #544]	; (800242c <start_fill+0x161c>)
 800220c:	f993 3000 	ldrsb.w	r3, [r3]
 8002210:	4619      	mov	r1, r3
 8002212:	4b87      	ldr	r3, [pc, #540]	; (8002430 <start_fill+0x1620>)
 8002214:	f993 3000 	ldrsb.w	r3, [r3]
 8002218:	4618      	mov	r0, r3
 800221a:	4a86      	ldr	r2, [pc, #536]	; (8002434 <start_fill+0x1624>)
 800221c:	460b      	mov	r3, r1
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	440b      	add	r3, r1
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	4413      	add	r3, r2
 8002226:	4403      	add	r3, r0
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	f003 0304 	and.w	r3, r3, #4
 800222e:	2b00      	cmp	r3, #0
 8002230:	f040 8228 	bne.w	8002684 <start_fill+0x1874>
 8002234:	4b7d      	ldr	r3, [pc, #500]	; (800242c <start_fill+0x161c>)
 8002236:	f993 3000 	ldrsb.w	r3, [r3]
 800223a:	4618      	mov	r0, r3
 800223c:	4b7c      	ldr	r3, [pc, #496]	; (8002430 <start_fill+0x1620>)
 800223e:	f993 3000 	ldrsb.w	r3, [r3]
 8002242:	1c5a      	adds	r2, r3, #1
 8002244:	497c      	ldr	r1, [pc, #496]	; (8002438 <start_fill+0x1628>)
 8002246:	4603      	mov	r3, r0
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	4403      	add	r3, r0
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	440b      	add	r3, r1
 8002250:	4413      	add	r3, r2
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	f083 0301 	eor.w	r3, r3, #1
 8002258:	b2db      	uxtb	r3, r3
 800225a:	2b00      	cmp	r3, #0
 800225c:	f000 8212 	beq.w	8002684 <start_fill+0x1874>
							stack[i][0] = turn_left_90;
 8002260:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002264:	4619      	mov	r1, r3
 8002266:	4a70      	ldr	r2, [pc, #448]	; (8002428 <start_fill+0x1618>)
 8002268:	460b      	mov	r3, r1
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	440b      	add	r3, r1
 800226e:	4413      	add	r3, r2
 8002270:	22fc      	movs	r2, #252	; 0xfc
 8002272:	701a      	strb	r2, [r3, #0]
							turnRightHere;
 8002274:	2300      	movs	r3, #0
 8002276:	2201      	movs	r2, #1
 8002278:	f04f 0000 	mov.w	r0, #0
 800227c:	4971      	ldr	r1, [pc, #452]	; (8002444 <start_fill+0x1634>)
 800227e:	f002 fbf3 	bl	8004a68 <go_straight>
 8002282:	486e      	ldr	r0, [pc, #440]	; (800243c <start_fill+0x162c>)
 8002284:	f002 fa94 	bl	80047b0 <turn_right90>
 8002288:	2300      	movs	r3, #0
 800228a:	2200      	movs	r2, #0
 800228c:	f04f 0000 	mov.w	r0, #0
 8002290:	496d      	ldr	r1, [pc, #436]	; (8002448 <start_fill+0x1638>)
 8002292:	f002 fbe9 	bl	8004a68 <go_straight>
					break;
 8002296:	e1f5      	b.n	8002684 <start_fill+0x1874>
						stack[i][0] = (stack[i][0] == turn_left_90) ? turn_right_90 : turn_left_90;
 8002298:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800229c:	4619      	mov	r1, r3
 800229e:	4a62      	ldr	r2, [pc, #392]	; (8002428 <start_fill+0x1618>)
 80022a0:	460b      	mov	r3, r1
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	440b      	add	r3, r1
 80022a6:	4413      	add	r3, r2
 80022a8:	f993 3000 	ldrsb.w	r3, [r3]
 80022ac:	f113 0f04 	cmn.w	r3, #4
 80022b0:	d102      	bne.n	80022b8 <start_fill+0x14a8>
 80022b2:	f04f 30ff 	mov.w	r0, #4294967295
 80022b6:	e001      	b.n	80022bc <start_fill+0x14ac>
 80022b8:	f06f 0003 	mvn.w	r0, #3
 80022bc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80022c0:	4619      	mov	r1, r3
 80022c2:	4a59      	ldr	r2, [pc, #356]	; (8002428 <start_fill+0x1618>)
 80022c4:	460b      	mov	r3, r1
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	440b      	add	r3, r1
 80022ca:	4413      	add	r3, r2
 80022cc:	4602      	mov	r2, r0
 80022ce:	701a      	strb	r2, [r3, #0]
						go_straight(square_size, 0, -1);
 80022d0:	f04f 33ff 	mov.w	r3, #4294967295
 80022d4:	2200      	movs	r2, #0
 80022d6:	a152      	add	r1, pc, #328	; (adr r1, 8002420 <start_fill+0x1610>)
 80022d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80022dc:	f002 fbc4 	bl	8004a68 <go_straight>
					break;
 80022e0:	e1d0      	b.n	8002684 <start_fill+0x1874>
				case south:
					if(stack[i][0] == straight){
 80022e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80022e6:	4619      	mov	r1, r3
 80022e8:	4a4f      	ldr	r2, [pc, #316]	; (8002428 <start_fill+0x1618>)
 80022ea:	460b      	mov	r3, r1
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	440b      	add	r3, r1
 80022f0:	4413      	add	r3, r2
 80022f2:	f993 3000 	ldrsb.w	r3, [r3]
 80022f6:	f113 0f06 	cmn.w	r3, #6
 80022fa:	f040 80a7 	bne.w	800244c <start_fill+0x163c>
						if(((maze[y][x] & left_wall) == 0) && !visited[y][x - 1]){
 80022fe:	4b4b      	ldr	r3, [pc, #300]	; (800242c <start_fill+0x161c>)
 8002300:	f993 3000 	ldrsb.w	r3, [r3]
 8002304:	4619      	mov	r1, r3
 8002306:	4b4a      	ldr	r3, [pc, #296]	; (8002430 <start_fill+0x1620>)
 8002308:	f993 3000 	ldrsb.w	r3, [r3]
 800230c:	4618      	mov	r0, r3
 800230e:	4a49      	ldr	r2, [pc, #292]	; (8002434 <start_fill+0x1624>)
 8002310:	460b      	mov	r3, r1
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	440b      	add	r3, r1
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	4413      	add	r3, r2
 800231a:	4403      	add	r3, r0
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	2b00      	cmp	r3, #0
 8002324:	d130      	bne.n	8002388 <start_fill+0x1578>
 8002326:	4b41      	ldr	r3, [pc, #260]	; (800242c <start_fill+0x161c>)
 8002328:	f993 3000 	ldrsb.w	r3, [r3]
 800232c:	4618      	mov	r0, r3
 800232e:	4b40      	ldr	r3, [pc, #256]	; (8002430 <start_fill+0x1620>)
 8002330:	f993 3000 	ldrsb.w	r3, [r3]
 8002334:	1e5a      	subs	r2, r3, #1
 8002336:	4940      	ldr	r1, [pc, #256]	; (8002438 <start_fill+0x1628>)
 8002338:	4603      	mov	r3, r0
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	4403      	add	r3, r0
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	440b      	add	r3, r1
 8002342:	4413      	add	r3, r2
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	f083 0301 	eor.w	r3, r3, #1
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b00      	cmp	r3, #0
 800234e:	d01b      	beq.n	8002388 <start_fill+0x1578>
							stack[i][0] = turn_left_90;
 8002350:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002354:	4619      	mov	r1, r3
 8002356:	4a34      	ldr	r2, [pc, #208]	; (8002428 <start_fill+0x1618>)
 8002358:	460b      	mov	r3, r1
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	440b      	add	r3, r1
 800235e:	4413      	add	r3, r2
 8002360:	22fc      	movs	r2, #252	; 0xfc
 8002362:	701a      	strb	r2, [r3, #0]
							turnRightHere;
 8002364:	2300      	movs	r3, #0
 8002366:	2201      	movs	r2, #1
 8002368:	f04f 0000 	mov.w	r0, #0
 800236c:	4935      	ldr	r1, [pc, #212]	; (8002444 <start_fill+0x1634>)
 800236e:	f002 fb7b 	bl	8004a68 <go_straight>
 8002372:	4832      	ldr	r0, [pc, #200]	; (800243c <start_fill+0x162c>)
 8002374:	f002 fa1c 	bl	80047b0 <turn_right90>
 8002378:	2300      	movs	r3, #0
 800237a:	2200      	movs	r2, #0
 800237c:	f04f 0000 	mov.w	r0, #0
 8002380:	4931      	ldr	r1, [pc, #196]	; (8002448 <start_fill+0x1638>)
 8002382:	f002 fb71 	bl	8004a68 <go_straight>
 8002386:	e173      	b.n	8002670 <start_fill+0x1860>
						} else if(((maze[y][x] & right_wall) == 0) && !visited[y][x + 1]){
 8002388:	4b28      	ldr	r3, [pc, #160]	; (800242c <start_fill+0x161c>)
 800238a:	f993 3000 	ldrsb.w	r3, [r3]
 800238e:	4619      	mov	r1, r3
 8002390:	4b27      	ldr	r3, [pc, #156]	; (8002430 <start_fill+0x1620>)
 8002392:	f993 3000 	ldrsb.w	r3, [r3]
 8002396:	4618      	mov	r0, r3
 8002398:	4a26      	ldr	r2, [pc, #152]	; (8002434 <start_fill+0x1624>)
 800239a:	460b      	mov	r3, r1
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	440b      	add	r3, r1
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	4413      	add	r3, r2
 80023a4:	4403      	add	r3, r0
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f040 816c 	bne.w	800268a <start_fill+0x187a>
 80023b2:	4b1e      	ldr	r3, [pc, #120]	; (800242c <start_fill+0x161c>)
 80023b4:	f993 3000 	ldrsb.w	r3, [r3]
 80023b8:	4618      	mov	r0, r3
 80023ba:	4b1d      	ldr	r3, [pc, #116]	; (8002430 <start_fill+0x1620>)
 80023bc:	f993 3000 	ldrsb.w	r3, [r3]
 80023c0:	1c5a      	adds	r2, r3, #1
 80023c2:	491d      	ldr	r1, [pc, #116]	; (8002438 <start_fill+0x1628>)
 80023c4:	4603      	mov	r3, r0
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	4403      	add	r3, r0
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	440b      	add	r3, r1
 80023ce:	4413      	add	r3, r2
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	f083 0301 	eor.w	r3, r3, #1
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f000 8156 	beq.w	800268a <start_fill+0x187a>
							stack[i][0] = turn_right_90;
 80023de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80023e2:	4619      	mov	r1, r3
 80023e4:	4a10      	ldr	r2, [pc, #64]	; (8002428 <start_fill+0x1618>)
 80023e6:	460b      	mov	r3, r1
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	440b      	add	r3, r1
 80023ec:	4413      	add	r3, r2
 80023ee:	22ff      	movs	r2, #255	; 0xff
 80023f0:	701a      	strb	r2, [r3, #0]
							turnLeftHere;
 80023f2:	2300      	movs	r3, #0
 80023f4:	2201      	movs	r2, #1
 80023f6:	a108      	add	r1, pc, #32	; (adr r1, 8002418 <start_fill+0x1608>)
 80023f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80023fc:	f002 fb34 	bl	8004a68 <go_straight>
 8002400:	480e      	ldr	r0, [pc, #56]	; (800243c <start_fill+0x162c>)
 8002402:	f002 f89d 	bl	8004540 <turn_left90>
 8002406:	2300      	movs	r3, #0
 8002408:	2200      	movs	r2, #0
 800240a:	f04f 0000 	mov.w	r0, #0
 800240e:	490c      	ldr	r1, [pc, #48]	; (8002440 <start_fill+0x1630>)
 8002410:	f002 fb2a 	bl	8004a68 <go_straight>
						} else if(((maze[y][x] & bottom_wall) == 0) && !visited[y + 1][x]){
							stack[i][0] = turn_left_90;
							go_straight(square_size, 0, -1);
						}
					}
					break;
 8002414:	e139      	b.n	800268a <start_fill+0x187a>
 8002416:	bf00      	nop
 8002418:	00000000 	.word	0x00000000
 800241c:	4067c000 	.word	0x4067c000
 8002420:	00000000 	.word	0x00000000
 8002424:	4072c000 	.word	0x4072c000
 8002428:	2000037c 	.word	0x2000037c
 800242c:	200004ab 	.word	0x200004ab
 8002430:	200004aa 	.word	0x200004aa
 8002434:	20000624 	.word	0x20000624
 8002438:	20000688 	.word	0x20000688
 800243c:	200004ac 	.word	0x200004ac
 8002440:	40604000 	.word	0x40604000
 8002444:	40654000 	.word	0x40654000
 8002448:	405e0000 	.word	0x405e0000
					} else if(stack[i][0] == turn_left_90){
 800244c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002450:	4619      	mov	r1, r3
 8002452:	4a97      	ldr	r2, [pc, #604]	; (80026b0 <start_fill+0x18a0>)
 8002454:	460b      	mov	r3, r1
 8002456:	005b      	lsls	r3, r3, #1
 8002458:	440b      	add	r3, r1
 800245a:	4413      	add	r3, r2
 800245c:	f993 3000 	ldrsb.w	r3, [r3]
 8002460:	f113 0f04 	cmn.w	r3, #4
 8002464:	f040 8083 	bne.w	800256e <start_fill+0x175e>
						if(((maze[y][x] & right_wall) == 0) && !visited[y][x + 1]){
 8002468:	4b92      	ldr	r3, [pc, #584]	; (80026b4 <start_fill+0x18a4>)
 800246a:	f993 3000 	ldrsb.w	r3, [r3]
 800246e:	4619      	mov	r1, r3
 8002470:	4b91      	ldr	r3, [pc, #580]	; (80026b8 <start_fill+0x18a8>)
 8002472:	f993 3000 	ldrsb.w	r3, [r3]
 8002476:	4618      	mov	r0, r3
 8002478:	4a90      	ldr	r2, [pc, #576]	; (80026bc <start_fill+0x18ac>)
 800247a:	460b      	mov	r3, r1
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	440b      	add	r3, r1
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	4413      	add	r3, r2
 8002484:	4403      	add	r3, r0
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	f003 0304 	and.w	r3, r3, #4
 800248c:	2b00      	cmp	r3, #0
 800248e:	d130      	bne.n	80024f2 <start_fill+0x16e2>
 8002490:	4b88      	ldr	r3, [pc, #544]	; (80026b4 <start_fill+0x18a4>)
 8002492:	f993 3000 	ldrsb.w	r3, [r3]
 8002496:	4618      	mov	r0, r3
 8002498:	4b87      	ldr	r3, [pc, #540]	; (80026b8 <start_fill+0x18a8>)
 800249a:	f993 3000 	ldrsb.w	r3, [r3]
 800249e:	1c5a      	adds	r2, r3, #1
 80024a0:	4987      	ldr	r1, [pc, #540]	; (80026c0 <start_fill+0x18b0>)
 80024a2:	4603      	mov	r3, r0
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	4403      	add	r3, r0
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	440b      	add	r3, r1
 80024ac:	4413      	add	r3, r2
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	f083 0301 	eor.w	r3, r3, #1
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d01b      	beq.n	80024f2 <start_fill+0x16e2>
							stack[i][0] = straight;
 80024ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80024be:	4619      	mov	r1, r3
 80024c0:	4a7b      	ldr	r2, [pc, #492]	; (80026b0 <start_fill+0x18a0>)
 80024c2:	460b      	mov	r3, r1
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	440b      	add	r3, r1
 80024c8:	4413      	add	r3, r2
 80024ca:	22fa      	movs	r2, #250	; 0xfa
 80024cc:	701a      	strb	r2, [r3, #0]
							turnLeftHere;
 80024ce:	2300      	movs	r3, #0
 80024d0:	2201      	movs	r2, #1
 80024d2:	a173      	add	r1, pc, #460	; (adr r1, 80026a0 <start_fill+0x1890>)
 80024d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80024d8:	f002 fac6 	bl	8004a68 <go_straight>
 80024dc:	4879      	ldr	r0, [pc, #484]	; (80026c4 <start_fill+0x18b4>)
 80024de:	f002 f82f 	bl	8004540 <turn_left90>
 80024e2:	2300      	movs	r3, #0
 80024e4:	2200      	movs	r2, #0
 80024e6:	f04f 0000 	mov.w	r0, #0
 80024ea:	4977      	ldr	r1, [pc, #476]	; (80026c8 <start_fill+0x18b8>)
 80024ec:	f002 fabc 	bl	8004a68 <go_straight>
 80024f0:	e0be      	b.n	8002670 <start_fill+0x1860>
						} else if(((maze[y][x] & bottom_wall) == 0) && !visited[y + 1][x]){
 80024f2:	4b70      	ldr	r3, [pc, #448]	; (80026b4 <start_fill+0x18a4>)
 80024f4:	f993 3000 	ldrsb.w	r3, [r3]
 80024f8:	4619      	mov	r1, r3
 80024fa:	4b6f      	ldr	r3, [pc, #444]	; (80026b8 <start_fill+0x18a8>)
 80024fc:	f993 3000 	ldrsb.w	r3, [r3]
 8002500:	4618      	mov	r0, r3
 8002502:	4a6e      	ldr	r2, [pc, #440]	; (80026bc <start_fill+0x18ac>)
 8002504:	460b      	mov	r3, r1
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	440b      	add	r3, r1
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	4413      	add	r3, r2
 800250e:	4403      	add	r3, r0
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b00      	cmp	r3, #0
 8002518:	f040 80b7 	bne.w	800268a <start_fill+0x187a>
 800251c:	4b65      	ldr	r3, [pc, #404]	; (80026b4 <start_fill+0x18a4>)
 800251e:	f993 3000 	ldrsb.w	r3, [r3]
 8002522:	1c5a      	adds	r2, r3, #1
 8002524:	4b64      	ldr	r3, [pc, #400]	; (80026b8 <start_fill+0x18a8>)
 8002526:	f993 3000 	ldrsb.w	r3, [r3]
 800252a:	4618      	mov	r0, r3
 800252c:	4964      	ldr	r1, [pc, #400]	; (80026c0 <start_fill+0x18b0>)
 800252e:	4613      	mov	r3, r2
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	4413      	add	r3, r2
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	440b      	add	r3, r1
 8002538:	4403      	add	r3, r0
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	f083 0301 	eor.w	r3, r3, #1
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	f000 80a1 	beq.w	800268a <start_fill+0x187a>
							stack[i][0] = turn_right_90;
 8002548:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800254c:	4619      	mov	r1, r3
 800254e:	4a58      	ldr	r2, [pc, #352]	; (80026b0 <start_fill+0x18a0>)
 8002550:	460b      	mov	r3, r1
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	440b      	add	r3, r1
 8002556:	4413      	add	r3, r2
 8002558:	22ff      	movs	r2, #255	; 0xff
 800255a:	701a      	strb	r2, [r3, #0]
							go_straight(square_size, 0, -1);
 800255c:	f04f 33ff 	mov.w	r3, #4294967295
 8002560:	2200      	movs	r2, #0
 8002562:	a151      	add	r1, pc, #324	; (adr r1, 80026a8 <start_fill+0x1898>)
 8002564:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002568:	f002 fa7e 	bl	8004a68 <go_straight>
					break;
 800256c:	e08d      	b.n	800268a <start_fill+0x187a>
						if(((maze[y][x] & left_wall) == 0) && !visited[y][x - 1]){
 800256e:	4b51      	ldr	r3, [pc, #324]	; (80026b4 <start_fill+0x18a4>)
 8002570:	f993 3000 	ldrsb.w	r3, [r3]
 8002574:	4619      	mov	r1, r3
 8002576:	4b50      	ldr	r3, [pc, #320]	; (80026b8 <start_fill+0x18a8>)
 8002578:	f993 3000 	ldrsb.w	r3, [r3]
 800257c:	4618      	mov	r0, r3
 800257e:	4a4f      	ldr	r2, [pc, #316]	; (80026bc <start_fill+0x18ac>)
 8002580:	460b      	mov	r3, r1
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	440b      	add	r3, r1
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	4413      	add	r3, r2
 800258a:	4403      	add	r3, r0
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	f003 0308 	and.w	r3, r3, #8
 8002592:	2b00      	cmp	r3, #0
 8002594:	d130      	bne.n	80025f8 <start_fill+0x17e8>
 8002596:	4b47      	ldr	r3, [pc, #284]	; (80026b4 <start_fill+0x18a4>)
 8002598:	f993 3000 	ldrsb.w	r3, [r3]
 800259c:	4618      	mov	r0, r3
 800259e:	4b46      	ldr	r3, [pc, #280]	; (80026b8 <start_fill+0x18a8>)
 80025a0:	f993 3000 	ldrsb.w	r3, [r3]
 80025a4:	1e5a      	subs	r2, r3, #1
 80025a6:	4946      	ldr	r1, [pc, #280]	; (80026c0 <start_fill+0x18b0>)
 80025a8:	4603      	mov	r3, r0
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	4403      	add	r3, r0
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	440b      	add	r3, r1
 80025b2:	4413      	add	r3, r2
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	f083 0301 	eor.w	r3, r3, #1
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d01b      	beq.n	80025f8 <start_fill+0x17e8>
							stack[i][0] = straight;
 80025c0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80025c4:	4619      	mov	r1, r3
 80025c6:	4a3a      	ldr	r2, [pc, #232]	; (80026b0 <start_fill+0x18a0>)
 80025c8:	460b      	mov	r3, r1
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	440b      	add	r3, r1
 80025ce:	4413      	add	r3, r2
 80025d0:	22fa      	movs	r2, #250	; 0xfa
 80025d2:	701a      	strb	r2, [r3, #0]
							turnRightHere;
 80025d4:	2300      	movs	r3, #0
 80025d6:	2201      	movs	r2, #1
 80025d8:	f04f 0000 	mov.w	r0, #0
 80025dc:	493b      	ldr	r1, [pc, #236]	; (80026cc <start_fill+0x18bc>)
 80025de:	f002 fa43 	bl	8004a68 <go_straight>
 80025e2:	4838      	ldr	r0, [pc, #224]	; (80026c4 <start_fill+0x18b4>)
 80025e4:	f002 f8e4 	bl	80047b0 <turn_right90>
 80025e8:	2300      	movs	r3, #0
 80025ea:	2200      	movs	r2, #0
 80025ec:	f04f 0000 	mov.w	r0, #0
 80025f0:	4937      	ldr	r1, [pc, #220]	; (80026d0 <start_fill+0x18c0>)
 80025f2:	f002 fa39 	bl	8004a68 <go_straight>
 80025f6:	e03b      	b.n	8002670 <start_fill+0x1860>
						} else if(((maze[y][x] & bottom_wall) == 0) && !visited[y + 1][x]){
 80025f8:	4b2e      	ldr	r3, [pc, #184]	; (80026b4 <start_fill+0x18a4>)
 80025fa:	f993 3000 	ldrsb.w	r3, [r3]
 80025fe:	4619      	mov	r1, r3
 8002600:	4b2d      	ldr	r3, [pc, #180]	; (80026b8 <start_fill+0x18a8>)
 8002602:	f993 3000 	ldrsb.w	r3, [r3]
 8002606:	4618      	mov	r0, r3
 8002608:	4a2c      	ldr	r2, [pc, #176]	; (80026bc <start_fill+0x18ac>)
 800260a:	460b      	mov	r3, r1
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	440b      	add	r3, r1
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	4413      	add	r3, r2
 8002614:	4403      	add	r3, r0
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b00      	cmp	r3, #0
 800261e:	d134      	bne.n	800268a <start_fill+0x187a>
 8002620:	4b24      	ldr	r3, [pc, #144]	; (80026b4 <start_fill+0x18a4>)
 8002622:	f993 3000 	ldrsb.w	r3, [r3]
 8002626:	1c5a      	adds	r2, r3, #1
 8002628:	4b23      	ldr	r3, [pc, #140]	; (80026b8 <start_fill+0x18a8>)
 800262a:	f993 3000 	ldrsb.w	r3, [r3]
 800262e:	4618      	mov	r0, r3
 8002630:	4923      	ldr	r1, [pc, #140]	; (80026c0 <start_fill+0x18b0>)
 8002632:	4613      	mov	r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	4413      	add	r3, r2
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	440b      	add	r3, r1
 800263c:	4403      	add	r3, r0
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	f083 0301 	eor.w	r3, r3, #1
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2b00      	cmp	r3, #0
 8002648:	d01f      	beq.n	800268a <start_fill+0x187a>
							stack[i][0] = turn_left_90;
 800264a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800264e:	4619      	mov	r1, r3
 8002650:	4a17      	ldr	r2, [pc, #92]	; (80026b0 <start_fill+0x18a0>)
 8002652:	460b      	mov	r3, r1
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	440b      	add	r3, r1
 8002658:	4413      	add	r3, r2
 800265a:	22fc      	movs	r2, #252	; 0xfc
 800265c:	701a      	strb	r2, [r3, #0]
							go_straight(square_size, 0, -1);
 800265e:	f04f 33ff 	mov.w	r3, #4294967295
 8002662:	2200      	movs	r2, #0
 8002664:	a110      	add	r1, pc, #64	; (adr r1, 80026a8 <start_fill+0x1898>)
 8002666:	e9d1 0100 	ldrd	r0, r1, [r1]
 800266a:	f002 f9fd 	bl	8004a68 <go_straight>
					break;
 800266e:	e00c      	b.n	800268a <start_fill+0x187a>
 8002670:	e00b      	b.n	800268a <start_fill+0x187a>
			if(frontfree){
 8002672:	bf00      	nop
 8002674:	f7fe bc25 	b.w	8000ec2 <start_fill+0xb2>
					break;
 8002678:	bf00      	nop
 800267a:	f7fe bc22 	b.w	8000ec2 <start_fill+0xb2>
					break;
 800267e:	bf00      	nop
 8002680:	f7fe bc1f 	b.w	8000ec2 <start_fill+0xb2>
					break;
 8002684:	bf00      	nop
 8002686:	f7fe bc1c 	b.w	8000ec2 <start_fill+0xb2>
					break;
 800268a:	bf00      	nop
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800268c:	f7fe bc19 	b.w	8000ec2 <start_fill+0xb2>
			}
		}
	}
	for(int n = 0; n < grid_size; n++){
 8002690:	2300      	movs	r3, #0
 8002692:	617b      	str	r3, [r7, #20]
 8002694:	e0c4      	b.n	8002820 <start_fill+0x1a10>
		for(int m = 0; m < grid_size; m++){
 8002696:	2300      	movs	r3, #0
 8002698:	613b      	str	r3, [r7, #16]
 800269a:	e0ba      	b.n	8002812 <start_fill+0x1a02>
 800269c:	f3af 8000 	nop.w
 80026a0:	00000000 	.word	0x00000000
 80026a4:	4067c000 	.word	0x4067c000
 80026a8:	00000000 	.word	0x00000000
 80026ac:	4072c000 	.word	0x4072c000
 80026b0:	2000037c 	.word	0x2000037c
 80026b4:	200004ab 	.word	0x200004ab
 80026b8:	200004aa 	.word	0x200004aa
 80026bc:	20000624 	.word	0x20000624
 80026c0:	20000688 	.word	0x20000688
 80026c4:	200004ac 	.word	0x200004ac
 80026c8:	40604000 	.word	0x40604000
 80026cc:	40654000 	.word	0x40654000
 80026d0:	405e0000 	.word	0x405e0000
			if(!visited[n][m]){
 80026d4:	495a      	ldr	r1, [pc, #360]	; (8002840 <start_fill+0x1a30>)
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	4613      	mov	r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	18ca      	adds	r2, r1, r3
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	4413      	add	r3, r2
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	f083 0301 	eor.w	r3, r3, #1
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	f000 808c 	beq.w	800280c <start_fill+0x19fc>
				maze[n][m] |= 15;
 80026f4:	4953      	ldr	r1, [pc, #332]	; (8002844 <start_fill+0x1a34>)
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	4613      	mov	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	18ca      	adds	r2, r1, r3
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	4413      	add	r3, r2
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	f043 030f 	orr.w	r3, r3, #15
 800270c:	b2d8      	uxtb	r0, r3
 800270e:	494d      	ldr	r1, [pc, #308]	; (8002844 <start_fill+0x1a34>)
 8002710:	697a      	ldr	r2, [r7, #20]
 8002712:	4613      	mov	r3, r2
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	4413      	add	r3, r2
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	18ca      	adds	r2, r1, r3
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	4413      	add	r3, r2
 8002720:	4602      	mov	r2, r0
 8002722:	701a      	strb	r2, [r3, #0]
				if(n > 0){ maze[n - 1][m] |= bottom_wall; }
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	2b00      	cmp	r3, #0
 8002728:	dd19      	ble.n	800275e <start_fill+0x194e>
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	1e5a      	subs	r2, r3, #1
 800272e:	4945      	ldr	r1, [pc, #276]	; (8002844 <start_fill+0x1a34>)
 8002730:	4613      	mov	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4413      	add	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	18ca      	adds	r2, r1, r3
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	4413      	add	r3, r2
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	697a      	ldr	r2, [r7, #20]
 8002742:	3a01      	subs	r2, #1
 8002744:	f043 0301 	orr.w	r3, r3, #1
 8002748:	b2d8      	uxtb	r0, r3
 800274a:	493e      	ldr	r1, [pc, #248]	; (8002844 <start_fill+0x1a34>)
 800274c:	4613      	mov	r3, r2
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	4413      	add	r3, r2
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	18ca      	adds	r2, r1, r3
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	4413      	add	r3, r2
 800275a:	4602      	mov	r2, r0
 800275c:	701a      	strb	r2, [r3, #0]
				if(n + 1 < grid_size){ maze[n + 1][m] |= top_wall; }
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2b08      	cmp	r3, #8
 8002762:	dc19      	bgt.n	8002798 <start_fill+0x1988>
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	1c5a      	adds	r2, r3, #1
 8002768:	4936      	ldr	r1, [pc, #216]	; (8002844 <start_fill+0x1a34>)
 800276a:	4613      	mov	r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	4413      	add	r3, r2
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	18ca      	adds	r2, r1, r3
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	4413      	add	r3, r2
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	3201      	adds	r2, #1
 800277e:	f043 0302 	orr.w	r3, r3, #2
 8002782:	b2d8      	uxtb	r0, r3
 8002784:	492f      	ldr	r1, [pc, #188]	; (8002844 <start_fill+0x1a34>)
 8002786:	4613      	mov	r3, r2
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	4413      	add	r3, r2
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	18ca      	adds	r2, r1, r3
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	4413      	add	r3, r2
 8002794:	4602      	mov	r2, r0
 8002796:	701a      	strb	r2, [r3, #0]
				if(m > 0){ maze[n][m - 1] |= right_wall; }
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	2b00      	cmp	r3, #0
 800279c:	dd19      	ble.n	80027d2 <start_fill+0x19c2>
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1e59      	subs	r1, r3, #1
 80027a2:	4828      	ldr	r0, [pc, #160]	; (8002844 <start_fill+0x1a34>)
 80027a4:	697a      	ldr	r2, [r7, #20]
 80027a6:	4613      	mov	r3, r2
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	4413      	add	r3, r2
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	4403      	add	r3, r0
 80027b0:	440b      	add	r3, r1
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	1e51      	subs	r1, r2, #1
 80027b8:	f043 0304 	orr.w	r3, r3, #4
 80027bc:	b2dc      	uxtb	r4, r3
 80027be:	4821      	ldr	r0, [pc, #132]	; (8002844 <start_fill+0x1a34>)
 80027c0:	697a      	ldr	r2, [r7, #20]
 80027c2:	4613      	mov	r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	4413      	add	r3, r2
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	4403      	add	r3, r0
 80027cc:	440b      	add	r3, r1
 80027ce:	4622      	mov	r2, r4
 80027d0:	701a      	strb	r2, [r3, #0]
				if(m + 1 < grid_size){ maze[n][m + 1] |= left_wall; }
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	dc19      	bgt.n	800280c <start_fill+0x19fc>
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	1c59      	adds	r1, r3, #1
 80027dc:	4819      	ldr	r0, [pc, #100]	; (8002844 <start_fill+0x1a34>)
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	4613      	mov	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4413      	add	r3, r2
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	4403      	add	r3, r0
 80027ea:	440b      	add	r3, r1
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	1c51      	adds	r1, r2, #1
 80027f2:	f043 0308 	orr.w	r3, r3, #8
 80027f6:	b2dc      	uxtb	r4, r3
 80027f8:	4812      	ldr	r0, [pc, #72]	; (8002844 <start_fill+0x1a34>)
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	4613      	mov	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4413      	add	r3, r2
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	4403      	add	r3, r0
 8002806:	440b      	add	r3, r1
 8002808:	4622      	mov	r2, r4
 800280a:	701a      	strb	r2, [r3, #0]
		for(int m = 0; m < grid_size; m++){
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	3301      	adds	r3, #1
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	2b09      	cmp	r3, #9
 8002816:	f77f af5d 	ble.w	80026d4 <start_fill+0x18c4>
	for(int n = 0; n < grid_size; n++){
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	3301      	adds	r3, #1
 800281e:	617b      	str	r3, [r7, #20]
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	2b09      	cmp	r3, #9
 8002824:	f77f af37 	ble.w	8002696 <start_fill+0x1886>
			}
		}
	}
	length_stack = i;
 8002828:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800282c:	4b06      	ldr	r3, [pc, #24]	; (8002848 <start_fill+0x1a38>)
 800282e:	801a      	strh	r2, [r3, #0]
	brake(2);
 8002830:	2002      	movs	r0, #2
 8002832:	f002 febd 	bl	80055b0 <brake>
}
 8002836:	bf00      	nop
 8002838:	3724      	adds	r7, #36	; 0x24
 800283a:	46bd      	mov	sp, r7
 800283c:	bd90      	pop	{r4, r7, pc}
 800283e:	bf00      	nop
 8002840:	20000688 	.word	0x20000688
 8002844:	20000624 	.word	0x20000624
 8002848:	200004a8 	.word	0x200004a8
 800284c:	00000000 	.word	0x00000000

08002850 <found>:
void found(int16_t *index){
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
	(*index)++;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800285e:	b29b      	uxth	r3, r3
 8002860:	3301      	adds	r3, #1
 8002862:	b29b      	uxth	r3, r3
 8002864:	b21a      	sxth	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	801a      	strh	r2, [r3, #0]
	switch(direction){
 800286a:	4b49      	ldr	r3, [pc, #292]	; (8002990 <found+0x140>)
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	2b02      	cmp	r3, #2
 8002870:	d059      	beq.n	8002926 <found+0xd6>
 8002872:	2b02      	cmp	r3, #2
 8002874:	f300 8083 	bgt.w	800297e <found+0x12e>
 8002878:	2b00      	cmp	r3, #0
 800287a:	d002      	beq.n	8002882 <found+0x32>
 800287c:	2b01      	cmp	r3, #1
 800287e:	d029      	beq.n	80028d4 <found+0x84>
			stack[*index][1] = -1;
			stack[*index][2] = 2;
			go_straight(square_size * 2, 1, -1);
			break;
	}
}
 8002880:	e07d      	b.n	800297e <found+0x12e>
			stack[*index][0] = turn_right_90;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002888:	4619      	mov	r1, r3
 800288a:	4a42      	ldr	r2, [pc, #264]	; (8002994 <found+0x144>)
 800288c:	460b      	mov	r3, r1
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	440b      	add	r3, r1
 8002892:	4413      	add	r3, r2
 8002894:	22ff      	movs	r2, #255	; 0xff
 8002896:	701a      	strb	r2, [r3, #0]
			stack[*index][1] = -1;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800289e:	4619      	mov	r1, r3
 80028a0:	4a3c      	ldr	r2, [pc, #240]	; (8002994 <found+0x144>)
 80028a2:	460b      	mov	r3, r1
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	440b      	add	r3, r1
 80028a8:	4413      	add	r3, r2
 80028aa:	3301      	adds	r3, #1
 80028ac:	22ff      	movs	r2, #255	; 0xff
 80028ae:	701a      	strb	r2, [r3, #0]
			turnRightHere;
 80028b0:	2300      	movs	r3, #0
 80028b2:	2201      	movs	r2, #1
 80028b4:	f04f 0000 	mov.w	r0, #0
 80028b8:	4937      	ldr	r1, [pc, #220]	; (8002998 <found+0x148>)
 80028ba:	f002 f8d5 	bl	8004a68 <go_straight>
 80028be:	4834      	ldr	r0, [pc, #208]	; (8002990 <found+0x140>)
 80028c0:	f001 ff76 	bl	80047b0 <turn_right90>
 80028c4:	2300      	movs	r3, #0
 80028c6:	2200      	movs	r2, #0
 80028c8:	f04f 0000 	mov.w	r0, #0
 80028cc:	4933      	ldr	r1, [pc, #204]	; (800299c <found+0x14c>)
 80028ce:	f002 f8cb 	bl	8004a68 <go_straight>
			break;
 80028d2:	e054      	b.n	800297e <found+0x12e>
			stack[*index][0] = turn_left_90;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028da:	4619      	mov	r1, r3
 80028dc:	4a2d      	ldr	r2, [pc, #180]	; (8002994 <found+0x144>)
 80028de:	460b      	mov	r3, r1
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	440b      	add	r3, r1
 80028e4:	4413      	add	r3, r2
 80028e6:	22fc      	movs	r2, #252	; 0xfc
 80028e8:	701a      	strb	r2, [r3, #0]
			stack[*index][1] = -1;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028f0:	4619      	mov	r1, r3
 80028f2:	4a28      	ldr	r2, [pc, #160]	; (8002994 <found+0x144>)
 80028f4:	460b      	mov	r3, r1
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	440b      	add	r3, r1
 80028fa:	4413      	add	r3, r2
 80028fc:	3301      	adds	r3, #1
 80028fe:	22ff      	movs	r2, #255	; 0xff
 8002900:	701a      	strb	r2, [r3, #0]
			turnLeftHere;
 8002902:	2300      	movs	r3, #0
 8002904:	2201      	movs	r2, #1
 8002906:	a120      	add	r1, pc, #128	; (adr r1, 8002988 <found+0x138>)
 8002908:	e9d1 0100 	ldrd	r0, r1, [r1]
 800290c:	f002 f8ac 	bl	8004a68 <go_straight>
 8002910:	481f      	ldr	r0, [pc, #124]	; (8002990 <found+0x140>)
 8002912:	f001 fe15 	bl	8004540 <turn_left90>
 8002916:	2300      	movs	r3, #0
 8002918:	2200      	movs	r2, #0
 800291a:	f04f 0000 	mov.w	r0, #0
 800291e:	4920      	ldr	r1, [pc, #128]	; (80029a0 <found+0x150>)
 8002920:	f002 f8a2 	bl	8004a68 <go_straight>
			break;
 8002924:	e02b      	b.n	800297e <found+0x12e>
			stack[*index][0] = straight;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f9b3 3000 	ldrsh.w	r3, [r3]
 800292c:	4619      	mov	r1, r3
 800292e:	4a19      	ldr	r2, [pc, #100]	; (8002994 <found+0x144>)
 8002930:	460b      	mov	r3, r1
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	440b      	add	r3, r1
 8002936:	4413      	add	r3, r2
 8002938:	22fa      	movs	r2, #250	; 0xfa
 800293a:	701a      	strb	r2, [r3, #0]
			stack[*index][1] = -1;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002942:	4619      	mov	r1, r3
 8002944:	4a13      	ldr	r2, [pc, #76]	; (8002994 <found+0x144>)
 8002946:	460b      	mov	r3, r1
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	440b      	add	r3, r1
 800294c:	4413      	add	r3, r2
 800294e:	3301      	adds	r3, #1
 8002950:	22ff      	movs	r2, #255	; 0xff
 8002952:	701a      	strb	r2, [r3, #0]
			stack[*index][2] = 2;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f9b3 3000 	ldrsh.w	r3, [r3]
 800295a:	4619      	mov	r1, r3
 800295c:	4a0d      	ldr	r2, [pc, #52]	; (8002994 <found+0x144>)
 800295e:	460b      	mov	r3, r1
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	440b      	add	r3, r1
 8002964:	4413      	add	r3, r2
 8002966:	3302      	adds	r3, #2
 8002968:	2202      	movs	r2, #2
 800296a:	701a      	strb	r2, [r3, #0]
			go_straight(square_size * 2, 1, -1);
 800296c:	f04f 33ff 	mov.w	r3, #4294967295
 8002970:	2201      	movs	r2, #1
 8002972:	f04f 0000 	mov.w	r0, #0
 8002976:	490b      	ldr	r1, [pc, #44]	; (80029a4 <found+0x154>)
 8002978:	f002 f876 	bl	8004a68 <go_straight>
			break;
 800297c:	bf00      	nop
}
 800297e:	bf00      	nop
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	00000000 	.word	0x00000000
 800298c:	4067c000 	.word	0x4067c000
 8002990:	200004ac 	.word	0x200004ac
 8002994:	2000037c 	.word	0x2000037c
 8002998:	40654000 	.word	0x40654000
 800299c:	405e0000 	.word	0x405e0000
 80029a0:	40604000 	.word	0x40604000
 80029a4:	4082c000 	.word	0x4082c000

080029a8 <set_wall>:

void set_wall(bool rbl, bool rbr, bool rbf){
 80029a8:	b490      	push	{r4, r7}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	71fb      	strb	r3, [r7, #7]
 80029b2:	460b      	mov	r3, r1
 80029b4:	71bb      	strb	r3, [r7, #6]
 80029b6:	4613      	mov	r3, r2
 80029b8:	717b      	strb	r3, [r7, #5]
	switch(direction){
 80029ba:	4b86      	ldr	r3, [pc, #536]	; (8002bd4 <set_wall+0x22c>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	2b03      	cmp	r3, #3
 80029c0:	f200 8415 	bhi.w	80031ee <set_wall+0x846>
 80029c4:	a201      	add	r2, pc, #4	; (adr r2, 80029cc <set_wall+0x24>)
 80029c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ca:	bf00      	nop
 80029cc:	080029dd 	.word	0x080029dd
 80029d0:	08002be5 	.word	0x08002be5
 80029d4:	08002de9 	.word	0x08002de9
 80029d8:	08002fed 	.word	0x08002fed
		case west:
			x--;
 80029dc:	4b7e      	ldr	r3, [pc, #504]	; (8002bd8 <set_wall+0x230>)
 80029de:	f993 3000 	ldrsb.w	r3, [r3]
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	3b01      	subs	r3, #1
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	b25a      	sxtb	r2, r3
 80029ea:	4b7b      	ldr	r3, [pc, #492]	; (8002bd8 <set_wall+0x230>)
 80029ec:	701a      	strb	r2, [r3, #0]
			if(rbl){
 80029ee:	79fb      	ldrb	r3, [r7, #7]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d04c      	beq.n	8002a8e <set_wall+0xe6>
				maze[y][x] |= bottom_wall;
 80029f4:	4b79      	ldr	r3, [pc, #484]	; (8002bdc <set_wall+0x234>)
 80029f6:	f993 3000 	ldrsb.w	r3, [r3]
 80029fa:	4619      	mov	r1, r3
 80029fc:	4b76      	ldr	r3, [pc, #472]	; (8002bd8 <set_wall+0x230>)
 80029fe:	f993 3000 	ldrsb.w	r3, [r3]
 8002a02:	4618      	mov	r0, r3
 8002a04:	4a76      	ldr	r2, [pc, #472]	; (8002be0 <set_wall+0x238>)
 8002a06:	460b      	mov	r3, r1
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	440b      	add	r3, r1
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	4413      	add	r3, r2
 8002a10:	4403      	add	r3, r0
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	4a71      	ldr	r2, [pc, #452]	; (8002bdc <set_wall+0x234>)
 8002a16:	f992 2000 	ldrsb.w	r2, [r2]
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	4a6e      	ldr	r2, [pc, #440]	; (8002bd8 <set_wall+0x230>)
 8002a1e:	f992 2000 	ldrsb.w	r2, [r2]
 8002a22:	4614      	mov	r4, r2
 8002a24:	f043 0301 	orr.w	r3, r3, #1
 8002a28:	b2d8      	uxtb	r0, r3
 8002a2a:	4a6d      	ldr	r2, [pc, #436]	; (8002be0 <set_wall+0x238>)
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	440b      	add	r3, r1
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	4413      	add	r3, r2
 8002a36:	4423      	add	r3, r4
 8002a38:	4602      	mov	r2, r0
 8002a3a:	701a      	strb	r2, [r3, #0]
				if(y + 1 < grid_size){ maze[y + 1][x] |= top_wall; }
 8002a3c:	4b67      	ldr	r3, [pc, #412]	; (8002bdc <set_wall+0x234>)
 8002a3e:	f993 3000 	ldrsb.w	r3, [r3]
 8002a42:	2b08      	cmp	r3, #8
 8002a44:	dc23      	bgt.n	8002a8e <set_wall+0xe6>
 8002a46:	4b65      	ldr	r3, [pc, #404]	; (8002bdc <set_wall+0x234>)
 8002a48:	f993 3000 	ldrsb.w	r3, [r3]
 8002a4c:	1c5a      	adds	r2, r3, #1
 8002a4e:	4b62      	ldr	r3, [pc, #392]	; (8002bd8 <set_wall+0x230>)
 8002a50:	f993 3000 	ldrsb.w	r3, [r3]
 8002a54:	4618      	mov	r0, r3
 8002a56:	4962      	ldr	r1, [pc, #392]	; (8002be0 <set_wall+0x238>)
 8002a58:	4613      	mov	r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4413      	add	r3, r2
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	440b      	add	r3, r1
 8002a62:	4403      	add	r3, r0
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	4a5d      	ldr	r2, [pc, #372]	; (8002bdc <set_wall+0x234>)
 8002a68:	f992 2000 	ldrsb.w	r2, [r2]
 8002a6c:	3201      	adds	r2, #1
 8002a6e:	495a      	ldr	r1, [pc, #360]	; (8002bd8 <set_wall+0x230>)
 8002a70:	f991 1000 	ldrsb.w	r1, [r1]
 8002a74:	460c      	mov	r4, r1
 8002a76:	f043 0302 	orr.w	r3, r3, #2
 8002a7a:	b2d8      	uxtb	r0, r3
 8002a7c:	4958      	ldr	r1, [pc, #352]	; (8002be0 <set_wall+0x238>)
 8002a7e:	4613      	mov	r3, r2
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	4413      	add	r3, r2
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	440b      	add	r3, r1
 8002a88:	4423      	add	r3, r4
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	701a      	strb	r2, [r3, #0]
			}
			if(rbr){
 8002a8e:	79bb      	ldrb	r3, [r7, #6]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d04c      	beq.n	8002b2e <set_wall+0x186>
				maze[y][x] |= top_wall;
 8002a94:	4b51      	ldr	r3, [pc, #324]	; (8002bdc <set_wall+0x234>)
 8002a96:	f993 3000 	ldrsb.w	r3, [r3]
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4b4e      	ldr	r3, [pc, #312]	; (8002bd8 <set_wall+0x230>)
 8002a9e:	f993 3000 	ldrsb.w	r3, [r3]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	4a4e      	ldr	r2, [pc, #312]	; (8002be0 <set_wall+0x238>)
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	440b      	add	r3, r1
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	4413      	add	r3, r2
 8002ab0:	4403      	add	r3, r0
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	4a49      	ldr	r2, [pc, #292]	; (8002bdc <set_wall+0x234>)
 8002ab6:	f992 2000 	ldrsb.w	r2, [r2]
 8002aba:	4611      	mov	r1, r2
 8002abc:	4a46      	ldr	r2, [pc, #280]	; (8002bd8 <set_wall+0x230>)
 8002abe:	f992 2000 	ldrsb.w	r2, [r2]
 8002ac2:	4614      	mov	r4, r2
 8002ac4:	f043 0302 	orr.w	r3, r3, #2
 8002ac8:	b2d8      	uxtb	r0, r3
 8002aca:	4a45      	ldr	r2, [pc, #276]	; (8002be0 <set_wall+0x238>)
 8002acc:	460b      	mov	r3, r1
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	440b      	add	r3, r1
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	4413      	add	r3, r2
 8002ad6:	4423      	add	r3, r4
 8002ad8:	4602      	mov	r2, r0
 8002ada:	701a      	strb	r2, [r3, #0]
				if(y > 0){ maze[y - 1][x] |= bottom_wall; }
 8002adc:	4b3f      	ldr	r3, [pc, #252]	; (8002bdc <set_wall+0x234>)
 8002ade:	f993 3000 	ldrsb.w	r3, [r3]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	dd23      	ble.n	8002b2e <set_wall+0x186>
 8002ae6:	4b3d      	ldr	r3, [pc, #244]	; (8002bdc <set_wall+0x234>)
 8002ae8:	f993 3000 	ldrsb.w	r3, [r3]
 8002aec:	1e5a      	subs	r2, r3, #1
 8002aee:	4b3a      	ldr	r3, [pc, #232]	; (8002bd8 <set_wall+0x230>)
 8002af0:	f993 3000 	ldrsb.w	r3, [r3]
 8002af4:	4618      	mov	r0, r3
 8002af6:	493a      	ldr	r1, [pc, #232]	; (8002be0 <set_wall+0x238>)
 8002af8:	4613      	mov	r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	4413      	add	r3, r2
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	440b      	add	r3, r1
 8002b02:	4403      	add	r3, r0
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	4a35      	ldr	r2, [pc, #212]	; (8002bdc <set_wall+0x234>)
 8002b08:	f992 2000 	ldrsb.w	r2, [r2]
 8002b0c:	3a01      	subs	r2, #1
 8002b0e:	4932      	ldr	r1, [pc, #200]	; (8002bd8 <set_wall+0x230>)
 8002b10:	f991 1000 	ldrsb.w	r1, [r1]
 8002b14:	460c      	mov	r4, r1
 8002b16:	f043 0301 	orr.w	r3, r3, #1
 8002b1a:	b2d8      	uxtb	r0, r3
 8002b1c:	4930      	ldr	r1, [pc, #192]	; (8002be0 <set_wall+0x238>)
 8002b1e:	4613      	mov	r3, r2
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	4413      	add	r3, r2
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	440b      	add	r3, r1
 8002b28:	4423      	add	r3, r4
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	701a      	strb	r2, [r3, #0]
			}
			if(rbf){
 8002b2e:	797b      	ldrb	r3, [r7, #5]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f000 8355 	beq.w	80031e0 <set_wall+0x838>
				maze[y][x] |= left_wall;
 8002b36:	4b29      	ldr	r3, [pc, #164]	; (8002bdc <set_wall+0x234>)
 8002b38:	f993 3000 	ldrsb.w	r3, [r3]
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	4b26      	ldr	r3, [pc, #152]	; (8002bd8 <set_wall+0x230>)
 8002b40:	f993 3000 	ldrsb.w	r3, [r3]
 8002b44:	4618      	mov	r0, r3
 8002b46:	4a26      	ldr	r2, [pc, #152]	; (8002be0 <set_wall+0x238>)
 8002b48:	460b      	mov	r3, r1
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	440b      	add	r3, r1
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	4413      	add	r3, r2
 8002b52:	4403      	add	r3, r0
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	4a21      	ldr	r2, [pc, #132]	; (8002bdc <set_wall+0x234>)
 8002b58:	f992 2000 	ldrsb.w	r2, [r2]
 8002b5c:	4611      	mov	r1, r2
 8002b5e:	4a1e      	ldr	r2, [pc, #120]	; (8002bd8 <set_wall+0x230>)
 8002b60:	f992 2000 	ldrsb.w	r2, [r2]
 8002b64:	4614      	mov	r4, r2
 8002b66:	f043 0308 	orr.w	r3, r3, #8
 8002b6a:	b2d8      	uxtb	r0, r3
 8002b6c:	4a1c      	ldr	r2, [pc, #112]	; (8002be0 <set_wall+0x238>)
 8002b6e:	460b      	mov	r3, r1
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	440b      	add	r3, r1
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	4413      	add	r3, r2
 8002b78:	4423      	add	r3, r4
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	701a      	strb	r2, [r3, #0]
				if(x > 0){ maze[y][x - 1] |= right_wall; }
 8002b7e:	4b16      	ldr	r3, [pc, #88]	; (8002bd8 <set_wall+0x230>)
 8002b80:	f993 3000 	ldrsb.w	r3, [r3]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f340 832b 	ble.w	80031e0 <set_wall+0x838>
 8002b8a:	4b14      	ldr	r3, [pc, #80]	; (8002bdc <set_wall+0x234>)
 8002b8c:	f993 3000 	ldrsb.w	r3, [r3]
 8002b90:	4618      	mov	r0, r3
 8002b92:	4b11      	ldr	r3, [pc, #68]	; (8002bd8 <set_wall+0x230>)
 8002b94:	f993 3000 	ldrsb.w	r3, [r3]
 8002b98:	1e5a      	subs	r2, r3, #1
 8002b9a:	4911      	ldr	r1, [pc, #68]	; (8002be0 <set_wall+0x238>)
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	4403      	add	r3, r0
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	440b      	add	r3, r1
 8002ba6:	4413      	add	r3, r2
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	4a0c      	ldr	r2, [pc, #48]	; (8002bdc <set_wall+0x234>)
 8002bac:	f992 2000 	ldrsb.w	r2, [r2]
 8002bb0:	4610      	mov	r0, r2
 8002bb2:	4a09      	ldr	r2, [pc, #36]	; (8002bd8 <set_wall+0x230>)
 8002bb4:	f992 2000 	ldrsb.w	r2, [r2]
 8002bb8:	3a01      	subs	r2, #1
 8002bba:	f043 0304 	orr.w	r3, r3, #4
 8002bbe:	b2dc      	uxtb	r4, r3
 8002bc0:	4907      	ldr	r1, [pc, #28]	; (8002be0 <set_wall+0x238>)
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	4403      	add	r3, r0
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	440b      	add	r3, r1
 8002bcc:	4413      	add	r3, r2
 8002bce:	4622      	mov	r2, r4
 8002bd0:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002bd2:	e305      	b.n	80031e0 <set_wall+0x838>
 8002bd4:	200004ac 	.word	0x200004ac
 8002bd8:	200004aa 	.word	0x200004aa
 8002bdc:	200004ab 	.word	0x200004ab
 8002be0:	20000624 	.word	0x20000624
		case east:
			x++;
 8002be4:	4b7d      	ldr	r3, [pc, #500]	; (8002ddc <set_wall+0x434>)
 8002be6:	f993 3000 	ldrsb.w	r3, [r3]
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	3301      	adds	r3, #1
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	b25a      	sxtb	r2, r3
 8002bf2:	4b7a      	ldr	r3, [pc, #488]	; (8002ddc <set_wall+0x434>)
 8002bf4:	701a      	strb	r2, [r3, #0]
			if(rbl){
 8002bf6:	79fb      	ldrb	r3, [r7, #7]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d04c      	beq.n	8002c96 <set_wall+0x2ee>
				maze[y][x] |= top_wall;
 8002bfc:	4b78      	ldr	r3, [pc, #480]	; (8002de0 <set_wall+0x438>)
 8002bfe:	f993 3000 	ldrsb.w	r3, [r3]
 8002c02:	4619      	mov	r1, r3
 8002c04:	4b75      	ldr	r3, [pc, #468]	; (8002ddc <set_wall+0x434>)
 8002c06:	f993 3000 	ldrsb.w	r3, [r3]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	4a75      	ldr	r2, [pc, #468]	; (8002de4 <set_wall+0x43c>)
 8002c0e:	460b      	mov	r3, r1
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	440b      	add	r3, r1
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	4413      	add	r3, r2
 8002c18:	4403      	add	r3, r0
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	4a70      	ldr	r2, [pc, #448]	; (8002de0 <set_wall+0x438>)
 8002c1e:	f992 2000 	ldrsb.w	r2, [r2]
 8002c22:	4611      	mov	r1, r2
 8002c24:	4a6d      	ldr	r2, [pc, #436]	; (8002ddc <set_wall+0x434>)
 8002c26:	f992 2000 	ldrsb.w	r2, [r2]
 8002c2a:	4614      	mov	r4, r2
 8002c2c:	f043 0302 	orr.w	r3, r3, #2
 8002c30:	b2d8      	uxtb	r0, r3
 8002c32:	4a6c      	ldr	r2, [pc, #432]	; (8002de4 <set_wall+0x43c>)
 8002c34:	460b      	mov	r3, r1
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	440b      	add	r3, r1
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	4413      	add	r3, r2
 8002c3e:	4423      	add	r3, r4
 8002c40:	4602      	mov	r2, r0
 8002c42:	701a      	strb	r2, [r3, #0]
				if(y > 0){ maze[y - 1][x] |= bottom_wall; }
 8002c44:	4b66      	ldr	r3, [pc, #408]	; (8002de0 <set_wall+0x438>)
 8002c46:	f993 3000 	ldrsb.w	r3, [r3]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	dd23      	ble.n	8002c96 <set_wall+0x2ee>
 8002c4e:	4b64      	ldr	r3, [pc, #400]	; (8002de0 <set_wall+0x438>)
 8002c50:	f993 3000 	ldrsb.w	r3, [r3]
 8002c54:	1e5a      	subs	r2, r3, #1
 8002c56:	4b61      	ldr	r3, [pc, #388]	; (8002ddc <set_wall+0x434>)
 8002c58:	f993 3000 	ldrsb.w	r3, [r3]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	4961      	ldr	r1, [pc, #388]	; (8002de4 <set_wall+0x43c>)
 8002c60:	4613      	mov	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4413      	add	r3, r2
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	440b      	add	r3, r1
 8002c6a:	4403      	add	r3, r0
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	4a5c      	ldr	r2, [pc, #368]	; (8002de0 <set_wall+0x438>)
 8002c70:	f992 2000 	ldrsb.w	r2, [r2]
 8002c74:	3a01      	subs	r2, #1
 8002c76:	4959      	ldr	r1, [pc, #356]	; (8002ddc <set_wall+0x434>)
 8002c78:	f991 1000 	ldrsb.w	r1, [r1]
 8002c7c:	460c      	mov	r4, r1
 8002c7e:	f043 0301 	orr.w	r3, r3, #1
 8002c82:	b2d8      	uxtb	r0, r3
 8002c84:	4957      	ldr	r1, [pc, #348]	; (8002de4 <set_wall+0x43c>)
 8002c86:	4613      	mov	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4413      	add	r3, r2
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	440b      	add	r3, r1
 8002c90:	4423      	add	r3, r4
 8002c92:	4602      	mov	r2, r0
 8002c94:	701a      	strb	r2, [r3, #0]
			}
			if(rbr){
 8002c96:	79bb      	ldrb	r3, [r7, #6]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d04c      	beq.n	8002d36 <set_wall+0x38e>
				maze[y][x] |= bottom_wall;
 8002c9c:	4b50      	ldr	r3, [pc, #320]	; (8002de0 <set_wall+0x438>)
 8002c9e:	f993 3000 	ldrsb.w	r3, [r3]
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4b4d      	ldr	r3, [pc, #308]	; (8002ddc <set_wall+0x434>)
 8002ca6:	f993 3000 	ldrsb.w	r3, [r3]
 8002caa:	4618      	mov	r0, r3
 8002cac:	4a4d      	ldr	r2, [pc, #308]	; (8002de4 <set_wall+0x43c>)
 8002cae:	460b      	mov	r3, r1
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	440b      	add	r3, r1
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	4413      	add	r3, r2
 8002cb8:	4403      	add	r3, r0
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	4a48      	ldr	r2, [pc, #288]	; (8002de0 <set_wall+0x438>)
 8002cbe:	f992 2000 	ldrsb.w	r2, [r2]
 8002cc2:	4611      	mov	r1, r2
 8002cc4:	4a45      	ldr	r2, [pc, #276]	; (8002ddc <set_wall+0x434>)
 8002cc6:	f992 2000 	ldrsb.w	r2, [r2]
 8002cca:	4614      	mov	r4, r2
 8002ccc:	f043 0301 	orr.w	r3, r3, #1
 8002cd0:	b2d8      	uxtb	r0, r3
 8002cd2:	4a44      	ldr	r2, [pc, #272]	; (8002de4 <set_wall+0x43c>)
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	4413      	add	r3, r2
 8002cde:	4423      	add	r3, r4
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	701a      	strb	r2, [r3, #0]
				if(y + 1 < grid_size){ maze[y + 1][x] |= top_wall; }
 8002ce4:	4b3e      	ldr	r3, [pc, #248]	; (8002de0 <set_wall+0x438>)
 8002ce6:	f993 3000 	ldrsb.w	r3, [r3]
 8002cea:	2b08      	cmp	r3, #8
 8002cec:	dc23      	bgt.n	8002d36 <set_wall+0x38e>
 8002cee:	4b3c      	ldr	r3, [pc, #240]	; (8002de0 <set_wall+0x438>)
 8002cf0:	f993 3000 	ldrsb.w	r3, [r3]
 8002cf4:	1c5a      	adds	r2, r3, #1
 8002cf6:	4b39      	ldr	r3, [pc, #228]	; (8002ddc <set_wall+0x434>)
 8002cf8:	f993 3000 	ldrsb.w	r3, [r3]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	4939      	ldr	r1, [pc, #228]	; (8002de4 <set_wall+0x43c>)
 8002d00:	4613      	mov	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	4413      	add	r3, r2
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	440b      	add	r3, r1
 8002d0a:	4403      	add	r3, r0
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	4a34      	ldr	r2, [pc, #208]	; (8002de0 <set_wall+0x438>)
 8002d10:	f992 2000 	ldrsb.w	r2, [r2]
 8002d14:	3201      	adds	r2, #1
 8002d16:	4931      	ldr	r1, [pc, #196]	; (8002ddc <set_wall+0x434>)
 8002d18:	f991 1000 	ldrsb.w	r1, [r1]
 8002d1c:	460c      	mov	r4, r1
 8002d1e:	f043 0302 	orr.w	r3, r3, #2
 8002d22:	b2d8      	uxtb	r0, r3
 8002d24:	492f      	ldr	r1, [pc, #188]	; (8002de4 <set_wall+0x43c>)
 8002d26:	4613      	mov	r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	4413      	add	r3, r2
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	440b      	add	r3, r1
 8002d30:	4423      	add	r3, r4
 8002d32:	4602      	mov	r2, r0
 8002d34:	701a      	strb	r2, [r3, #0]
			}
			if(rbf){
 8002d36:	797b      	ldrb	r3, [r7, #5]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f000 8253 	beq.w	80031e4 <set_wall+0x83c>
				maze[y][x] |= right_wall;
 8002d3e:	4b28      	ldr	r3, [pc, #160]	; (8002de0 <set_wall+0x438>)
 8002d40:	f993 3000 	ldrsb.w	r3, [r3]
 8002d44:	4619      	mov	r1, r3
 8002d46:	4b25      	ldr	r3, [pc, #148]	; (8002ddc <set_wall+0x434>)
 8002d48:	f993 3000 	ldrsb.w	r3, [r3]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	4a25      	ldr	r2, [pc, #148]	; (8002de4 <set_wall+0x43c>)
 8002d50:	460b      	mov	r3, r1
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	4413      	add	r3, r2
 8002d5a:	4403      	add	r3, r0
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	4a20      	ldr	r2, [pc, #128]	; (8002de0 <set_wall+0x438>)
 8002d60:	f992 2000 	ldrsb.w	r2, [r2]
 8002d64:	4611      	mov	r1, r2
 8002d66:	4a1d      	ldr	r2, [pc, #116]	; (8002ddc <set_wall+0x434>)
 8002d68:	f992 2000 	ldrsb.w	r2, [r2]
 8002d6c:	4614      	mov	r4, r2
 8002d6e:	f043 0304 	orr.w	r3, r3, #4
 8002d72:	b2d8      	uxtb	r0, r3
 8002d74:	4a1b      	ldr	r2, [pc, #108]	; (8002de4 <set_wall+0x43c>)
 8002d76:	460b      	mov	r3, r1
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	4413      	add	r3, r2
 8002d80:	4423      	add	r3, r4
 8002d82:	4602      	mov	r2, r0
 8002d84:	701a      	strb	r2, [r3, #0]
				if(x + 1 < grid_size){ maze[y][x + 1] |= left_wall; }
 8002d86:	4b15      	ldr	r3, [pc, #84]	; (8002ddc <set_wall+0x434>)
 8002d88:	f993 3000 	ldrsb.w	r3, [r3]
 8002d8c:	2b08      	cmp	r3, #8
 8002d8e:	f300 8229 	bgt.w	80031e4 <set_wall+0x83c>
 8002d92:	4b13      	ldr	r3, [pc, #76]	; (8002de0 <set_wall+0x438>)
 8002d94:	f993 3000 	ldrsb.w	r3, [r3]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	4b10      	ldr	r3, [pc, #64]	; (8002ddc <set_wall+0x434>)
 8002d9c:	f993 3000 	ldrsb.w	r3, [r3]
 8002da0:	1c5a      	adds	r2, r3, #1
 8002da2:	4910      	ldr	r1, [pc, #64]	; (8002de4 <set_wall+0x43c>)
 8002da4:	4603      	mov	r3, r0
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4403      	add	r3, r0
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	440b      	add	r3, r1
 8002dae:	4413      	add	r3, r2
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	4a0b      	ldr	r2, [pc, #44]	; (8002de0 <set_wall+0x438>)
 8002db4:	f992 2000 	ldrsb.w	r2, [r2]
 8002db8:	4610      	mov	r0, r2
 8002dba:	4a08      	ldr	r2, [pc, #32]	; (8002ddc <set_wall+0x434>)
 8002dbc:	f992 2000 	ldrsb.w	r2, [r2]
 8002dc0:	3201      	adds	r2, #1
 8002dc2:	f043 0308 	orr.w	r3, r3, #8
 8002dc6:	b2dc      	uxtb	r4, r3
 8002dc8:	4906      	ldr	r1, [pc, #24]	; (8002de4 <set_wall+0x43c>)
 8002dca:	4603      	mov	r3, r0
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	4403      	add	r3, r0
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	440b      	add	r3, r1
 8002dd4:	4413      	add	r3, r2
 8002dd6:	4622      	mov	r2, r4
 8002dd8:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002dda:	e203      	b.n	80031e4 <set_wall+0x83c>
 8002ddc:	200004aa 	.word	0x200004aa
 8002de0:	200004ab 	.word	0x200004ab
 8002de4:	20000624 	.word	0x20000624
		case north:
			y--;
 8002de8:	4b7d      	ldr	r3, [pc, #500]	; (8002fe0 <set_wall+0x638>)
 8002dea:	f993 3000 	ldrsb.w	r3, [r3]
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	3b01      	subs	r3, #1
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	b25a      	sxtb	r2, r3
 8002df6:	4b7a      	ldr	r3, [pc, #488]	; (8002fe0 <set_wall+0x638>)
 8002df8:	701a      	strb	r2, [r3, #0]
			if(rbl){
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d04c      	beq.n	8002e9a <set_wall+0x4f2>
				maze[y][x] |= left_wall;
 8002e00:	4b77      	ldr	r3, [pc, #476]	; (8002fe0 <set_wall+0x638>)
 8002e02:	f993 3000 	ldrsb.w	r3, [r3]
 8002e06:	4619      	mov	r1, r3
 8002e08:	4b76      	ldr	r3, [pc, #472]	; (8002fe4 <set_wall+0x63c>)
 8002e0a:	f993 3000 	ldrsb.w	r3, [r3]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	4a75      	ldr	r2, [pc, #468]	; (8002fe8 <set_wall+0x640>)
 8002e12:	460b      	mov	r3, r1
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	440b      	add	r3, r1
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	4413      	add	r3, r2
 8002e1c:	4403      	add	r3, r0
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	4a6f      	ldr	r2, [pc, #444]	; (8002fe0 <set_wall+0x638>)
 8002e22:	f992 2000 	ldrsb.w	r2, [r2]
 8002e26:	4611      	mov	r1, r2
 8002e28:	4a6e      	ldr	r2, [pc, #440]	; (8002fe4 <set_wall+0x63c>)
 8002e2a:	f992 2000 	ldrsb.w	r2, [r2]
 8002e2e:	4614      	mov	r4, r2
 8002e30:	f043 0308 	orr.w	r3, r3, #8
 8002e34:	b2d8      	uxtb	r0, r3
 8002e36:	4a6c      	ldr	r2, [pc, #432]	; (8002fe8 <set_wall+0x640>)
 8002e38:	460b      	mov	r3, r1
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	4413      	add	r3, r2
 8002e42:	4423      	add	r3, r4
 8002e44:	4602      	mov	r2, r0
 8002e46:	701a      	strb	r2, [r3, #0]
				if(x > 0){ maze[y][x - 1] |= right_wall; }
 8002e48:	4b66      	ldr	r3, [pc, #408]	; (8002fe4 <set_wall+0x63c>)
 8002e4a:	f993 3000 	ldrsb.w	r3, [r3]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	dd23      	ble.n	8002e9a <set_wall+0x4f2>
 8002e52:	4b63      	ldr	r3, [pc, #396]	; (8002fe0 <set_wall+0x638>)
 8002e54:	f993 3000 	ldrsb.w	r3, [r3]
 8002e58:	4618      	mov	r0, r3
 8002e5a:	4b62      	ldr	r3, [pc, #392]	; (8002fe4 <set_wall+0x63c>)
 8002e5c:	f993 3000 	ldrsb.w	r3, [r3]
 8002e60:	1e5a      	subs	r2, r3, #1
 8002e62:	4961      	ldr	r1, [pc, #388]	; (8002fe8 <set_wall+0x640>)
 8002e64:	4603      	mov	r3, r0
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4403      	add	r3, r0
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	440b      	add	r3, r1
 8002e6e:	4413      	add	r3, r2
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	4a5b      	ldr	r2, [pc, #364]	; (8002fe0 <set_wall+0x638>)
 8002e74:	f992 2000 	ldrsb.w	r2, [r2]
 8002e78:	4610      	mov	r0, r2
 8002e7a:	4a5a      	ldr	r2, [pc, #360]	; (8002fe4 <set_wall+0x63c>)
 8002e7c:	f992 2000 	ldrsb.w	r2, [r2]
 8002e80:	3a01      	subs	r2, #1
 8002e82:	f043 0304 	orr.w	r3, r3, #4
 8002e86:	b2dc      	uxtb	r4, r3
 8002e88:	4957      	ldr	r1, [pc, #348]	; (8002fe8 <set_wall+0x640>)
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	4403      	add	r3, r0
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	440b      	add	r3, r1
 8002e94:	4413      	add	r3, r2
 8002e96:	4622      	mov	r2, r4
 8002e98:	701a      	strb	r2, [r3, #0]
			}
			if(rbr){
 8002e9a:	79bb      	ldrb	r3, [r7, #6]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d04c      	beq.n	8002f3a <set_wall+0x592>
				maze[y][x] |= right_wall;
 8002ea0:	4b4f      	ldr	r3, [pc, #316]	; (8002fe0 <set_wall+0x638>)
 8002ea2:	f993 3000 	ldrsb.w	r3, [r3]
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4b4e      	ldr	r3, [pc, #312]	; (8002fe4 <set_wall+0x63c>)
 8002eaa:	f993 3000 	ldrsb.w	r3, [r3]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	4a4d      	ldr	r2, [pc, #308]	; (8002fe8 <set_wall+0x640>)
 8002eb2:	460b      	mov	r3, r1
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	440b      	add	r3, r1
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	4413      	add	r3, r2
 8002ebc:	4403      	add	r3, r0
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	4a47      	ldr	r2, [pc, #284]	; (8002fe0 <set_wall+0x638>)
 8002ec2:	f992 2000 	ldrsb.w	r2, [r2]
 8002ec6:	4611      	mov	r1, r2
 8002ec8:	4a46      	ldr	r2, [pc, #280]	; (8002fe4 <set_wall+0x63c>)
 8002eca:	f992 2000 	ldrsb.w	r2, [r2]
 8002ece:	4614      	mov	r4, r2
 8002ed0:	f043 0304 	orr.w	r3, r3, #4
 8002ed4:	b2d8      	uxtb	r0, r3
 8002ed6:	4a44      	ldr	r2, [pc, #272]	; (8002fe8 <set_wall+0x640>)
 8002ed8:	460b      	mov	r3, r1
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	440b      	add	r3, r1
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	4413      	add	r3, r2
 8002ee2:	4423      	add	r3, r4
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	701a      	strb	r2, [r3, #0]
				if(x + 1 < grid_size){ maze[y][x + 1] |= left_wall; }
 8002ee8:	4b3e      	ldr	r3, [pc, #248]	; (8002fe4 <set_wall+0x63c>)
 8002eea:	f993 3000 	ldrsb.w	r3, [r3]
 8002eee:	2b08      	cmp	r3, #8
 8002ef0:	dc23      	bgt.n	8002f3a <set_wall+0x592>
 8002ef2:	4b3b      	ldr	r3, [pc, #236]	; (8002fe0 <set_wall+0x638>)
 8002ef4:	f993 3000 	ldrsb.w	r3, [r3]
 8002ef8:	4618      	mov	r0, r3
 8002efa:	4b3a      	ldr	r3, [pc, #232]	; (8002fe4 <set_wall+0x63c>)
 8002efc:	f993 3000 	ldrsb.w	r3, [r3]
 8002f00:	1c5a      	adds	r2, r3, #1
 8002f02:	4939      	ldr	r1, [pc, #228]	; (8002fe8 <set_wall+0x640>)
 8002f04:	4603      	mov	r3, r0
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	4403      	add	r3, r0
 8002f0a:	005b      	lsls	r3, r3, #1
 8002f0c:	440b      	add	r3, r1
 8002f0e:	4413      	add	r3, r2
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	4a33      	ldr	r2, [pc, #204]	; (8002fe0 <set_wall+0x638>)
 8002f14:	f992 2000 	ldrsb.w	r2, [r2]
 8002f18:	4610      	mov	r0, r2
 8002f1a:	4a32      	ldr	r2, [pc, #200]	; (8002fe4 <set_wall+0x63c>)
 8002f1c:	f992 2000 	ldrsb.w	r2, [r2]
 8002f20:	3201      	adds	r2, #1
 8002f22:	f043 0308 	orr.w	r3, r3, #8
 8002f26:	b2dc      	uxtb	r4, r3
 8002f28:	492f      	ldr	r1, [pc, #188]	; (8002fe8 <set_wall+0x640>)
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	4403      	add	r3, r0
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	440b      	add	r3, r1
 8002f34:	4413      	add	r3, r2
 8002f36:	4622      	mov	r2, r4
 8002f38:	701a      	strb	r2, [r3, #0]
			}
			if(rbf){
 8002f3a:	797b      	ldrb	r3, [r7, #5]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	f000 8153 	beq.w	80031e8 <set_wall+0x840>
				maze[y][x] |= top_wall;
 8002f42:	4b27      	ldr	r3, [pc, #156]	; (8002fe0 <set_wall+0x638>)
 8002f44:	f993 3000 	ldrsb.w	r3, [r3]
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4b26      	ldr	r3, [pc, #152]	; (8002fe4 <set_wall+0x63c>)
 8002f4c:	f993 3000 	ldrsb.w	r3, [r3]
 8002f50:	4618      	mov	r0, r3
 8002f52:	4a25      	ldr	r2, [pc, #148]	; (8002fe8 <set_wall+0x640>)
 8002f54:	460b      	mov	r3, r1
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	440b      	add	r3, r1
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	4413      	add	r3, r2
 8002f5e:	4403      	add	r3, r0
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	4a1f      	ldr	r2, [pc, #124]	; (8002fe0 <set_wall+0x638>)
 8002f64:	f992 2000 	ldrsb.w	r2, [r2]
 8002f68:	4611      	mov	r1, r2
 8002f6a:	4a1e      	ldr	r2, [pc, #120]	; (8002fe4 <set_wall+0x63c>)
 8002f6c:	f992 2000 	ldrsb.w	r2, [r2]
 8002f70:	4614      	mov	r4, r2
 8002f72:	f043 0302 	orr.w	r3, r3, #2
 8002f76:	b2d8      	uxtb	r0, r3
 8002f78:	4a1b      	ldr	r2, [pc, #108]	; (8002fe8 <set_wall+0x640>)
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	440b      	add	r3, r1
 8002f80:	005b      	lsls	r3, r3, #1
 8002f82:	4413      	add	r3, r2
 8002f84:	4423      	add	r3, r4
 8002f86:	4602      	mov	r2, r0
 8002f88:	701a      	strb	r2, [r3, #0]
				if(y > 0){ maze[y - 1][x] |= bottom_wall; }
 8002f8a:	4b15      	ldr	r3, [pc, #84]	; (8002fe0 <set_wall+0x638>)
 8002f8c:	f993 3000 	ldrsb.w	r3, [r3]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	f340 8129 	ble.w	80031e8 <set_wall+0x840>
 8002f96:	4b12      	ldr	r3, [pc, #72]	; (8002fe0 <set_wall+0x638>)
 8002f98:	f993 3000 	ldrsb.w	r3, [r3]
 8002f9c:	1e5a      	subs	r2, r3, #1
 8002f9e:	4b11      	ldr	r3, [pc, #68]	; (8002fe4 <set_wall+0x63c>)
 8002fa0:	f993 3000 	ldrsb.w	r3, [r3]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	4910      	ldr	r1, [pc, #64]	; (8002fe8 <set_wall+0x640>)
 8002fa8:	4613      	mov	r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	4413      	add	r3, r2
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	440b      	add	r3, r1
 8002fb2:	4403      	add	r3, r0
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	4a0a      	ldr	r2, [pc, #40]	; (8002fe0 <set_wall+0x638>)
 8002fb8:	f992 2000 	ldrsb.w	r2, [r2]
 8002fbc:	3a01      	subs	r2, #1
 8002fbe:	4909      	ldr	r1, [pc, #36]	; (8002fe4 <set_wall+0x63c>)
 8002fc0:	f991 1000 	ldrsb.w	r1, [r1]
 8002fc4:	460c      	mov	r4, r1
 8002fc6:	f043 0301 	orr.w	r3, r3, #1
 8002fca:	b2d8      	uxtb	r0, r3
 8002fcc:	4906      	ldr	r1, [pc, #24]	; (8002fe8 <set_wall+0x640>)
 8002fce:	4613      	mov	r3, r2
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	4413      	add	r3, r2
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	440b      	add	r3, r1
 8002fd8:	4423      	add	r3, r4
 8002fda:	4602      	mov	r2, r0
 8002fdc:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002fde:	e103      	b.n	80031e8 <set_wall+0x840>
 8002fe0:	200004ab 	.word	0x200004ab
 8002fe4:	200004aa 	.word	0x200004aa
 8002fe8:	20000624 	.word	0x20000624
		case south:
			y++;
 8002fec:	4b82      	ldr	r3, [pc, #520]	; (80031f8 <set_wall+0x850>)
 8002fee:	f993 3000 	ldrsb.w	r3, [r3]
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	b25a      	sxtb	r2, r3
 8002ffa:	4b7f      	ldr	r3, [pc, #508]	; (80031f8 <set_wall+0x850>)
 8002ffc:	701a      	strb	r2, [r3, #0]
			if(rbl){
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d04c      	beq.n	800309e <set_wall+0x6f6>
				maze[y][x] |= right_wall;
 8003004:	4b7c      	ldr	r3, [pc, #496]	; (80031f8 <set_wall+0x850>)
 8003006:	f993 3000 	ldrsb.w	r3, [r3]
 800300a:	4619      	mov	r1, r3
 800300c:	4b7b      	ldr	r3, [pc, #492]	; (80031fc <set_wall+0x854>)
 800300e:	f993 3000 	ldrsb.w	r3, [r3]
 8003012:	4618      	mov	r0, r3
 8003014:	4a7a      	ldr	r2, [pc, #488]	; (8003200 <set_wall+0x858>)
 8003016:	460b      	mov	r3, r1
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	440b      	add	r3, r1
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	4413      	add	r3, r2
 8003020:	4403      	add	r3, r0
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	4a74      	ldr	r2, [pc, #464]	; (80031f8 <set_wall+0x850>)
 8003026:	f992 2000 	ldrsb.w	r2, [r2]
 800302a:	4611      	mov	r1, r2
 800302c:	4a73      	ldr	r2, [pc, #460]	; (80031fc <set_wall+0x854>)
 800302e:	f992 2000 	ldrsb.w	r2, [r2]
 8003032:	4614      	mov	r4, r2
 8003034:	f043 0304 	orr.w	r3, r3, #4
 8003038:	b2d8      	uxtb	r0, r3
 800303a:	4a71      	ldr	r2, [pc, #452]	; (8003200 <set_wall+0x858>)
 800303c:	460b      	mov	r3, r1
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	4413      	add	r3, r2
 8003046:	4423      	add	r3, r4
 8003048:	4602      	mov	r2, r0
 800304a:	701a      	strb	r2, [r3, #0]
				if(x + 1 < grid_size){ maze[y][x + 1] |= left_wall; }
 800304c:	4b6b      	ldr	r3, [pc, #428]	; (80031fc <set_wall+0x854>)
 800304e:	f993 3000 	ldrsb.w	r3, [r3]
 8003052:	2b08      	cmp	r3, #8
 8003054:	dc23      	bgt.n	800309e <set_wall+0x6f6>
 8003056:	4b68      	ldr	r3, [pc, #416]	; (80031f8 <set_wall+0x850>)
 8003058:	f993 3000 	ldrsb.w	r3, [r3]
 800305c:	4618      	mov	r0, r3
 800305e:	4b67      	ldr	r3, [pc, #412]	; (80031fc <set_wall+0x854>)
 8003060:	f993 3000 	ldrsb.w	r3, [r3]
 8003064:	1c5a      	adds	r2, r3, #1
 8003066:	4966      	ldr	r1, [pc, #408]	; (8003200 <set_wall+0x858>)
 8003068:	4603      	mov	r3, r0
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	4403      	add	r3, r0
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	440b      	add	r3, r1
 8003072:	4413      	add	r3, r2
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	4a60      	ldr	r2, [pc, #384]	; (80031f8 <set_wall+0x850>)
 8003078:	f992 2000 	ldrsb.w	r2, [r2]
 800307c:	4610      	mov	r0, r2
 800307e:	4a5f      	ldr	r2, [pc, #380]	; (80031fc <set_wall+0x854>)
 8003080:	f992 2000 	ldrsb.w	r2, [r2]
 8003084:	3201      	adds	r2, #1
 8003086:	f043 0308 	orr.w	r3, r3, #8
 800308a:	b2dc      	uxtb	r4, r3
 800308c:	495c      	ldr	r1, [pc, #368]	; (8003200 <set_wall+0x858>)
 800308e:	4603      	mov	r3, r0
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	4403      	add	r3, r0
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	440b      	add	r3, r1
 8003098:	4413      	add	r3, r2
 800309a:	4622      	mov	r2, r4
 800309c:	701a      	strb	r2, [r3, #0]
			}
			if(rbr){
 800309e:	79bb      	ldrb	r3, [r7, #6]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d04c      	beq.n	800313e <set_wall+0x796>
				maze[y][x] |= left_wall;
 80030a4:	4b54      	ldr	r3, [pc, #336]	; (80031f8 <set_wall+0x850>)
 80030a6:	f993 3000 	ldrsb.w	r3, [r3]
 80030aa:	4619      	mov	r1, r3
 80030ac:	4b53      	ldr	r3, [pc, #332]	; (80031fc <set_wall+0x854>)
 80030ae:	f993 3000 	ldrsb.w	r3, [r3]
 80030b2:	4618      	mov	r0, r3
 80030b4:	4a52      	ldr	r2, [pc, #328]	; (8003200 <set_wall+0x858>)
 80030b6:	460b      	mov	r3, r1
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	440b      	add	r3, r1
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	4413      	add	r3, r2
 80030c0:	4403      	add	r3, r0
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	4a4c      	ldr	r2, [pc, #304]	; (80031f8 <set_wall+0x850>)
 80030c6:	f992 2000 	ldrsb.w	r2, [r2]
 80030ca:	4611      	mov	r1, r2
 80030cc:	4a4b      	ldr	r2, [pc, #300]	; (80031fc <set_wall+0x854>)
 80030ce:	f992 2000 	ldrsb.w	r2, [r2]
 80030d2:	4614      	mov	r4, r2
 80030d4:	f043 0308 	orr.w	r3, r3, #8
 80030d8:	b2d8      	uxtb	r0, r3
 80030da:	4a49      	ldr	r2, [pc, #292]	; (8003200 <set_wall+0x858>)
 80030dc:	460b      	mov	r3, r1
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	440b      	add	r3, r1
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	4413      	add	r3, r2
 80030e6:	4423      	add	r3, r4
 80030e8:	4602      	mov	r2, r0
 80030ea:	701a      	strb	r2, [r3, #0]
				if(x > 0){ maze[y][x - 1] |= right_wall; }
 80030ec:	4b43      	ldr	r3, [pc, #268]	; (80031fc <set_wall+0x854>)
 80030ee:	f993 3000 	ldrsb.w	r3, [r3]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	dd23      	ble.n	800313e <set_wall+0x796>
 80030f6:	4b40      	ldr	r3, [pc, #256]	; (80031f8 <set_wall+0x850>)
 80030f8:	f993 3000 	ldrsb.w	r3, [r3]
 80030fc:	4618      	mov	r0, r3
 80030fe:	4b3f      	ldr	r3, [pc, #252]	; (80031fc <set_wall+0x854>)
 8003100:	f993 3000 	ldrsb.w	r3, [r3]
 8003104:	1e5a      	subs	r2, r3, #1
 8003106:	493e      	ldr	r1, [pc, #248]	; (8003200 <set_wall+0x858>)
 8003108:	4603      	mov	r3, r0
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4403      	add	r3, r0
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	440b      	add	r3, r1
 8003112:	4413      	add	r3, r2
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	4a38      	ldr	r2, [pc, #224]	; (80031f8 <set_wall+0x850>)
 8003118:	f992 2000 	ldrsb.w	r2, [r2]
 800311c:	4610      	mov	r0, r2
 800311e:	4a37      	ldr	r2, [pc, #220]	; (80031fc <set_wall+0x854>)
 8003120:	f992 2000 	ldrsb.w	r2, [r2]
 8003124:	3a01      	subs	r2, #1
 8003126:	f043 0304 	orr.w	r3, r3, #4
 800312a:	b2dc      	uxtb	r4, r3
 800312c:	4934      	ldr	r1, [pc, #208]	; (8003200 <set_wall+0x858>)
 800312e:	4603      	mov	r3, r0
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4403      	add	r3, r0
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	440b      	add	r3, r1
 8003138:	4413      	add	r3, r2
 800313a:	4622      	mov	r2, r4
 800313c:	701a      	strb	r2, [r3, #0]
			}
			if(rbf){
 800313e:	797b      	ldrb	r3, [r7, #5]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d053      	beq.n	80031ec <set_wall+0x844>
				maze[y][x] |= bottom_wall;
 8003144:	4b2c      	ldr	r3, [pc, #176]	; (80031f8 <set_wall+0x850>)
 8003146:	f993 3000 	ldrsb.w	r3, [r3]
 800314a:	4619      	mov	r1, r3
 800314c:	4b2b      	ldr	r3, [pc, #172]	; (80031fc <set_wall+0x854>)
 800314e:	f993 3000 	ldrsb.w	r3, [r3]
 8003152:	4618      	mov	r0, r3
 8003154:	4a2a      	ldr	r2, [pc, #168]	; (8003200 <set_wall+0x858>)
 8003156:	460b      	mov	r3, r1
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	4413      	add	r3, r2
 8003160:	4403      	add	r3, r0
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	4a24      	ldr	r2, [pc, #144]	; (80031f8 <set_wall+0x850>)
 8003166:	f992 2000 	ldrsb.w	r2, [r2]
 800316a:	4611      	mov	r1, r2
 800316c:	4a23      	ldr	r2, [pc, #140]	; (80031fc <set_wall+0x854>)
 800316e:	f992 2000 	ldrsb.w	r2, [r2]
 8003172:	4614      	mov	r4, r2
 8003174:	f043 0301 	orr.w	r3, r3, #1
 8003178:	b2d8      	uxtb	r0, r3
 800317a:	4a21      	ldr	r2, [pc, #132]	; (8003200 <set_wall+0x858>)
 800317c:	460b      	mov	r3, r1
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	4413      	add	r3, r2
 8003186:	4423      	add	r3, r4
 8003188:	4602      	mov	r2, r0
 800318a:	701a      	strb	r2, [r3, #0]
				if(y + 1 < grid_size){ maze[y + 1][x] |= top_wall; }
 800318c:	4b1a      	ldr	r3, [pc, #104]	; (80031f8 <set_wall+0x850>)
 800318e:	f993 3000 	ldrsb.w	r3, [r3]
 8003192:	2b08      	cmp	r3, #8
 8003194:	dc2a      	bgt.n	80031ec <set_wall+0x844>
 8003196:	4b18      	ldr	r3, [pc, #96]	; (80031f8 <set_wall+0x850>)
 8003198:	f993 3000 	ldrsb.w	r3, [r3]
 800319c:	1c5a      	adds	r2, r3, #1
 800319e:	4b17      	ldr	r3, [pc, #92]	; (80031fc <set_wall+0x854>)
 80031a0:	f993 3000 	ldrsb.w	r3, [r3]
 80031a4:	4618      	mov	r0, r3
 80031a6:	4916      	ldr	r1, [pc, #88]	; (8003200 <set_wall+0x858>)
 80031a8:	4613      	mov	r3, r2
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	4413      	add	r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	440b      	add	r3, r1
 80031b2:	4403      	add	r3, r0
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	4a10      	ldr	r2, [pc, #64]	; (80031f8 <set_wall+0x850>)
 80031b8:	f992 2000 	ldrsb.w	r2, [r2]
 80031bc:	3201      	adds	r2, #1
 80031be:	490f      	ldr	r1, [pc, #60]	; (80031fc <set_wall+0x854>)
 80031c0:	f991 1000 	ldrsb.w	r1, [r1]
 80031c4:	460c      	mov	r4, r1
 80031c6:	f043 0302 	orr.w	r3, r3, #2
 80031ca:	b2d8      	uxtb	r0, r3
 80031cc:	490c      	ldr	r1, [pc, #48]	; (8003200 <set_wall+0x858>)
 80031ce:	4613      	mov	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	4413      	add	r3, r2
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	440b      	add	r3, r1
 80031d8:	4423      	add	r3, r4
 80031da:	4602      	mov	r2, r0
 80031dc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80031de:	e005      	b.n	80031ec <set_wall+0x844>
			break;
 80031e0:	bf00      	nop
 80031e2:	e004      	b.n	80031ee <set_wall+0x846>
			break;
 80031e4:	bf00      	nop
 80031e6:	e002      	b.n	80031ee <set_wall+0x846>
			break;
 80031e8:	bf00      	nop
 80031ea:	e000      	b.n	80031ee <set_wall+0x846>
			break;
 80031ec:	bf00      	nop
	}
}
 80031ee:	bf00      	nop
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc90      	pop	{r4, r7}
 80031f6:	4770      	bx	lr
 80031f8:	200004ab 	.word	0x200004ab
 80031fc:	200004aa 	.word	0x200004aa
 8003200:	20000624 	.word	0x20000624

08003204 <sensor_init>:
VL53L0X_Version_t *pVersion[n_vl53l0x];
VL53L0X_DeviceInfo_t DeviceInfo[n_vl53l0x];



void sensor_init(){
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, xSHUT_0_Pin|xSHUT_1_Pin|xSHUT_2_Pin|xSHUT_3_Pin
 800320a:	2200      	movs	r2, #0
 800320c:	217e      	movs	r1, #126	; 0x7e
 800320e:	4840      	ldr	r0, [pc, #256]	; (8003310 <sensor_init+0x10c>)
 8003210:	f002 fd7a 	bl	8005d08 <HAL_GPIO_WritePin>
            |xSHUT_4_Pin|xSHUT_5_Pin, GPIO_PIN_RESET);
	HAL_Delay(100);
 8003214:	2064      	movs	r0, #100	; 0x64
 8003216:	f002 fa8f 	bl	8005738 <HAL_Delay>
	uint8_t addr = 0x54;
 800321a:	2354      	movs	r3, #84	; 0x54
 800321c:	71fb      	strb	r3, [r7, #7]
	for(int i = 0 ; i < n_vl53l0x; i++){
 800321e:	2300      	movs	r3, #0
 8003220:	603b      	str	r3, [r7, #0]
 8003222:	e06c      	b.n	80032fe <sensor_init+0xfa>
		pMyDevice[i] = &MyDevice[i];
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	f44f 72c4 	mov.w	r2, #392	; 0x188
 800322a:	fb02 f303 	mul.w	r3, r2, r3
 800322e:	4a39      	ldr	r2, [pc, #228]	; (8003314 <sensor_init+0x110>)
 8003230:	441a      	add	r2, r3
 8003232:	4939      	ldr	r1, [pc, #228]	; (8003318 <sensor_init+0x114>)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		pMyDevice[i]->I2cDevAddr      = 0x52;
 800323a:	4a37      	ldr	r2, [pc, #220]	; (8003318 <sensor_init+0x114>)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003242:	2252      	movs	r2, #82	; 0x52
 8003244:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
		pMyDevice[i]->comms_type      =  1;
 8003248:	4a33      	ldr	r2, [pc, #204]	; (8003318 <sensor_init+0x114>)
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
		pMyDevice[i]->comms_speed_khz =  100;
 8003256:	4a30      	ldr	r2, [pc, #192]	; (8003318 <sensor_init+0x114>)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800325e:	2264      	movs	r2, #100	; 0x64
 8003260:	f8a3 2172 	strh.w	r2, [r3, #370]	; 0x172
		pMyDevice[i]->I2cHandle = &hi2c1;
 8003264:	4a2c      	ldr	r2, [pc, #176]	; (8003318 <sensor_init+0x114>)
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800326c:	4a2b      	ldr	r2, [pc, #172]	; (800331c <sensor_init+0x118>)
 800326e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		pVersion[i] = &Version[i];
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	00db      	lsls	r3, r3, #3
 8003276:	4a2a      	ldr	r2, [pc, #168]	; (8003320 <sensor_init+0x11c>)
 8003278:	441a      	add	r2, r3
 800327a:	492a      	ldr	r1, [pc, #168]	; (8003324 <sensor_init+0x120>)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		HAL_GPIO_WritePin(GPIOA, ((uint16_t)0x0002) << i, GPIO_PIN_SET);
 8003282:	2202      	movs	r2, #2
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	fa02 f303 	lsl.w	r3, r2, r3
 800328a:	b29b      	uxth	r3, r3
 800328c:	2201      	movs	r2, #1
 800328e:	4619      	mov	r1, r3
 8003290:	481f      	ldr	r0, [pc, #124]	; (8003310 <sensor_init+0x10c>)
 8003292:	f002 fd39 	bl	8005d08 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8003296:	200a      	movs	r0, #10
 8003298:	f002 fa4e 	bl	8005738 <HAL_Delay>
		status_debug = vl53l0x_init(pMyDevice[i], pVersion[i], &DeviceInfo[i], addr);
 800329c:	4a1e      	ldr	r2, [pc, #120]	; (8003318 <sensor_init+0x114>)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80032a4:	4a1f      	ldr	r2, [pc, #124]	; (8003324 <sensor_init+0x120>)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	4613      	mov	r3, r2
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	4413      	add	r3, r2
 80032b4:	015a      	lsls	r2, r3, #5
 80032b6:	4413      	add	r3, r2
 80032b8:	4a1b      	ldr	r2, [pc, #108]	; (8003328 <sensor_init+0x124>)
 80032ba:	441a      	add	r2, r3
 80032bc:	79fb      	ldrb	r3, [r7, #7]
 80032be:	f00a f891 	bl	800d3e4 <vl53l0x_init>
 80032c2:	4603      	mov	r3, r0
 80032c4:	461a      	mov	r2, r3
 80032c6:	4b19      	ldr	r3, [pc, #100]	; (800332c <sensor_init+0x128>)
 80032c8:	701a      	strb	r2, [r3, #0]
		VL53L0X_SetOffsetCalibrationDataMicroMeter(pMyDevice[i], offset_sensor[i]);
 80032ca:	4a13      	ldr	r2, [pc, #76]	; (8003318 <sensor_init+0x114>)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80032d2:	4917      	ldr	r1, [pc, #92]	; (8003330 <sensor_init+0x12c>)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80032da:	4619      	mov	r1, r3
 80032dc:	4610      	mov	r0, r2
 80032de:	f005 fc7c 	bl	8008bda <VL53L0X_SetOffsetCalibrationDataMicroMeter>
		HAL_Delay(10);
 80032e2:	200a      	movs	r0, #10
 80032e4:	f002 fa28 	bl	8005738 <HAL_Delay>
		addr+=2;
 80032e8:	79fb      	ldrb	r3, [r7, #7]
 80032ea:	3302      	adds	r3, #2
 80032ec:	71fb      	strb	r3, [r7, #7]
		if(status_debug != VL53L0X_ERROR_NONE)
 80032ee:	4b0f      	ldr	r3, [pc, #60]	; (800332c <sensor_init+0x128>)
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	b25b      	sxtb	r3, r3
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d106      	bne.n	8003306 <sensor_init+0x102>
	for(int i = 0 ; i < n_vl53l0x; i++){
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	3301      	adds	r3, #1
 80032fc:	603b      	str	r3, [r7, #0]
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	2b05      	cmp	r3, #5
 8003302:	dd8f      	ble.n	8003224 <sensor_init+0x20>
			break;
	}
}
 8003304:	e000      	b.n	8003308 <sensor_init+0x104>
			break;
 8003306:	bf00      	nop
}
 8003308:	bf00      	nop
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40010800 	.word	0x40010800
 8003314:	20000748 	.word	0x20000748
 8003318:	20001078 	.word	0x20001078
 800331c:	200004b0 	.word	0x200004b0
 8003320:	20001090 	.word	0x20001090
 8003324:	200010c0 	.word	0x200010c0
 8003328:	200010d8 	.word	0x200010d8
 800332c:	20000744 	.word	0x20000744
 8003330:	0800e914 	.word	0x0800e914
 8003334:	00000000 	.word	0x00000000

08003338 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800333c:	f002 f99a 	bl	8005674 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003340:	f000 f948 	bl	80035d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003344:	f000 fb52 	bl	80039ec <MX_GPIO_Init>
  MX_TIM1_Init();
 8003348:	f000 f9b8 	bl	80036bc <MX_TIM1_Init>
  MX_TIM2_Init();
 800334c:	f000 fa7c 	bl	8003848 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003350:	f000 face 	bl	80038f0 <MX_TIM3_Init>
  MX_I2C1_Init();
 8003354:	f000 f984 	bl	8003660 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8003358:	f000 fb1e 	bl	8003998 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800335c:	2100      	movs	r1, #0
 800335e:	4884      	ldr	r0, [pc, #528]	; (8003570 <main+0x238>)
 8003360:	f004 fa4a 	bl	80077f8 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003364:	2104      	movs	r1, #4
 8003366:	4882      	ldr	r0, [pc, #520]	; (8003570 <main+0x238>)
 8003368:	f004 fa46 	bl	80077f8 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800336c:	2108      	movs	r1, #8
 800336e:	4880      	ldr	r0, [pc, #512]	; (8003570 <main+0x238>)
 8003370:	f004 fa42 	bl	80077f8 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8003374:	210c      	movs	r1, #12
 8003376:	487e      	ldr	r0, [pc, #504]	; (8003570 <main+0x238>)
 8003378:	f004 fa3e 	bl	80077f8 <HAL_TIM_PWM_Start>
  	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800337c:	213c      	movs	r1, #60	; 0x3c
 800337e:	487d      	ldr	r0, [pc, #500]	; (8003574 <main+0x23c>)
 8003380:	f004 fb7e 	bl	8007a80 <HAL_TIM_Encoder_Start>
  	HAL_TIM_Base_Start_IT(&htim2);
 8003384:	487b      	ldr	r0, [pc, #492]	; (8003574 <main+0x23c>)
 8003386:	f004 f98d 	bl	80076a4 <HAL_TIM_Base_Start_IT>
  	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800338a:	213c      	movs	r1, #60	; 0x3c
 800338c:	487a      	ldr	r0, [pc, #488]	; (8003578 <main+0x240>)
 800338e:	f004 fb77 	bl	8007a80 <HAL_TIM_Encoder_Start>
  	HAL_TIM_Base_Start_IT(&htim3);
 8003392:	4879      	ldr	r0, [pc, #484]	; (8003578 <main+0x240>)
 8003394:	f004 f986 	bl	80076a4 <HAL_TIM_Base_Start_IT>
	HAL_Delay(2000);
 8003398:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800339c:	f002 f9cc 	bl	8005738 <HAL_Delay>

	Rmode = 0;
 80033a0:	4b76      	ldr	r3, [pc, #472]	; (800357c <main+0x244>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	701a      	strb	r2, [r3, #0]
	status = 0;
 80033a6:	4b76      	ldr	r3, [pc, #472]	; (8003580 <main+0x248>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, htim1.Init.Period);
 80033ac:	4b70      	ldr	r3, [pc, #448]	; (8003570 <main+0x238>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a6f      	ldr	r2, [pc, #444]	; (8003570 <main+0x238>)
 80033b2:	68d2      	ldr	r2, [r2, #12]
 80033b4:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, htim1.Init.Period);
 80033b6:	4b6e      	ldr	r3, [pc, #440]	; (8003570 <main+0x238>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a6d      	ldr	r2, [pc, #436]	; (8003570 <main+0x238>)
 80033bc:	68d2      	ldr	r2, [r2, #12]
 80033be:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, htim1.Init.Period);
 80033c0:	4b6b      	ldr	r3, [pc, #428]	; (8003570 <main+0x238>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a6a      	ldr	r2, [pc, #424]	; (8003570 <main+0x238>)
 80033c6:	68d2      	ldr	r2, [r2, #12]
 80033c8:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, htim1.Init.Period);
 80033ca:	4b69      	ldr	r3, [pc, #420]	; (8003570 <main+0x238>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a68      	ldr	r2, [pc, #416]	; (8003570 <main+0x238>)
 80033d0:	68d2      	ldr	r2, [r2, #12]
 80033d2:	641a      	str	r2, [r3, #64]	; 0x40
	#if debug == 1
		sprintf((char*)uart_buffer, "uart send data\n");
 80033d4:	496b      	ldr	r1, [pc, #428]	; (8003584 <main+0x24c>)
 80033d6:	486c      	ldr	r0, [pc, #432]	; (8003588 <main+0x250>)
 80033d8:	f00a fba4 	bl	800db24 <siprintf>
		HAL_UART_Transmit(&huart3, uart_buffer, sizeof (uart_buffer), 10);
 80033dc:	230a      	movs	r3, #10
 80033de:	2232      	movs	r2, #50	; 0x32
 80033e0:	4969      	ldr	r1, [pc, #420]	; (8003588 <main+0x250>)
 80033e2:	486a      	ldr	r0, [pc, #424]	; (800358c <main+0x254>)
 80033e4:	f005 fa4d 	bl	8008882 <HAL_UART_Transmit>
	#endif
	HAL_Delay(2000);
 80033e8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80033ec:	f002 f9a4 	bl	8005738 <HAL_Delay>
	sensor_init();
 80033f0:	f7ff ff08 	bl	8003204 <sensor_init>
	if(status_debug == VL53L0X_ERROR_NONE){
 80033f4:	4b66      	ldr	r3, [pc, #408]	; (8003590 <main+0x258>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	b25b      	sxtb	r3, r3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d105      	bne.n	800340a <main+0xd2>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80033fe:	2201      	movs	r2, #1
 8003400:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003404:	4863      	ldr	r0, [pc, #396]	; (8003594 <main+0x25c>)
 8003406:	f002 fc7f 	bl	8005d08 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		#if debug == 1
			c = HAL_GetTick();
 800340a:	f002 f98b 	bl	8005724 <HAL_GetTick>
 800340e:	4603      	mov	r3, r0
 8003410:	461a      	mov	r2, r3
 8003412:	4b61      	ldr	r3, [pc, #388]	; (8003598 <main+0x260>)
 8003414:	601a      	str	r2, [r3, #0]
			vl53l0x_GetRanging_now(pMyDevice[0], &ts1);
 8003416:	4b61      	ldr	r3, [pc, #388]	; (800359c <main+0x264>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4961      	ldr	r1, [pc, #388]	; (80035a0 <main+0x268>)
 800341c:	4618      	mov	r0, r3
 800341e:	f00a f8c1 	bl	800d5a4 <vl53l0x_GetRanging_now>
			vl53l0x_GetRanging_now(pMyDevice[1], &ts2);
 8003422:	4b5e      	ldr	r3, [pc, #376]	; (800359c <main+0x264>)
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	495f      	ldr	r1, [pc, #380]	; (80035a4 <main+0x26c>)
 8003428:	4618      	mov	r0, r3
 800342a:	f00a f8bb 	bl	800d5a4 <vl53l0x_GetRanging_now>
			vl53l0x_GetRanging_now(pMyDevice[2], &ts3);
 800342e:	4b5b      	ldr	r3, [pc, #364]	; (800359c <main+0x264>)
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	495d      	ldr	r1, [pc, #372]	; (80035a8 <main+0x270>)
 8003434:	4618      	mov	r0, r3
 8003436:	f00a f8b5 	bl	800d5a4 <vl53l0x_GetRanging_now>
			vl53l0x_GetRanging_now(pMyDevice[3], &ts4);
 800343a:	4b58      	ldr	r3, [pc, #352]	; (800359c <main+0x264>)
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	495b      	ldr	r1, [pc, #364]	; (80035ac <main+0x274>)
 8003440:	4618      	mov	r0, r3
 8003442:	f00a f8af 	bl	800d5a4 <vl53l0x_GetRanging_now>
			vl53l0x_GetRanging_now(pMyDevice[4], &ts5);
 8003446:	4b55      	ldr	r3, [pc, #340]	; (800359c <main+0x264>)
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	4959      	ldr	r1, [pc, #356]	; (80035b0 <main+0x278>)
 800344c:	4618      	mov	r0, r3
 800344e:	f00a f8a9 	bl	800d5a4 <vl53l0x_GetRanging_now>
			vl53l0x_GetRanging_now(pMyDevice[5], &ts6);
 8003452:	4b52      	ldr	r3, [pc, #328]	; (800359c <main+0x264>)
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	4957      	ldr	r1, [pc, #348]	; (80035b4 <main+0x27c>)
 8003458:	4618      	mov	r0, r3
 800345a:	f00a f8a3 	bl	800d5a4 <vl53l0x_GetRanging_now>
			d = HAL_GetTick();
 800345e:	f002 f961 	bl	8005724 <HAL_GetTick>
 8003462:	4603      	mov	r3, r0
 8003464:	461a      	mov	r2, r3
 8003466:	4b54      	ldr	r3, [pc, #336]	; (80035b8 <main+0x280>)
 8003468:	601a      	str	r2, [r3, #0]
			sprintf((char*)uart_buffer, "%d\n", d - c);
 800346a:	4b53      	ldr	r3, [pc, #332]	; (80035b8 <main+0x280>)
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	4b4a      	ldr	r3, [pc, #296]	; (8003598 <main+0x260>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	461a      	mov	r2, r3
 8003476:	4951      	ldr	r1, [pc, #324]	; (80035bc <main+0x284>)
 8003478:	4843      	ldr	r0, [pc, #268]	; (8003588 <main+0x250>)
 800347a:	f00a fb53 	bl	800db24 <siprintf>
			HAL_UART_Transmit(&huart3, uart_buffer, sizeof (uart_buffer), 10);
 800347e:	230a      	movs	r3, #10
 8003480:	2232      	movs	r2, #50	; 0x32
 8003482:	4941      	ldr	r1, [pc, #260]	; (8003588 <main+0x250>)
 8003484:	4841      	ldr	r0, [pc, #260]	; (800358c <main+0x254>)
 8003486:	f005 f9fc 	bl	8008882 <HAL_UART_Transmit>
			a = TIM2->CNT;
 800348a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800348e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003490:	461a      	mov	r2, r3
 8003492:	4b4b      	ldr	r3, [pc, #300]	; (80035c0 <main+0x288>)
 8003494:	601a      	str	r2, [r3, #0]
			b = TIM3->CNT;
 8003496:	4b4b      	ldr	r3, [pc, #300]	; (80035c4 <main+0x28c>)
 8003498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349a:	461a      	mov	r2, r3
 800349c:	4b4a      	ldr	r3, [pc, #296]	; (80035c8 <main+0x290>)
 800349e:	601a      	str	r2, [r3, #0]
			VL53L0X_GetLimitCheckValue(pMyDevice[0], VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, &aaaa);
 80034a0:	4b3e      	ldr	r3, [pc, #248]	; (800359c <main+0x264>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a49      	ldr	r2, [pc, #292]	; (80035cc <main+0x294>)
 80034a6:	2103      	movs	r1, #3
 80034a8:	4618      	mov	r0, r3
 80034aa:	f006 faa1 	bl	80099f0 <VL53L0X_GetLimitCheckValue>
		#endif
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (Rmode == 1) {
 80034ae:	4b33      	ldr	r3, [pc, #204]	; (800357c <main+0x244>)
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d131      	bne.n	800351c <main+0x1e4>
			HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80034b8:	2006      	movs	r0, #6
 80034ba:	f002 fa86 	bl	80059ca <HAL_NVIC_DisableIRQ>
			HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 80034be:	2007      	movs	r0, #7
 80034c0:	f002 fa83 	bl	80059ca <HAL_NVIC_DisableIRQ>
			HAL_Delay(1000);
 80034c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80034c8:	f002 f936 	bl	8005738 <HAL_Delay>

			found_path = 0;
 80034cc:	4b40      	ldr	r3, [pc, #256]	; (80035d0 <main+0x298>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	701a      	strb	r2, [r3, #0]
			go_straight(300, 0, -3);
 80034d2:	f06f 0302 	mvn.w	r3, #2
 80034d6:	2200      	movs	r2, #0
 80034d8:	a123      	add	r1, pc, #140	; (adr r1, 8003568 <main+0x230>)
 80034da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80034de:	f001 fac3 	bl	8004a68 <go_straight>
			start_fill();
 80034e2:	f7fd fc95 	bl	8000e10 <start_fill>
			//go_straight(300, 1, -2);
			if(found_path == 1){
 80034e6:	4b3a      	ldr	r3, [pc, #232]	; (80035d0 <main+0x298>)
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d10d      	bne.n	800350a <main+0x1d2>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80034ee:	2200      	movs	r2, #0
 80034f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034f4:	4827      	ldr	r0, [pc, #156]	; (8003594 <main+0x25c>)
 80034f6:	f002 fc07 	bl	8005d08 <HAL_GPIO_WritePin>
				OPPath();
 80034fa:	f000 fb7d 	bl	8003bf8 <OPPath>
				//findShortestPath();
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80034fe:	2201      	movs	r2, #1
 8003500:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003504:	4823      	ldr	r0, [pc, #140]	; (8003594 <main+0x25c>)
 8003506:	f002 fbff 	bl	8005d08 <HAL_GPIO_WritePin>
			}

			HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800350a:	2006      	movs	r0, #6
 800350c:	f002 fa4f 	bl	80059ae <HAL_NVIC_EnableIRQ>
			HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003510:	2007      	movs	r0, #7
 8003512:	f002 fa4c 	bl	80059ae <HAL_NVIC_EnableIRQ>
			Rmode = 0;
 8003516:	4b19      	ldr	r3, [pc, #100]	; (800357c <main+0x244>)
 8003518:	2200      	movs	r2, #0
 800351a:	701a      	strb	r2, [r3, #0]
		}
		if (Rmode == 2) {
 800351c:	4b17      	ldr	r3, [pc, #92]	; (800357c <main+0x244>)
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b02      	cmp	r3, #2
 8003524:	f47f af71 	bne.w	800340a <main+0xd2>
			HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8003528:	2006      	movs	r0, #6
 800352a:	f002 fa4e 	bl	80059ca <HAL_NVIC_DisableIRQ>
			HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 800352e:	2007      	movs	r0, #7
 8003530:	f002 fa4b 	bl	80059ca <HAL_NVIC_DisableIRQ>
			HAL_Delay(1000);
 8003534:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003538:	f002 f8fe 	bl	8005738 <HAL_Delay>
			go_straight(300, 0, -3);
 800353c:	f06f 0302 	mvn.w	r3, #2
 8003540:	2200      	movs	r2, #0
 8003542:	a109      	add	r1, pc, #36	; (adr r1, 8003568 <main+0x230>)
 8003544:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003548:	f001 fa8e 	bl	8004a68 <go_straight>
			running_OPPath();
 800354c:	f000 fae0 	bl	8003b10 <running_OPPath>
			//running();
			HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003550:	2006      	movs	r0, #6
 8003552:	f002 fa2c 	bl	80059ae <HAL_NVIC_EnableIRQ>
			HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003556:	2007      	movs	r0, #7
 8003558:	f002 fa29 	bl	80059ae <HAL_NVIC_EnableIRQ>
			Rmode = 0;
 800355c:	4b07      	ldr	r3, [pc, #28]	; (800357c <main+0x244>)
 800355e:	2200      	movs	r2, #0
 8003560:	701a      	strb	r2, [r3, #0]
			c = HAL_GetTick();
 8003562:	e752      	b.n	800340a <main+0xd2>
 8003564:	f3af 8000 	nop.w
 8003568:	00000000 	.word	0x00000000
 800356c:	4072c000 	.word	0x4072c000
 8003570:	20000504 	.word	0x20000504
 8003574:	2000054c 	.word	0x2000054c
 8003578:	20000594 	.word	0x20000594
 800357c:	200006ec 	.word	0x200006ec
 8003580:	200006ed 	.word	0x200006ed
 8003584:	0800e424 	.word	0x0800e424
 8003588:	2000070c 	.word	0x2000070c
 800358c:	200005dc 	.word	0x200005dc
 8003590:	20000744 	.word	0x20000744
 8003594:	40011000 	.word	0x40011000
 8003598:	200006f8 	.word	0x200006f8
 800359c:	20001078 	.word	0x20001078
 80035a0:	20000700 	.word	0x20000700
 80035a4:	20000702 	.word	0x20000702
 80035a8:	20000704 	.word	0x20000704
 80035ac:	20000706 	.word	0x20000706
 80035b0:	20000708 	.word	0x20000708
 80035b4:	2000070a 	.word	0x2000070a
 80035b8:	200006fc 	.word	0x200006fc
 80035bc:	0800e434 	.word	0x0800e434
 80035c0:	200006f0 	.word	0x200006f0
 80035c4:	40000400 	.word	0x40000400
 80035c8:	200006f4 	.word	0x200006f4
 80035cc:	20000740 	.word	0x20000740
 80035d0:	200006ee 	.word	0x200006ee

080035d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b090      	sub	sp, #64	; 0x40
 80035d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80035da:	f107 0318 	add.w	r3, r7, #24
 80035de:	2228      	movs	r2, #40	; 0x28
 80035e0:	2100      	movs	r1, #0
 80035e2:	4618      	mov	r0, r3
 80035e4:	f00a fa96 	bl	800db14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80035e8:	1d3b      	adds	r3, r7, #4
 80035ea:	2200      	movs	r2, #0
 80035ec:	601a      	str	r2, [r3, #0]
 80035ee:	605a      	str	r2, [r3, #4]
 80035f0:	609a      	str	r2, [r3, #8]
 80035f2:	60da      	str	r2, [r3, #12]
 80035f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80035f6:	2301      	movs	r3, #1
 80035f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80035fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80035fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003600:	2300      	movs	r3, #0
 8003602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003604:	2301      	movs	r3, #1
 8003606:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003608:	2302      	movs	r3, #2
 800360a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800360c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003610:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003612:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003616:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003618:	f107 0318 	add.w	r3, r7, #24
 800361c:	4618      	mov	r0, r3
 800361e:	f003 fbe1 	bl	8006de4 <HAL_RCC_OscConfig>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d001      	beq.n	800362c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8003628:	f000 fa6c 	bl	8003b04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800362c:	230f      	movs	r3, #15
 800362e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003630:	2302      	movs	r3, #2
 8003632:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003634:	2300      	movs	r3, #0
 8003636:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003638:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800363c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800363e:	2300      	movs	r3, #0
 8003640:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003642:	1d3b      	adds	r3, r7, #4
 8003644:	2102      	movs	r1, #2
 8003646:	4618      	mov	r0, r3
 8003648:	f003 fe4e 	bl	80072e8 <HAL_RCC_ClockConfig>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8003652:	f000 fa57 	bl	8003b04 <Error_Handler>
  }
}
 8003656:	bf00      	nop
 8003658:	3740      	adds	r7, #64	; 0x40
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003664:	4b12      	ldr	r3, [pc, #72]	; (80036b0 <MX_I2C1_Init+0x50>)
 8003666:	4a13      	ldr	r2, [pc, #76]	; (80036b4 <MX_I2C1_Init+0x54>)
 8003668:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800366a:	4b11      	ldr	r3, [pc, #68]	; (80036b0 <MX_I2C1_Init+0x50>)
 800366c:	4a12      	ldr	r2, [pc, #72]	; (80036b8 <MX_I2C1_Init+0x58>)
 800366e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003670:	4b0f      	ldr	r3, [pc, #60]	; (80036b0 <MX_I2C1_Init+0x50>)
 8003672:	2200      	movs	r2, #0
 8003674:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003676:	4b0e      	ldr	r3, [pc, #56]	; (80036b0 <MX_I2C1_Init+0x50>)
 8003678:	2200      	movs	r2, #0
 800367a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800367c:	4b0c      	ldr	r3, [pc, #48]	; (80036b0 <MX_I2C1_Init+0x50>)
 800367e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003682:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003684:	4b0a      	ldr	r3, [pc, #40]	; (80036b0 <MX_I2C1_Init+0x50>)
 8003686:	2200      	movs	r2, #0
 8003688:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800368a:	4b09      	ldr	r3, [pc, #36]	; (80036b0 <MX_I2C1_Init+0x50>)
 800368c:	2200      	movs	r2, #0
 800368e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003690:	4b07      	ldr	r3, [pc, #28]	; (80036b0 <MX_I2C1_Init+0x50>)
 8003692:	2200      	movs	r2, #0
 8003694:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003696:	4b06      	ldr	r3, [pc, #24]	; (80036b0 <MX_I2C1_Init+0x50>)
 8003698:	2200      	movs	r2, #0
 800369a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800369c:	4804      	ldr	r0, [pc, #16]	; (80036b0 <MX_I2C1_Init+0x50>)
 800369e:	f002 fb6d 	bl	8005d7c <HAL_I2C_Init>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80036a8:	f000 fa2c 	bl	8003b04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80036ac:	bf00      	nop
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	200004b0 	.word	0x200004b0
 80036b4:	40005400 	.word	0x40005400
 80036b8:	000186a0 	.word	0x000186a0

080036bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b096      	sub	sp, #88	; 0x58
 80036c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036c2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80036c6:	2200      	movs	r2, #0
 80036c8:	601a      	str	r2, [r3, #0]
 80036ca:	605a      	str	r2, [r3, #4]
 80036cc:	609a      	str	r2, [r3, #8]
 80036ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80036d4:	2200      	movs	r2, #0
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036de:	2200      	movs	r2, #0
 80036e0:	601a      	str	r2, [r3, #0]
 80036e2:	605a      	str	r2, [r3, #4]
 80036e4:	609a      	str	r2, [r3, #8]
 80036e6:	60da      	str	r2, [r3, #12]
 80036e8:	611a      	str	r2, [r3, #16]
 80036ea:	615a      	str	r2, [r3, #20]
 80036ec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80036ee:	1d3b      	adds	r3, r7, #4
 80036f0:	2220      	movs	r2, #32
 80036f2:	2100      	movs	r1, #0
 80036f4:	4618      	mov	r0, r3
 80036f6:	f00a fa0d 	bl	800db14 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80036fa:	4b51      	ldr	r3, [pc, #324]	; (8003840 <MX_TIM1_Init+0x184>)
 80036fc:	4a51      	ldr	r2, [pc, #324]	; (8003844 <MX_TIM1_Init+0x188>)
 80036fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 8003700:	4b4f      	ldr	r3, [pc, #316]	; (8003840 <MX_TIM1_Init+0x184>)
 8003702:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003706:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003708:	4b4d      	ldr	r3, [pc, #308]	; (8003840 <MX_TIM1_Init+0x184>)
 800370a:	2200      	movs	r2, #0
 800370c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800370e:	4b4c      	ldr	r3, [pc, #304]	; (8003840 <MX_TIM1_Init+0x184>)
 8003710:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003714:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003716:	4b4a      	ldr	r3, [pc, #296]	; (8003840 <MX_TIM1_Init+0x184>)
 8003718:	2200      	movs	r2, #0
 800371a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800371c:	4b48      	ldr	r3, [pc, #288]	; (8003840 <MX_TIM1_Init+0x184>)
 800371e:	2200      	movs	r2, #0
 8003720:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003722:	4b47      	ldr	r3, [pc, #284]	; (8003840 <MX_TIM1_Init+0x184>)
 8003724:	2280      	movs	r2, #128	; 0x80
 8003726:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003728:	4845      	ldr	r0, [pc, #276]	; (8003840 <MX_TIM1_Init+0x184>)
 800372a:	f003 ff6b 	bl	8007604 <HAL_TIM_Base_Init>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d001      	beq.n	8003738 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003734:	f000 f9e6 	bl	8003b04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800373c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800373e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003742:	4619      	mov	r1, r3
 8003744:	483e      	ldr	r0, [pc, #248]	; (8003840 <MX_TIM1_Init+0x184>)
 8003746:	f004 fbf3 	bl	8007f30 <HAL_TIM_ConfigClockSource>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8003750:	f000 f9d8 	bl	8003b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003754:	483a      	ldr	r0, [pc, #232]	; (8003840 <MX_TIM1_Init+0x184>)
 8003756:	f003 fff7 	bl	8007748 <HAL_TIM_PWM_Init>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8003760:	f000 f9d0 	bl	8003b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003764:	2300      	movs	r3, #0
 8003766:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003768:	2300      	movs	r3, #0
 800376a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800376c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003770:	4619      	mov	r1, r3
 8003772:	4833      	ldr	r0, [pc, #204]	; (8003840 <MX_TIM1_Init+0x184>)
 8003774:	f004 ff74 	bl	8008660 <HAL_TIMEx_MasterConfigSynchronization>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800377e:	f000 f9c1 	bl	8003b04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003782:	2360      	movs	r3, #96	; 0x60
 8003784:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003786:	2300      	movs	r3, #0
 8003788:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800378a:	2300      	movs	r3, #0
 800378c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800378e:	2300      	movs	r3, #0
 8003790:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003792:	2300      	movs	r3, #0
 8003794:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003796:	2300      	movs	r3, #0
 8003798:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800379a:	2300      	movs	r3, #0
 800379c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800379e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037a2:	2200      	movs	r2, #0
 80037a4:	4619      	mov	r1, r3
 80037a6:	4826      	ldr	r0, [pc, #152]	; (8003840 <MX_TIM1_Init+0x184>)
 80037a8:	f004 fb00 	bl	8007dac <HAL_TIM_PWM_ConfigChannel>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80037b2:	f000 f9a7 	bl	8003b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80037b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037ba:	2204      	movs	r2, #4
 80037bc:	4619      	mov	r1, r3
 80037be:	4820      	ldr	r0, [pc, #128]	; (8003840 <MX_TIM1_Init+0x184>)
 80037c0:	f004 faf4 	bl	8007dac <HAL_TIM_PWM_ConfigChannel>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 80037ca:	f000 f99b 	bl	8003b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80037ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037d2:	2208      	movs	r2, #8
 80037d4:	4619      	mov	r1, r3
 80037d6:	481a      	ldr	r0, [pc, #104]	; (8003840 <MX_TIM1_Init+0x184>)
 80037d8:	f004 fae8 	bl	8007dac <HAL_TIM_PWM_ConfigChannel>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80037e2:	f000 f98f 	bl	8003b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80037e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037ea:	220c      	movs	r2, #12
 80037ec:	4619      	mov	r1, r3
 80037ee:	4814      	ldr	r0, [pc, #80]	; (8003840 <MX_TIM1_Init+0x184>)
 80037f0:	f004 fadc 	bl	8007dac <HAL_TIM_PWM_ConfigChannel>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80037fa:	f000 f983 	bl	8003b04 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80037fe:	2300      	movs	r3, #0
 8003800:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003802:	2300      	movs	r3, #0
 8003804:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003806:	2300      	movs	r3, #0
 8003808:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800380a:	2300      	movs	r3, #0
 800380c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800380e:	2300      	movs	r3, #0
 8003810:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003812:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003816:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003818:	2300      	movs	r3, #0
 800381a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800381c:	1d3b      	adds	r3, r7, #4
 800381e:	4619      	mov	r1, r3
 8003820:	4807      	ldr	r0, [pc, #28]	; (8003840 <MX_TIM1_Init+0x184>)
 8003822:	f004 ff7b 	bl	800871c <HAL_TIMEx_ConfigBreakDeadTime>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <MX_TIM1_Init+0x174>
  {
    Error_Handler();
 800382c:	f000 f96a 	bl	8003b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003830:	4803      	ldr	r0, [pc, #12]	; (8003840 <MX_TIM1_Init+0x184>)
 8003832:	f000 fc1d 	bl	8004070 <HAL_TIM_MspPostInit>

}
 8003836:	bf00      	nop
 8003838:	3758      	adds	r7, #88	; 0x58
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	20000504 	.word	0x20000504
 8003844:	40012c00 	.word	0x40012c00

08003848 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b08c      	sub	sp, #48	; 0x30
 800384c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800384e:	f107 030c 	add.w	r3, r7, #12
 8003852:	2224      	movs	r2, #36	; 0x24
 8003854:	2100      	movs	r1, #0
 8003856:	4618      	mov	r0, r3
 8003858:	f00a f95c 	bl	800db14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800385c:	1d3b      	adds	r3, r7, #4
 800385e:	2200      	movs	r2, #0
 8003860:	601a      	str	r2, [r3, #0]
 8003862:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003864:	4b21      	ldr	r3, [pc, #132]	; (80038ec <MX_TIM2_Init+0xa4>)
 8003866:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800386a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800386c:	4b1f      	ldr	r3, [pc, #124]	; (80038ec <MX_TIM2_Init+0xa4>)
 800386e:	2200      	movs	r2, #0
 8003870:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003872:	4b1e      	ldr	r3, [pc, #120]	; (80038ec <MX_TIM2_Init+0xa4>)
 8003874:	2200      	movs	r2, #0
 8003876:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8003878:	4b1c      	ldr	r3, [pc, #112]	; (80038ec <MX_TIM2_Init+0xa4>)
 800387a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800387e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003880:	4b1a      	ldr	r3, [pc, #104]	; (80038ec <MX_TIM2_Init+0xa4>)
 8003882:	2200      	movs	r2, #0
 8003884:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003886:	4b19      	ldr	r3, [pc, #100]	; (80038ec <MX_TIM2_Init+0xa4>)
 8003888:	2200      	movs	r2, #0
 800388a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800388c:	2301      	movs	r3, #1
 800388e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003890:	2300      	movs	r3, #0
 8003892:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003894:	2301      	movs	r3, #1
 8003896:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003898:	2300      	movs	r3, #0
 800389a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800389c:	2300      	movs	r3, #0
 800389e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80038a0:	2300      	movs	r3, #0
 80038a2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80038a4:	2301      	movs	r3, #1
 80038a6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80038a8:	2300      	movs	r3, #0
 80038aa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80038ac:	2300      	movs	r3, #0
 80038ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80038b0:	f107 030c 	add.w	r3, r7, #12
 80038b4:	4619      	mov	r1, r3
 80038b6:	480d      	ldr	r0, [pc, #52]	; (80038ec <MX_TIM2_Init+0xa4>)
 80038b8:	f004 f840 	bl	800793c <HAL_TIM_Encoder_Init>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80038c2:	f000 f91f 	bl	8003b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038c6:	2300      	movs	r3, #0
 80038c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038ca:	2300      	movs	r3, #0
 80038cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038ce:	1d3b      	adds	r3, r7, #4
 80038d0:	4619      	mov	r1, r3
 80038d2:	4806      	ldr	r0, [pc, #24]	; (80038ec <MX_TIM2_Init+0xa4>)
 80038d4:	f004 fec4 	bl	8008660 <HAL_TIMEx_MasterConfigSynchronization>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d001      	beq.n	80038e2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80038de:	f000 f911 	bl	8003b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80038e2:	bf00      	nop
 80038e4:	3730      	adds	r7, #48	; 0x30
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	2000054c 	.word	0x2000054c

080038f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08c      	sub	sp, #48	; 0x30
 80038f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80038f6:	f107 030c 	add.w	r3, r7, #12
 80038fa:	2224      	movs	r2, #36	; 0x24
 80038fc:	2100      	movs	r1, #0
 80038fe:	4618      	mov	r0, r3
 8003900:	f00a f908 	bl	800db14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003904:	1d3b      	adds	r3, r7, #4
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]
 800390a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800390c:	4b20      	ldr	r3, [pc, #128]	; (8003990 <MX_TIM3_Init+0xa0>)
 800390e:	4a21      	ldr	r2, [pc, #132]	; (8003994 <MX_TIM3_Init+0xa4>)
 8003910:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003912:	4b1f      	ldr	r3, [pc, #124]	; (8003990 <MX_TIM3_Init+0xa0>)
 8003914:	2200      	movs	r2, #0
 8003916:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003918:	4b1d      	ldr	r3, [pc, #116]	; (8003990 <MX_TIM3_Init+0xa0>)
 800391a:	2200      	movs	r2, #0
 800391c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800391e:	4b1c      	ldr	r3, [pc, #112]	; (8003990 <MX_TIM3_Init+0xa0>)
 8003920:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003924:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003926:	4b1a      	ldr	r3, [pc, #104]	; (8003990 <MX_TIM3_Init+0xa0>)
 8003928:	2200      	movs	r2, #0
 800392a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800392c:	4b18      	ldr	r3, [pc, #96]	; (8003990 <MX_TIM3_Init+0xa0>)
 800392e:	2200      	movs	r2, #0
 8003930:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003932:	2301      	movs	r3, #1
 8003934:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003936:	2300      	movs	r3, #0
 8003938:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800393a:	2301      	movs	r3, #1
 800393c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800393e:	2300      	movs	r3, #0
 8003940:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003942:	2300      	movs	r3, #0
 8003944:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003946:	2300      	movs	r3, #0
 8003948:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800394a:	2301      	movs	r3, #1
 800394c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800394e:	2300      	movs	r3, #0
 8003950:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003952:	2300      	movs	r3, #0
 8003954:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003956:	f107 030c 	add.w	r3, r7, #12
 800395a:	4619      	mov	r1, r3
 800395c:	480c      	ldr	r0, [pc, #48]	; (8003990 <MX_TIM3_Init+0xa0>)
 800395e:	f003 ffed 	bl	800793c <HAL_TIM_Encoder_Init>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003968:	f000 f8cc 	bl	8003b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800396c:	2300      	movs	r3, #0
 800396e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003970:	2300      	movs	r3, #0
 8003972:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003974:	1d3b      	adds	r3, r7, #4
 8003976:	4619      	mov	r1, r3
 8003978:	4805      	ldr	r0, [pc, #20]	; (8003990 <MX_TIM3_Init+0xa0>)
 800397a:	f004 fe71 	bl	8008660 <HAL_TIMEx_MasterConfigSynchronization>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003984:	f000 f8be 	bl	8003b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003988:	bf00      	nop
 800398a:	3730      	adds	r7, #48	; 0x30
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20000594 	.word	0x20000594
 8003994:	40000400 	.word	0x40000400

08003998 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800399c:	4b11      	ldr	r3, [pc, #68]	; (80039e4 <MX_USART3_UART_Init+0x4c>)
 800399e:	4a12      	ldr	r2, [pc, #72]	; (80039e8 <MX_USART3_UART_Init+0x50>)
 80039a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80039a2:	4b10      	ldr	r3, [pc, #64]	; (80039e4 <MX_USART3_UART_Init+0x4c>)
 80039a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80039a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80039aa:	4b0e      	ldr	r3, [pc, #56]	; (80039e4 <MX_USART3_UART_Init+0x4c>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80039b0:	4b0c      	ldr	r3, [pc, #48]	; (80039e4 <MX_USART3_UART_Init+0x4c>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80039b6:	4b0b      	ldr	r3, [pc, #44]	; (80039e4 <MX_USART3_UART_Init+0x4c>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80039bc:	4b09      	ldr	r3, [pc, #36]	; (80039e4 <MX_USART3_UART_Init+0x4c>)
 80039be:	220c      	movs	r2, #12
 80039c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039c2:	4b08      	ldr	r3, [pc, #32]	; (80039e4 <MX_USART3_UART_Init+0x4c>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80039c8:	4b06      	ldr	r3, [pc, #24]	; (80039e4 <MX_USART3_UART_Init+0x4c>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80039ce:	4805      	ldr	r0, [pc, #20]	; (80039e4 <MX_USART3_UART_Init+0x4c>)
 80039d0:	f004 ff07 	bl	80087e2 <HAL_UART_Init>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80039da:	f000 f893 	bl	8003b04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80039de:	bf00      	nop
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	200005dc 	.word	0x200005dc
 80039e8:	40004800 	.word	0x40004800

080039ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b088      	sub	sp, #32
 80039f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f2:	f107 0310 	add.w	r3, r7, #16
 80039f6:	2200      	movs	r2, #0
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	605a      	str	r2, [r3, #4]
 80039fc:	609a      	str	r2, [r3, #8]
 80039fe:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a00:	4b3b      	ldr	r3, [pc, #236]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	4a3a      	ldr	r2, [pc, #232]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a06:	f043 0310 	orr.w	r3, r3, #16
 8003a0a:	6193      	str	r3, [r2, #24]
 8003a0c:	4b38      	ldr	r3, [pc, #224]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	f003 0310 	and.w	r3, r3, #16
 8003a14:	60fb      	str	r3, [r7, #12]
 8003a16:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a18:	4b35      	ldr	r3, [pc, #212]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	4a34      	ldr	r2, [pc, #208]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a1e:	f043 0320 	orr.w	r3, r3, #32
 8003a22:	6193      	str	r3, [r2, #24]
 8003a24:	4b32      	ldr	r3, [pc, #200]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	f003 0320 	and.w	r3, r3, #32
 8003a2c:	60bb      	str	r3, [r7, #8]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a30:	4b2f      	ldr	r3, [pc, #188]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	4a2e      	ldr	r2, [pc, #184]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a36:	f043 0304 	orr.w	r3, r3, #4
 8003a3a:	6193      	str	r3, [r2, #24]
 8003a3c:	4b2c      	ldr	r3, [pc, #176]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	f003 0304 	and.w	r3, r3, #4
 8003a44:	607b      	str	r3, [r7, #4]
 8003a46:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a48:	4b29      	ldr	r3, [pc, #164]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	4a28      	ldr	r2, [pc, #160]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a4e:	f043 0308 	orr.w	r3, r3, #8
 8003a52:	6193      	str	r3, [r2, #24]
 8003a54:	4b26      	ldr	r3, [pc, #152]	; (8003af0 <MX_GPIO_Init+0x104>)
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	f003 0308 	and.w	r3, r3, #8
 8003a5c:	603b      	str	r3, [r7, #0]
 8003a5e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003a60:	2200      	movs	r2, #0
 8003a62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003a66:	4823      	ldr	r0, [pc, #140]	; (8003af4 <MX_GPIO_Init+0x108>)
 8003a68:	f002 f94e 	bl	8005d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, xSHUT_0_Pin|xSHUT_1_Pin|xSHUT_2_Pin|xSHUT_3_Pin
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	217e      	movs	r1, #126	; 0x7e
 8003a70:	4821      	ldr	r0, [pc, #132]	; (8003af8 <MX_GPIO_Init+0x10c>)
 8003a72:	f002 f949 	bl	8005d08 <HAL_GPIO_WritePin>
                          |xSHUT_4_Pin|xSHUT_5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003a76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a80:	2300      	movs	r3, #0
 8003a82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a84:	2302      	movs	r3, #2
 8003a86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a88:	f107 0310 	add.w	r3, r7, #16
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	4819      	ldr	r0, [pc, #100]	; (8003af4 <MX_GPIO_Init+0x108>)
 8003a90:	f001 ffb6 	bl	8005a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : xSHUT_0_Pin xSHUT_1_Pin xSHUT_2_Pin xSHUT_3_Pin
                           xSHUT_4_Pin xSHUT_5_Pin */
  GPIO_InitStruct.Pin = xSHUT_0_Pin|xSHUT_1_Pin|xSHUT_2_Pin|xSHUT_3_Pin
 8003a94:	237e      	movs	r3, #126	; 0x7e
 8003a96:	613b      	str	r3, [r7, #16]
                          |xSHUT_4_Pin|xSHUT_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aa4:	f107 0310 	add.w	r3, r7, #16
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	4813      	ldr	r0, [pc, #76]	; (8003af8 <MX_GPIO_Init+0x10c>)
 8003aac:	f001 ffa8 	bl	8005a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003ab4:	4b11      	ldr	r3, [pc, #68]	; (8003afc <MX_GPIO_Init+0x110>)
 8003ab6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003abc:	f107 0310 	add.w	r3, r7, #16
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	480f      	ldr	r0, [pc, #60]	; (8003b00 <MX_GPIO_Init+0x114>)
 8003ac4:	f001 ff9c 	bl	8005a00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8003ac8:	2200      	movs	r2, #0
 8003aca:	2100      	movs	r1, #0
 8003acc:	2006      	movs	r0, #6
 8003ace:	f001 ff52 	bl	8005976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003ad2:	2006      	movs	r0, #6
 8003ad4:	f001 ff6b 	bl	80059ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8003ad8:	2200      	movs	r2, #0
 8003ada:	2100      	movs	r1, #0
 8003adc:	2007      	movs	r0, #7
 8003ade:	f001 ff4a 	bl	8005976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003ae2:	2007      	movs	r0, #7
 8003ae4:	f001 ff63 	bl	80059ae <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003ae8:	bf00      	nop
 8003aea:	3720      	adds	r7, #32
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	40021000 	.word	0x40021000
 8003af4:	40011000 	.word	0x40011000
 8003af8:	40010800 	.word	0x40010800
 8003afc:	10210000 	.word	0x10210000
 8003b00:	40010c00 	.word	0x40010c00

08003b04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003b04:	b480      	push	{r7}
 8003b06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003b08:	b672      	cpsid	i
}
 8003b0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003b0c:	e7fe      	b.n	8003b0c <Error_Handler+0x8>
	...

08003b10 <running_OPPath>:
uint16_t path_index;




void running_OPPath(){
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
	int32_t t;
	uint8_t direction = north;
 8003b16:	2302      	movs	r3, #2
 8003b18:	71fb      	strb	r3, [r7, #7]
	for(int i = 1; i <= path_index; i++){
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	60fb      	str	r3, [r7, #12]
 8003b1e:	e04e      	b.n	8003bbe <running_OPPath+0xae>
		t = round(shortestPath[i]);
 8003b20:	4a2f      	ldr	r2, [pc, #188]	; (8003be0 <running_OPPath+0xd0>)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	00db      	lsls	r3, r3, #3
 8003b26:	4413      	add	r3, r2
 8003b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b2c:	4610      	mov	r0, r2
 8003b2e:	4619      	mov	r1, r3
 8003b30:	f009 ff6c 	bl	800da0c <round>
 8003b34:	4602      	mov	r2, r0
 8003b36:	460b      	mov	r3, r1
 8003b38:	4610      	mov	r0, r2
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	f7fd f812 	bl	8000b64 <__aeabi_d2iz>
 8003b40:	4603      	mov	r3, r0
 8003b42:	60bb      	str	r3, [r7, #8]
		switch(t){
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f113 0f04 	cmn.w	r3, #4
 8003b4a:	d004      	beq.n	8003b56 <running_OPPath+0x46>
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b52:	d013      	beq.n	8003b7c <running_OPPath+0x6c>
 8003b54:	e025      	b.n	8003ba2 <running_OPPath+0x92>
			case turn_left_90:
				turnLeftHere;
 8003b56:	2300      	movs	r3, #0
 8003b58:	2201      	movs	r2, #1
 8003b5a:	a11f      	add	r1, pc, #124	; (adr r1, 8003bd8 <running_OPPath+0xc8>)
 8003b5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003b60:	f000 ff82 	bl	8004a68 <go_straight>
 8003b64:	1dfb      	adds	r3, r7, #7
 8003b66:	4618      	mov	r0, r3
 8003b68:	f000 fcea 	bl	8004540 <turn_left90>
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f04f 0000 	mov.w	r0, #0
 8003b74:	491b      	ldr	r1, [pc, #108]	; (8003be4 <running_OPPath+0xd4>)
 8003b76:	f000 ff77 	bl	8004a68 <go_straight>
				break;
 8003b7a:	e01d      	b.n	8003bb8 <running_OPPath+0xa8>
			case turn_right_90:
				turnRightHere;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f04f 0000 	mov.w	r0, #0
 8003b84:	4918      	ldr	r1, [pc, #96]	; (8003be8 <running_OPPath+0xd8>)
 8003b86:	f000 ff6f 	bl	8004a68 <go_straight>
 8003b8a:	1dfb      	adds	r3, r7, #7
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f000 fe0f 	bl	80047b0 <turn_right90>
 8003b92:	2300      	movs	r3, #0
 8003b94:	2200      	movs	r2, #0
 8003b96:	f04f 0000 	mov.w	r0, #0
 8003b9a:	4914      	ldr	r1, [pc, #80]	; (8003bec <running_OPPath+0xdc>)
 8003b9c:	f000 ff64 	bl	8004a68 <go_straight>
				break;
 8003ba0:	e00a      	b.n	8003bb8 <running_OPPath+0xa8>
			default:
				go_straight(shortestPath[i], 0, -1);
 8003ba2:	4a0f      	ldr	r2, [pc, #60]	; (8003be0 <running_OPPath+0xd0>)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	4413      	add	r3, r2
 8003baa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003bae:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f000 ff58 	bl	8004a68 <go_straight>
	for(int i = 1; i <= path_index; i++){
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	60fb      	str	r3, [r7, #12]
 8003bbe:	4b0c      	ldr	r3, [pc, #48]	; (8003bf0 <running_OPPath+0xe0>)
 8003bc0:	881b      	ldrh	r3, [r3, #0]
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	ddaa      	ble.n	8003b20 <running_OPPath+0x10>
		}
	}
	brake(2);
 8003bca:	2002      	movs	r0, #2
 8003bcc:	f001 fcf0 	bl	80055b0 <brake>
}
 8003bd0:	bf00      	nop
 8003bd2:	3710      	adds	r7, #16
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	00000000 	.word	0x00000000
 8003bdc:	4067c000 	.word	0x4067c000
 8003be0:	20001330 	.word	0x20001330
 8003be4:	40604000 	.word	0x40604000
 8003be8:	40654000 	.word	0x40654000
 8003bec:	405e0000 	.word	0x405e0000
 8003bf0:	20001fb0 	.word	0x20001fb0
 8003bf4:	00000000 	.word	0x00000000

08003bf8 <OPPath>:

void OPPath(){
 8003bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
	shortestPath[0] = 0;
 8003bfe:	4974      	ldr	r1, [pc, #464]	; (8003dd0 <OPPath+0x1d8>)
 8003c00:	f04f 0200 	mov.w	r2, #0
 8003c04:	f04f 0300 	mov.w	r3, #0
 8003c08:	e9c1 2300 	strd	r2, r3, [r1]
	path_index = 0;
 8003c0c:	4b71      	ldr	r3, [pc, #452]	; (8003dd4 <OPPath+0x1dc>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i <= length_stack; i++){
 8003c12:	2300      	movs	r3, #0
 8003c14:	607b      	str	r3, [r7, #4]
 8003c16:	e0c8      	b.n	8003daa <OPPath+0x1b2>
		if(stack[i][0] == straight){
 8003c18:	496f      	ldr	r1, [pc, #444]	; (8003dd8 <OPPath+0x1e0>)
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	005b      	lsls	r3, r3, #1
 8003c20:	4413      	add	r3, r2
 8003c22:	440b      	add	r3, r1
 8003c24:	f993 3000 	ldrsb.w	r3, [r3]
 8003c28:	f113 0f06 	cmn.w	r3, #6
 8003c2c:	f040 809f 	bne.w	8003d6e <OPPath+0x176>
			if(stack[i][1] == -1){
 8003c30:	4969      	ldr	r1, [pc, #420]	; (8003dd8 <OPPath+0x1e0>)
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	4613      	mov	r3, r2
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	4413      	add	r3, r2
 8003c3a:	440b      	add	r3, r1
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	f993 3000 	ldrsb.w	r3, [r3]
 8003c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c46:	d15a      	bne.n	8003cfe <OPPath+0x106>
				if(shortestPath[path_index] > 0){
 8003c48:	4b62      	ldr	r3, [pc, #392]	; (8003dd4 <OPPath+0x1dc>)
 8003c4a:	881b      	ldrh	r3, [r3, #0]
 8003c4c:	4a60      	ldr	r2, [pc, #384]	; (8003dd0 <OPPath+0x1d8>)
 8003c4e:	00db      	lsls	r3, r3, #3
 8003c50:	4413      	add	r3, r2
 8003c52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c56:	f04f 0200 	mov.w	r2, #0
 8003c5a:	f04f 0300 	mov.w	r3, #0
 8003c5e:	f7fc ff77 	bl	8000b50 <__aeabi_dcmpgt>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d028      	beq.n	8003cba <OPPath+0xc2>
					shortestPath[path_index] += (300 * stack[i][2]);
 8003c68:	4b5a      	ldr	r3, [pc, #360]	; (8003dd4 <OPPath+0x1dc>)
 8003c6a:	881b      	ldrh	r3, [r3, #0]
 8003c6c:	4a58      	ldr	r2, [pc, #352]	; (8003dd0 <OPPath+0x1d8>)
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	4413      	add	r3, r2
 8003c72:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003c76:	4958      	ldr	r1, [pc, #352]	; (8003dd8 <OPPath+0x1e0>)
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	4413      	add	r3, r2
 8003c80:	440b      	add	r3, r1
 8003c82:	3302      	adds	r3, #2
 8003c84:	f993 3000 	ldrsb.w	r3, [r3]
 8003c88:	461a      	mov	r2, r3
 8003c8a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003c8e:	fb02 f303 	mul.w	r3, r2, r3
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7fc fc62 	bl	800055c <__aeabi_i2d>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	494d      	ldr	r1, [pc, #308]	; (8003dd4 <OPPath+0x1dc>)
 8003c9e:	8809      	ldrh	r1, [r1, #0]
 8003ca0:	460e      	mov	r6, r1
 8003ca2:	4620      	mov	r0, r4
 8003ca4:	4629      	mov	r1, r5
 8003ca6:	f7fc fb0d 	bl	80002c4 <__adddf3>
 8003caa:	4602      	mov	r2, r0
 8003cac:	460b      	mov	r3, r1
 8003cae:	4848      	ldr	r0, [pc, #288]	; (8003dd0 <OPPath+0x1d8>)
 8003cb0:	00f1      	lsls	r1, r6, #3
 8003cb2:	4401      	add	r1, r0
 8003cb4:	e9c1 2300 	strd	r2, r3, [r1]
 8003cb8:	e074      	b.n	8003da4 <OPPath+0x1ac>
				} else {
					shortestPath[++path_index] = 300 * stack[i][2];
 8003cba:	4947      	ldr	r1, [pc, #284]	; (8003dd8 <OPPath+0x1e0>)
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	4613      	mov	r3, r2
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	4413      	add	r3, r2
 8003cc4:	440b      	add	r3, r1
 8003cc6:	3302      	adds	r3, #2
 8003cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8003ccc:	461a      	mov	r2, r3
 8003cce:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003cd2:	fb03 f202 	mul.w	r2, r3, r2
 8003cd6:	4b3f      	ldr	r3, [pc, #252]	; (8003dd4 <OPPath+0x1dc>)
 8003cd8:	881b      	ldrh	r3, [r3, #0]
 8003cda:	3301      	adds	r3, #1
 8003cdc:	b299      	uxth	r1, r3
 8003cde:	4b3d      	ldr	r3, [pc, #244]	; (8003dd4 <OPPath+0x1dc>)
 8003ce0:	8019      	strh	r1, [r3, #0]
 8003ce2:	4b3c      	ldr	r3, [pc, #240]	; (8003dd4 <OPPath+0x1dc>)
 8003ce4:	881b      	ldrh	r3, [r3, #0]
 8003ce6:	461c      	mov	r4, r3
 8003ce8:	4610      	mov	r0, r2
 8003cea:	f7fc fc37 	bl	800055c <__aeabi_i2d>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	4837      	ldr	r0, [pc, #220]	; (8003dd0 <OPPath+0x1d8>)
 8003cf4:	00e1      	lsls	r1, r4, #3
 8003cf6:	4401      	add	r1, r0
 8003cf8:	e9c1 2300 	strd	r2, r3, [r1]
 8003cfc:	e052      	b.n	8003da4 <OPPath+0x1ac>
				}
			} else {
				if(shortestPath[path_index] > 0){
 8003cfe:	4b35      	ldr	r3, [pc, #212]	; (8003dd4 <OPPath+0x1dc>)
 8003d00:	881b      	ldrh	r3, [r3, #0]
 8003d02:	4a33      	ldr	r2, [pc, #204]	; (8003dd0 <OPPath+0x1d8>)
 8003d04:	00db      	lsls	r3, r3, #3
 8003d06:	4413      	add	r3, r2
 8003d08:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d0c:	f04f 0200 	mov.w	r2, #0
 8003d10:	f04f 0300 	mov.w	r3, #0
 8003d14:	f7fc ff1c 	bl	8000b50 <__aeabi_dcmpgt>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d016      	beq.n	8003d4c <OPPath+0x154>
					shortestPath[path_index]+=300;
 8003d1e:	4b2d      	ldr	r3, [pc, #180]	; (8003dd4 <OPPath+0x1dc>)
 8003d20:	881b      	ldrh	r3, [r3, #0]
 8003d22:	4a2b      	ldr	r2, [pc, #172]	; (8003dd0 <OPPath+0x1d8>)
 8003d24:	00db      	lsls	r3, r3, #3
 8003d26:	4413      	add	r3, r2
 8003d28:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d2c:	4b29      	ldr	r3, [pc, #164]	; (8003dd4 <OPPath+0x1dc>)
 8003d2e:	881b      	ldrh	r3, [r3, #0]
 8003d30:	461c      	mov	r4, r3
 8003d32:	a325      	add	r3, pc, #148	; (adr r3, 8003dc8 <OPPath+0x1d0>)
 8003d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d38:	f7fc fac4 	bl	80002c4 <__adddf3>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	460b      	mov	r3, r1
 8003d40:	4823      	ldr	r0, [pc, #140]	; (8003dd0 <OPPath+0x1d8>)
 8003d42:	00e1      	lsls	r1, r4, #3
 8003d44:	4401      	add	r1, r0
 8003d46:	e9c1 2300 	strd	r2, r3, [r1]
 8003d4a:	e02b      	b.n	8003da4 <OPPath+0x1ac>
				} else {
					shortestPath[++path_index] = 300;
 8003d4c:	4b21      	ldr	r3, [pc, #132]	; (8003dd4 <OPPath+0x1dc>)
 8003d4e:	881b      	ldrh	r3, [r3, #0]
 8003d50:	3301      	adds	r3, #1
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	4b1f      	ldr	r3, [pc, #124]	; (8003dd4 <OPPath+0x1dc>)
 8003d56:	801a      	strh	r2, [r3, #0]
 8003d58:	4b1e      	ldr	r3, [pc, #120]	; (8003dd4 <OPPath+0x1dc>)
 8003d5a:	881b      	ldrh	r3, [r3, #0]
 8003d5c:	4a1c      	ldr	r2, [pc, #112]	; (8003dd0 <OPPath+0x1d8>)
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	18d1      	adds	r1, r2, r3
 8003d62:	a319      	add	r3, pc, #100	; (adr r3, 8003dc8 <OPPath+0x1d0>)
 8003d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d68:	e9c1 2300 	strd	r2, r3, [r1]
 8003d6c:	e01a      	b.n	8003da4 <OPPath+0x1ac>
				}
			}
		} else {
			shortestPath[++path_index] = stack[i][0];
 8003d6e:	491a      	ldr	r1, [pc, #104]	; (8003dd8 <OPPath+0x1e0>)
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	4613      	mov	r3, r2
 8003d74:	005b      	lsls	r3, r3, #1
 8003d76:	4413      	add	r3, r2
 8003d78:	440b      	add	r3, r1
 8003d7a:	f993 2000 	ldrsb.w	r2, [r3]
 8003d7e:	4b15      	ldr	r3, [pc, #84]	; (8003dd4 <OPPath+0x1dc>)
 8003d80:	881b      	ldrh	r3, [r3, #0]
 8003d82:	3301      	adds	r3, #1
 8003d84:	b299      	uxth	r1, r3
 8003d86:	4b13      	ldr	r3, [pc, #76]	; (8003dd4 <OPPath+0x1dc>)
 8003d88:	8019      	strh	r1, [r3, #0]
 8003d8a:	4b12      	ldr	r3, [pc, #72]	; (8003dd4 <OPPath+0x1dc>)
 8003d8c:	881b      	ldrh	r3, [r3, #0]
 8003d8e:	461c      	mov	r4, r3
 8003d90:	4610      	mov	r0, r2
 8003d92:	f7fc fbe3 	bl	800055c <__aeabi_i2d>
 8003d96:	4602      	mov	r2, r0
 8003d98:	460b      	mov	r3, r1
 8003d9a:	480d      	ldr	r0, [pc, #52]	; (8003dd0 <OPPath+0x1d8>)
 8003d9c:	00e1      	lsls	r1, r4, #3
 8003d9e:	4401      	add	r1, r0
 8003da0:	e9c1 2300 	strd	r2, r3, [r1]
	for(int i = 0; i <= length_stack; i++){
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	3301      	adds	r3, #1
 8003da8:	607b      	str	r3, [r7, #4]
 8003daa:	4b0c      	ldr	r3, [pc, #48]	; (8003ddc <OPPath+0x1e4>)
 8003dac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003db0:	461a      	mov	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4293      	cmp	r3, r2
 8003db6:	f77f af2f 	ble.w	8003c18 <OPPath+0x20>
		}
	}
}
 8003dba:	bf00      	nop
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dc4:	f3af 8000 	nop.w
 8003dc8:	00000000 	.word	0x00000000
 8003dcc:	4072c000 	.word	0x4072c000
 8003dd0:	20001330 	.word	0x20001330
 8003dd4:	20001fb0 	.word	0x20001fb0
 8003dd8:	2000037c 	.word	0x2000037c
 8003ddc:	200004a8 	.word	0x200004a8

08003de0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003de6:	4b15      	ldr	r3, [pc, #84]	; (8003e3c <HAL_MspInit+0x5c>)
 8003de8:	699b      	ldr	r3, [r3, #24]
 8003dea:	4a14      	ldr	r2, [pc, #80]	; (8003e3c <HAL_MspInit+0x5c>)
 8003dec:	f043 0301 	orr.w	r3, r3, #1
 8003df0:	6193      	str	r3, [r2, #24]
 8003df2:	4b12      	ldr	r3, [pc, #72]	; (8003e3c <HAL_MspInit+0x5c>)
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	60bb      	str	r3, [r7, #8]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003dfe:	4b0f      	ldr	r3, [pc, #60]	; (8003e3c <HAL_MspInit+0x5c>)
 8003e00:	69db      	ldr	r3, [r3, #28]
 8003e02:	4a0e      	ldr	r2, [pc, #56]	; (8003e3c <HAL_MspInit+0x5c>)
 8003e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e08:	61d3      	str	r3, [r2, #28]
 8003e0a:	4b0c      	ldr	r3, [pc, #48]	; (8003e3c <HAL_MspInit+0x5c>)
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e12:	607b      	str	r3, [r7, #4]
 8003e14:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003e16:	4b0a      	ldr	r3, [pc, #40]	; (8003e40 <HAL_MspInit+0x60>)
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	60fb      	str	r3, [r7, #12]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003e22:	60fb      	str	r3, [r7, #12]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003e2a:	60fb      	str	r3, [r7, #12]
 8003e2c:	4a04      	ldr	r2, [pc, #16]	; (8003e40 <HAL_MspInit+0x60>)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e32:	bf00      	nop
 8003e34:	3714      	adds	r7, #20
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr
 8003e3c:	40021000 	.word	0x40021000
 8003e40:	40010000 	.word	0x40010000

08003e44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b088      	sub	sp, #32
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e4c:	f107 0310 	add.w	r3, r7, #16
 8003e50:	2200      	movs	r2, #0
 8003e52:	601a      	str	r2, [r3, #0]
 8003e54:	605a      	str	r2, [r3, #4]
 8003e56:	609a      	str	r2, [r3, #8]
 8003e58:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a15      	ldr	r2, [pc, #84]	; (8003eb4 <HAL_I2C_MspInit+0x70>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d123      	bne.n	8003eac <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e64:	4b14      	ldr	r3, [pc, #80]	; (8003eb8 <HAL_I2C_MspInit+0x74>)
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	4a13      	ldr	r2, [pc, #76]	; (8003eb8 <HAL_I2C_MspInit+0x74>)
 8003e6a:	f043 0308 	orr.w	r3, r3, #8
 8003e6e:	6193      	str	r3, [r2, #24]
 8003e70:	4b11      	ldr	r3, [pc, #68]	; (8003eb8 <HAL_I2C_MspInit+0x74>)
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	f003 0308 	and.w	r3, r3, #8
 8003e78:	60fb      	str	r3, [r7, #12]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003e7c:	23c0      	movs	r3, #192	; 0xc0
 8003e7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e80:	2312      	movs	r3, #18
 8003e82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e84:	2303      	movs	r3, #3
 8003e86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e88:	f107 0310 	add.w	r3, r7, #16
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	480b      	ldr	r0, [pc, #44]	; (8003ebc <HAL_I2C_MspInit+0x78>)
 8003e90:	f001 fdb6 	bl	8005a00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003e94:	4b08      	ldr	r3, [pc, #32]	; (8003eb8 <HAL_I2C_MspInit+0x74>)
 8003e96:	69db      	ldr	r3, [r3, #28]
 8003e98:	4a07      	ldr	r2, [pc, #28]	; (8003eb8 <HAL_I2C_MspInit+0x74>)
 8003e9a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003e9e:	61d3      	str	r3, [r2, #28]
 8003ea0:	4b05      	ldr	r3, [pc, #20]	; (8003eb8 <HAL_I2C_MspInit+0x74>)
 8003ea2:	69db      	ldr	r3, [r3, #28]
 8003ea4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ea8:	60bb      	str	r3, [r7, #8]
 8003eaa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003eac:	bf00      	nop
 8003eae:	3720      	adds	r7, #32
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40005400 	.word	0x40005400
 8003eb8:	40021000 	.word	0x40021000
 8003ebc:	40010c00 	.word	0x40010c00

08003ec0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a09      	ldr	r2, [pc, #36]	; (8003ef4 <HAL_TIM_Base_MspInit+0x34>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d10b      	bne.n	8003eea <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003ed2:	4b09      	ldr	r3, [pc, #36]	; (8003ef8 <HAL_TIM_Base_MspInit+0x38>)
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	4a08      	ldr	r2, [pc, #32]	; (8003ef8 <HAL_TIM_Base_MspInit+0x38>)
 8003ed8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003edc:	6193      	str	r3, [r2, #24]
 8003ede:	4b06      	ldr	r3, [pc, #24]	; (8003ef8 <HAL_TIM_Base_MspInit+0x38>)
 8003ee0:	699b      	ldr	r3, [r3, #24]
 8003ee2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ee6:	60fb      	str	r3, [r7, #12]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003eea:	bf00      	nop
 8003eec:	3714      	adds	r7, #20
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bc80      	pop	{r7}
 8003ef2:	4770      	bx	lr
 8003ef4:	40012c00 	.word	0x40012c00
 8003ef8:	40021000 	.word	0x40021000

08003efc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b08e      	sub	sp, #56	; 0x38
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f04:	f107 0320 	add.w	r3, r7, #32
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]
 8003f0c:	605a      	str	r2, [r3, #4]
 8003f0e:	609a      	str	r2, [r3, #8]
 8003f10:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f1a:	d157      	bne.n	8003fcc <HAL_TIM_Encoder_MspInit+0xd0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f1c:	4b4f      	ldr	r3, [pc, #316]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003f1e:	69db      	ldr	r3, [r3, #28]
 8003f20:	4a4e      	ldr	r2, [pc, #312]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003f22:	f043 0301 	orr.w	r3, r3, #1
 8003f26:	61d3      	str	r3, [r2, #28]
 8003f28:	4b4c      	ldr	r3, [pc, #304]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003f2a:	69db      	ldr	r3, [r3, #28]
 8003f2c:	f003 0301 	and.w	r3, r3, #1
 8003f30:	61fb      	str	r3, [r7, #28]
 8003f32:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f34:	4b49      	ldr	r3, [pc, #292]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	4a48      	ldr	r2, [pc, #288]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003f3a:	f043 0304 	orr.w	r3, r3, #4
 8003f3e:	6193      	str	r3, [r2, #24]
 8003f40:	4b46      	ldr	r3, [pc, #280]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	f003 0304 	and.w	r3, r3, #4
 8003f48:	61bb      	str	r3, [r7, #24]
 8003f4a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f4c:	4b43      	ldr	r3, [pc, #268]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	4a42      	ldr	r2, [pc, #264]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003f52:	f043 0308 	orr.w	r3, r3, #8
 8003f56:	6193      	str	r3, [r2, #24]
 8003f58:	4b40      	ldr	r3, [pc, #256]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
 8003f60:	617b      	str	r3, [r7, #20]
 8003f62:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003f64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f72:	f107 0320 	add.w	r3, r7, #32
 8003f76:	4619      	mov	r1, r3
 8003f78:	4839      	ldr	r0, [pc, #228]	; (8004060 <HAL_TIM_Encoder_MspInit+0x164>)
 8003f7a:	f001 fd41 	bl	8005a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003f7e:	2308      	movs	r3, #8
 8003f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f82:	2300      	movs	r3, #0
 8003f84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f86:	2300      	movs	r3, #0
 8003f88:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f8a:	f107 0320 	add.w	r3, r7, #32
 8003f8e:	4619      	mov	r1, r3
 8003f90:	4834      	ldr	r0, [pc, #208]	; (8004064 <HAL_TIM_Encoder_MspInit+0x168>)
 8003f92:	f001 fd35 	bl	8005a00 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003f96:	4b34      	ldr	r3, [pc, #208]	; (8004068 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	633b      	str	r3, [r7, #48]	; 0x30
 8003f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fa2:	633b      	str	r3, [r7, #48]	; 0x30
 8003fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fa6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003faa:	633b      	str	r3, [r7, #48]	; 0x30
 8003fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fb2:	633b      	str	r3, [r7, #48]	; 0x30
 8003fb4:	4a2c      	ldr	r2, [pc, #176]	; (8004068 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fb8:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003fba:	2200      	movs	r2, #0
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	201c      	movs	r0, #28
 8003fc0:	f001 fcd9 	bl	8005976 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003fc4:	201c      	movs	r0, #28
 8003fc6:	f001 fcf2 	bl	80059ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003fca:	e042      	b.n	8004052 <HAL_TIM_Encoder_MspInit+0x156>
  else if(htim_encoder->Instance==TIM3)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a26      	ldr	r2, [pc, #152]	; (800406c <HAL_TIM_Encoder_MspInit+0x170>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d13d      	bne.n	8004052 <HAL_TIM_Encoder_MspInit+0x156>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003fd6:	4b21      	ldr	r3, [pc, #132]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	4a20      	ldr	r2, [pc, #128]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003fdc:	f043 0302 	orr.w	r3, r3, #2
 8003fe0:	61d3      	str	r3, [r2, #28]
 8003fe2:	4b1e      	ldr	r3, [pc, #120]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003fe4:	69db      	ldr	r3, [r3, #28]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	613b      	str	r3, [r7, #16]
 8003fec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fee:	4b1b      	ldr	r3, [pc, #108]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	4a1a      	ldr	r2, [pc, #104]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003ff4:	f043 0308 	orr.w	r3, r3, #8
 8003ff8:	6193      	str	r3, [r2, #24]
 8003ffa:	4b18      	ldr	r3, [pc, #96]	; (800405c <HAL_TIM_Encoder_MspInit+0x160>)
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	f003 0308 	and.w	r3, r3, #8
 8004002:	60fb      	str	r3, [r7, #12]
 8004004:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004006:	2330      	movs	r3, #48	; 0x30
 8004008:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800400a:	2300      	movs	r3, #0
 800400c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800400e:	2300      	movs	r3, #0
 8004010:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004012:	f107 0320 	add.w	r3, r7, #32
 8004016:	4619      	mov	r1, r3
 8004018:	4812      	ldr	r0, [pc, #72]	; (8004064 <HAL_TIM_Encoder_MspInit+0x168>)
 800401a:	f001 fcf1 	bl	8005a00 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 800401e:	4b12      	ldr	r3, [pc, #72]	; (8004068 <HAL_TIM_Encoder_MspInit+0x16c>)
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	637b      	str	r3, [r7, #52]	; 0x34
 8004024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004026:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800402a:	637b      	str	r3, [r7, #52]	; 0x34
 800402c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800402e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004032:	637b      	str	r3, [r7, #52]	; 0x34
 8004034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004036:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800403a:	637b      	str	r3, [r7, #52]	; 0x34
 800403c:	4a0a      	ldr	r2, [pc, #40]	; (8004068 <HAL_TIM_Encoder_MspInit+0x16c>)
 800403e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004040:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004042:	2200      	movs	r2, #0
 8004044:	2100      	movs	r1, #0
 8004046:	201d      	movs	r0, #29
 8004048:	f001 fc95 	bl	8005976 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800404c:	201d      	movs	r0, #29
 800404e:	f001 fcae 	bl	80059ae <HAL_NVIC_EnableIRQ>
}
 8004052:	bf00      	nop
 8004054:	3738      	adds	r7, #56	; 0x38
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	40021000 	.word	0x40021000
 8004060:	40010800 	.word	0x40010800
 8004064:	40010c00 	.word	0x40010c00
 8004068:	40010000 	.word	0x40010000
 800406c:	40000400 	.word	0x40000400

08004070 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b088      	sub	sp, #32
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004078:	f107 0310 	add.w	r3, r7, #16
 800407c:	2200      	movs	r2, #0
 800407e:	601a      	str	r2, [r3, #0]
 8004080:	605a      	str	r2, [r3, #4]
 8004082:	609a      	str	r2, [r3, #8]
 8004084:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a10      	ldr	r2, [pc, #64]	; (80040cc <HAL_TIM_MspPostInit+0x5c>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d118      	bne.n	80040c2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004090:	4b0f      	ldr	r3, [pc, #60]	; (80040d0 <HAL_TIM_MspPostInit+0x60>)
 8004092:	699b      	ldr	r3, [r3, #24]
 8004094:	4a0e      	ldr	r2, [pc, #56]	; (80040d0 <HAL_TIM_MspPostInit+0x60>)
 8004096:	f043 0304 	orr.w	r3, r3, #4
 800409a:	6193      	str	r3, [r2, #24]
 800409c:	4b0c      	ldr	r3, [pc, #48]	; (80040d0 <HAL_TIM_MspPostInit+0x60>)
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	60fb      	str	r3, [r7, #12]
 80040a6:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80040a8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80040ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040ae:	2302      	movs	r3, #2
 80040b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040b2:	2302      	movs	r3, #2
 80040b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040b6:	f107 0310 	add.w	r3, r7, #16
 80040ba:	4619      	mov	r1, r3
 80040bc:	4805      	ldr	r0, [pc, #20]	; (80040d4 <HAL_TIM_MspPostInit+0x64>)
 80040be:	f001 fc9f 	bl	8005a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80040c2:	bf00      	nop
 80040c4:	3720      	adds	r7, #32
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	40012c00 	.word	0x40012c00
 80040d0:	40021000 	.word	0x40021000
 80040d4:	40010800 	.word	0x40010800

080040d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b088      	sub	sp, #32
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040e0:	f107 0310 	add.w	r3, r7, #16
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	605a      	str	r2, [r3, #4]
 80040ea:	609a      	str	r2, [r3, #8]
 80040ec:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a1c      	ldr	r2, [pc, #112]	; (8004164 <HAL_UART_MspInit+0x8c>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d131      	bne.n	800415c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80040f8:	4b1b      	ldr	r3, [pc, #108]	; (8004168 <HAL_UART_MspInit+0x90>)
 80040fa:	69db      	ldr	r3, [r3, #28]
 80040fc:	4a1a      	ldr	r2, [pc, #104]	; (8004168 <HAL_UART_MspInit+0x90>)
 80040fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004102:	61d3      	str	r3, [r2, #28]
 8004104:	4b18      	ldr	r3, [pc, #96]	; (8004168 <HAL_UART_MspInit+0x90>)
 8004106:	69db      	ldr	r3, [r3, #28]
 8004108:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800410c:	60fb      	str	r3, [r7, #12]
 800410e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004110:	4b15      	ldr	r3, [pc, #84]	; (8004168 <HAL_UART_MspInit+0x90>)
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	4a14      	ldr	r2, [pc, #80]	; (8004168 <HAL_UART_MspInit+0x90>)
 8004116:	f043 0308 	orr.w	r3, r3, #8
 800411a:	6193      	str	r3, [r2, #24]
 800411c:	4b12      	ldr	r3, [pc, #72]	; (8004168 <HAL_UART_MspInit+0x90>)
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	f003 0308 	and.w	r3, r3, #8
 8004124:	60bb      	str	r3, [r7, #8]
 8004126:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004128:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800412c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800412e:	2302      	movs	r3, #2
 8004130:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004132:	2303      	movs	r3, #3
 8004134:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004136:	f107 0310 	add.w	r3, r7, #16
 800413a:	4619      	mov	r1, r3
 800413c:	480b      	ldr	r0, [pc, #44]	; (800416c <HAL_UART_MspInit+0x94>)
 800413e:	f001 fc5f 	bl	8005a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004142:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004146:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004148:	2300      	movs	r3, #0
 800414a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800414c:	2300      	movs	r3, #0
 800414e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004150:	f107 0310 	add.w	r3, r7, #16
 8004154:	4619      	mov	r1, r3
 8004156:	4805      	ldr	r0, [pc, #20]	; (800416c <HAL_UART_MspInit+0x94>)
 8004158:	f001 fc52 	bl	8005a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800415c:	bf00      	nop
 800415e:	3720      	adds	r7, #32
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40004800 	.word	0x40004800
 8004168:	40021000 	.word	0x40021000
 800416c:	40010c00 	.word	0x40010c00

08004170 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004170:	b480      	push	{r7}
 8004172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8004174:	e7fe      	b.n	8004174 <NMI_Handler+0x4>

08004176 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004176:	b480      	push	{r7}
 8004178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800417a:	e7fe      	b.n	800417a <HardFault_Handler+0x4>

0800417c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004180:	e7fe      	b.n	8004180 <MemManage_Handler+0x4>

08004182 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004182:	b480      	push	{r7}
 8004184:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004186:	e7fe      	b.n	8004186 <BusFault_Handler+0x4>

08004188 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800418c:	e7fe      	b.n	800418c <UsageFault_Handler+0x4>

0800418e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800418e:	b480      	push	{r7}
 8004190:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004192:	bf00      	nop
 8004194:	46bd      	mov	sp, r7
 8004196:	bc80      	pop	{r7}
 8004198:	4770      	bx	lr

0800419a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800419a:	b480      	push	{r7}
 800419c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800419e:	bf00      	nop
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bc80      	pop	{r7}
 80041a4:	4770      	bx	lr

080041a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80041a6:	b480      	push	{r7}
 80041a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80041aa:	bf00      	nop
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bc80      	pop	{r7}
 80041b0:	4770      	bx	lr

080041b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041b6:	f001 faa3 	bl	8005700 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041ba:	bf00      	nop
 80041bc:	bd80      	pop	{r7, pc}
	...

080041c0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80041c4:	2001      	movs	r0, #1
 80041c6:	f001 fdb7 	bl	8005d38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
	Rmode = 2;
 80041ca:	4b02      	ldr	r3, [pc, #8]	; (80041d4 <EXTI0_IRQHandler+0x14>)
 80041cc:	2202      	movs	r2, #2
 80041ce:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI0_IRQn 1 */
}
 80041d0:	bf00      	nop
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	200006ec 	.word	0x200006ec

080041d8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80041dc:	2002      	movs	r0, #2
 80041de:	f001 fdab 	bl	8005d38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
	Rmode = 1;
 80041e2:	4b02      	ldr	r3, [pc, #8]	; (80041ec <EXTI1_IRQHandler+0x14>)
 80041e4:	2201      	movs	r2, #1
 80041e6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI1_IRQn 1 */
}
 80041e8:	bf00      	nop
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	200006ec 	.word	0x200006ec

080041f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80041f4:	480f      	ldr	r0, [pc, #60]	; (8004234 <TIM2_IRQHandler+0x44>)
 80041f6:	f003 fcd1 	bl	8007b9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  if(status == turn_right_90 || status == turn_right_45 || status == u_turn || status == straight){
 80041fa:	4b0f      	ldr	r3, [pc, #60]	; (8004238 <TIM2_IRQHandler+0x48>)
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	b25b      	sxtb	r3, r3
 8004200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004204:	d011      	beq.n	800422a <TIM2_IRQHandler+0x3a>
 8004206:	4b0c      	ldr	r3, [pc, #48]	; (8004238 <TIM2_IRQHandler+0x48>)
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	b25b      	sxtb	r3, r3
 800420c:	f113 0f02 	cmn.w	r3, #2
 8004210:	d00b      	beq.n	800422a <TIM2_IRQHandler+0x3a>
 8004212:	4b09      	ldr	r3, [pc, #36]	; (8004238 <TIM2_IRQHandler+0x48>)
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	b25b      	sxtb	r3, r3
 8004218:	f113 0f05 	cmn.w	r3, #5
 800421c:	d005      	beq.n	800422a <TIM2_IRQHandler+0x3a>
 800421e:	4b06      	ldr	r3, [pc, #24]	; (8004238 <TIM2_IRQHandler+0x48>)
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	b25b      	sxtb	r3, r3
 8004224:	f113 0f06 	cmn.w	r3, #6
 8004228:	d102      	bne.n	8004230 <TIM2_IRQHandler+0x40>
	  status = 0;
 800422a:	4b03      	ldr	r3, [pc, #12]	; (8004238 <TIM2_IRQHandler+0x48>)
 800422c:	2200      	movs	r2, #0
 800422e:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8004230:	bf00      	nop
 8004232:	bd80      	pop	{r7, pc}
 8004234:	2000054c 	.word	0x2000054c
 8004238:	200006ed 	.word	0x200006ed

0800423c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004240:	480c      	ldr	r0, [pc, #48]	; (8004274 <TIM3_IRQHandler+0x38>)
 8004242:	f003 fcab 	bl	8007b9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  if(status == turn_left_90 || status == turn_left_45 || status == straight){
 8004246:	4b0c      	ldr	r3, [pc, #48]	; (8004278 <TIM3_IRQHandler+0x3c>)
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	b25b      	sxtb	r3, r3
 800424c:	f113 0f04 	cmn.w	r3, #4
 8004250:	d00b      	beq.n	800426a <TIM3_IRQHandler+0x2e>
 8004252:	4b09      	ldr	r3, [pc, #36]	; (8004278 <TIM3_IRQHandler+0x3c>)
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	b25b      	sxtb	r3, r3
 8004258:	f113 0f03 	cmn.w	r3, #3
 800425c:	d005      	beq.n	800426a <TIM3_IRQHandler+0x2e>
 800425e:	4b06      	ldr	r3, [pc, #24]	; (8004278 <TIM3_IRQHandler+0x3c>)
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	b25b      	sxtb	r3, r3
 8004264:	f113 0f06 	cmn.w	r3, #6
 8004268:	d102      	bne.n	8004270 <TIM3_IRQHandler+0x34>
	  status = 0;
 800426a:	4b03      	ldr	r3, [pc, #12]	; (8004278 <TIM3_IRQHandler+0x3c>)
 800426c:	2200      	movs	r2, #0
 800426e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE END TIM3_IRQn 1 */
}
 8004270:	bf00      	nop
 8004272:	bd80      	pop	{r7, pc}
 8004274:	20000594 	.word	0x20000594
 8004278:	200006ed 	.word	0x200006ed

0800427c <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8004284:	4a14      	ldr	r2, [pc, #80]	; (80042d8 <_sbrk+0x5c>)
	        - (uint32_t) &_Min_Stack_Size;
 8004286:	4b15      	ldr	r3, [pc, #84]	; (80042dc <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8004290:	4b13      	ldr	r3, [pc, #76]	; (80042e0 <_sbrk+0x64>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d102      	bne.n	800429e <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8004298:	4b11      	ldr	r3, [pc, #68]	; (80042e0 <_sbrk+0x64>)
 800429a:	4a12      	ldr	r2, [pc, #72]	; (80042e4 <_sbrk+0x68>)
 800429c:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 800429e:	4b10      	ldr	r3, [pc, #64]	; (80042e0 <_sbrk+0x64>)
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4413      	add	r3, r2
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d207      	bcs.n	80042bc <_sbrk+0x40>
		errno = ENOMEM;
 80042ac:	f009 fbfa 	bl	800daa4 <__errno>
 80042b0:	4603      	mov	r3, r0
 80042b2:	220c      	movs	r2, #12
 80042b4:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80042b6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ba:	e009      	b.n	80042d0 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 80042bc:	4b08      	ldr	r3, [pc, #32]	; (80042e0 <_sbrk+0x64>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 80042c2:	4b07      	ldr	r3, [pc, #28]	; (80042e0 <_sbrk+0x64>)
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4413      	add	r3, r2
 80042ca:	4a05      	ldr	r2, [pc, #20]	; (80042e0 <_sbrk+0x64>)
 80042cc:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 80042ce:	68fb      	ldr	r3, [r7, #12]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3718      	adds	r7, #24
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	20005000 	.word	0x20005000
 80042dc:	00000400 	.word	0x00000400
 80042e0:	20001fb4 	.word	0x20001fb4
 80042e4:	20002048 	.word	0x20002048

080042e8 <SystemInit>:
 *         SystemCoreClock variable.
 * @note   This function should be used only after reset.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 80042e8:	b480      	push	{r7}
 80042ea:	af00      	add	r7, sp, #0

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80042ec:	bf00      	nop
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bc80      	pop	{r7}
 80042f2:	4770      	bx	lr
 80042f4:	0000      	movs	r0, r0
	...

080042f8 <u_turnf>:
uint16_t speed0, speed1;

void pid_normal();
void pid_diagonal();

void u_turnf(uint8_t *direction) {
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
	switch(*direction){
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	2b03      	cmp	r3, #3
 8004306:	d81b      	bhi.n	8004340 <u_turnf+0x48>
 8004308:	a201      	add	r2, pc, #4	; (adr r2, 8004310 <u_turnf+0x18>)
 800430a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430e:	bf00      	nop
 8004310:	08004321 	.word	0x08004321
 8004314:	08004329 	.word	0x08004329
 8004318:	08004331 	.word	0x08004331
 800431c:	08004339 	.word	0x08004339
		case west:  *direction = east;   break;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	701a      	strb	r2, [r3, #0]
 8004326:	e00b      	b.n	8004340 <u_turnf+0x48>
		case east:  *direction = west;   break;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	701a      	strb	r2, [r3, #0]
 800432e:	e007      	b.n	8004340 <u_turnf+0x48>
		case north: *direction = south;  break;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2203      	movs	r2, #3
 8004334:	701a      	strb	r2, [r3, #0]
 8004336:	e003      	b.n	8004340 <u_turnf+0x48>
		case south: *direction = north;  break;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2202      	movs	r2, #2
 800433c:	701a      	strb	r2, [r3, #0]
 800433e:	bf00      	nop
	}
	#if debug == 1
	sprintf((char*)uart_buffer, "uturn\n");
 8004340:	4973      	ldr	r1, [pc, #460]	; (8004510 <u_turnf+0x218>)
 8004342:	4874      	ldr	r0, [pc, #464]	; (8004514 <u_turnf+0x21c>)
 8004344:	f009 fbee 	bl	800db24 <siprintf>
	HAL_UART_Transmit(&huart3, uart_buffer, sizeof (uart_buffer), 10);
 8004348:	230a      	movs	r3, #10
 800434a:	2232      	movs	r2, #50	; 0x32
 800434c:	4971      	ldr	r1, [pc, #452]	; (8004514 <u_turnf+0x21c>)
 800434e:	4872      	ldr	r0, [pc, #456]	; (8004518 <u_turnf+0x220>)
 8004350:	f004 fa97 	bl	8008882 <HAL_UART_Transmit>
	#endif

	if(__HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1) != htim1.Init.Period ||
 8004354:	4b71      	ldr	r3, [pc, #452]	; (800451c <u_turnf+0x224>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800435a:	4b70      	ldr	r3, [pc, #448]	; (800451c <u_turnf+0x224>)
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	429a      	cmp	r2, r3
 8004360:	d106      	bne.n	8004370 <u_turnf+0x78>
			__HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_2) != htim1.Init.Period){
 8004362:	4b6e      	ldr	r3, [pc, #440]	; (800451c <u_turnf+0x224>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004368:	4b6c      	ldr	r3, [pc, #432]	; (800451c <u_turnf+0x224>)
 800436a:	68db      	ldr	r3, [r3, #12]
	if(__HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1) != htim1.Init.Period ||
 800436c:	429a      	cmp	r2, r3
 800436e:	d017      	beq.n	80043a0 <u_turnf+0xa8>
		running_right_motor(1, 650);
 8004370:	4b6a      	ldr	r3, [pc, #424]	; (800451c <u_turnf+0x224>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2200      	movs	r2, #0
 8004376:	635a      	str	r2, [r3, #52]	; 0x34
 8004378:	4b68      	ldr	r3, [pc, #416]	; (800451c <u_turnf+0x224>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f240 228a 	movw	r2, #650	; 0x28a
 8004380:	639a      	str	r2, [r3, #56]	; 0x38
		running_left_motor(1, 650);
 8004382:	4b66      	ldr	r3, [pc, #408]	; (800451c <u_turnf+0x224>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f240 228a 	movw	r2, #650	; 0x28a
 800438a:	63da      	str	r2, [r3, #60]	; 0x3c
 800438c:	4b63      	ldr	r3, [pc, #396]	; (800451c <u_turnf+0x224>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2200      	movs	r2, #0
 8004392:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(50);
 8004394:	2032      	movs	r0, #50	; 0x32
 8004396:	f001 f9cf 	bl	8005738 <HAL_Delay>
		brake(2);
 800439a:	2002      	movs	r0, #2
 800439c:	f001 f908 	bl	80055b0 <brake>
	}
	uint16_t last = 2702;
 80043a0:	f640 238e 	movw	r3, #2702	; 0xa8e
 80043a4:	82fb      	strh	r3, [r7, #22]
	while(last != TIM3->CNT){
 80043a6:	e005      	b.n	80043b4 <u_turnf+0xbc>
		last = TIM3->CNT;
 80043a8:	4b5d      	ldr	r3, [pc, #372]	; (8004520 <u_turnf+0x228>)
 80043aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ac:	82fb      	strh	r3, [r7, #22]
		HAL_Delay(50);
 80043ae:	2032      	movs	r0, #50	; 0x32
 80043b0:	f001 f9c2 	bl	8005738 <HAL_Delay>
	while(last != TIM3->CNT){
 80043b4:	8afa      	ldrh	r2, [r7, #22]
 80043b6:	4b5a      	ldr	r3, [pc, #360]	; (8004520 <u_turnf+0x228>)
 80043b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d1f4      	bne.n	80043a8 <u_turnf+0xb0>
	}

	uint16_t en = round(uturn_arc_en);
 80043be:	a352      	add	r3, pc, #328	; (adr r3, 8004508 <u_turnf+0x210>)
 80043c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c4:	4610      	mov	r0, r2
 80043c6:	4619      	mov	r1, r3
 80043c8:	f009 fb20 	bl	800da0c <round>
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	4610      	mov	r0, r2
 80043d2:	4619      	mov	r1, r3
 80043d4:	f7fc fbee 	bl	8000bb4 <__aeabi_d2uiz>
 80043d8:	4603      	mov	r3, r0
 80043da:	82bb      	strh	r3, [r7, #20]
	__HAL_TIM_SET_AUTORELOAD(&htim2, UINT16_MAX);
 80043dc:	4b51      	ldr	r3, [pc, #324]	; (8004524 <u_turnf+0x22c>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80043e6:	4b4f      	ldr	r3, [pc, #316]	; (8004524 <u_turnf+0x22c>)
 80043e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043ec:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim3, UINT16_MAX);
 80043ee:	4b4e      	ldr	r3, [pc, #312]	; (8004528 <u_turnf+0x230>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043f6:	62da      	str	r2, [r3, #44]	; 0x2c
 80043f8:	4b4b      	ldr	r3, [pc, #300]	; (8004528 <u_turnf+0x230>)
 80043fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043fe:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COUNTER(&htim2, en);
 8004400:	4b48      	ldr	r3, [pc, #288]	; (8004524 <u_turnf+0x22c>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	8aba      	ldrh	r2, [r7, #20]
 8004406:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8004408:	4b47      	ldr	r3, [pc, #284]	; (8004528 <u_turnf+0x230>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2200      	movs	r2, #0
 800440e:	625a      	str	r2, [r3, #36]	; 0x24
	status = u_turn;
 8004410:	4b46      	ldr	r3, [pc, #280]	; (800452c <u_turnf+0x234>)
 8004412:	22fb      	movs	r2, #251	; 0xfb
 8004414:	701a      	strb	r2, [r3, #0]

	uint16_t speed = 500;
 8004416:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800441a:	827b      	strh	r3, [r7, #18]
	int32_t P;

	TIM1->CCR3 = 150;
 800441c:	4b44      	ldr	r3, [pc, #272]	; (8004530 <u_turnf+0x238>)
 800441e:	2296      	movs	r2, #150	; 0x96
 8004420:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = 0;
 8004422:	4b43      	ldr	r3, [pc, #268]	; (8004530 <u_turnf+0x238>)
 8004424:	2200      	movs	r2, #0
 8004426:	641a      	str	r2, [r3, #64]	; 0x40
	TIM1->CCR1 = 150;
 8004428:	4b41      	ldr	r3, [pc, #260]	; (8004530 <u_turnf+0x238>)
 800442a:	2296      	movs	r2, #150	; 0x96
 800442c:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 800442e:	4b40      	ldr	r3, [pc, #256]	; (8004530 <u_turnf+0x238>)
 8004430:	2200      	movs	r2, #0
 8004432:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(100);
 8004434:	2064      	movs	r0, #100	; 0x64
 8004436:	f001 f97f 	bl	8005738 <HAL_Delay>

	while(status != 0){
 800443a:	e02a      	b.n	8004492 <u_turnf+0x19a>
		P = ((int32_t)TIM3->CNT - ((int32_t)en - TIM2->CNT)) * 5;
 800443c:	4b38      	ldr	r3, [pc, #224]	; (8004520 <u_turnf+0x228>)
 800443e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004440:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004444:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004446:	8abb      	ldrh	r3, [r7, #20]
 8004448:	1acb      	subs	r3, r1, r3
 800444a:	441a      	add	r2, r3
 800444c:	4613      	mov	r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	4413      	add	r3, r2
 8004452:	60fb      	str	r3, [r7, #12]
		TIM1->CCR3 = speed - 100 + P;
 8004454:	8a7b      	ldrh	r3, [r7, #18]
 8004456:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	441a      	add	r2, r3
 800445e:	4b34      	ldr	r3, [pc, #208]	; (8004530 <u_turnf+0x238>)
 8004460:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR4 = 0;
 8004462:	4b33      	ldr	r3, [pc, #204]	; (8004530 <u_turnf+0x238>)
 8004464:	2200      	movs	r2, #0
 8004466:	641a      	str	r2, [r3, #64]	; 0x40
		TIM1->CCR1 = speed - P;
 8004468:	8a7a      	ldrh	r2, [r7, #18]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	1ad2      	subs	r2, r2, r3
 800446e:	4b30      	ldr	r3, [pc, #192]	; (8004530 <u_turnf+0x238>)
 8004470:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8004472:	4b2f      	ldr	r3, [pc, #188]	; (8004530 <u_turnf+0x238>)
 8004474:	2200      	movs	r2, #0
 8004476:	639a      	str	r2, [r3, #56]	; 0x38
		#if debug == 1
		a = (int32_t)en - TIM2->CNT;
 8004478:	8aba      	ldrh	r2, [r7, #20]
 800447a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800447e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	461a      	mov	r2, r3
 8004484:	4b2b      	ldr	r3, [pc, #172]	; (8004534 <u_turnf+0x23c>)
 8004486:	601a      	str	r2, [r3, #0]
		b = TIM3->CNT;
 8004488:	4b25      	ldr	r3, [pc, #148]	; (8004520 <u_turnf+0x228>)
 800448a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448c:	461a      	mov	r2, r3
 800448e:	4b2a      	ldr	r3, [pc, #168]	; (8004538 <u_turnf+0x240>)
 8004490:	601a      	str	r2, [r3, #0]
	while(status != 0){
 8004492:	4b26      	ldr	r3, [pc, #152]	; (800452c <u_turnf+0x234>)
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	b25b      	sxtb	r3, r3
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1cf      	bne.n	800443c <u_turnf+0x144>
		#endif
	}
	running_left_motor(0, 600);
 800449c:	4b1f      	ldr	r3, [pc, #124]	; (800451c <u_turnf+0x224>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2200      	movs	r2, #0
 80044a2:	63da      	str	r2, [r3, #60]	; 0x3c
 80044a4:	4b1d      	ldr	r3, [pc, #116]	; (800451c <u_turnf+0x224>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f44f 7216 	mov.w	r2, #600	; 0x258
 80044ac:	641a      	str	r2, [r3, #64]	; 0x40
	running_right_motor(1, 600);
 80044ae:	4b1b      	ldr	r3, [pc, #108]	; (800451c <u_turnf+0x224>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2200      	movs	r2, #0
 80044b4:	635a      	str	r2, [r3, #52]	; 0x34
 80044b6:	4b19      	ldr	r3, [pc, #100]	; (800451c <u_turnf+0x224>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f44f 7216 	mov.w	r2, #600	; 0x258
 80044be:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(50);
 80044c0:	2032      	movs	r0, #50	; 0x32
 80044c2:	f001 f939 	bl	8005738 <HAL_Delay>
	brake(2);
 80044c6:	2002      	movs	r0, #2
 80044c8:	f001 f872 	bl	80055b0 <brake>
	__HAL_TIM_SET_COUNTER(&htim2, 100);
 80044cc:	4b15      	ldr	r3, [pc, #84]	; (8004524 <u_turnf+0x22c>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2264      	movs	r2, #100	; 0x64
 80044d2:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 100);
 80044d4:	4b14      	ldr	r3, [pc, #80]	; (8004528 <u_turnf+0x230>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2264      	movs	r2, #100	; 0x64
 80044da:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&htim2, UINT16_MAX);
 80044dc:	4b11      	ldr	r3, [pc, #68]	; (8004524 <u_turnf+0x22c>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80044e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80044e6:	4b0f      	ldr	r3, [pc, #60]	; (8004524 <u_turnf+0x22c>)
 80044e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80044ec:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim3, UINT16_MAX);
 80044ee:	4b0e      	ldr	r3, [pc, #56]	; (8004528 <u_turnf+0x230>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80044f6:	62da      	str	r2, [r3, #44]	; 0x2c
 80044f8:	4b0b      	ldr	r3, [pc, #44]	; (8004528 <u_turnf+0x230>)
 80044fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80044fe:	60da      	str	r2, [r3, #12]
}
 8004500:	bf00      	nop
 8004502:	3718      	adds	r7, #24
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	bbbbbbbc 	.word	0xbbbbbbbc
 800450c:	40929bbb 	.word	0x40929bbb
 8004510:	0800e438 	.word	0x0800e438
 8004514:	2000070c 	.word	0x2000070c
 8004518:	200005dc 	.word	0x200005dc
 800451c:	20000504 	.word	0x20000504
 8004520:	40000400 	.word	0x40000400
 8004524:	2000054c 	.word	0x2000054c
 8004528:	20000594 	.word	0x20000594
 800452c:	200006ed 	.word	0x200006ed
 8004530:	40012c00 	.word	0x40012c00
 8004534:	200006f0 	.word	0x200006f0
 8004538:	200006f4 	.word	0x200006f4
 800453c:	00000000 	.word	0x00000000

08004540 <turn_left90>:
	__HAL_TIM_SET_COUNTER(&htim3, 100);
	__HAL_TIM_SET_AUTORELOAD(&htim2, UINT16_MAX);
	__HAL_TIM_SET_AUTORELOAD(&htim3, UINT16_MAX);
}

void turn_left90(uint8_t *direction) {
 8004540:	b580      	push	{r7, lr}
 8004542:	b086      	sub	sp, #24
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
	switch(*direction){
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	2b07      	cmp	r3, #7
 800454e:	d833      	bhi.n	80045b8 <turn_left90+0x78>
 8004550:	a201      	add	r2, pc, #4	; (adr r2, 8004558 <turn_left90+0x18>)
 8004552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004556:	bf00      	nop
 8004558:	08004579 	.word	0x08004579
 800455c:	08004581 	.word	0x08004581
 8004560:	08004589 	.word	0x08004589
 8004564:	08004591 	.word	0x08004591
 8004568:	08004599 	.word	0x08004599
 800456c:	080045a1 	.word	0x080045a1
 8004570:	080045a9 	.word	0x080045a9
 8004574:	080045b1 	.word	0x080045b1
		case west:  *direction = south; break;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2203      	movs	r2, #3
 800457c:	701a      	strb	r2, [r3, #0]
 800457e:	e01b      	b.n	80045b8 <turn_left90+0x78>
		case east:  *direction = north; break;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2202      	movs	r2, #2
 8004584:	701a      	strb	r2, [r3, #0]
 8004586:	e017      	b.n	80045b8 <turn_left90+0x78>
		case north: *direction = west;  break;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	701a      	strb	r2, [r3, #0]
 800458e:	e013      	b.n	80045b8 <turn_left90+0x78>
		case south: *direction = east;  break;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	701a      	strb	r2, [r3, #0]
 8004596:	e00f      	b.n	80045b8 <turn_left90+0x78>
		case north_west: *direction = south_west;  break;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2206      	movs	r2, #6
 800459c:	701a      	strb	r2, [r3, #0]
 800459e:	e00b      	b.n	80045b8 <turn_left90+0x78>
		case north_east: *direction = north_west;  break;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2204      	movs	r2, #4
 80045a4:	701a      	strb	r2, [r3, #0]
 80045a6:	e007      	b.n	80045b8 <turn_left90+0x78>
		case south_west: *direction = south_east;  break;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2207      	movs	r2, #7
 80045ac:	701a      	strb	r2, [r3, #0]
 80045ae:	e003      	b.n	80045b8 <turn_left90+0x78>
		case south_east: *direction = north_east;  break;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2205      	movs	r2, #5
 80045b4:	701a      	strb	r2, [r3, #0]
 80045b6:	bf00      	nop
	}
	if(__HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1) != htim1.Init.Period ||
 80045b8:	4b75      	ldr	r3, [pc, #468]	; (8004790 <turn_left90+0x250>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045be:	4b74      	ldr	r3, [pc, #464]	; (8004790 <turn_left90+0x250>)
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d106      	bne.n	80045d4 <turn_left90+0x94>
			__HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_2) != htim1.Init.Period){
 80045c6:	4b72      	ldr	r3, [pc, #456]	; (8004790 <turn_left90+0x250>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045cc:	4b70      	ldr	r3, [pc, #448]	; (8004790 <turn_left90+0x250>)
 80045ce:	68db      	ldr	r3, [r3, #12]
	if(__HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1) != htim1.Init.Period ||
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d017      	beq.n	8004604 <turn_left90+0xc4>
		running_right_motor(1, 650);
 80045d4:	4b6e      	ldr	r3, [pc, #440]	; (8004790 <turn_left90+0x250>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2200      	movs	r2, #0
 80045da:	635a      	str	r2, [r3, #52]	; 0x34
 80045dc:	4b6c      	ldr	r3, [pc, #432]	; (8004790 <turn_left90+0x250>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f240 228a 	movw	r2, #650	; 0x28a
 80045e4:	639a      	str	r2, [r3, #56]	; 0x38
		running_left_motor(1, 650);
 80045e6:	4b6a      	ldr	r3, [pc, #424]	; (8004790 <turn_left90+0x250>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f240 228a 	movw	r2, #650	; 0x28a
 80045ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80045f0:	4b67      	ldr	r3, [pc, #412]	; (8004790 <turn_left90+0x250>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2200      	movs	r2, #0
 80045f6:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(50);
 80045f8:	2032      	movs	r0, #50	; 0x32
 80045fa:	f001 f89d 	bl	8005738 <HAL_Delay>
		brake(2);
 80045fe:	2002      	movs	r0, #2
 8004600:	f000 ffd6 	bl	80055b0 <brake>
	}
	uint16_t last = 10;
 8004604:	230a      	movs	r3, #10
 8004606:	82fb      	strh	r3, [r7, #22]
	while(last != TIM2->CNT){
 8004608:	e006      	b.n	8004618 <turn_left90+0xd8>
		last = TIM2->CNT;
 800460a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800460e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004610:	82fb      	strh	r3, [r7, #22]
		HAL_Delay(20);
 8004612:	2014      	movs	r0, #20
 8004614:	f001 f890 	bl	8005738 <HAL_Delay>
	while(last != TIM2->CNT){
 8004618:	8afa      	ldrh	r2, [r7, #22]
 800461a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800461e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004620:	429a      	cmp	r2, r3
 8004622:	d1f2      	bne.n	800460a <turn_left90+0xca>
	}
	uint16_t en = round(turn90_arc_en) + 500;
 8004624:	a358      	add	r3, pc, #352	; (adr r3, 8004788 <turn_left90+0x248>)
 8004626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462a:	4610      	mov	r0, r2
 800462c:	4619      	mov	r1, r3
 800462e:	f009 f9ed 	bl	800da0c <round>
 8004632:	f04f 0200 	mov.w	r2, #0
 8004636:	4b57      	ldr	r3, [pc, #348]	; (8004794 <turn_left90+0x254>)
 8004638:	f7fb fe44 	bl	80002c4 <__adddf3>
 800463c:	4602      	mov	r2, r0
 800463e:	460b      	mov	r3, r1
 8004640:	4610      	mov	r0, r2
 8004642:	4619      	mov	r1, r3
 8004644:	f7fc fab6 	bl	8000bb4 <__aeabi_d2uiz>
 8004648:	4603      	mov	r3, r0
 800464a:	82bb      	strh	r3, [r7, #20]
	__HAL_TIM_SET_AUTORELOAD(&htim2, UINT16_MAX);
 800464c:	4b52      	ldr	r3, [pc, #328]	; (8004798 <turn_left90+0x258>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004654:	62da      	str	r2, [r3, #44]	; 0x2c
 8004656:	4b50      	ldr	r3, [pc, #320]	; (8004798 <turn_left90+0x258>)
 8004658:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800465c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim3, UINT16_MAX);
 800465e:	4b4f      	ldr	r3, [pc, #316]	; (800479c <turn_left90+0x25c>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004666:	62da      	str	r2, [r3, #44]	; 0x2c
 8004668:	4b4c      	ldr	r3, [pc, #304]	; (800479c <turn_left90+0x25c>)
 800466a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800466e:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COUNTER(&htim3, 500);
 8004670:	4b4a      	ldr	r3, [pc, #296]	; (800479c <turn_left90+0x25c>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004678:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim2, 10000);
 800467a:	4b47      	ldr	r3, [pc, #284]	; (8004798 <turn_left90+0x258>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f242 7210 	movw	r2, #10000	; 0x2710
 8004682:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&htim2, UINT16_MAX);
 8004684:	4b44      	ldr	r3, [pc, #272]	; (8004798 <turn_left90+0x258>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800468c:	62da      	str	r2, [r3, #44]	; 0x2c
 800468e:	4b42      	ldr	r3, [pc, #264]	; (8004798 <turn_left90+0x258>)
 8004690:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004694:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim3, en);
 8004696:	4b41      	ldr	r3, [pc, #260]	; (800479c <turn_left90+0x25c>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	8aba      	ldrh	r2, [r7, #20]
 800469c:	62da      	str	r2, [r3, #44]	; 0x2c
 800469e:	8abb      	ldrh	r3, [r7, #20]
 80046a0:	4a3e      	ldr	r2, [pc, #248]	; (800479c <turn_left90+0x25c>)
 80046a2:	60d3      	str	r3, [r2, #12]
	status = turn_left_90;
 80046a4:	4b3e      	ldr	r3, [pc, #248]	; (80047a0 <turn_left90+0x260>)
 80046a6:	22fc      	movs	r2, #252	; 0xfc
 80046a8:	701a      	strb	r2, [r3, #0]
	int32_t P;
	uint16_t speed = 400;
 80046aa:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80046ae:	827b      	strh	r3, [r7, #18]

	TIM1->CCR3 = 250;
 80046b0:	4b3c      	ldr	r3, [pc, #240]	; (80047a4 <turn_left90+0x264>)
 80046b2:	22fa      	movs	r2, #250	; 0xfa
 80046b4:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = 0;
 80046b6:	4b3b      	ldr	r3, [pc, #236]	; (80047a4 <turn_left90+0x264>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	641a      	str	r2, [r3, #64]	; 0x40
	TIM1->CCR1 = 250;
 80046bc:	4b39      	ldr	r3, [pc, #228]	; (80047a4 <turn_left90+0x264>)
 80046be:	22fa      	movs	r2, #250	; 0xfa
 80046c0:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 80046c2:	4b38      	ldr	r3, [pc, #224]	; (80047a4 <turn_left90+0x264>)
 80046c4:	2200      	movs	r2, #0
 80046c6:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(100);
 80046c8:	2064      	movs	r0, #100	; 0x64
 80046ca:	f001 f835 	bl	8005738 <HAL_Delay>

	while(status != 0){
 80046ce:	e01e      	b.n	800470e <turn_left90+0x1ce>
		P = ((int32_t)(TIM3->CNT - 500) - (10000 - TIM2->CNT)) * 5;
 80046d0:	4b35      	ldr	r3, [pc, #212]	; (80047a8 <turn_left90+0x268>)
 80046d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80046d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046da:	441a      	add	r2, r3
 80046dc:	4613      	mov	r3, r2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	4413      	add	r3, r2
 80046e2:	f5a3 434d 	sub.w	r3, r3, #52480	; 0xcd00
 80046e6:	3b14      	subs	r3, #20
 80046e8:	60fb      	str	r3, [r7, #12]
		TIM1->CCR3 = speed - 50 + P;
 80046ea:	8a7b      	ldrh	r3, [r7, #18]
 80046ec:	f1a3 0232 	sub.w	r2, r3, #50	; 0x32
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	441a      	add	r2, r3
 80046f4:	4b2b      	ldr	r3, [pc, #172]	; (80047a4 <turn_left90+0x264>)
 80046f6:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR4 = 0;
 80046f8:	4b2a      	ldr	r3, [pc, #168]	; (80047a4 <turn_left90+0x264>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	641a      	str	r2, [r3, #64]	; 0x40
		TIM1->CCR1 = speed - P;
 80046fe:	8a7a      	ldrh	r2, [r7, #18]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	1ad2      	subs	r2, r2, r3
 8004704:	4b27      	ldr	r3, [pc, #156]	; (80047a4 <turn_left90+0x264>)
 8004706:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8004708:	4b26      	ldr	r3, [pc, #152]	; (80047a4 <turn_left90+0x264>)
 800470a:	2200      	movs	r2, #0
 800470c:	639a      	str	r2, [r3, #56]	; 0x38
	while(status != 0){
 800470e:	4b24      	ldr	r3, [pc, #144]	; (80047a0 <turn_left90+0x260>)
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	b25b      	sxtb	r3, r3
 8004714:	2b00      	cmp	r3, #0
 8004716:	d1db      	bne.n	80046d0 <turn_left90+0x190>
	}
	running_left_motor(0, 600);
 8004718:	4b1d      	ldr	r3, [pc, #116]	; (8004790 <turn_left90+0x250>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2200      	movs	r2, #0
 800471e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004720:	4b1b      	ldr	r3, [pc, #108]	; (8004790 <turn_left90+0x250>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f44f 7216 	mov.w	r2, #600	; 0x258
 8004728:	641a      	str	r2, [r3, #64]	; 0x40
	running_right_motor(1, 600);
 800472a:	4b19      	ldr	r3, [pc, #100]	; (8004790 <turn_left90+0x250>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2200      	movs	r2, #0
 8004730:	635a      	str	r2, [r3, #52]	; 0x34
 8004732:	4b17      	ldr	r3, [pc, #92]	; (8004790 <turn_left90+0x250>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f44f 7216 	mov.w	r2, #600	; 0x258
 800473a:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(40);
 800473c:	2028      	movs	r0, #40	; 0x28
 800473e:	f000 fffb 	bl	8005738 <HAL_Delay>
	brake(2);
 8004742:	2002      	movs	r0, #2
 8004744:	f000 ff34 	bl	80055b0 <brake>
	__HAL_TIM_SET_COUNTER(&htim2, 100);
 8004748:	4b13      	ldr	r3, [pc, #76]	; (8004798 <turn_left90+0x258>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2264      	movs	r2, #100	; 0x64
 800474e:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 100);
 8004750:	4b12      	ldr	r3, [pc, #72]	; (800479c <turn_left90+0x25c>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2264      	movs	r2, #100	; 0x64
 8004756:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&htim2, UINT16_MAX);
 8004758:	4b0f      	ldr	r3, [pc, #60]	; (8004798 <turn_left90+0x258>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004760:	62da      	str	r2, [r3, #44]	; 0x2c
 8004762:	4b0d      	ldr	r3, [pc, #52]	; (8004798 <turn_left90+0x258>)
 8004764:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004768:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim3, UINT16_MAX);
 800476a:	4b0c      	ldr	r3, [pc, #48]	; (800479c <turn_left90+0x25c>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004772:	62da      	str	r2, [r3, #44]	; 0x2c
 8004774:	4b09      	ldr	r3, [pc, #36]	; (800479c <turn_left90+0x25c>)
 8004776:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800477a:	60da      	str	r2, [r3, #12]

}
 800477c:	bf00      	nop
 800477e:	3718      	adds	r7, #24
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	f3af 8000 	nop.w
 8004788:	bbbbbbbc 	.word	0xbbbbbbbc
 800478c:	40829bbb 	.word	0x40829bbb
 8004790:	20000504 	.word	0x20000504
 8004794:	407f4000 	.word	0x407f4000
 8004798:	2000054c 	.word	0x2000054c
 800479c:	20000594 	.word	0x20000594
 80047a0:	200006ed 	.word	0x200006ed
 80047a4:	40012c00 	.word	0x40012c00
 80047a8:	40000400 	.word	0x40000400
 80047ac:	00000000 	.word	0x00000000

080047b0 <turn_right90>:

void turn_right90(uint8_t *direction) {
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b086      	sub	sp, #24
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
	switch(*direction){
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	2b07      	cmp	r3, #7
 80047be:	d833      	bhi.n	8004828 <turn_right90+0x78>
 80047c0:	a201      	add	r2, pc, #4	; (adr r2, 80047c8 <turn_right90+0x18>)
 80047c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c6:	bf00      	nop
 80047c8:	080047e9 	.word	0x080047e9
 80047cc:	080047f1 	.word	0x080047f1
 80047d0:	080047f9 	.word	0x080047f9
 80047d4:	08004801 	.word	0x08004801
 80047d8:	08004809 	.word	0x08004809
 80047dc:	08004811 	.word	0x08004811
 80047e0:	08004819 	.word	0x08004819
 80047e4:	08004821 	.word	0x08004821
		case west:  *direction = north; break;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2202      	movs	r2, #2
 80047ec:	701a      	strb	r2, [r3, #0]
 80047ee:	e01b      	b.n	8004828 <turn_right90+0x78>
		case east:  *direction = south; break;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2203      	movs	r2, #3
 80047f4:	701a      	strb	r2, [r3, #0]
 80047f6:	e017      	b.n	8004828 <turn_right90+0x78>
		case north: *direction = east;  break;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	701a      	strb	r2, [r3, #0]
 80047fe:	e013      	b.n	8004828 <turn_right90+0x78>
		case south: *direction = west;  break;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	701a      	strb	r2, [r3, #0]
 8004806:	e00f      	b.n	8004828 <turn_right90+0x78>
		case north_west: *direction = north_east;  break;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2205      	movs	r2, #5
 800480c:	701a      	strb	r2, [r3, #0]
 800480e:	e00b      	b.n	8004828 <turn_right90+0x78>
		case north_east: *direction = south_east;  break;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2207      	movs	r2, #7
 8004814:	701a      	strb	r2, [r3, #0]
 8004816:	e007      	b.n	8004828 <turn_right90+0x78>
		case south_west: *direction = north_west;  break;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2204      	movs	r2, #4
 800481c:	701a      	strb	r2, [r3, #0]
 800481e:	e003      	b.n	8004828 <turn_right90+0x78>
		case south_east: *direction = south_west;  break;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2206      	movs	r2, #6
 8004824:	701a      	strb	r2, [r3, #0]
 8004826:	bf00      	nop
	}

	#if debug == 1
	sprintf((char*)uart_buffer, "turn_right90\n");
 8004828:	4983      	ldr	r1, [pc, #524]	; (8004a38 <turn_right90+0x288>)
 800482a:	4884      	ldr	r0, [pc, #528]	; (8004a3c <turn_right90+0x28c>)
 800482c:	f009 f97a 	bl	800db24 <siprintf>
	HAL_UART_Transmit(&huart3, uart_buffer, sizeof(uart_buffer), 10);
 8004830:	230a      	movs	r3, #10
 8004832:	2232      	movs	r2, #50	; 0x32
 8004834:	4981      	ldr	r1, [pc, #516]	; (8004a3c <turn_right90+0x28c>)
 8004836:	4882      	ldr	r0, [pc, #520]	; (8004a40 <turn_right90+0x290>)
 8004838:	f004 f823 	bl	8008882 <HAL_UART_Transmit>
	#endif

	if(__HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1) != htim1.Init.Period ||
 800483c:	4b81      	ldr	r3, [pc, #516]	; (8004a44 <turn_right90+0x294>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004842:	4b80      	ldr	r3, [pc, #512]	; (8004a44 <turn_right90+0x294>)
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	429a      	cmp	r2, r3
 8004848:	d106      	bne.n	8004858 <turn_right90+0xa8>
		__HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_2) != htim1.Init.Period){
 800484a:	4b7e      	ldr	r3, [pc, #504]	; (8004a44 <turn_right90+0x294>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004850:	4b7c      	ldr	r3, [pc, #496]	; (8004a44 <turn_right90+0x294>)
 8004852:	68db      	ldr	r3, [r3, #12]
	if(__HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1) != htim1.Init.Period ||
 8004854:	429a      	cmp	r2, r3
 8004856:	d017      	beq.n	8004888 <turn_right90+0xd8>
		running_right_motor(1, 650);
 8004858:	4b7a      	ldr	r3, [pc, #488]	; (8004a44 <turn_right90+0x294>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2200      	movs	r2, #0
 800485e:	635a      	str	r2, [r3, #52]	; 0x34
 8004860:	4b78      	ldr	r3, [pc, #480]	; (8004a44 <turn_right90+0x294>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f240 228a 	movw	r2, #650	; 0x28a
 8004868:	639a      	str	r2, [r3, #56]	; 0x38
		running_left_motor(1, 650);
 800486a:	4b76      	ldr	r3, [pc, #472]	; (8004a44 <turn_right90+0x294>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f240 228a 	movw	r2, #650	; 0x28a
 8004872:	63da      	str	r2, [r3, #60]	; 0x3c
 8004874:	4b73      	ldr	r3, [pc, #460]	; (8004a44 <turn_right90+0x294>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2200      	movs	r2, #0
 800487a:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(50);
 800487c:	2032      	movs	r0, #50	; 0x32
 800487e:	f000 ff5b 	bl	8005738 <HAL_Delay>
		brake(2);
 8004882:	2002      	movs	r0, #2
 8004884:	f000 fe94 	bl	80055b0 <brake>
	}
	uint16_t last = 10;
 8004888:	230a      	movs	r3, #10
 800488a:	82fb      	strh	r3, [r7, #22]
	while(last != TIM2->CNT){
 800488c:	e006      	b.n	800489c <turn_right90+0xec>
		last = TIM2->CNT;
 800488e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004894:	82fb      	strh	r3, [r7, #22]
		HAL_Delay(20);
 8004896:	2014      	movs	r0, #20
 8004898:	f000 ff4e 	bl	8005738 <HAL_Delay>
	while(last != TIM2->CNT){
 800489c:	8afa      	ldrh	r2, [r7, #22]
 800489e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80048a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d1f2      	bne.n	800488e <turn_right90+0xde>
	}
	uint16_t en = round(turn90_arc_en) + 450;
 80048a8:	a35f      	add	r3, pc, #380	; (adr r3, 8004a28 <turn_right90+0x278>)
 80048aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ae:	4610      	mov	r0, r2
 80048b0:	4619      	mov	r1, r3
 80048b2:	f009 f8ab 	bl	800da0c <round>
 80048b6:	a35e      	add	r3, pc, #376	; (adr r3, 8004a30 <turn_right90+0x280>)
 80048b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048bc:	f7fb fd02 	bl	80002c4 <__adddf3>
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	4610      	mov	r0, r2
 80048c6:	4619      	mov	r1, r3
 80048c8:	f7fc f974 	bl	8000bb4 <__aeabi_d2uiz>
 80048cc:	4603      	mov	r3, r0
 80048ce:	82bb      	strh	r3, [r7, #20]
	__HAL_TIM_SET_AUTORELOAD(&htim2, UINT16_MAX);
 80048d0:	4b5d      	ldr	r3, [pc, #372]	; (8004a48 <turn_right90+0x298>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80048da:	4b5b      	ldr	r3, [pc, #364]	; (8004a48 <turn_right90+0x298>)
 80048dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048e0:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim3, UINT16_MAX);
 80048e2:	4b5a      	ldr	r3, [pc, #360]	; (8004a4c <turn_right90+0x29c>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048ea:	62da      	str	r2, [r3, #44]	; 0x2c
 80048ec:	4b57      	ldr	r3, [pc, #348]	; (8004a4c <turn_right90+0x29c>)
 80048ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048f2:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COUNTER(&htim2, 500);
 80048f4:	4b54      	ldr	r3, [pc, #336]	; (8004a48 <turn_right90+0x298>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80048fc:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 10000);
 80048fe:	4b53      	ldr	r3, [pc, #332]	; (8004a4c <turn_right90+0x29c>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f242 7210 	movw	r2, #10000	; 0x2710
 8004906:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&htim2, en);
 8004908:	4b4f      	ldr	r3, [pc, #316]	; (8004a48 <turn_right90+0x298>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	8aba      	ldrh	r2, [r7, #20]
 800490e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004910:	8abb      	ldrh	r3, [r7, #20]
 8004912:	4a4d      	ldr	r2, [pc, #308]	; (8004a48 <turn_right90+0x298>)
 8004914:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim3, UINT16_MAX);
 8004916:	4b4d      	ldr	r3, [pc, #308]	; (8004a4c <turn_right90+0x29c>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800491e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004920:	4b4a      	ldr	r3, [pc, #296]	; (8004a4c <turn_right90+0x29c>)
 8004922:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004926:	60da      	str	r2, [r3, #12]
	status = turn_right_90;
 8004928:	4b49      	ldr	r3, [pc, #292]	; (8004a50 <turn_right90+0x2a0>)
 800492a:	22ff      	movs	r2, #255	; 0xff
 800492c:	701a      	strb	r2, [r3, #0]
	uint16_t speed = 400;
 800492e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8004932:	827b      	strh	r3, [r7, #18]
	int32_t P;

	TIM1->CCR3 = 0;
 8004934:	4b47      	ldr	r3, [pc, #284]	; (8004a54 <turn_right90+0x2a4>)
 8004936:	2200      	movs	r2, #0
 8004938:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = 200;
 800493a:	4b46      	ldr	r3, [pc, #280]	; (8004a54 <turn_right90+0x2a4>)
 800493c:	22c8      	movs	r2, #200	; 0xc8
 800493e:	641a      	str	r2, [r3, #64]	; 0x40
	TIM1->CCR1 = 0;
 8004940:	4b44      	ldr	r3, [pc, #272]	; (8004a54 <turn_right90+0x2a4>)
 8004942:	2200      	movs	r2, #0
 8004944:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 200;
 8004946:	4b43      	ldr	r3, [pc, #268]	; (8004a54 <turn_right90+0x2a4>)
 8004948:	22c8      	movs	r2, #200	; 0xc8
 800494a:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(200);
 800494c:	20c8      	movs	r0, #200	; 0xc8
 800494e:	f000 fef3 	bl	8005738 <HAL_Delay>

	while(status != 0){
 8004952:	e02e      	b.n	80049b2 <turn_right90+0x202>
		P = ((int32_t)(10000 - TIM3->CNT) - ((int32_t)TIM2->CNT - 500)) * 5;
 8004954:	4b40      	ldr	r3, [pc, #256]	; (8004a58 <turn_right90+0x2a8>)
 8004956:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004958:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800495c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495e:	441a      	add	r2, r3
 8004960:	4613      	mov	r3, r2
 8004962:	079b      	lsls	r3, r3, #30
 8004964:	1a9b      	subs	r3, r3, r2
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	1a9b      	subs	r3, r3, r2
 800496a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800496e:	3314      	adds	r3, #20
 8004970:	60fb      	str	r3, [r7, #12]
		TIM1->CCR3 = 0;
 8004972:	4b38      	ldr	r3, [pc, #224]	; (8004a54 <turn_right90+0x2a4>)
 8004974:	2200      	movs	r2, #0
 8004976:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR4 = speed + P;
 8004978:	8a7a      	ldrh	r2, [r7, #18]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	441a      	add	r2, r3
 800497e:	4b35      	ldr	r3, [pc, #212]	; (8004a54 <turn_right90+0x2a4>)
 8004980:	641a      	str	r2, [r3, #64]	; 0x40
		TIM1->CCR1 = 0;
 8004982:	4b34      	ldr	r3, [pc, #208]	; (8004a54 <turn_right90+0x2a4>)
 8004984:	2200      	movs	r2, #0
 8004986:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = speed - P;
 8004988:	8a7a      	ldrh	r2, [r7, #18]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	1ad2      	subs	r2, r2, r3
 800498e:	4b31      	ldr	r3, [pc, #196]	; (8004a54 <turn_right90+0x2a4>)
 8004990:	639a      	str	r2, [r3, #56]	; 0x38
		#if debug == 1
		a = (TIM2->CNT - 500);
 8004992:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004998:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800499c:	461a      	mov	r2, r3
 800499e:	4b2f      	ldr	r3, [pc, #188]	; (8004a5c <turn_right90+0x2ac>)
 80049a0:	601a      	str	r2, [r3, #0]
		b = (10000 - TIM3->CNT);
 80049a2:	4b2d      	ldr	r3, [pc, #180]	; (8004a58 <turn_right90+0x2a8>)
 80049a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a6:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 80049aa:	3310      	adds	r3, #16
 80049ac:	461a      	mov	r2, r3
 80049ae:	4b2c      	ldr	r3, [pc, #176]	; (8004a60 <turn_right90+0x2b0>)
 80049b0:	601a      	str	r2, [r3, #0]
	while(status != 0){
 80049b2:	4b27      	ldr	r3, [pc, #156]	; (8004a50 <turn_right90+0x2a0>)
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	b25b      	sxtb	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d1cb      	bne.n	8004954 <turn_right90+0x1a4>
		#endif
	}
	running_left_motor(1, 500);
 80049bc:	4b21      	ldr	r3, [pc, #132]	; (8004a44 <turn_right90+0x294>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80049c4:	63da      	str	r2, [r3, #60]	; 0x3c
 80049c6:	4b1f      	ldr	r3, [pc, #124]	; (8004a44 <turn_right90+0x294>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2200      	movs	r2, #0
 80049cc:	641a      	str	r2, [r3, #64]	; 0x40
	running_right_motor(0, 500);
 80049ce:	4b1d      	ldr	r3, [pc, #116]	; (8004a44 <turn_right90+0x294>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80049d6:	635a      	str	r2, [r3, #52]	; 0x34
 80049d8:	4b1a      	ldr	r3, [pc, #104]	; (8004a44 <turn_right90+0x294>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2200      	movs	r2, #0
 80049de:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(50);
 80049e0:	2032      	movs	r0, #50	; 0x32
 80049e2:	f000 fea9 	bl	8005738 <HAL_Delay>
	brake(2);
 80049e6:	2002      	movs	r0, #2
 80049e8:	f000 fde2 	bl	80055b0 <brake>
	__HAL_TIM_SET_COUNTER(&htim2, 100);
 80049ec:	4b16      	ldr	r3, [pc, #88]	; (8004a48 <turn_right90+0x298>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2264      	movs	r2, #100	; 0x64
 80049f2:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 100);
 80049f4:	4b15      	ldr	r3, [pc, #84]	; (8004a4c <turn_right90+0x29c>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2264      	movs	r2, #100	; 0x64
 80049fa:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&htim2, UINT16_MAX);
 80049fc:	4b12      	ldr	r3, [pc, #72]	; (8004a48 <turn_right90+0x298>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a04:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a06:	4b10      	ldr	r3, [pc, #64]	; (8004a48 <turn_right90+0x298>)
 8004a08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a0c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim3, UINT16_MAX);
 8004a0e:	4b0f      	ldr	r3, [pc, #60]	; (8004a4c <turn_right90+0x29c>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a16:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a18:	4b0c      	ldr	r3, [pc, #48]	; (8004a4c <turn_right90+0x29c>)
 8004a1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a1e:	60da      	str	r2, [r3, #12]

}
 8004a20:	bf00      	nop
 8004a22:	3718      	adds	r7, #24
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	bbbbbbbc 	.word	0xbbbbbbbc
 8004a2c:	40829bbb 	.word	0x40829bbb
 8004a30:	00000000 	.word	0x00000000
 8004a34:	407c2000 	.word	0x407c2000
 8004a38:	0800e440 	.word	0x0800e440
 8004a3c:	2000070c 	.word	0x2000070c
 8004a40:	200005dc 	.word	0x200005dc
 8004a44:	20000504 	.word	0x20000504
 8004a48:	2000054c 	.word	0x2000054c
 8004a4c:	20000594 	.word	0x20000594
 8004a50:	200006ed 	.word	0x200006ed
 8004a54:	40012c00 	.word	0x40012c00
 8004a58:	40000400 	.word	0x40000400
 8004a5c:	200006f0 	.word	0x200006f0
 8004a60:	200006f4 	.word	0x200006f4
 8004a64:	00000000 	.word	0x00000000

08004a68 <go_straight>:

void go_straight(double distance, bool brakee, int8_t next) { //millimeter
 8004a68:	b5b0      	push	{r4, r5, r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004a72:	4611      	mov	r1, r2
 8004a74:	461a      	mov	r2, r3
 8004a76:	460b      	mov	r3, r1
 8004a78:	71fb      	strb	r3, [r7, #7]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	71bb      	strb	r3, [r7, #6]
	uint16_t en = round(distance * counts_per_1mm);
 8004a7e:	a172      	add	r1, pc, #456	; (adr r1, 8004c48 <go_straight+0x1e0>)
 8004a80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a88:	f7fb fdd2 	bl	8000630 <__aeabi_dmul>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	460b      	mov	r3, r1
 8004a90:	4610      	mov	r0, r2
 8004a92:	4619      	mov	r1, r3
 8004a94:	f008 ffba 	bl	800da0c <round>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	4610      	mov	r0, r2
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	f7fc f888 	bl	8000bb4 <__aeabi_d2uiz>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	827b      	strh	r3, [r7, #18]
	bool isRunning = true;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	75fb      	strb	r3, [r7, #23]
	if(__HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1) == __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_2)){
 8004aac:	4b68      	ldr	r3, [pc, #416]	; (8004c50 <go_straight+0x1e8>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ab2:	4b67      	ldr	r3, [pc, #412]	; (8004c50 <go_straight+0x1e8>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d119      	bne.n	8004af0 <go_straight+0x88>
		uint16_t last = 10;
 8004abc:	230a      	movs	r3, #10
 8004abe:	82bb      	strh	r3, [r7, #20]
		while(last != TIM2->CNT){
 8004ac0:	e006      	b.n	8004ad0 <go_straight+0x68>
			last = TIM2->CNT;
 8004ac2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac8:	82bb      	strh	r3, [r7, #20]
			HAL_Delay(20);
 8004aca:	2014      	movs	r0, #20
 8004acc:	f000 fe34 	bl	8005738 <HAL_Delay>
		while(last != TIM2->CNT){
 8004ad0:	8aba      	ldrh	r2, [r7, #20]
 8004ad2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d1f2      	bne.n	8004ac2 <go_straight+0x5a>
		}
		set_counterTIM2_3(0, 0);
 8004adc:	4b5d      	ldr	r3, [pc, #372]	; (8004c54 <go_straight+0x1ec>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	625a      	str	r2, [r3, #36]	; 0x24
 8004ae4:	4b5c      	ldr	r3, [pc, #368]	; (8004c58 <go_straight+0x1f0>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	625a      	str	r2, [r3, #36]	; 0x24
		isRunning = false;
 8004aec:	2300      	movs	r3, #0
 8004aee:	75fb      	strb	r3, [r7, #23]
	}
	__HAL_TIM_SET_AUTORELOAD(&htim2, en + 100);
 8004af0:	8a7b      	ldrh	r3, [r7, #18]
 8004af2:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8004af6:	4b57      	ldr	r3, [pc, #348]	; (8004c54 <go_straight+0x1ec>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	62da      	str	r2, [r3, #44]	; 0x2c
 8004afc:	8a7b      	ldrh	r3, [r7, #18]
 8004afe:	3364      	adds	r3, #100	; 0x64
 8004b00:	461a      	mov	r2, r3
 8004b02:	4b54      	ldr	r3, [pc, #336]	; (8004c54 <go_straight+0x1ec>)
 8004b04:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim3, en + 100);
 8004b06:	8a7b      	ldrh	r3, [r7, #18]
 8004b08:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8004b0c:	4b52      	ldr	r3, [pc, #328]	; (8004c58 <go_straight+0x1f0>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	62da      	str	r2, [r3, #44]	; 0x2c
 8004b12:	8a7b      	ldrh	r3, [r7, #18]
 8004b14:	3364      	adds	r3, #100	; 0x64
 8004b16:	461a      	mov	r2, r3
 8004b18:	4b4f      	ldr	r3, [pc, #316]	; (8004c58 <go_straight+0x1f0>)
 8004b1a:	60da      	str	r2, [r3, #12]
	set_counterTIM2_3(TIM2->CNT + 100, TIM3->CNT + 100);
 8004b1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004b20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b22:	4b4c      	ldr	r3, [pc, #304]	; (8004c54 <go_straight+0x1ec>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	3264      	adds	r2, #100	; 0x64
 8004b28:	625a      	str	r2, [r3, #36]	; 0x24
 8004b2a:	4b4c      	ldr	r3, [pc, #304]	; (8004c5c <go_straight+0x1f4>)
 8004b2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b2e:	4b4a      	ldr	r3, [pc, #296]	; (8004c58 <go_straight+0x1f0>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	3264      	adds	r2, #100	; 0x64
 8004b34:	625a      	str	r2, [r3, #36]	; 0x24

	status = straight;
 8004b36:	4b4a      	ldr	r3, [pc, #296]	; (8004c60 <go_straight+0x1f8>)
 8004b38:	22fa      	movs	r2, #250	; 0xfa
 8004b3a:	701a      	strb	r2, [r3, #0]
	old_Error = 0;
 8004b3c:	4b49      	ldr	r3, [pc, #292]	; (8004c64 <go_straight+0x1fc>)
 8004b3e:	2200      	movs	r2, #0
 8004b40:	601a      	str	r2, [r3, #0]
	useIRSensor = true;
 8004b42:	4b49      	ldr	r3, [pc, #292]	; (8004c68 <go_straight+0x200>)
 8004b44:	2201      	movs	r2, #1
 8004b46:	701a      	strb	r2, [r3, #0]
	oe2 = 90;
 8004b48:	4b48      	ldr	r3, [pc, #288]	; (8004c6c <go_straight+0x204>)
 8004b4a:	225a      	movs	r2, #90	; 0x5a
 8004b4c:	801a      	strh	r2, [r3, #0]
		= right_sensor45
		= left_sensor90
		= right_sensor90
		= left_sensor0
		= right_sensor0
		= 8000;
 8004b4e:	4b48      	ldr	r3, [pc, #288]	; (8004c70 <go_straight+0x208>)
 8004b50:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004b54:	801a      	strh	r2, [r3, #0]
		= right_sensor0
 8004b56:	4b46      	ldr	r3, [pc, #280]	; (8004c70 <go_straight+0x208>)
 8004b58:	881a      	ldrh	r2, [r3, #0]
 8004b5a:	4b46      	ldr	r3, [pc, #280]	; (8004c74 <go_straight+0x20c>)
 8004b5c:	801a      	strh	r2, [r3, #0]
		= left_sensor0
 8004b5e:	4b45      	ldr	r3, [pc, #276]	; (8004c74 <go_straight+0x20c>)
 8004b60:	881a      	ldrh	r2, [r3, #0]
 8004b62:	4b45      	ldr	r3, [pc, #276]	; (8004c78 <go_straight+0x210>)
 8004b64:	801a      	strh	r2, [r3, #0]
		= right_sensor90
 8004b66:	4b44      	ldr	r3, [pc, #272]	; (8004c78 <go_straight+0x210>)
 8004b68:	881a      	ldrh	r2, [r3, #0]
 8004b6a:	4b44      	ldr	r3, [pc, #272]	; (8004c7c <go_straight+0x214>)
 8004b6c:	801a      	strh	r2, [r3, #0]
		= left_sensor90
 8004b6e:	4b43      	ldr	r3, [pc, #268]	; (8004c7c <go_straight+0x214>)
 8004b70:	881a      	ldrh	r2, [r3, #0]
 8004b72:	4b43      	ldr	r3, [pc, #268]	; (8004c80 <go_straight+0x218>)
 8004b74:	801a      	strh	r2, [r3, #0]
		= right_sensor45
 8004b76:	4b42      	ldr	r3, [pc, #264]	; (8004c80 <go_straight+0x218>)
 8004b78:	881a      	ldrh	r2, [r3, #0]
 8004b7a:	4b42      	ldr	r3, [pc, #264]	; (8004c84 <go_straight+0x21c>)
 8004b7c:	801a      	strh	r2, [r3, #0]
	uint16_t temp;
	vl53l0x_GetRanging_now(leftSensor90,  &left_sensor90);
 8004b7e:	4b42      	ldr	r3, [pc, #264]	; (8004c88 <go_straight+0x220>)
 8004b80:	695b      	ldr	r3, [r3, #20]
 8004b82:	493e      	ldr	r1, [pc, #248]	; (8004c7c <go_straight+0x214>)
 8004b84:	4618      	mov	r0, r3
 8004b86:	f008 fd0d 	bl	800d5a4 <vl53l0x_GetRanging_now>
	vl53l0x_GetRanging_now(rightSensor90, &right_sensor90);
 8004b8a:	4b3f      	ldr	r3, [pc, #252]	; (8004c88 <go_straight+0x220>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	493a      	ldr	r1, [pc, #232]	; (8004c78 <go_straight+0x210>)
 8004b90:	4618      	mov	r0, r3
 8004b92:	f008 fd07 	bl	800d5a4 <vl53l0x_GetRanging_now>
	hasleftWalllast = left_sensor90 < HasleftWallValue_90;
 8004b96:	4b39      	ldr	r3, [pc, #228]	; (8004c7c <go_straight+0x214>)
 8004b98:	881b      	ldrh	r3, [r3, #0]
 8004b9a:	2b95      	cmp	r3, #149	; 0x95
 8004b9c:	bf94      	ite	ls
 8004b9e:	2301      	movls	r3, #1
 8004ba0:	2300      	movhi	r3, #0
 8004ba2:	b2da      	uxtb	r2, r3
 8004ba4:	4b39      	ldr	r3, [pc, #228]	; (8004c8c <go_straight+0x224>)
 8004ba6:	701a      	strb	r2, [r3, #0]
	hasrightWalllast = right_sensor90 < HasrightWallValue_90;
 8004ba8:	4b33      	ldr	r3, [pc, #204]	; (8004c78 <go_straight+0x210>)
 8004baa:	881b      	ldrh	r3, [r3, #0]
 8004bac:	2b95      	cmp	r3, #149	; 0x95
 8004bae:	bf94      	ite	ls
 8004bb0:	2301      	movls	r3, #1
 8004bb2:	2300      	movhi	r3, #0
 8004bb4:	b2da      	uxtb	r2, r3
 8004bb6:	4b36      	ldr	r3, [pc, #216]	; (8004c90 <go_straight+0x228>)
 8004bb8:	701a      	strb	r2, [r3, #0]
	speed0 = (next == -1 || next == -2) ? speed_levels[Rmode][0] : 400;
 8004bba:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc2:	d004      	beq.n	8004bce <go_straight+0x166>
 8004bc4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004bc8:	f113 0f02 	cmn.w	r3, #2
 8004bcc:	d108      	bne.n	8004be0 <go_straight+0x178>
 8004bce:	4b31      	ldr	r3, [pc, #196]	; (8004c94 <go_straight+0x22c>)
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	4b30      	ldr	r3, [pc, #192]	; (8004c98 <go_straight+0x230>)
 8004bd8:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	e001      	b.n	8004be4 <go_straight+0x17c>
 8004be0:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8004be4:	4a2d      	ldr	r2, [pc, #180]	; (8004c9c <go_straight+0x234>)
 8004be6:	8013      	strh	r3, [r2, #0]
	speed1 = (next == -1 || next == -2) ? speed_levels[Rmode][1] : 400;
 8004be8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf0:	d004      	beq.n	8004bfc <go_straight+0x194>
 8004bf2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004bf6:	f113 0f02 	cmn.w	r3, #2
 8004bfa:	d108      	bne.n	8004c0e <go_straight+0x1a6>
 8004bfc:	4b25      	ldr	r3, [pc, #148]	; (8004c94 <go_straight+0x22c>)
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	4a25      	ldr	r2, [pc, #148]	; (8004c98 <go_straight+0x230>)
 8004c04:	00db      	lsls	r3, r3, #3
 8004c06:	4413      	add	r3, r2
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	e001      	b.n	8004c12 <go_straight+0x1aa>
 8004c0e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8004c12:	4a23      	ldr	r2, [pc, #140]	; (8004ca0 <go_straight+0x238>)
 8004c14:	8013      	strh	r3, [r2, #0]
	if(!isRunning){
 8004c16:	7dfb      	ldrb	r3, [r7, #23]
 8004c18:	f083 0301 	eor.w	r3, r3, #1
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	f000 81e7 	beq.w	8004ff2 <go_straight+0x58a>
		TIM1->CCR3 = 0;
 8004c24:	4b1f      	ldr	r3, [pc, #124]	; (8004ca4 <go_straight+0x23c>)
 8004c26:	2200      	movs	r2, #0
 8004c28:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR4 = 250;
 8004c2a:	4b1e      	ldr	r3, [pc, #120]	; (8004ca4 <go_straight+0x23c>)
 8004c2c:	22fa      	movs	r2, #250	; 0xfa
 8004c2e:	641a      	str	r2, [r3, #64]	; 0x40
		TIM1->CCR1 = 250;
 8004c30:	4b1c      	ldr	r3, [pc, #112]	; (8004ca4 <go_straight+0x23c>)
 8004c32:	22fa      	movs	r2, #250	; 0xfa
 8004c34:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8004c36:	4b1b      	ldr	r3, [pc, #108]	; (8004ca4 <go_straight+0x23c>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_Delay(100);
 8004c3c:	2064      	movs	r0, #100	; 0x64
 8004c3e:	f000 fd7b 	bl	8005738 <HAL_Delay>
	}

	while(status != 0 && (right_sensor0 > oe2 || left_sensor0 > oe2)){
 8004c42:	e1d6      	b.n	8004ff2 <go_straight+0x58a>
 8004c44:	f3af 8000 	nop.w
 8004c48:	7bd40597 	.word	0x7bd40597
 8004c4c:	401a24d3 	.word	0x401a24d3
 8004c50:	20000504 	.word	0x20000504
 8004c54:	2000054c 	.word	0x2000054c
 8004c58:	20000594 	.word	0x20000594
 8004c5c:	40000400 	.word	0x40000400
 8004c60:	200006ed 	.word	0x200006ed
 8004c64:	20001fc4 	.word	0x20001fc4
 8004c68:	20001fd4 	.word	0x20001fd4
 8004c6c:	20001fd6 	.word	0x20001fd6
 8004c70:	20001fe6 	.word	0x20001fe6
 8004c74:	20001fe4 	.word	0x20001fe4
 8004c78:	20001fe2 	.word	0x20001fe2
 8004c7c:	20001fe0 	.word	0x20001fe0
 8004c80:	20001fde 	.word	0x20001fde
 8004c84:	20001fdc 	.word	0x20001fdc
 8004c88:	20001078 	.word	0x20001078
 8004c8c:	20001fe8 	.word	0x20001fe8
 8004c90:	20001fe9 	.word	0x20001fe9
 8004c94:	200006ec 	.word	0x200006ec
 8004c98:	0800e8fc 	.word	0x0800e8fc
 8004c9c:	20001fea 	.word	0x20001fea
 8004ca0:	20001fec 	.word	0x20001fec
 8004ca4:	40012c00 	.word	0x40012c00
		temp_3 = (int32_t)TIM3->CNT - TIM2->CNT;
 8004ca8:	4ba1      	ldr	r3, [pc, #644]	; (8004f30 <go_straight+0x4c8>)
 8004caa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	4b9f      	ldr	r3, [pc, #636]	; (8004f34 <go_straight+0x4cc>)
 8004cb8:	601a      	str	r2, [r3, #0]
		vl53l0x_GetRanging_now(leftSensor45,  &left_sensor45);
 8004cba:	4b9f      	ldr	r3, [pc, #636]	; (8004f38 <go_straight+0x4d0>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	499f      	ldr	r1, [pc, #636]	; (8004f3c <go_straight+0x4d4>)
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f008 fc6f 	bl	800d5a4 <vl53l0x_GetRanging_now>
		vl53l0x_GetRanging_now(rightSensor45, &right_sensor45);
 8004cc6:	4b9c      	ldr	r3, [pc, #624]	; (8004f38 <go_straight+0x4d0>)
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	499d      	ldr	r1, [pc, #628]	; (8004f40 <go_straight+0x4d8>)
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f008 fc69 	bl	800d5a4 <vl53l0x_GetRanging_now>
		vl53l0x_GetRanging_now(leftSensor0,   &left_sensor0);
 8004cd2:	4b99      	ldr	r3, [pc, #612]	; (8004f38 <go_straight+0x4d0>)
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	499b      	ldr	r1, [pc, #620]	; (8004f44 <go_straight+0x4dc>)
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f008 fc63 	bl	800d5a4 <vl53l0x_GetRanging_now>
		vl53l0x_GetRanging_now(rightSensor0,  &right_sensor0);
 8004cde:	4b96      	ldr	r3, [pc, #600]	; (8004f38 <go_straight+0x4d0>)
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	4999      	ldr	r1, [pc, #612]	; (8004f48 <go_straight+0x4e0>)
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f008 fc5d 	bl	800d5a4 <vl53l0x_GetRanging_now>
		vl53l0x_GetRanging_now(leftSensor90,  &left_sensor90);
 8004cea:	4b93      	ldr	r3, [pc, #588]	; (8004f38 <go_straight+0x4d0>)
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	4997      	ldr	r1, [pc, #604]	; (8004f4c <go_straight+0x4e4>)
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f008 fc57 	bl	800d5a4 <vl53l0x_GetRanging_now>
		vl53l0x_GetRanging_now(rightSensor90,  &right_sensor90);
 8004cf6:	4b90      	ldr	r3, [pc, #576]	; (8004f38 <go_straight+0x4d0>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4995      	ldr	r1, [pc, #596]	; (8004f50 <go_straight+0x4e8>)
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f008 fc51 	bl	800d5a4 <vl53l0x_GetRanging_now>
		if(next == -1 || next == 0 || next == -3){ // normal
 8004d02:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0a:	d009      	beq.n	8004d20 <go_straight+0x2b8>
 8004d0c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d005      	beq.n	8004d20 <go_straight+0x2b8>
 8004d14:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004d18:	f113 0f03 	cmn.w	r3, #3
 8004d1c:	f040 8167 	bne.w	8004fee <go_straight+0x586>
			if((next == -1 || next == -3) && ((left_sensor90 < HasleftWallValue_90 && !hasleftWalllast) ||
 8004d20:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d28:	d005      	beq.n	8004d36 <go_straight+0x2ce>
 8004d2a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004d2e:	f113 0f03 	cmn.w	r3, #3
 8004d32:	f040 8159 	bne.w	8004fe8 <go_straight+0x580>
 8004d36:	4b85      	ldr	r3, [pc, #532]	; (8004f4c <go_straight+0x4e4>)
 8004d38:	881b      	ldrh	r3, [r3, #0]
 8004d3a:	2b95      	cmp	r3, #149	; 0x95
 8004d3c:	d806      	bhi.n	8004d4c <go_straight+0x2e4>
 8004d3e:	4b85      	ldr	r3, [pc, #532]	; (8004f54 <go_straight+0x4ec>)
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	f083 0301 	eor.w	r3, r3, #1
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d11c      	bne.n	8004d86 <go_straight+0x31e>
							(right_sensor90 < HasrightWallValue_90 && !hasrightWalllast) ||
 8004d4c:	4b80      	ldr	r3, [pc, #512]	; (8004f50 <go_straight+0x4e8>)
 8004d4e:	881b      	ldrh	r3, [r3, #0]
			if((next == -1 || next == -3) && ((left_sensor90 < HasleftWallValue_90 && !hasleftWalllast) ||
 8004d50:	2b95      	cmp	r3, #149	; 0x95
 8004d52:	d806      	bhi.n	8004d62 <go_straight+0x2fa>
							(right_sensor90 < HasrightWallValue_90 && !hasrightWalllast) ||
 8004d54:	4b80      	ldr	r3, [pc, #512]	; (8004f58 <go_straight+0x4f0>)
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	f083 0301 	eor.w	r3, r3, #1
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d111      	bne.n	8004d86 <go_straight+0x31e>
							(left_sensor90 > HasleftWallValue_90 && hasleftWalllast) ||
 8004d62:	4b7a      	ldr	r3, [pc, #488]	; (8004f4c <go_straight+0x4e4>)
 8004d64:	881b      	ldrh	r3, [r3, #0]
							(right_sensor90 < HasrightWallValue_90 && !hasrightWalllast) ||
 8004d66:	2b96      	cmp	r3, #150	; 0x96
 8004d68:	d903      	bls.n	8004d72 <go_straight+0x30a>
							(left_sensor90 > HasleftWallValue_90 && hasleftWalllast) ||
 8004d6a:	4b7a      	ldr	r3, [pc, #488]	; (8004f54 <go_straight+0x4ec>)
 8004d6c:	781b      	ldrb	r3, [r3, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d109      	bne.n	8004d86 <go_straight+0x31e>
							(right_sensor90 > HasrightWallValue_90 && hasrightWalllast))){
 8004d72:	4b77      	ldr	r3, [pc, #476]	; (8004f50 <go_straight+0x4e8>)
 8004d74:	881b      	ldrh	r3, [r3, #0]
							(left_sensor90 > HasleftWallValue_90 && hasleftWalllast) ||
 8004d76:	2b96      	cmp	r3, #150	; 0x96
 8004d78:	f240 8136 	bls.w	8004fe8 <go_straight+0x580>
							(right_sensor90 > HasrightWallValue_90 && hasrightWalllast))){
 8004d7c:	4b76      	ldr	r3, [pc, #472]	; (8004f58 <go_straight+0x4f0>)
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	f000 8131 	beq.w	8004fe8 <go_straight+0x580>
				temp = round((double)round((double)(TIM3->CNT)/counts_per_300mm) * counts_per_300mm);
 8004d86:	4b6a      	ldr	r3, [pc, #424]	; (8004f30 <go_straight+0x4c8>)
 8004d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7fb fbd6 	bl	800053c <__aeabi_ui2d>
 8004d90:	a363      	add	r3, pc, #396	; (adr r3, 8004f20 <go_straight+0x4b8>)
 8004d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d96:	f7fb fd75 	bl	8000884 <__aeabi_ddiv>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	4610      	mov	r0, r2
 8004da0:	4619      	mov	r1, r3
 8004da2:	f008 fe33 	bl	800da0c <round>
 8004da6:	a35e      	add	r3, pc, #376	; (adr r3, 8004f20 <go_straight+0x4b8>)
 8004da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dac:	f7fb fc40 	bl	8000630 <__aeabi_dmul>
 8004db0:	4602      	mov	r2, r0
 8004db2:	460b      	mov	r3, r1
 8004db4:	4610      	mov	r0, r2
 8004db6:	4619      	mov	r1, r3
 8004db8:	f008 fe28 	bl	800da0c <round>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	4610      	mov	r0, r2
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	f7fb fef6 	bl	8000bb4 <__aeabi_d2uiz>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	823b      	strh	r3, [r7, #16]
				if((left_sensor90 < HasleftWallValue_90 && !hasleftWalllast) ||
 8004dcc:	4b5f      	ldr	r3, [pc, #380]	; (8004f4c <go_straight+0x4e4>)
 8004dce:	881b      	ldrh	r3, [r3, #0]
 8004dd0:	2b95      	cmp	r3, #149	; 0x95
 8004dd2:	d806      	bhi.n	8004de2 <go_straight+0x37a>
 8004dd4:	4b5f      	ldr	r3, [pc, #380]	; (8004f54 <go_straight+0x4ec>)
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	f083 0301 	eor.w	r3, r3, #1
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10a      	bne.n	8004df8 <go_straight+0x390>
						(right_sensor90 < HasrightWallValue_90 && !hasrightWalllast)){
 8004de2:	4b5b      	ldr	r3, [pc, #364]	; (8004f50 <go_straight+0x4e8>)
 8004de4:	881b      	ldrh	r3, [r3, #0]
				if((left_sensor90 < HasleftWallValue_90 && !hasleftWalllast) ||
 8004de6:	2b95      	cmp	r3, #149	; 0x95
 8004de8:	d839      	bhi.n	8004e5e <go_straight+0x3f6>
						(right_sensor90 < HasrightWallValue_90 && !hasrightWalllast)){
 8004dea:	4b5b      	ldr	r3, [pc, #364]	; (8004f58 <go_straight+0x4f0>)
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	f083 0301 	eor.w	r3, r3, #1
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d032      	beq.n	8004e5e <go_straight+0x3f6>
					if(abs((int32_t)temp - en) < 50){
 8004df8:	8a3a      	ldrh	r2, [r7, #16]
 8004dfa:	8a7b      	ldrh	r3, [r7, #18]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	f113 0f31 	cmn.w	r3, #49	; 0x31
 8004e02:	db1f      	blt.n	8004e44 <go_straight+0x3dc>
 8004e04:	8a3a      	ldrh	r2, [r7, #16]
 8004e06:	8a7b      	ldrh	r3, [r7, #18]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b31      	cmp	r3, #49	; 0x31
 8004e0c:	dc1a      	bgt.n	8004e44 <go_straight+0x3dc>
							__HAL_TIM_SET_AUTORELOAD(&htim2, UINT16_MAX);
 8004e0e:	4b53      	ldr	r3, [pc, #332]	; (8004f5c <go_straight+0x4f4>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e16:	62da      	str	r2, [r3, #44]	; 0x2c
 8004e18:	4b50      	ldr	r3, [pc, #320]	; (8004f5c <go_straight+0x4f4>)
 8004e1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e1e:	60da      	str	r2, [r3, #12]
							__HAL_TIM_SET_AUTORELOAD(&htim3, UINT16_MAX);
 8004e20:	4b4f      	ldr	r3, [pc, #316]	; (8004f60 <go_straight+0x4f8>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e28:	62da      	str	r2, [r3, #44]	; 0x2c
 8004e2a:	4b4d      	ldr	r3, [pc, #308]	; (8004f60 <go_straight+0x4f8>)
 8004e2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e30:	60da      	str	r2, [r3, #12]
							set_counterTIM2_3(0, 0);
 8004e32:	4b4a      	ldr	r3, [pc, #296]	; (8004f5c <go_straight+0x4f4>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2200      	movs	r2, #0
 8004e38:	625a      	str	r2, [r3, #36]	; 0x24
 8004e3a:	4b49      	ldr	r3, [pc, #292]	; (8004f60 <go_straight+0x4f8>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004e42:	e0e9      	b.n	8005018 <go_straight+0x5b0>
					}
					set_counterTIM2_3(temp + 100, temp + 100);
 8004e44:	8a3b      	ldrh	r3, [r7, #16]
 8004e46:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8004e4a:	4b44      	ldr	r3, [pc, #272]	; (8004f5c <go_straight+0x4f4>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	625a      	str	r2, [r3, #36]	; 0x24
 8004e50:	8a3b      	ldrh	r3, [r7, #16]
 8004e52:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8004e56:	4b42      	ldr	r3, [pc, #264]	; (8004f60 <go_straight+0x4f8>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	625a      	str	r2, [r3, #36]	; 0x24
 8004e5c:	e0b2      	b.n	8004fc4 <go_straight+0x55c>
				} else if((left_sensor90 > HasleftWallValue_90 && hasleftWalllast) ||
 8004e5e:	4b3b      	ldr	r3, [pc, #236]	; (8004f4c <go_straight+0x4e4>)
 8004e60:	881b      	ldrh	r3, [r3, #0]
 8004e62:	2b96      	cmp	r3, #150	; 0x96
 8004e64:	d903      	bls.n	8004e6e <go_straight+0x406>
 8004e66:	4b3b      	ldr	r3, [pc, #236]	; (8004f54 <go_straight+0x4ec>)
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d109      	bne.n	8004e82 <go_straight+0x41a>
						(right_sensor90 > HasrightWallValue_90 && hasrightWalllast)){
 8004e6e:	4b38      	ldr	r3, [pc, #224]	; (8004f50 <go_straight+0x4e8>)
 8004e70:	881b      	ldrh	r3, [r3, #0]
				} else if((left_sensor90 > HasleftWallValue_90 && hasleftWalllast) ||
 8004e72:	2b96      	cmp	r3, #150	; 0x96
 8004e74:	f240 80a6 	bls.w	8004fc4 <go_straight+0x55c>
						(right_sensor90 > HasrightWallValue_90 && hasrightWalllast)){
 8004e78:	4b37      	ldr	r3, [pc, #220]	; (8004f58 <go_straight+0x4f0>)
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 80a1 	beq.w	8004fc4 <go_straight+0x55c>
					if(abs((int32_t)temp - en) < 50){
 8004e82:	8a3a      	ldrh	r2, [r7, #16]
 8004e84:	8a7b      	ldrh	r3, [r7, #18]
 8004e86:	1ad3      	subs	r3, r2, r3
 8004e88:	f113 0f31 	cmn.w	r3, #49	; 0x31
 8004e8c:	db6c      	blt.n	8004f68 <go_straight+0x500>
 8004e8e:	8a3a      	ldrh	r2, [r7, #16]
 8004e90:	8a7b      	ldrh	r3, [r7, #18]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	2b31      	cmp	r3, #49	; 0x31
 8004e96:	dc67      	bgt.n	8004f68 <go_straight+0x500>
						__HAL_TIM_SET_AUTORELOAD(&htim2, UINT16_MAX);
 8004e98:	4b30      	ldr	r3, [pc, #192]	; (8004f5c <go_straight+0x4f4>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004ea0:	62da      	str	r2, [r3, #44]	; 0x2c
 8004ea2:	4b2e      	ldr	r3, [pc, #184]	; (8004f5c <go_straight+0x4f4>)
 8004ea4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004ea8:	60da      	str	r2, [r3, #12]
						__HAL_TIM_SET_AUTORELOAD(&htim3, UINT16_MAX);
 8004eaa:	4b2d      	ldr	r3, [pc, #180]	; (8004f60 <go_straight+0x4f8>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004eb2:	62da      	str	r2, [r3, #44]	; 0x2c
 8004eb4:	4b2a      	ldr	r3, [pc, #168]	; (8004f60 <go_straight+0x4f8>)
 8004eb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004eba:	60da      	str	r2, [r3, #12]
						set_counterTIM2_3(round(40 * counts_per_1mm), round(40 * counts_per_1mm));
 8004ebc:	a11a      	add	r1, pc, #104	; (adr r1, 8004f28 <go_straight+0x4c0>)
 8004ebe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ec2:	f04f 0200 	mov.w	r2, #0
 8004ec6:	4b27      	ldr	r3, [pc, #156]	; (8004f64 <go_straight+0x4fc>)
 8004ec8:	f7fb fbb2 	bl	8000630 <__aeabi_dmul>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	460b      	mov	r3, r1
 8004ed0:	4610      	mov	r0, r2
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	f008 fd9a 	bl	800da0c <round>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	460b      	mov	r3, r1
 8004edc:	491f      	ldr	r1, [pc, #124]	; (8004f5c <go_straight+0x4f4>)
 8004ede:	680c      	ldr	r4, [r1, #0]
 8004ee0:	4610      	mov	r0, r2
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	f7fb fe66 	bl	8000bb4 <__aeabi_d2uiz>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	6263      	str	r3, [r4, #36]	; 0x24
 8004eec:	a10e      	add	r1, pc, #56	; (adr r1, 8004f28 <go_straight+0x4c0>)
 8004eee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ef2:	f04f 0200 	mov.w	r2, #0
 8004ef6:	4b1b      	ldr	r3, [pc, #108]	; (8004f64 <go_straight+0x4fc>)
 8004ef8:	f7fb fb9a 	bl	8000630 <__aeabi_dmul>
 8004efc:	4602      	mov	r2, r0
 8004efe:	460b      	mov	r3, r1
 8004f00:	4610      	mov	r0, r2
 8004f02:	4619      	mov	r1, r3
 8004f04:	f008 fd82 	bl	800da0c <round>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4914      	ldr	r1, [pc, #80]	; (8004f60 <go_straight+0x4f8>)
 8004f0e:	680c      	ldr	r4, [r1, #0]
 8004f10:	4610      	mov	r0, r2
 8004f12:	4619      	mov	r1, r3
 8004f14:	f7fb fe4e 	bl	8000bb4 <__aeabi_d2uiz>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	6263      	str	r3, [r4, #36]	; 0x24
						break;
 8004f1c:	e07c      	b.n	8005018 <go_straight+0x5b0>
 8004f1e:	bf00      	nop
 8004f20:	d51c768d 	.word	0xd51c768d
 8004f24:	409ea327 	.word	0x409ea327
 8004f28:	7bd40597 	.word	0x7bd40597
 8004f2c:	401a24d3 	.word	0x401a24d3
 8004f30:	40000400 	.word	0x40000400
 8004f34:	20001fd0 	.word	0x20001fd0
 8004f38:	20001078 	.word	0x20001078
 8004f3c:	20001fdc 	.word	0x20001fdc
 8004f40:	20001fde 	.word	0x20001fde
 8004f44:	20001fe4 	.word	0x20001fe4
 8004f48:	20001fe6 	.word	0x20001fe6
 8004f4c:	20001fe0 	.word	0x20001fe0
 8004f50:	20001fe2 	.word	0x20001fe2
 8004f54:	20001fe8 	.word	0x20001fe8
 8004f58:	20001fe9 	.word	0x20001fe9
 8004f5c:	2000054c 	.word	0x2000054c
 8004f60:	20000594 	.word	0x20000594
 8004f64:	40440000 	.word	0x40440000
					}
					temp += round(40 * counts_per_1mm);
 8004f68:	8a3b      	ldrh	r3, [r7, #16]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f7fb faf6 	bl	800055c <__aeabi_i2d>
 8004f70:	4604      	mov	r4, r0
 8004f72:	460d      	mov	r5, r1
 8004f74:	a158      	add	r1, pc, #352	; (adr r1, 80050d8 <go_straight+0x670>)
 8004f76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f7a:	f04f 0200 	mov.w	r2, #0
 8004f7e:	4b58      	ldr	r3, [pc, #352]	; (80050e0 <go_straight+0x678>)
 8004f80:	f7fb fb56 	bl	8000630 <__aeabi_dmul>
 8004f84:	4602      	mov	r2, r0
 8004f86:	460b      	mov	r3, r1
 8004f88:	4610      	mov	r0, r2
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	f008 fd3e 	bl	800da0c <round>
 8004f90:	4602      	mov	r2, r0
 8004f92:	460b      	mov	r3, r1
 8004f94:	4620      	mov	r0, r4
 8004f96:	4629      	mov	r1, r5
 8004f98:	f7fb f994 	bl	80002c4 <__adddf3>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	4610      	mov	r0, r2
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	f7fb fe06 	bl	8000bb4 <__aeabi_d2uiz>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	823b      	strh	r3, [r7, #16]
					set_counterTIM2_3(temp + 100, temp + 100);
 8004fac:	8a3b      	ldrh	r3, [r7, #16]
 8004fae:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8004fb2:	4b4c      	ldr	r3, [pc, #304]	; (80050e4 <go_straight+0x67c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	625a      	str	r2, [r3, #36]	; 0x24
 8004fb8:	8a3b      	ldrh	r3, [r7, #16]
 8004fba:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8004fbe:	4b4a      	ldr	r3, [pc, #296]	; (80050e8 <go_straight+0x680>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	625a      	str	r2, [r3, #36]	; 0x24

				}
				hasleftWalllast = left_sensor90 < HasleftWallValue_90;
 8004fc4:	4b49      	ldr	r3, [pc, #292]	; (80050ec <go_straight+0x684>)
 8004fc6:	881b      	ldrh	r3, [r3, #0]
 8004fc8:	2b95      	cmp	r3, #149	; 0x95
 8004fca:	bf94      	ite	ls
 8004fcc:	2301      	movls	r3, #1
 8004fce:	2300      	movhi	r3, #0
 8004fd0:	b2da      	uxtb	r2, r3
 8004fd2:	4b47      	ldr	r3, [pc, #284]	; (80050f0 <go_straight+0x688>)
 8004fd4:	701a      	strb	r2, [r3, #0]
				hasrightWalllast = right_sensor90 < HasrightWallValue_90;
 8004fd6:	4b47      	ldr	r3, [pc, #284]	; (80050f4 <go_straight+0x68c>)
 8004fd8:	881b      	ldrh	r3, [r3, #0]
 8004fda:	2b95      	cmp	r3, #149	; 0x95
 8004fdc:	bf94      	ite	ls
 8004fde:	2301      	movls	r3, #1
 8004fe0:	2300      	movhi	r3, #0
 8004fe2:	b2da      	uxtb	r2, r3
 8004fe4:	4b44      	ldr	r3, [pc, #272]	; (80050f8 <go_straight+0x690>)
 8004fe6:	701a      	strb	r2, [r3, #0]
			}
			pid_normal();
 8004fe8:	f000 f892 	bl	8005110 <pid_normal>
 8004fec:	e001      	b.n	8004ff2 <go_straight+0x58a>
		} else { //diagonal
			pid_diagonal();
 8004fee:	f000 fa13 	bl	8005418 <pid_diagonal>
	while(status != 0 && (right_sensor0 > oe2 || left_sensor0 > oe2)){
 8004ff2:	4b42      	ldr	r3, [pc, #264]	; (80050fc <go_straight+0x694>)
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	b25b      	sxtb	r3, r3
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00d      	beq.n	8005018 <go_straight+0x5b0>
 8004ffc:	4b40      	ldr	r3, [pc, #256]	; (8005100 <go_straight+0x698>)
 8004ffe:	881a      	ldrh	r2, [r3, #0]
 8005000:	4b40      	ldr	r3, [pc, #256]	; (8005104 <go_straight+0x69c>)
 8005002:	881b      	ldrh	r3, [r3, #0]
 8005004:	429a      	cmp	r2, r3
 8005006:	f63f ae4f 	bhi.w	8004ca8 <go_straight+0x240>
 800500a:	4b3f      	ldr	r3, [pc, #252]	; (8005108 <go_straight+0x6a0>)
 800500c:	881a      	ldrh	r2, [r3, #0]
 800500e:	4b3d      	ldr	r3, [pc, #244]	; (8005104 <go_straight+0x69c>)
 8005010:	881b      	ldrh	r3, [r3, #0]
 8005012:	429a      	cmp	r2, r3
 8005014:	f63f ae48 	bhi.w	8004ca8 <go_straight+0x240>
		}
	}
	if(brakee){
 8005018:	79fb      	ldrb	r3, [r7, #7]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d03a      	beq.n	8005094 <go_straight+0x62c>
		if(next == -1 || next == -2){
 800501e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005026:	d004      	beq.n	8005032 <go_straight+0x5ca>
 8005028:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800502c:	f113 0f02 	cmn.w	r3, #2
 8005030:	d118      	bne.n	8005064 <go_straight+0x5fc>
			running_right_motor(1, 800);
 8005032:	4b36      	ldr	r3, [pc, #216]	; (800510c <go_straight+0x6a4>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2200      	movs	r2, #0
 8005038:	635a      	str	r2, [r3, #52]	; 0x34
 800503a:	4b34      	ldr	r3, [pc, #208]	; (800510c <go_straight+0x6a4>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005042:	639a      	str	r2, [r3, #56]	; 0x38
			running_left_motor(1, 800);
 8005044:	4b31      	ldr	r3, [pc, #196]	; (800510c <go_straight+0x6a4>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f44f 7248 	mov.w	r2, #800	; 0x320
 800504c:	63da      	str	r2, [r3, #60]	; 0x3c
 800504e:	4b2f      	ldr	r3, [pc, #188]	; (800510c <go_straight+0x6a4>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2200      	movs	r2, #0
 8005054:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(70);
 8005056:	2046      	movs	r0, #70	; 0x46
 8005058:	f000 fb6e 	bl	8005738 <HAL_Delay>
			brake(2);
 800505c:	2002      	movs	r0, #2
 800505e:	f000 faa7 	bl	80055b0 <brake>
 8005062:	e017      	b.n	8005094 <go_straight+0x62c>
		} else {
			running_right_motor(1, 700);
 8005064:	4b29      	ldr	r3, [pc, #164]	; (800510c <go_straight+0x6a4>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2200      	movs	r2, #0
 800506a:	635a      	str	r2, [r3, #52]	; 0x34
 800506c:	4b27      	ldr	r3, [pc, #156]	; (800510c <go_straight+0x6a4>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 8005074:	639a      	str	r2, [r3, #56]	; 0x38
			running_left_motor(1, 700);
 8005076:	4b25      	ldr	r3, [pc, #148]	; (800510c <go_straight+0x6a4>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800507e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005080:	4b22      	ldr	r3, [pc, #136]	; (800510c <go_straight+0x6a4>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2200      	movs	r2, #0
 8005086:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(60);
 8005088:	203c      	movs	r0, #60	; 0x3c
 800508a:	f000 fb55 	bl	8005738 <HAL_Delay>
			brake(2);
 800508e:	2002      	movs	r0, #2
 8005090:	f000 fa8e 	bl	80055b0 <brake>
		}
	}
	if(next == 0){
 8005094:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d119      	bne.n	80050d0 <go_straight+0x668>
		__HAL_TIM_SET_AUTORELOAD(&htim2, UINT16_MAX);
 800509c:	4b11      	ldr	r3, [pc, #68]	; (80050e4 <go_straight+0x67c>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80050a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80050a6:	4b0f      	ldr	r3, [pc, #60]	; (80050e4 <go_straight+0x67c>)
 80050a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80050ac:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_AUTORELOAD(&htim3, UINT16_MAX);
 80050ae:	4b0e      	ldr	r3, [pc, #56]	; (80050e8 <go_straight+0x680>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80050b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80050b8:	4b0b      	ldr	r3, [pc, #44]	; (80050e8 <go_straight+0x680>)
 80050ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80050be:	60da      	str	r2, [r3, #12]
		set_counterTIM2_3(0, 0);
 80050c0:	4b08      	ldr	r3, [pc, #32]	; (80050e4 <go_straight+0x67c>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2200      	movs	r2, #0
 80050c6:	625a      	str	r2, [r3, #36]	; 0x24
 80050c8:	4b07      	ldr	r3, [pc, #28]	; (80050e8 <go_straight+0x680>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2200      	movs	r2, #0
 80050ce:	625a      	str	r2, [r3, #36]	; 0x24
	}

}
 80050d0:	bf00      	nop
 80050d2:	3718      	adds	r7, #24
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bdb0      	pop	{r4, r5, r7, pc}
 80050d8:	7bd40597 	.word	0x7bd40597
 80050dc:	401a24d3 	.word	0x401a24d3
 80050e0:	40440000 	.word	0x40440000
 80050e4:	2000054c 	.word	0x2000054c
 80050e8:	20000594 	.word	0x20000594
 80050ec:	20001fe0 	.word	0x20001fe0
 80050f0:	20001fe8 	.word	0x20001fe8
 80050f4:	20001fe2 	.word	0x20001fe2
 80050f8:	20001fe9 	.word	0x20001fe9
 80050fc:	200006ed 	.word	0x200006ed
 8005100:	20001fe6 	.word	0x20001fe6
 8005104:	20001fd6 	.word	0x20001fd6
 8005108:	20001fe4 	.word	0x20001fe4
 800510c:	20000504 	.word	0x20000504

08005110 <pid_normal>:



void pid_normal(){
 8005110:	b5b0      	push	{r4, r5, r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
	if((left_sensor0 > 150 || right_sensor0 > 150) && left_sensor45 < 350 && left_sensor90 < 180
 8005116:	4b77      	ldr	r3, [pc, #476]	; (80052f4 <pid_normal+0x1e4>)
 8005118:	881b      	ldrh	r3, [r3, #0]
 800511a:	2b96      	cmp	r3, #150	; 0x96
 800511c:	d803      	bhi.n	8005126 <pid_normal+0x16>
 800511e:	4b76      	ldr	r3, [pc, #472]	; (80052f8 <pid_normal+0x1e8>)
 8005120:	881b      	ldrh	r3, [r3, #0]
 8005122:	2b96      	cmp	r3, #150	; 0x96
 8005124:	d928      	bls.n	8005178 <pid_normal+0x68>
 8005126:	4b75      	ldr	r3, [pc, #468]	; (80052fc <pid_normal+0x1ec>)
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 800512e:	d223      	bcs.n	8005178 <pid_normal+0x68>
 8005130:	4b73      	ldr	r3, [pc, #460]	; (8005300 <pid_normal+0x1f0>)
 8005132:	881b      	ldrh	r3, [r3, #0]
 8005134:	2bb3      	cmp	r3, #179	; 0xb3
 8005136:	d81f      	bhi.n	8005178 <pid_normal+0x68>
			&& right_sensor45 < 350 && right_sensor90 < 180){
 8005138:	4b72      	ldr	r3, [pc, #456]	; (8005304 <pid_normal+0x1f4>)
 800513a:	881b      	ldrh	r3, [r3, #0]
 800513c:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8005140:	d21a      	bcs.n	8005178 <pid_normal+0x68>
 8005142:	4b71      	ldr	r3, [pc, #452]	; (8005308 <pid_normal+0x1f8>)
 8005144:	881b      	ldrh	r3, [r3, #0]
 8005146:	2bb3      	cmp	r3, #179	; 0xb3
 8005148:	d816      	bhi.n	8005178 <pid_normal+0x68>
		Err = (int32_t)right_sensor45 - left_sensor45;
 800514a:	4b6e      	ldr	r3, [pc, #440]	; (8005304 <pid_normal+0x1f4>)
 800514c:	881b      	ldrh	r3, [r3, #0]
 800514e:	461a      	mov	r2, r3
 8005150:	4b6a      	ldr	r3, [pc, #424]	; (80052fc <pid_normal+0x1ec>)
 8005152:	881b      	ldrh	r3, [r3, #0]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	4a6d      	ldr	r2, [pc, #436]	; (800530c <pid_normal+0x1fc>)
 8005158:	6013      	str	r3, [r2, #0]
		D = Err - old_Error;
 800515a:	4b6c      	ldr	r3, [pc, #432]	; (800530c <pid_normal+0x1fc>)
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	4b6c      	ldr	r3, [pc, #432]	; (8005310 <pid_normal+0x200>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	4a6b      	ldr	r2, [pc, #428]	; (8005314 <pid_normal+0x204>)
 8005166:	6013      	str	r3, [r2, #0]
		old_Error = Err;
 8005168:	4b68      	ldr	r3, [pc, #416]	; (800530c <pid_normal+0x1fc>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a68      	ldr	r2, [pc, #416]	; (8005310 <pid_normal+0x200>)
 800516e:	6013      	str	r3, [r2, #0]
		useIRSensor = true;
 8005170:	4b69      	ldr	r3, [pc, #420]	; (8005318 <pid_normal+0x208>)
 8005172:	2201      	movs	r2, #1
 8005174:	701a      	strb	r2, [r3, #0]
 8005176:	e08b      	b.n	8005290 <pid_normal+0x180>
	} else if((left_sensor0 > 150 || right_sensor0 > 150) && left_sensor45 < 350 && (left_sensor90 < 180 ||
 8005178:	4b5e      	ldr	r3, [pc, #376]	; (80052f4 <pid_normal+0x1e4>)
 800517a:	881b      	ldrh	r3, [r3, #0]
 800517c:	2b96      	cmp	r3, #150	; 0x96
 800517e:	d803      	bhi.n	8005188 <pid_normal+0x78>
 8005180:	4b5d      	ldr	r3, [pc, #372]	; (80052f8 <pid_normal+0x1e8>)
 8005182:	881b      	ldrh	r3, [r3, #0]
 8005184:	2b96      	cmp	r3, #150	; 0x96
 8005186:	d921      	bls.n	80051cc <pid_normal+0xbc>
 8005188:	4b5c      	ldr	r3, [pc, #368]	; (80052fc <pid_normal+0x1ec>)
 800518a:	881b      	ldrh	r3, [r3, #0]
 800518c:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8005190:	d21c      	bcs.n	80051cc <pid_normal+0xbc>
 8005192:	4b5b      	ldr	r3, [pc, #364]	; (8005300 <pid_normal+0x1f0>)
 8005194:	881b      	ldrh	r3, [r3, #0]
 8005196:	2bb3      	cmp	r3, #179	; 0xb3
 8005198:	d903      	bls.n	80051a2 <pid_normal+0x92>
			left_sensor45 < 230)){
 800519a:	4b58      	ldr	r3, [pc, #352]	; (80052fc <pid_normal+0x1ec>)
 800519c:	881b      	ldrh	r3, [r3, #0]
	} else if((left_sensor0 > 150 || right_sensor0 > 150) && left_sensor45 < 350 && (left_sensor90 < 180 ||
 800519e:	2be5      	cmp	r3, #229	; 0xe5
 80051a0:	d814      	bhi.n	80051cc <pid_normal+0xbc>
		Err = (int32_t)leftWallValue - left_sensor45;
 80051a2:	4b56      	ldr	r3, [pc, #344]	; (80052fc <pid_normal+0x1ec>)
 80051a4:	881b      	ldrh	r3, [r3, #0]
 80051a6:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 80051aa:	4a58      	ldr	r2, [pc, #352]	; (800530c <pid_normal+0x1fc>)
 80051ac:	6013      	str	r3, [r2, #0]
		D = Err - old_Error;
 80051ae:	4b57      	ldr	r3, [pc, #348]	; (800530c <pid_normal+0x1fc>)
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	4b57      	ldr	r3, [pc, #348]	; (8005310 <pid_normal+0x200>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	4a56      	ldr	r2, [pc, #344]	; (8005314 <pid_normal+0x204>)
 80051ba:	6013      	str	r3, [r2, #0]
		old_Error = Err;
 80051bc:	4b53      	ldr	r3, [pc, #332]	; (800530c <pid_normal+0x1fc>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a53      	ldr	r2, [pc, #332]	; (8005310 <pid_normal+0x200>)
 80051c2:	6013      	str	r3, [r2, #0]
		useIRSensor = true;
 80051c4:	4b54      	ldr	r3, [pc, #336]	; (8005318 <pid_normal+0x208>)
 80051c6:	2201      	movs	r2, #1
 80051c8:	701a      	strb	r2, [r3, #0]
 80051ca:	e061      	b.n	8005290 <pid_normal+0x180>
	} else if((left_sensor0 > 150 || right_sensor0 > 150) && right_sensor45 < 350 && (right_sensor90 < 180 ||
 80051cc:	4b49      	ldr	r3, [pc, #292]	; (80052f4 <pid_normal+0x1e4>)
 80051ce:	881b      	ldrh	r3, [r3, #0]
 80051d0:	2b96      	cmp	r3, #150	; 0x96
 80051d2:	d803      	bhi.n	80051dc <pid_normal+0xcc>
 80051d4:	4b48      	ldr	r3, [pc, #288]	; (80052f8 <pid_normal+0x1e8>)
 80051d6:	881b      	ldrh	r3, [r3, #0]
 80051d8:	2b96      	cmp	r3, #150	; 0x96
 80051da:	d920      	bls.n	800521e <pid_normal+0x10e>
 80051dc:	4b49      	ldr	r3, [pc, #292]	; (8005304 <pid_normal+0x1f4>)
 80051de:	881b      	ldrh	r3, [r3, #0]
 80051e0:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 80051e4:	d21b      	bcs.n	800521e <pid_normal+0x10e>
 80051e6:	4b48      	ldr	r3, [pc, #288]	; (8005308 <pid_normal+0x1f8>)
 80051e8:	881b      	ldrh	r3, [r3, #0]
 80051ea:	2bb3      	cmp	r3, #179	; 0xb3
 80051ec:	d903      	bls.n	80051f6 <pid_normal+0xe6>
			right_sensor45 < 230)){
 80051ee:	4b45      	ldr	r3, [pc, #276]	; (8005304 <pid_normal+0x1f4>)
 80051f0:	881b      	ldrh	r3, [r3, #0]
	} else if((left_sensor0 > 150 || right_sensor0 > 150) && right_sensor45 < 350 && (right_sensor90 < 180 ||
 80051f2:	2be5      	cmp	r3, #229	; 0xe5
 80051f4:	d813      	bhi.n	800521e <pid_normal+0x10e>
		Err = (int32_t)right_sensor45 - rightWallValue;
 80051f6:	4b43      	ldr	r3, [pc, #268]	; (8005304 <pid_normal+0x1f4>)
 80051f8:	881b      	ldrh	r3, [r3, #0]
 80051fa:	3bc8      	subs	r3, #200	; 0xc8
 80051fc:	4a43      	ldr	r2, [pc, #268]	; (800530c <pid_normal+0x1fc>)
 80051fe:	6013      	str	r3, [r2, #0]
		D = Err - old_Error;
 8005200:	4b42      	ldr	r3, [pc, #264]	; (800530c <pid_normal+0x1fc>)
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	4b42      	ldr	r3, [pc, #264]	; (8005310 <pid_normal+0x200>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	1ad3      	subs	r3, r2, r3
 800520a:	4a42      	ldr	r2, [pc, #264]	; (8005314 <pid_normal+0x204>)
 800520c:	6013      	str	r3, [r2, #0]
		old_Error = Err;
 800520e:	4b3f      	ldr	r3, [pc, #252]	; (800530c <pid_normal+0x1fc>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a3f      	ldr	r2, [pc, #252]	; (8005310 <pid_normal+0x200>)
 8005214:	6013      	str	r3, [r2, #0]
		useIRSensor = true;
 8005216:	4b40      	ldr	r3, [pc, #256]	; (8005318 <pid_normal+0x208>)
 8005218:	2201      	movs	r2, #1
 800521a:	701a      	strb	r2, [r3, #0]
 800521c:	e038      	b.n	8005290 <pid_normal+0x180>
	} else {
		if(useIRSensor){
 800521e:	4b3e      	ldr	r3, [pc, #248]	; (8005318 <pid_normal+0x208>)
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d006      	beq.n	8005234 <pid_normal+0x124>
			ofs = temp_3;
 8005226:	4b3d      	ldr	r3, [pc, #244]	; (800531c <pid_normal+0x20c>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a3d      	ldr	r2, [pc, #244]	; (8005320 <pid_normal+0x210>)
 800522c:	6013      	str	r3, [r2, #0]
			old_Error = 0;
 800522e:	4b38      	ldr	r3, [pc, #224]	; (8005310 <pid_normal+0x200>)
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]
		}
		temp_1 = TIM2->CNT;
 8005234:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523a:	461a      	mov	r2, r3
 800523c:	4b39      	ldr	r3, [pc, #228]	; (8005324 <pid_normal+0x214>)
 800523e:	601a      	str	r2, [r3, #0]
		temp_2 = TIM3->CNT;
 8005240:	4b39      	ldr	r3, [pc, #228]	; (8005328 <pid_normal+0x218>)
 8005242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005244:	461a      	mov	r2, r3
 8005246:	4b39      	ldr	r3, [pc, #228]	; (800532c <pid_normal+0x21c>)
 8005248:	601a      	str	r2, [r3, #0]
		Err = temp_2 - (temp_1 + ofs);
 800524a:	4b38      	ldr	r3, [pc, #224]	; (800532c <pid_normal+0x21c>)
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	4b35      	ldr	r3, [pc, #212]	; (8005324 <pid_normal+0x214>)
 8005250:	6819      	ldr	r1, [r3, #0]
 8005252:	4b33      	ldr	r3, [pc, #204]	; (8005320 <pid_normal+0x210>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	440b      	add	r3, r1
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	4a2c      	ldr	r2, [pc, #176]	; (800530c <pid_normal+0x1fc>)
 800525c:	6013      	str	r3, [r2, #0]
		D = Err - old_Error;
 800525e:	4b2b      	ldr	r3, [pc, #172]	; (800530c <pid_normal+0x1fc>)
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	4b2b      	ldr	r3, [pc, #172]	; (8005310 <pid_normal+0x200>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	4a2a      	ldr	r2, [pc, #168]	; (8005314 <pid_normal+0x204>)
 800526a:	6013      	str	r3, [r2, #0]
		old_Error = Err;
 800526c:	4b27      	ldr	r3, [pc, #156]	; (800530c <pid_normal+0x1fc>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a27      	ldr	r2, [pc, #156]	; (8005310 <pid_normal+0x200>)
 8005272:	6013      	str	r3, [r2, #0]
		useIRSensor = false;
 8005274:	4b28      	ldr	r3, [pc, #160]	; (8005318 <pid_normal+0x208>)
 8005276:	2200      	movs	r2, #0
 8005278:	701a      	strb	r2, [r3, #0]
		#if debug == 1
		a = TIM2->CNT;
 800527a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800527e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005280:	461a      	mov	r2, r3
 8005282:	4b2b      	ldr	r3, [pc, #172]	; (8005330 <pid_normal+0x220>)
 8005284:	601a      	str	r2, [r3, #0]
		b = TIM3->CNT;
 8005286:	4b28      	ldr	r3, [pc, #160]	; (8005328 <pid_normal+0x218>)
 8005288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528a:	461a      	mov	r2, r3
 800528c:	4b29      	ldr	r3, [pc, #164]	; (8005334 <pid_normal+0x224>)
 800528e:	601a      	str	r2, [r3, #0]
		#endif
	}
	if(useIRSensor){
 8005290:	4b21      	ldr	r3, [pc, #132]	; (8005318 <pid_normal+0x208>)
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d055      	beq.n	8005344 <pid_normal+0x234>
		P = round(P_params[Rmode][0] * Err + D * 0);
 8005298:	4b27      	ldr	r3, [pc, #156]	; (8005338 <pid_normal+0x228>)
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	b2db      	uxtb	r3, r3
 800529e:	4a27      	ldr	r2, [pc, #156]	; (800533c <pid_normal+0x22c>)
 80052a0:	011b      	lsls	r3, r3, #4
 80052a2:	4413      	add	r3, r2
 80052a4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80052a8:	4b18      	ldr	r3, [pc, #96]	; (800530c <pid_normal+0x1fc>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4618      	mov	r0, r3
 80052ae:	f7fb f955 	bl	800055c <__aeabi_i2d>
 80052b2:	4602      	mov	r2, r0
 80052b4:	460b      	mov	r3, r1
 80052b6:	4620      	mov	r0, r4
 80052b8:	4629      	mov	r1, r5
 80052ba:	f7fb f9b9 	bl	8000630 <__aeabi_dmul>
 80052be:	4602      	mov	r2, r0
 80052c0:	460b      	mov	r3, r1
 80052c2:	4610      	mov	r0, r2
 80052c4:	4619      	mov	r1, r3
 80052c6:	f04f 0200 	mov.w	r2, #0
 80052ca:	f04f 0300 	mov.w	r3, #0
 80052ce:	f7fa fff9 	bl	80002c4 <__adddf3>
 80052d2:	4602      	mov	r2, r0
 80052d4:	460b      	mov	r3, r1
 80052d6:	4610      	mov	r0, r2
 80052d8:	4619      	mov	r1, r3
 80052da:	f008 fb97 	bl	800da0c <round>
 80052de:	4602      	mov	r2, r0
 80052e0:	460b      	mov	r3, r1
 80052e2:	4610      	mov	r0, r2
 80052e4:	4619      	mov	r1, r3
 80052e6:	f7fb fc3d 	bl	8000b64 <__aeabi_d2iz>
 80052ea:	4603      	mov	r3, r0
 80052ec:	4a14      	ldr	r2, [pc, #80]	; (8005340 <pid_normal+0x230>)
 80052ee:	6013      	str	r3, [r2, #0]
 80052f0:	e055      	b.n	800539e <pid_normal+0x28e>
 80052f2:	bf00      	nop
 80052f4:	20001fe4 	.word	0x20001fe4
 80052f8:	20001fe6 	.word	0x20001fe6
 80052fc:	20001fdc 	.word	0x20001fdc
 8005300:	20001fe0 	.word	0x20001fe0
 8005304:	20001fde 	.word	0x20001fde
 8005308:	20001fe2 	.word	0x20001fe2
 800530c:	20001fb8 	.word	0x20001fb8
 8005310:	20001fc4 	.word	0x20001fc4
 8005314:	20001fc0 	.word	0x20001fc0
 8005318:	20001fd4 	.word	0x20001fd4
 800531c:	20001fd0 	.word	0x20001fd0
 8005320:	20001fd8 	.word	0x20001fd8
 8005324:	20001fc8 	.word	0x20001fc8
 8005328:	40000400 	.word	0x40000400
 800532c:	20001fcc 	.word	0x20001fcc
 8005330:	200006f0 	.word	0x200006f0
 8005334:	200006f4 	.word	0x200006f4
 8005338:	200006ec 	.word	0x200006ec
 800533c:	20000000 	.word	0x20000000
 8005340:	20001fbc 	.word	0x20001fbc
	} else {
		P = round(P_params[Rmode][1] * Err + D * 0);
 8005344:	4b2d      	ldr	r3, [pc, #180]	; (80053fc <pid_normal+0x2ec>)
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	b2db      	uxtb	r3, r3
 800534a:	4a2d      	ldr	r2, [pc, #180]	; (8005400 <pid_normal+0x2f0>)
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	4413      	add	r3, r2
 8005350:	3308      	adds	r3, #8
 8005352:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005356:	4b2b      	ldr	r3, [pc, #172]	; (8005404 <pid_normal+0x2f4>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4618      	mov	r0, r3
 800535c:	f7fb f8fe 	bl	800055c <__aeabi_i2d>
 8005360:	4602      	mov	r2, r0
 8005362:	460b      	mov	r3, r1
 8005364:	4620      	mov	r0, r4
 8005366:	4629      	mov	r1, r5
 8005368:	f7fb f962 	bl	8000630 <__aeabi_dmul>
 800536c:	4602      	mov	r2, r0
 800536e:	460b      	mov	r3, r1
 8005370:	4610      	mov	r0, r2
 8005372:	4619      	mov	r1, r3
 8005374:	f04f 0200 	mov.w	r2, #0
 8005378:	f04f 0300 	mov.w	r3, #0
 800537c:	f7fa ffa2 	bl	80002c4 <__adddf3>
 8005380:	4602      	mov	r2, r0
 8005382:	460b      	mov	r3, r1
 8005384:	4610      	mov	r0, r2
 8005386:	4619      	mov	r1, r3
 8005388:	f008 fb40 	bl	800da0c <round>
 800538c:	4602      	mov	r2, r0
 800538e:	460b      	mov	r3, r1
 8005390:	4610      	mov	r0, r2
 8005392:	4619      	mov	r1, r3
 8005394:	f7fb fbe6 	bl	8000b64 <__aeabi_d2iz>
 8005398:	4603      	mov	r3, r0
 800539a:	4a1b      	ldr	r2, [pc, #108]	; (8005408 <pid_normal+0x2f8>)
 800539c:	6013      	str	r3, [r2, #0]
	}
	P = max(-100, min(P, 100));
 800539e:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80053a2:	60fb      	str	r3, [r7, #12]
 80053a4:	4b18      	ldr	r3, [pc, #96]	; (8005408 <pid_normal+0x2f8>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	60bb      	str	r3, [r7, #8]
 80053aa:	2364      	movs	r3, #100	; 0x64
 80053ac:	607b      	str	r3, [r7, #4]
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	4293      	cmp	r3, r2
 80053b4:	bfa8      	it	ge
 80053b6:	4613      	movge	r3, r2
 80053b8:	603b      	str	r3, [r7, #0]
 80053ba:	683a      	ldr	r2, [r7, #0]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	4293      	cmp	r3, r2
 80053c0:	bfb8      	it	lt
 80053c2:	4613      	movlt	r3, r2
 80053c4:	4a10      	ldr	r2, [pc, #64]	; (8005408 <pid_normal+0x2f8>)
 80053c6:	6013      	str	r3, [r2, #0]
	TIM1->CCR3 = 0;
 80053c8:	4b10      	ldr	r3, [pc, #64]	; (800540c <pid_normal+0x2fc>)
 80053ca:	2200      	movs	r2, #0
 80053cc:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = (uint16_t)speed0 + P;
 80053ce:	4b10      	ldr	r3, [pc, #64]	; (8005410 <pid_normal+0x300>)
 80053d0:	881b      	ldrh	r3, [r3, #0]
 80053d2:	461a      	mov	r2, r3
 80053d4:	4b0c      	ldr	r3, [pc, #48]	; (8005408 <pid_normal+0x2f8>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	441a      	add	r2, r3
 80053da:	4b0c      	ldr	r3, [pc, #48]	; (800540c <pid_normal+0x2fc>)
 80053dc:	641a      	str	r2, [r3, #64]	; 0x40
	TIM1->CCR1 = (uint16_t)speed1 - P;
 80053de:	4b0d      	ldr	r3, [pc, #52]	; (8005414 <pid_normal+0x304>)
 80053e0:	881b      	ldrh	r3, [r3, #0]
 80053e2:	461a      	mov	r2, r3
 80053e4:	4b08      	ldr	r3, [pc, #32]	; (8005408 <pid_normal+0x2f8>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	1ad2      	subs	r2, r2, r3
 80053ea:	4b08      	ldr	r3, [pc, #32]	; (800540c <pid_normal+0x2fc>)
 80053ec:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 80053ee:	4b07      	ldr	r3, [pc, #28]	; (800540c <pid_normal+0x2fc>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80053f4:	bf00      	nop
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bdb0      	pop	{r4, r5, r7, pc}
 80053fc:	200006ec 	.word	0x200006ec
 8005400:	20000000 	.word	0x20000000
 8005404:	20001fb8 	.word	0x20001fb8
 8005408:	20001fbc 	.word	0x20001fbc
 800540c:	40012c00 	.word	0x40012c00
 8005410:	20001fea 	.word	0x20001fea
 8005414:	20001fec 	.word	0x20001fec

08005418 <pid_diagonal>:


void pid_diagonal(){
 8005418:	b580      	push	{r7, lr}
 800541a:	af00      	add	r7, sp, #0
	if(left_sensor45 < 200){
 800541c:	4b52      	ldr	r3, [pc, #328]	; (8005568 <pid_diagonal+0x150>)
 800541e:	881b      	ldrh	r3, [r3, #0]
 8005420:	2bc7      	cmp	r3, #199	; 0xc7
 8005422:	d809      	bhi.n	8005438 <pid_diagonal+0x20>
		Err = (int32_t)200 - left_sensor45;
 8005424:	4b50      	ldr	r3, [pc, #320]	; (8005568 <pid_diagonal+0x150>)
 8005426:	881b      	ldrh	r3, [r3, #0]
 8005428:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 800542c:	4a4f      	ldr	r2, [pc, #316]	; (800556c <pid_diagonal+0x154>)
 800542e:	6013      	str	r3, [r2, #0]
		useIRSensor = true;
 8005430:	4b4f      	ldr	r3, [pc, #316]	; (8005570 <pid_diagonal+0x158>)
 8005432:	2201      	movs	r2, #1
 8005434:	701a      	strb	r2, [r3, #0]
 8005436:	e045      	b.n	80054c4 <pid_diagonal+0xac>
	} else if(right_sensor45 < 200){
 8005438:	4b4e      	ldr	r3, [pc, #312]	; (8005574 <pid_diagonal+0x15c>)
 800543a:	881b      	ldrh	r3, [r3, #0]
 800543c:	2bc7      	cmp	r3, #199	; 0xc7
 800543e:	d808      	bhi.n	8005452 <pid_diagonal+0x3a>
		Err = (int32_t)right_sensor45 - 200;
 8005440:	4b4c      	ldr	r3, [pc, #304]	; (8005574 <pid_diagonal+0x15c>)
 8005442:	881b      	ldrh	r3, [r3, #0]
 8005444:	3bc8      	subs	r3, #200	; 0xc8
 8005446:	4a49      	ldr	r2, [pc, #292]	; (800556c <pid_diagonal+0x154>)
 8005448:	6013      	str	r3, [r2, #0]
		useIRSensor = true;
 800544a:	4b49      	ldr	r3, [pc, #292]	; (8005570 <pid_diagonal+0x158>)
 800544c:	2201      	movs	r2, #1
 800544e:	701a      	strb	r2, [r3, #0]
 8005450:	e038      	b.n	80054c4 <pid_diagonal+0xac>
	} else {
		if(useIRSensor){
 8005452:	4b47      	ldr	r3, [pc, #284]	; (8005570 <pid_diagonal+0x158>)
 8005454:	781b      	ldrb	r3, [r3, #0]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d006      	beq.n	8005468 <pid_diagonal+0x50>
			ofs = temp_3;
 800545a:	4b47      	ldr	r3, [pc, #284]	; (8005578 <pid_diagonal+0x160>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a47      	ldr	r2, [pc, #284]	; (800557c <pid_diagonal+0x164>)
 8005460:	6013      	str	r3, [r2, #0]
			old_Error = 0;
 8005462:	4b47      	ldr	r3, [pc, #284]	; (8005580 <pid_diagonal+0x168>)
 8005464:	2200      	movs	r2, #0
 8005466:	601a      	str	r2, [r3, #0]
		}
		temp_1 = TIM2->CNT;
 8005468:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800546c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546e:	461a      	mov	r2, r3
 8005470:	4b44      	ldr	r3, [pc, #272]	; (8005584 <pid_diagonal+0x16c>)
 8005472:	601a      	str	r2, [r3, #0]
		temp_2 = TIM3->CNT;
 8005474:	4b44      	ldr	r3, [pc, #272]	; (8005588 <pid_diagonal+0x170>)
 8005476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005478:	461a      	mov	r2, r3
 800547a:	4b44      	ldr	r3, [pc, #272]	; (800558c <pid_diagonal+0x174>)
 800547c:	601a      	str	r2, [r3, #0]
		Err = temp_2 - (temp_1 + ofs);
 800547e:	4b43      	ldr	r3, [pc, #268]	; (800558c <pid_diagonal+0x174>)
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	4b40      	ldr	r3, [pc, #256]	; (8005584 <pid_diagonal+0x16c>)
 8005484:	6819      	ldr	r1, [r3, #0]
 8005486:	4b3d      	ldr	r3, [pc, #244]	; (800557c <pid_diagonal+0x164>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	440b      	add	r3, r1
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	4a37      	ldr	r2, [pc, #220]	; (800556c <pid_diagonal+0x154>)
 8005490:	6013      	str	r3, [r2, #0]
		D = Err - old_Error;
 8005492:	4b36      	ldr	r3, [pc, #216]	; (800556c <pid_diagonal+0x154>)
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	4b3a      	ldr	r3, [pc, #232]	; (8005580 <pid_diagonal+0x168>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	4a3c      	ldr	r2, [pc, #240]	; (8005590 <pid_diagonal+0x178>)
 800549e:	6013      	str	r3, [r2, #0]
		old_Error = Err;
 80054a0:	4b32      	ldr	r3, [pc, #200]	; (800556c <pid_diagonal+0x154>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a36      	ldr	r2, [pc, #216]	; (8005580 <pid_diagonal+0x168>)
 80054a6:	6013      	str	r3, [r2, #0]
		useIRSensor = false;
 80054a8:	4b31      	ldr	r3, [pc, #196]	; (8005570 <pid_diagonal+0x158>)
 80054aa:	2200      	movs	r2, #0
 80054ac:	701a      	strb	r2, [r3, #0]
		#if debug == 1
		a = TIM2->CNT;
 80054ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80054b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b4:	461a      	mov	r2, r3
 80054b6:	4b37      	ldr	r3, [pc, #220]	; (8005594 <pid_diagonal+0x17c>)
 80054b8:	601a      	str	r2, [r3, #0]
		b = TIM3->CNT;
 80054ba:	4b33      	ldr	r3, [pc, #204]	; (8005588 <pid_diagonal+0x170>)
 80054bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054be:	461a      	mov	r2, r3
 80054c0:	4b35      	ldr	r3, [pc, #212]	; (8005598 <pid_diagonal+0x180>)
 80054c2:	601a      	str	r2, [r3, #0]
		#endif
	}
	if(useIRSensor){
 80054c4:	4b2a      	ldr	r3, [pc, #168]	; (8005570 <pid_diagonal+0x158>)
 80054c6:	781b      	ldrb	r3, [r3, #0]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d023      	beq.n	8005514 <pid_diagonal+0xfc>
		P = round(1.5 * Err + D * 0);
 80054cc:	4b27      	ldr	r3, [pc, #156]	; (800556c <pid_diagonal+0x154>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4618      	mov	r0, r3
 80054d2:	f7fb f843 	bl	800055c <__aeabi_i2d>
 80054d6:	f04f 0200 	mov.w	r2, #0
 80054da:	4b30      	ldr	r3, [pc, #192]	; (800559c <pid_diagonal+0x184>)
 80054dc:	f7fb f8a8 	bl	8000630 <__aeabi_dmul>
 80054e0:	4602      	mov	r2, r0
 80054e2:	460b      	mov	r3, r1
 80054e4:	4610      	mov	r0, r2
 80054e6:	4619      	mov	r1, r3
 80054e8:	f04f 0200 	mov.w	r2, #0
 80054ec:	f04f 0300 	mov.w	r3, #0
 80054f0:	f7fa fee8 	bl	80002c4 <__adddf3>
 80054f4:	4602      	mov	r2, r0
 80054f6:	460b      	mov	r3, r1
 80054f8:	4610      	mov	r0, r2
 80054fa:	4619      	mov	r1, r3
 80054fc:	f008 fa86 	bl	800da0c <round>
 8005500:	4602      	mov	r2, r0
 8005502:	460b      	mov	r3, r1
 8005504:	4610      	mov	r0, r2
 8005506:	4619      	mov	r1, r3
 8005508:	f7fb fb2c 	bl	8000b64 <__aeabi_d2iz>
 800550c:	4603      	mov	r3, r0
 800550e:	4a24      	ldr	r2, [pc, #144]	; (80055a0 <pid_diagonal+0x188>)
 8005510:	6013      	str	r3, [r2, #0]
 8005512:	e010      	b.n	8005536 <pid_diagonal+0x11e>
	} else {
		P = round(3 * Err + D * 0);
 8005514:	4b15      	ldr	r3, [pc, #84]	; (800556c <pid_diagonal+0x154>)
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	4613      	mov	r3, r2
 800551a:	005b      	lsls	r3, r3, #1
 800551c:	4413      	add	r3, r2
 800551e:	4618      	mov	r0, r3
 8005520:	f7fb f81c 	bl	800055c <__aeabi_i2d>
 8005524:	4602      	mov	r2, r0
 8005526:	460b      	mov	r3, r1
 8005528:	4610      	mov	r0, r2
 800552a:	4619      	mov	r1, r3
 800552c:	f7fb fb1a 	bl	8000b64 <__aeabi_d2iz>
 8005530:	4603      	mov	r3, r0
 8005532:	4a1b      	ldr	r2, [pc, #108]	; (80055a0 <pid_diagonal+0x188>)
 8005534:	6013      	str	r3, [r2, #0]
	}
	TIM1->CCR3 = 0;
 8005536:	4b1b      	ldr	r3, [pc, #108]	; (80055a4 <pid_diagonal+0x18c>)
 8005538:	2200      	movs	r2, #0
 800553a:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = (uint16_t)speed0 + P;
 800553c:	4b1a      	ldr	r3, [pc, #104]	; (80055a8 <pid_diagonal+0x190>)
 800553e:	881b      	ldrh	r3, [r3, #0]
 8005540:	461a      	mov	r2, r3
 8005542:	4b17      	ldr	r3, [pc, #92]	; (80055a0 <pid_diagonal+0x188>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	441a      	add	r2, r3
 8005548:	4b16      	ldr	r3, [pc, #88]	; (80055a4 <pid_diagonal+0x18c>)
 800554a:	641a      	str	r2, [r3, #64]	; 0x40
	TIM1->CCR1 = (uint16_t)speed1 - P;
 800554c:	4b17      	ldr	r3, [pc, #92]	; (80055ac <pid_diagonal+0x194>)
 800554e:	881b      	ldrh	r3, [r3, #0]
 8005550:	461a      	mov	r2, r3
 8005552:	4b13      	ldr	r3, [pc, #76]	; (80055a0 <pid_diagonal+0x188>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	1ad2      	subs	r2, r2, r3
 8005558:	4b12      	ldr	r3, [pc, #72]	; (80055a4 <pid_diagonal+0x18c>)
 800555a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 800555c:	4b11      	ldr	r3, [pc, #68]	; (80055a4 <pid_diagonal+0x18c>)
 800555e:	2200      	movs	r2, #0
 8005560:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005562:	bf00      	nop
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	20001fdc 	.word	0x20001fdc
 800556c:	20001fb8 	.word	0x20001fb8
 8005570:	20001fd4 	.word	0x20001fd4
 8005574:	20001fde 	.word	0x20001fde
 8005578:	20001fd0 	.word	0x20001fd0
 800557c:	20001fd8 	.word	0x20001fd8
 8005580:	20001fc4 	.word	0x20001fc4
 8005584:	20001fc8 	.word	0x20001fc8
 8005588:	40000400 	.word	0x40000400
 800558c:	20001fcc 	.word	0x20001fcc
 8005590:	20001fc0 	.word	0x20001fc0
 8005594:	200006f0 	.word	0x200006f0
 8005598:	200006f4 	.word	0x200006f4
 800559c:	3ff80000 	.word	0x3ff80000
 80055a0:	20001fbc 	.word	0x20001fbc
 80055a4:	40012c00 	.word	0x40012c00
 80055a8:	20001fea 	.word	0x20001fea
 80055ac:	20001fec 	.word	0x20001fec

080055b0 <brake>:

void brake(uint8_t mode){
 80055b0:	b480      	push	{r7}
 80055b2:	b083      	sub	sp, #12
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	4603      	mov	r3, r0
 80055b8:	71fb      	strb	r3, [r7, #7]
	if(mode == 0){
 80055ba:	79fb      	ldrb	r3, [r7, #7]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d10a      	bne.n	80055d6 <brake+0x26>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, htim1.Init.Period);
 80055c0:	4b18      	ldr	r3, [pc, #96]	; (8005624 <brake+0x74>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a17      	ldr	r2, [pc, #92]	; (8005624 <brake+0x74>)
 80055c6:	68d2      	ldr	r2, [r2, #12]
 80055c8:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, htim1.Init.Period);
 80055ca:	4b16      	ldr	r3, [pc, #88]	; (8005624 <brake+0x74>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a15      	ldr	r2, [pc, #84]	; (8005624 <brake+0x74>)
 80055d0:	68d2      	ldr	r2, [r2, #12]
 80055d2:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, htim1.Init.Period);
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, htim1.Init.Period);
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, htim1.Init.Period);
	}

}
 80055d4:	e021      	b.n	800561a <brake+0x6a>
	} else if(mode == 1){
 80055d6:	79fb      	ldrb	r3, [r7, #7]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d10a      	bne.n	80055f2 <brake+0x42>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, htim1.Init.Period);
 80055dc:	4b11      	ldr	r3, [pc, #68]	; (8005624 <brake+0x74>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a10      	ldr	r2, [pc, #64]	; (8005624 <brake+0x74>)
 80055e2:	68d2      	ldr	r2, [r2, #12]
 80055e4:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, htim1.Init.Period);
 80055e6:	4b0f      	ldr	r3, [pc, #60]	; (8005624 <brake+0x74>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a0e      	ldr	r2, [pc, #56]	; (8005624 <brake+0x74>)
 80055ec:	68d2      	ldr	r2, [r2, #12]
 80055ee:	639a      	str	r2, [r3, #56]	; 0x38
}
 80055f0:	e013      	b.n	800561a <brake+0x6a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, htim1.Init.Period);
 80055f2:	4b0c      	ldr	r3, [pc, #48]	; (8005624 <brake+0x74>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a0b      	ldr	r2, [pc, #44]	; (8005624 <brake+0x74>)
 80055f8:	68d2      	ldr	r2, [r2, #12]
 80055fa:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, htim1.Init.Period);
 80055fc:	4b09      	ldr	r3, [pc, #36]	; (8005624 <brake+0x74>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a08      	ldr	r2, [pc, #32]	; (8005624 <brake+0x74>)
 8005602:	68d2      	ldr	r2, [r2, #12]
 8005604:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, htim1.Init.Period);
 8005606:	4b07      	ldr	r3, [pc, #28]	; (8005624 <brake+0x74>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a06      	ldr	r2, [pc, #24]	; (8005624 <brake+0x74>)
 800560c:	68d2      	ldr	r2, [r2, #12]
 800560e:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, htim1.Init.Period);
 8005610:	4b04      	ldr	r3, [pc, #16]	; (8005624 <brake+0x74>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a03      	ldr	r2, [pc, #12]	; (8005624 <brake+0x74>)
 8005616:	68d2      	ldr	r2, [r2, #12]
 8005618:	641a      	str	r2, [r3, #64]	; 0x40
}
 800561a:	bf00      	nop
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	bc80      	pop	{r7}
 8005622:	4770      	bx	lr
 8005624:	20000504 	.word	0x20000504

08005628 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005628:	f7fe fe5e 	bl	80042e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800562c:	480b      	ldr	r0, [pc, #44]	; (800565c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800562e:	490c      	ldr	r1, [pc, #48]	; (8005660 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8005630:	4a0c      	ldr	r2, [pc, #48]	; (8005664 <LoopFillZerobss+0x16>)
  movs r3, #0
 8005632:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005634:	e002      	b.n	800563c <LoopCopyDataInit>

08005636 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005636:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005638:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800563a:	3304      	adds	r3, #4

0800563c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800563c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800563e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005640:	d3f9      	bcc.n	8005636 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005642:	4a09      	ldr	r2, [pc, #36]	; (8005668 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8005644:	4c09      	ldr	r4, [pc, #36]	; (800566c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005646:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005648:	e001      	b.n	800564e <LoopFillZerobss>

0800564a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800564a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800564c:	3204      	adds	r2, #4

0800564e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800564e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005650:	d3fb      	bcc.n	800564a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005652:	f008 fa2d 	bl	800dab0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005656:	f7fd fe6f 	bl	8003338 <main>
  bx lr
 800565a:	4770      	bx	lr
  ldr r0, =_sdata
 800565c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005660:	2000035c 	.word	0x2000035c
  ldr r2, =_sidata
 8005664:	0800e9f4 	.word	0x0800e9f4
  ldr r2, =_sbss
 8005668:	20000360 	.word	0x20000360
  ldr r4, =_ebss
 800566c:	20002044 	.word	0x20002044

08005670 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005670:	e7fe      	b.n	8005670 <ADC1_2_IRQHandler>
	...

08005674 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005678:	4b08      	ldr	r3, [pc, #32]	; (800569c <HAL_Init+0x28>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a07      	ldr	r2, [pc, #28]	; (800569c <HAL_Init+0x28>)
 800567e:	f043 0310 	orr.w	r3, r3, #16
 8005682:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005684:	2003      	movs	r0, #3
 8005686:	f000 f96b 	bl	8005960 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800568a:	200f      	movs	r0, #15
 800568c:	f000 f808 	bl	80056a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005690:	f7fe fba6 	bl	8003de0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	40022000 	.word	0x40022000

080056a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b082      	sub	sp, #8
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80056a8:	4b12      	ldr	r3, [pc, #72]	; (80056f4 <HAL_InitTick+0x54>)
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	4b12      	ldr	r3, [pc, #72]	; (80056f8 <HAL_InitTick+0x58>)
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	4619      	mov	r1, r3
 80056b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80056ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80056be:	4618      	mov	r0, r3
 80056c0:	f000 f991 	bl	80059e6 <HAL_SYSTICK_Config>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e00e      	b.n	80056ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2b0f      	cmp	r3, #15
 80056d2:	d80a      	bhi.n	80056ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80056d4:	2200      	movs	r2, #0
 80056d6:	6879      	ldr	r1, [r7, #4]
 80056d8:	f04f 30ff 	mov.w	r0, #4294967295
 80056dc:	f000 f94b 	bl	8005976 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80056e0:	4a06      	ldr	r2, [pc, #24]	; (80056fc <HAL_InitTick+0x5c>)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80056e6:	2300      	movs	r3, #0
 80056e8:	e000      	b.n	80056ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3708      	adds	r7, #8
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	20000030 	.word	0x20000030
 80056f8:	20000038 	.word	0x20000038
 80056fc:	20000034 	.word	0x20000034

08005700 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005700:	b480      	push	{r7}
 8005702:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005704:	4b05      	ldr	r3, [pc, #20]	; (800571c <HAL_IncTick+0x1c>)
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	461a      	mov	r2, r3
 800570a:	4b05      	ldr	r3, [pc, #20]	; (8005720 <HAL_IncTick+0x20>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4413      	add	r3, r2
 8005710:	4a03      	ldr	r2, [pc, #12]	; (8005720 <HAL_IncTick+0x20>)
 8005712:	6013      	str	r3, [r2, #0]
}
 8005714:	bf00      	nop
 8005716:	46bd      	mov	sp, r7
 8005718:	bc80      	pop	{r7}
 800571a:	4770      	bx	lr
 800571c:	20000038 	.word	0x20000038
 8005720:	20001ff0 	.word	0x20001ff0

08005724 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005724:	b480      	push	{r7}
 8005726:	af00      	add	r7, sp, #0
  return uwTick;
 8005728:	4b02      	ldr	r3, [pc, #8]	; (8005734 <HAL_GetTick+0x10>)
 800572a:	681b      	ldr	r3, [r3, #0]
}
 800572c:	4618      	mov	r0, r3
 800572e:	46bd      	mov	sp, r7
 8005730:	bc80      	pop	{r7}
 8005732:	4770      	bx	lr
 8005734:	20001ff0 	.word	0x20001ff0

08005738 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005740:	f7ff fff0 	bl	8005724 <HAL_GetTick>
 8005744:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005750:	d005      	beq.n	800575e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005752:	4b0a      	ldr	r3, [pc, #40]	; (800577c <HAL_Delay+0x44>)
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	461a      	mov	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	4413      	add	r3, r2
 800575c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800575e:	bf00      	nop
 8005760:	f7ff ffe0 	bl	8005724 <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	429a      	cmp	r2, r3
 800576e:	d8f7      	bhi.n	8005760 <HAL_Delay+0x28>
  {
  }
}
 8005770:	bf00      	nop
 8005772:	bf00      	nop
 8005774:	3710      	adds	r7, #16
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	20000038 	.word	0x20000038

08005780 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005780:	b480      	push	{r7}
 8005782:	b085      	sub	sp, #20
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f003 0307 	and.w	r3, r3, #7
 800578e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005790:	4b0c      	ldr	r3, [pc, #48]	; (80057c4 <__NVIC_SetPriorityGrouping+0x44>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800579c:	4013      	ands	r3, r2
 800579e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80057ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057b2:	4a04      	ldr	r2, [pc, #16]	; (80057c4 <__NVIC_SetPriorityGrouping+0x44>)
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	60d3      	str	r3, [r2, #12]
}
 80057b8:	bf00      	nop
 80057ba:	3714      	adds	r7, #20
 80057bc:	46bd      	mov	sp, r7
 80057be:	bc80      	pop	{r7}
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	e000ed00 	.word	0xe000ed00

080057c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80057c8:	b480      	push	{r7}
 80057ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057cc:	4b04      	ldr	r3, [pc, #16]	; (80057e0 <__NVIC_GetPriorityGrouping+0x18>)
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	0a1b      	lsrs	r3, r3, #8
 80057d2:	f003 0307 	and.w	r3, r3, #7
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	46bd      	mov	sp, r7
 80057da:	bc80      	pop	{r7}
 80057dc:	4770      	bx	lr
 80057de:	bf00      	nop
 80057e0:	e000ed00 	.word	0xe000ed00

080057e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	4603      	mov	r3, r0
 80057ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	db0b      	blt.n	800580e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057f6:	79fb      	ldrb	r3, [r7, #7]
 80057f8:	f003 021f 	and.w	r2, r3, #31
 80057fc:	4906      	ldr	r1, [pc, #24]	; (8005818 <__NVIC_EnableIRQ+0x34>)
 80057fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005802:	095b      	lsrs	r3, r3, #5
 8005804:	2001      	movs	r0, #1
 8005806:	fa00 f202 	lsl.w	r2, r0, r2
 800580a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800580e:	bf00      	nop
 8005810:	370c      	adds	r7, #12
 8005812:	46bd      	mov	sp, r7
 8005814:	bc80      	pop	{r7}
 8005816:	4770      	bx	lr
 8005818:	e000e100 	.word	0xe000e100

0800581c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	4603      	mov	r3, r0
 8005824:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800582a:	2b00      	cmp	r3, #0
 800582c:	db12      	blt.n	8005854 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800582e:	79fb      	ldrb	r3, [r7, #7]
 8005830:	f003 021f 	and.w	r2, r3, #31
 8005834:	490a      	ldr	r1, [pc, #40]	; (8005860 <__NVIC_DisableIRQ+0x44>)
 8005836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800583a:	095b      	lsrs	r3, r3, #5
 800583c:	2001      	movs	r0, #1
 800583e:	fa00 f202 	lsl.w	r2, r0, r2
 8005842:	3320      	adds	r3, #32
 8005844:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005848:	f3bf 8f4f 	dsb	sy
}
 800584c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800584e:	f3bf 8f6f 	isb	sy
}
 8005852:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005854:	bf00      	nop
 8005856:	370c      	adds	r7, #12
 8005858:	46bd      	mov	sp, r7
 800585a:	bc80      	pop	{r7}
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop
 8005860:	e000e100 	.word	0xe000e100

08005864 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	4603      	mov	r3, r0
 800586c:	6039      	str	r1, [r7, #0]
 800586e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005874:	2b00      	cmp	r3, #0
 8005876:	db0a      	blt.n	800588e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	b2da      	uxtb	r2, r3
 800587c:	490c      	ldr	r1, [pc, #48]	; (80058b0 <__NVIC_SetPriority+0x4c>)
 800587e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005882:	0112      	lsls	r2, r2, #4
 8005884:	b2d2      	uxtb	r2, r2
 8005886:	440b      	add	r3, r1
 8005888:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800588c:	e00a      	b.n	80058a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	b2da      	uxtb	r2, r3
 8005892:	4908      	ldr	r1, [pc, #32]	; (80058b4 <__NVIC_SetPriority+0x50>)
 8005894:	79fb      	ldrb	r3, [r7, #7]
 8005896:	f003 030f 	and.w	r3, r3, #15
 800589a:	3b04      	subs	r3, #4
 800589c:	0112      	lsls	r2, r2, #4
 800589e:	b2d2      	uxtb	r2, r2
 80058a0:	440b      	add	r3, r1
 80058a2:	761a      	strb	r2, [r3, #24]
}
 80058a4:	bf00      	nop
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bc80      	pop	{r7}
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	e000e100 	.word	0xe000e100
 80058b4:	e000ed00 	.word	0xe000ed00

080058b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b089      	sub	sp, #36	; 0x24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f003 0307 	and.w	r3, r3, #7
 80058ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058cc:	69fb      	ldr	r3, [r7, #28]
 80058ce:	f1c3 0307 	rsb	r3, r3, #7
 80058d2:	2b04      	cmp	r3, #4
 80058d4:	bf28      	it	cs
 80058d6:	2304      	movcs	r3, #4
 80058d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	3304      	adds	r3, #4
 80058de:	2b06      	cmp	r3, #6
 80058e0:	d902      	bls.n	80058e8 <NVIC_EncodePriority+0x30>
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	3b03      	subs	r3, #3
 80058e6:	e000      	b.n	80058ea <NVIC_EncodePriority+0x32>
 80058e8:	2300      	movs	r3, #0
 80058ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058ec:	f04f 32ff 	mov.w	r2, #4294967295
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	fa02 f303 	lsl.w	r3, r2, r3
 80058f6:	43da      	mvns	r2, r3
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	401a      	ands	r2, r3
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005900:	f04f 31ff 	mov.w	r1, #4294967295
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	fa01 f303 	lsl.w	r3, r1, r3
 800590a:	43d9      	mvns	r1, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005910:	4313      	orrs	r3, r2
         );
}
 8005912:	4618      	mov	r0, r3
 8005914:	3724      	adds	r7, #36	; 0x24
 8005916:	46bd      	mov	sp, r7
 8005918:	bc80      	pop	{r7}
 800591a:	4770      	bx	lr

0800591c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	3b01      	subs	r3, #1
 8005928:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800592c:	d301      	bcc.n	8005932 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800592e:	2301      	movs	r3, #1
 8005930:	e00f      	b.n	8005952 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005932:	4a0a      	ldr	r2, [pc, #40]	; (800595c <SysTick_Config+0x40>)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	3b01      	subs	r3, #1
 8005938:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800593a:	210f      	movs	r1, #15
 800593c:	f04f 30ff 	mov.w	r0, #4294967295
 8005940:	f7ff ff90 	bl	8005864 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005944:	4b05      	ldr	r3, [pc, #20]	; (800595c <SysTick_Config+0x40>)
 8005946:	2200      	movs	r2, #0
 8005948:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800594a:	4b04      	ldr	r3, [pc, #16]	; (800595c <SysTick_Config+0x40>)
 800594c:	2207      	movs	r2, #7
 800594e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3708      	adds	r7, #8
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	e000e010 	.word	0xe000e010

08005960 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f7ff ff09 	bl	8005780 <__NVIC_SetPriorityGrouping>
}
 800596e:	bf00      	nop
 8005970:	3708      	adds	r7, #8
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}

08005976 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005976:	b580      	push	{r7, lr}
 8005978:	b086      	sub	sp, #24
 800597a:	af00      	add	r7, sp, #0
 800597c:	4603      	mov	r3, r0
 800597e:	60b9      	str	r1, [r7, #8]
 8005980:	607a      	str	r2, [r7, #4]
 8005982:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005984:	2300      	movs	r3, #0
 8005986:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005988:	f7ff ff1e 	bl	80057c8 <__NVIC_GetPriorityGrouping>
 800598c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	68b9      	ldr	r1, [r7, #8]
 8005992:	6978      	ldr	r0, [r7, #20]
 8005994:	f7ff ff90 	bl	80058b8 <NVIC_EncodePriority>
 8005998:	4602      	mov	r2, r0
 800599a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800599e:	4611      	mov	r1, r2
 80059a0:	4618      	mov	r0, r3
 80059a2:	f7ff ff5f 	bl	8005864 <__NVIC_SetPriority>
}
 80059a6:	bf00      	nop
 80059a8:	3718      	adds	r7, #24
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}

080059ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b082      	sub	sp, #8
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	4603      	mov	r3, r0
 80059b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80059b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059bc:	4618      	mov	r0, r3
 80059be:	f7ff ff11 	bl	80057e4 <__NVIC_EnableIRQ>
}
 80059c2:	bf00      	nop
 80059c4:	3708      	adds	r7, #8
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}

080059ca <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b082      	sub	sp, #8
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	4603      	mov	r3, r0
 80059d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80059d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059d8:	4618      	mov	r0, r3
 80059da:	f7ff ff1f 	bl	800581c <__NVIC_DisableIRQ>
}
 80059de:	bf00      	nop
 80059e0:	3708      	adds	r7, #8
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80059e6:	b580      	push	{r7, lr}
 80059e8:	b082      	sub	sp, #8
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f7ff ff94 	bl	800591c <SysTick_Config>
 80059f4:	4603      	mov	r3, r0
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3708      	adds	r7, #8
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
	...

08005a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b08b      	sub	sp, #44	; 0x2c
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a12:	e169      	b.n	8005ce8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005a14:	2201      	movs	r2, #1
 8005a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a18:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	69fa      	ldr	r2, [r7, #28]
 8005a24:	4013      	ands	r3, r2
 8005a26:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	f040 8158 	bne.w	8005ce2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	4a9a      	ldr	r2, [pc, #616]	; (8005ca0 <HAL_GPIO_Init+0x2a0>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d05e      	beq.n	8005afa <HAL_GPIO_Init+0xfa>
 8005a3c:	4a98      	ldr	r2, [pc, #608]	; (8005ca0 <HAL_GPIO_Init+0x2a0>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d875      	bhi.n	8005b2e <HAL_GPIO_Init+0x12e>
 8005a42:	4a98      	ldr	r2, [pc, #608]	; (8005ca4 <HAL_GPIO_Init+0x2a4>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d058      	beq.n	8005afa <HAL_GPIO_Init+0xfa>
 8005a48:	4a96      	ldr	r2, [pc, #600]	; (8005ca4 <HAL_GPIO_Init+0x2a4>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d86f      	bhi.n	8005b2e <HAL_GPIO_Init+0x12e>
 8005a4e:	4a96      	ldr	r2, [pc, #600]	; (8005ca8 <HAL_GPIO_Init+0x2a8>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d052      	beq.n	8005afa <HAL_GPIO_Init+0xfa>
 8005a54:	4a94      	ldr	r2, [pc, #592]	; (8005ca8 <HAL_GPIO_Init+0x2a8>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d869      	bhi.n	8005b2e <HAL_GPIO_Init+0x12e>
 8005a5a:	4a94      	ldr	r2, [pc, #592]	; (8005cac <HAL_GPIO_Init+0x2ac>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d04c      	beq.n	8005afa <HAL_GPIO_Init+0xfa>
 8005a60:	4a92      	ldr	r2, [pc, #584]	; (8005cac <HAL_GPIO_Init+0x2ac>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d863      	bhi.n	8005b2e <HAL_GPIO_Init+0x12e>
 8005a66:	4a92      	ldr	r2, [pc, #584]	; (8005cb0 <HAL_GPIO_Init+0x2b0>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d046      	beq.n	8005afa <HAL_GPIO_Init+0xfa>
 8005a6c:	4a90      	ldr	r2, [pc, #576]	; (8005cb0 <HAL_GPIO_Init+0x2b0>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d85d      	bhi.n	8005b2e <HAL_GPIO_Init+0x12e>
 8005a72:	2b12      	cmp	r3, #18
 8005a74:	d82a      	bhi.n	8005acc <HAL_GPIO_Init+0xcc>
 8005a76:	2b12      	cmp	r3, #18
 8005a78:	d859      	bhi.n	8005b2e <HAL_GPIO_Init+0x12e>
 8005a7a:	a201      	add	r2, pc, #4	; (adr r2, 8005a80 <HAL_GPIO_Init+0x80>)
 8005a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a80:	08005afb 	.word	0x08005afb
 8005a84:	08005ad5 	.word	0x08005ad5
 8005a88:	08005ae7 	.word	0x08005ae7
 8005a8c:	08005b29 	.word	0x08005b29
 8005a90:	08005b2f 	.word	0x08005b2f
 8005a94:	08005b2f 	.word	0x08005b2f
 8005a98:	08005b2f 	.word	0x08005b2f
 8005a9c:	08005b2f 	.word	0x08005b2f
 8005aa0:	08005b2f 	.word	0x08005b2f
 8005aa4:	08005b2f 	.word	0x08005b2f
 8005aa8:	08005b2f 	.word	0x08005b2f
 8005aac:	08005b2f 	.word	0x08005b2f
 8005ab0:	08005b2f 	.word	0x08005b2f
 8005ab4:	08005b2f 	.word	0x08005b2f
 8005ab8:	08005b2f 	.word	0x08005b2f
 8005abc:	08005b2f 	.word	0x08005b2f
 8005ac0:	08005b2f 	.word	0x08005b2f
 8005ac4:	08005add 	.word	0x08005add
 8005ac8:	08005af1 	.word	0x08005af1
 8005acc:	4a79      	ldr	r2, [pc, #484]	; (8005cb4 <HAL_GPIO_Init+0x2b4>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d013      	beq.n	8005afa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005ad2:	e02c      	b.n	8005b2e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	623b      	str	r3, [r7, #32]
          break;
 8005ada:	e029      	b.n	8005b30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	3304      	adds	r3, #4
 8005ae2:	623b      	str	r3, [r7, #32]
          break;
 8005ae4:	e024      	b.n	8005b30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	3308      	adds	r3, #8
 8005aec:	623b      	str	r3, [r7, #32]
          break;
 8005aee:	e01f      	b.n	8005b30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	330c      	adds	r3, #12
 8005af6:	623b      	str	r3, [r7, #32]
          break;
 8005af8:	e01a      	b.n	8005b30 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d102      	bne.n	8005b08 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005b02:	2304      	movs	r3, #4
 8005b04:	623b      	str	r3, [r7, #32]
          break;
 8005b06:	e013      	b.n	8005b30 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d105      	bne.n	8005b1c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005b10:	2308      	movs	r3, #8
 8005b12:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	69fa      	ldr	r2, [r7, #28]
 8005b18:	611a      	str	r2, [r3, #16]
          break;
 8005b1a:	e009      	b.n	8005b30 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005b1c:	2308      	movs	r3, #8
 8005b1e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	69fa      	ldr	r2, [r7, #28]
 8005b24:	615a      	str	r2, [r3, #20]
          break;
 8005b26:	e003      	b.n	8005b30 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	623b      	str	r3, [r7, #32]
          break;
 8005b2c:	e000      	b.n	8005b30 <HAL_GPIO_Init+0x130>
          break;
 8005b2e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	2bff      	cmp	r3, #255	; 0xff
 8005b34:	d801      	bhi.n	8005b3a <HAL_GPIO_Init+0x13a>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	e001      	b.n	8005b3e <HAL_GPIO_Init+0x13e>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	3304      	adds	r3, #4
 8005b3e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	2bff      	cmp	r3, #255	; 0xff
 8005b44:	d802      	bhi.n	8005b4c <HAL_GPIO_Init+0x14c>
 8005b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b48:	009b      	lsls	r3, r3, #2
 8005b4a:	e002      	b.n	8005b52 <HAL_GPIO_Init+0x152>
 8005b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4e:	3b08      	subs	r3, #8
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	210f      	movs	r1, #15
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b60:	43db      	mvns	r3, r3
 8005b62:	401a      	ands	r2, r3
 8005b64:	6a39      	ldr	r1, [r7, #32]
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	fa01 f303 	lsl.w	r3, r1, r3
 8005b6c:	431a      	orrs	r2, r3
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	f000 80b1 	beq.w	8005ce2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005b80:	4b4d      	ldr	r3, [pc, #308]	; (8005cb8 <HAL_GPIO_Init+0x2b8>)
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	4a4c      	ldr	r2, [pc, #304]	; (8005cb8 <HAL_GPIO_Init+0x2b8>)
 8005b86:	f043 0301 	orr.w	r3, r3, #1
 8005b8a:	6193      	str	r3, [r2, #24]
 8005b8c:	4b4a      	ldr	r3, [pc, #296]	; (8005cb8 <HAL_GPIO_Init+0x2b8>)
 8005b8e:	699b      	ldr	r3, [r3, #24]
 8005b90:	f003 0301 	and.w	r3, r3, #1
 8005b94:	60bb      	str	r3, [r7, #8]
 8005b96:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005b98:	4a48      	ldr	r2, [pc, #288]	; (8005cbc <HAL_GPIO_Init+0x2bc>)
 8005b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9c:	089b      	lsrs	r3, r3, #2
 8005b9e:	3302      	adds	r3, #2
 8005ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ba4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba8:	f003 0303 	and.w	r3, r3, #3
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	220f      	movs	r2, #15
 8005bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb4:	43db      	mvns	r3, r3
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	4013      	ands	r3, r2
 8005bba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	4a40      	ldr	r2, [pc, #256]	; (8005cc0 <HAL_GPIO_Init+0x2c0>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d013      	beq.n	8005bec <HAL_GPIO_Init+0x1ec>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a3f      	ldr	r2, [pc, #252]	; (8005cc4 <HAL_GPIO_Init+0x2c4>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d00d      	beq.n	8005be8 <HAL_GPIO_Init+0x1e8>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a3e      	ldr	r2, [pc, #248]	; (8005cc8 <HAL_GPIO_Init+0x2c8>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d007      	beq.n	8005be4 <HAL_GPIO_Init+0x1e4>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a3d      	ldr	r2, [pc, #244]	; (8005ccc <HAL_GPIO_Init+0x2cc>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d101      	bne.n	8005be0 <HAL_GPIO_Init+0x1e0>
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e006      	b.n	8005bee <HAL_GPIO_Init+0x1ee>
 8005be0:	2304      	movs	r3, #4
 8005be2:	e004      	b.n	8005bee <HAL_GPIO_Init+0x1ee>
 8005be4:	2302      	movs	r3, #2
 8005be6:	e002      	b.n	8005bee <HAL_GPIO_Init+0x1ee>
 8005be8:	2301      	movs	r3, #1
 8005bea:	e000      	b.n	8005bee <HAL_GPIO_Init+0x1ee>
 8005bec:	2300      	movs	r3, #0
 8005bee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bf0:	f002 0203 	and.w	r2, r2, #3
 8005bf4:	0092      	lsls	r2, r2, #2
 8005bf6:	4093      	lsls	r3, r2
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005bfe:	492f      	ldr	r1, [pc, #188]	; (8005cbc <HAL_GPIO_Init+0x2bc>)
 8005c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c02:	089b      	lsrs	r3, r3, #2
 8005c04:	3302      	adds	r3, #2
 8005c06:	68fa      	ldr	r2, [r7, #12]
 8005c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d006      	beq.n	8005c26 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005c18:	4b2d      	ldr	r3, [pc, #180]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c1a:	689a      	ldr	r2, [r3, #8]
 8005c1c:	492c      	ldr	r1, [pc, #176]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	4313      	orrs	r3, r2
 8005c22:	608b      	str	r3, [r1, #8]
 8005c24:	e006      	b.n	8005c34 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005c26:	4b2a      	ldr	r3, [pc, #168]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c28:	689a      	ldr	r2, [r3, #8]
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	43db      	mvns	r3, r3
 8005c2e:	4928      	ldr	r1, [pc, #160]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c30:	4013      	ands	r3, r2
 8005c32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d006      	beq.n	8005c4e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005c40:	4b23      	ldr	r3, [pc, #140]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c42:	68da      	ldr	r2, [r3, #12]
 8005c44:	4922      	ldr	r1, [pc, #136]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	60cb      	str	r3, [r1, #12]
 8005c4c:	e006      	b.n	8005c5c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005c4e:	4b20      	ldr	r3, [pc, #128]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c50:	68da      	ldr	r2, [r3, #12]
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	43db      	mvns	r3, r3
 8005c56:	491e      	ldr	r1, [pc, #120]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d006      	beq.n	8005c76 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005c68:	4b19      	ldr	r3, [pc, #100]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c6a:	685a      	ldr	r2, [r3, #4]
 8005c6c:	4918      	ldr	r1, [pc, #96]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	604b      	str	r3, [r1, #4]
 8005c74:	e006      	b.n	8005c84 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005c76:	4b16      	ldr	r3, [pc, #88]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c78:	685a      	ldr	r2, [r3, #4]
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	43db      	mvns	r3, r3
 8005c7e:	4914      	ldr	r1, [pc, #80]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c80:	4013      	ands	r3, r2
 8005c82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d021      	beq.n	8005cd4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005c90:	4b0f      	ldr	r3, [pc, #60]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	490e      	ldr	r1, [pc, #56]	; (8005cd0 <HAL_GPIO_Init+0x2d0>)
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	600b      	str	r3, [r1, #0]
 8005c9c:	e021      	b.n	8005ce2 <HAL_GPIO_Init+0x2e2>
 8005c9e:	bf00      	nop
 8005ca0:	10320000 	.word	0x10320000
 8005ca4:	10310000 	.word	0x10310000
 8005ca8:	10220000 	.word	0x10220000
 8005cac:	10210000 	.word	0x10210000
 8005cb0:	10120000 	.word	0x10120000
 8005cb4:	10110000 	.word	0x10110000
 8005cb8:	40021000 	.word	0x40021000
 8005cbc:	40010000 	.word	0x40010000
 8005cc0:	40010800 	.word	0x40010800
 8005cc4:	40010c00 	.word	0x40010c00
 8005cc8:	40011000 	.word	0x40011000
 8005ccc:	40011400 	.word	0x40011400
 8005cd0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005cd4:	4b0b      	ldr	r3, [pc, #44]	; (8005d04 <HAL_GPIO_Init+0x304>)
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	43db      	mvns	r3, r3
 8005cdc:	4909      	ldr	r1, [pc, #36]	; (8005d04 <HAL_GPIO_Init+0x304>)
 8005cde:	4013      	ands	r3, r2
 8005ce0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cee:	fa22 f303 	lsr.w	r3, r2, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	f47f ae8e 	bne.w	8005a14 <HAL_GPIO_Init+0x14>
  }
}
 8005cf8:	bf00      	nop
 8005cfa:	bf00      	nop
 8005cfc:	372c      	adds	r7, #44	; 0x2c
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bc80      	pop	{r7}
 8005d02:	4770      	bx	lr
 8005d04:	40010400 	.word	0x40010400

08005d08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	460b      	mov	r3, r1
 8005d12:	807b      	strh	r3, [r7, #2]
 8005d14:	4613      	mov	r3, r2
 8005d16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005d18:	787b      	ldrb	r3, [r7, #1]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d003      	beq.n	8005d26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005d1e:	887a      	ldrh	r2, [r7, #2]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005d24:	e003      	b.n	8005d2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005d26:	887b      	ldrh	r3, [r7, #2]
 8005d28:	041a      	lsls	r2, r3, #16
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	611a      	str	r2, [r3, #16]
}
 8005d2e:	bf00      	nop
 8005d30:	370c      	adds	r7, #12
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bc80      	pop	{r7}
 8005d36:	4770      	bx	lr

08005d38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	4603      	mov	r3, r0
 8005d40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005d42:	4b08      	ldr	r3, [pc, #32]	; (8005d64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005d44:	695a      	ldr	r2, [r3, #20]
 8005d46:	88fb      	ldrh	r3, [r7, #6]
 8005d48:	4013      	ands	r3, r2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d006      	beq.n	8005d5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005d4e:	4a05      	ldr	r2, [pc, #20]	; (8005d64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005d50:	88fb      	ldrh	r3, [r7, #6]
 8005d52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005d54:	88fb      	ldrh	r3, [r7, #6]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f000 f806 	bl	8005d68 <HAL_GPIO_EXTI_Callback>
  }
}
 8005d5c:	bf00      	nop
 8005d5e:	3708      	adds	r7, #8
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	40010400 	.word	0x40010400

08005d68 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	4603      	mov	r3, r0
 8005d70:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005d72:	bf00      	nop
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bc80      	pop	{r7}
 8005d7a:	4770      	bx	lr

08005d7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d101      	bne.n	8005d8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e12b      	b.n	8005fe6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d106      	bne.n	8005da8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7fe f84e 	bl	8003e44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2224      	movs	r2, #36	; 0x24
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f022 0201 	bic.w	r2, r2, #1
 8005dbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005dce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005dde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005de0:	f001 fbca 	bl	8007578 <HAL_RCC_GetPCLK1Freq>
 8005de4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	4a81      	ldr	r2, [pc, #516]	; (8005ff0 <HAL_I2C_Init+0x274>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d807      	bhi.n	8005e00 <HAL_I2C_Init+0x84>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	4a80      	ldr	r2, [pc, #512]	; (8005ff4 <HAL_I2C_Init+0x278>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	bf94      	ite	ls
 8005df8:	2301      	movls	r3, #1
 8005dfa:	2300      	movhi	r3, #0
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	e006      	b.n	8005e0e <HAL_I2C_Init+0x92>
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	4a7d      	ldr	r2, [pc, #500]	; (8005ff8 <HAL_I2C_Init+0x27c>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	bf94      	ite	ls
 8005e08:	2301      	movls	r3, #1
 8005e0a:	2300      	movhi	r3, #0
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d001      	beq.n	8005e16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e0e7      	b.n	8005fe6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	4a78      	ldr	r2, [pc, #480]	; (8005ffc <HAL_I2C_Init+0x280>)
 8005e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1e:	0c9b      	lsrs	r3, r3, #18
 8005e20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	430a      	orrs	r2, r1
 8005e34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	6a1b      	ldr	r3, [r3, #32]
 8005e3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	4a6a      	ldr	r2, [pc, #424]	; (8005ff0 <HAL_I2C_Init+0x274>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d802      	bhi.n	8005e50 <HAL_I2C_Init+0xd4>
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	e009      	b.n	8005e64 <HAL_I2C_Init+0xe8>
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005e56:	fb02 f303 	mul.w	r3, r2, r3
 8005e5a:	4a69      	ldr	r2, [pc, #420]	; (8006000 <HAL_I2C_Init+0x284>)
 8005e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e60:	099b      	lsrs	r3, r3, #6
 8005e62:	3301      	adds	r3, #1
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	6812      	ldr	r2, [r2, #0]
 8005e68:	430b      	orrs	r3, r1
 8005e6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	69db      	ldr	r3, [r3, #28]
 8005e72:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005e76:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	495c      	ldr	r1, [pc, #368]	; (8005ff0 <HAL_I2C_Init+0x274>)
 8005e80:	428b      	cmp	r3, r1
 8005e82:	d819      	bhi.n	8005eb8 <HAL_I2C_Init+0x13c>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	1e59      	subs	r1, r3, #1
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	005b      	lsls	r3, r3, #1
 8005e8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e92:	1c59      	adds	r1, r3, #1
 8005e94:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005e98:	400b      	ands	r3, r1
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00a      	beq.n	8005eb4 <HAL_I2C_Init+0x138>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	1e59      	subs	r1, r3, #1
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	fbb1 f3f3 	udiv	r3, r1, r3
 8005eac:	3301      	adds	r3, #1
 8005eae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005eb2:	e051      	b.n	8005f58 <HAL_I2C_Init+0x1dc>
 8005eb4:	2304      	movs	r3, #4
 8005eb6:	e04f      	b.n	8005f58 <HAL_I2C_Init+0x1dc>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	689b      	ldr	r3, [r3, #8]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d111      	bne.n	8005ee4 <HAL_I2C_Init+0x168>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	1e58      	subs	r0, r3, #1
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6859      	ldr	r1, [r3, #4]
 8005ec8:	460b      	mov	r3, r1
 8005eca:	005b      	lsls	r3, r3, #1
 8005ecc:	440b      	add	r3, r1
 8005ece:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	bf0c      	ite	eq
 8005edc:	2301      	moveq	r3, #1
 8005ede:	2300      	movne	r3, #0
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	e012      	b.n	8005f0a <HAL_I2C_Init+0x18e>
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	1e58      	subs	r0, r3, #1
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6859      	ldr	r1, [r3, #4]
 8005eec:	460b      	mov	r3, r1
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	440b      	add	r3, r1
 8005ef2:	0099      	lsls	r1, r3, #2
 8005ef4:	440b      	add	r3, r1
 8005ef6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005efa:	3301      	adds	r3, #1
 8005efc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	bf0c      	ite	eq
 8005f04:	2301      	moveq	r3, #1
 8005f06:	2300      	movne	r3, #0
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d001      	beq.n	8005f12 <HAL_I2C_Init+0x196>
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e022      	b.n	8005f58 <HAL_I2C_Init+0x1dc>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10e      	bne.n	8005f38 <HAL_I2C_Init+0x1bc>
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	1e58      	subs	r0, r3, #1
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6859      	ldr	r1, [r3, #4]
 8005f22:	460b      	mov	r3, r1
 8005f24:	005b      	lsls	r3, r3, #1
 8005f26:	440b      	add	r3, r1
 8005f28:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f2c:	3301      	adds	r3, #1
 8005f2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f36:	e00f      	b.n	8005f58 <HAL_I2C_Init+0x1dc>
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	1e58      	subs	r0, r3, #1
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6859      	ldr	r1, [r3, #4]
 8005f40:	460b      	mov	r3, r1
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	440b      	add	r3, r1
 8005f46:	0099      	lsls	r1, r3, #2
 8005f48:	440b      	add	r3, r1
 8005f4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f4e:	3301      	adds	r3, #1
 8005f50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f54:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005f58:	6879      	ldr	r1, [r7, #4]
 8005f5a:	6809      	ldr	r1, [r1, #0]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	69da      	ldr	r2, [r3, #28]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	431a      	orrs	r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005f86:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005f8a:	687a      	ldr	r2, [r7, #4]
 8005f8c:	6911      	ldr	r1, [r2, #16]
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	68d2      	ldr	r2, [r2, #12]
 8005f92:	4311      	orrs	r1, r2
 8005f94:	687a      	ldr	r2, [r7, #4]
 8005f96:	6812      	ldr	r2, [r2, #0]
 8005f98:	430b      	orrs	r3, r1
 8005f9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	695a      	ldr	r2, [r3, #20]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	699b      	ldr	r3, [r3, #24]
 8005fae:	431a      	orrs	r2, r3
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	430a      	orrs	r2, r1
 8005fb6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f042 0201 	orr.w	r2, r2, #1
 8005fc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2220      	movs	r2, #32
 8005fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3710      	adds	r7, #16
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	000186a0 	.word	0x000186a0
 8005ff4:	001e847f 	.word	0x001e847f
 8005ff8:	003d08ff 	.word	0x003d08ff
 8005ffc:	431bde83 	.word	0x431bde83
 8006000:	10624dd3 	.word	0x10624dd3

08006004 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b088      	sub	sp, #32
 8006008:	af02      	add	r7, sp, #8
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	607a      	str	r2, [r7, #4]
 800600e:	461a      	mov	r2, r3
 8006010:	460b      	mov	r3, r1
 8006012:	817b      	strh	r3, [r7, #10]
 8006014:	4613      	mov	r3, r2
 8006016:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006018:	f7ff fb84 	bl	8005724 <HAL_GetTick>
 800601c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b20      	cmp	r3, #32
 8006028:	f040 80e0 	bne.w	80061ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	9300      	str	r3, [sp, #0]
 8006030:	2319      	movs	r3, #25
 8006032:	2201      	movs	r2, #1
 8006034:	4970      	ldr	r1, [pc, #448]	; (80061f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8006036:	68f8      	ldr	r0, [r7, #12]
 8006038:	f000 fc9e 	bl	8006978 <I2C_WaitOnFlagUntilTimeout>
 800603c:	4603      	mov	r3, r0
 800603e:	2b00      	cmp	r3, #0
 8006040:	d001      	beq.n	8006046 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006042:	2302      	movs	r3, #2
 8006044:	e0d3      	b.n	80061ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800604c:	2b01      	cmp	r3, #1
 800604e:	d101      	bne.n	8006054 <HAL_I2C_Master_Transmit+0x50>
 8006050:	2302      	movs	r3, #2
 8006052:	e0cc      	b.n	80061ee <HAL_I2C_Master_Transmit+0x1ea>
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 0301 	and.w	r3, r3, #1
 8006066:	2b01      	cmp	r3, #1
 8006068:	d007      	beq.n	800607a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f042 0201 	orr.w	r2, r2, #1
 8006078:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006088:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2221      	movs	r2, #33	; 0x21
 800608e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2210      	movs	r2, #16
 8006096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2200      	movs	r2, #0
 800609e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	893a      	ldrh	r2, [r7, #8]
 80060aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060b0:	b29a      	uxth	r2, r3
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	4a50      	ldr	r2, [pc, #320]	; (80061fc <HAL_I2C_Master_Transmit+0x1f8>)
 80060ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80060bc:	8979      	ldrh	r1, [r7, #10]
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	6a3a      	ldr	r2, [r7, #32]
 80060c2:	68f8      	ldr	r0, [r7, #12]
 80060c4:	f000 fb08 	bl	80066d8 <I2C_MasterRequestWrite>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d001      	beq.n	80060d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e08d      	b.n	80061ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060d2:	2300      	movs	r3, #0
 80060d4:	613b      	str	r3, [r7, #16]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	695b      	ldr	r3, [r3, #20]
 80060dc:	613b      	str	r3, [r7, #16]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	613b      	str	r3, [r7, #16]
 80060e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80060e8:	e066      	b.n	80061b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060ea:	697a      	ldr	r2, [r7, #20]
 80060ec:	6a39      	ldr	r1, [r7, #32]
 80060ee:	68f8      	ldr	r0, [r7, #12]
 80060f0:	f000 fd5c 	bl	8006bac <I2C_WaitOnTXEFlagUntilTimeout>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00d      	beq.n	8006116 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060fe:	2b04      	cmp	r3, #4
 8006100:	d107      	bne.n	8006112 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006110:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e06b      	b.n	80061ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800611a:	781a      	ldrb	r2, [r3, #0]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006126:	1c5a      	adds	r2, r3, #1
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006130:	b29b      	uxth	r3, r3
 8006132:	3b01      	subs	r3, #1
 8006134:	b29a      	uxth	r2, r3
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800613e:	3b01      	subs	r3, #1
 8006140:	b29a      	uxth	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	695b      	ldr	r3, [r3, #20]
 800614c:	f003 0304 	and.w	r3, r3, #4
 8006150:	2b04      	cmp	r3, #4
 8006152:	d11b      	bne.n	800618c <HAL_I2C_Master_Transmit+0x188>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006158:	2b00      	cmp	r3, #0
 800615a:	d017      	beq.n	800618c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006160:	781a      	ldrb	r2, [r3, #0]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616c:	1c5a      	adds	r2, r3, #1
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006176:	b29b      	uxth	r3, r3
 8006178:	3b01      	subs	r3, #1
 800617a:	b29a      	uxth	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006184:	3b01      	subs	r3, #1
 8006186:	b29a      	uxth	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	6a39      	ldr	r1, [r7, #32]
 8006190:	68f8      	ldr	r0, [r7, #12]
 8006192:	f000 fd53 	bl	8006c3c <I2C_WaitOnBTFFlagUntilTimeout>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d00d      	beq.n	80061b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a0:	2b04      	cmp	r3, #4
 80061a2:	d107      	bne.n	80061b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e01a      	b.n	80061ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d194      	bne.n	80060ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2220      	movs	r2, #32
 80061d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2200      	movs	r2, #0
 80061dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80061e8:	2300      	movs	r3, #0
 80061ea:	e000      	b.n	80061ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80061ec:	2302      	movs	r3, #2
  }
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3718      	adds	r7, #24
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop
 80061f8:	00100002 	.word	0x00100002
 80061fc:	ffff0000 	.word	0xffff0000

08006200 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b08c      	sub	sp, #48	; 0x30
 8006204:	af02      	add	r7, sp, #8
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	607a      	str	r2, [r7, #4]
 800620a:	461a      	mov	r2, r3
 800620c:	460b      	mov	r3, r1
 800620e:	817b      	strh	r3, [r7, #10]
 8006210:	4613      	mov	r3, r2
 8006212:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8006214:	2300      	movs	r3, #0
 8006216:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006218:	f7ff fa84 	bl	8005724 <HAL_GetTick>
 800621c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006224:	b2db      	uxtb	r3, r3
 8006226:	2b20      	cmp	r3, #32
 8006228:	f040 824b 	bne.w	80066c2 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800622c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622e:	9300      	str	r3, [sp, #0]
 8006230:	2319      	movs	r3, #25
 8006232:	2201      	movs	r2, #1
 8006234:	497f      	ldr	r1, [pc, #508]	; (8006434 <HAL_I2C_Master_Receive+0x234>)
 8006236:	68f8      	ldr	r0, [r7, #12]
 8006238:	f000 fb9e 	bl	8006978 <I2C_WaitOnFlagUntilTimeout>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d001      	beq.n	8006246 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8006242:	2302      	movs	r3, #2
 8006244:	e23e      	b.n	80066c4 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800624c:	2b01      	cmp	r3, #1
 800624e:	d101      	bne.n	8006254 <HAL_I2C_Master_Receive+0x54>
 8006250:	2302      	movs	r3, #2
 8006252:	e237      	b.n	80066c4 <HAL_I2C_Master_Receive+0x4c4>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	2b01      	cmp	r3, #1
 8006268:	d007      	beq.n	800627a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f042 0201 	orr.w	r2, r2, #1
 8006278:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006288:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2222      	movs	r2, #34	; 0x22
 800628e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2210      	movs	r2, #16
 8006296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2200      	movs	r2, #0
 800629e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	893a      	ldrh	r2, [r7, #8]
 80062aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	4a5f      	ldr	r2, [pc, #380]	; (8006438 <HAL_I2C_Master_Receive+0x238>)
 80062ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80062bc:	8979      	ldrh	r1, [r7, #10]
 80062be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f000 fa8a 	bl	80067dc <I2C_MasterRequestRead>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e1f8      	b.n	80066c4 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d113      	bne.n	8006302 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062da:	2300      	movs	r3, #0
 80062dc:	61fb      	str	r3, [r7, #28]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	695b      	ldr	r3, [r3, #20]
 80062e4:	61fb      	str	r3, [r7, #28]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	699b      	ldr	r3, [r3, #24]
 80062ec:	61fb      	str	r3, [r7, #28]
 80062ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062fe:	601a      	str	r2, [r3, #0]
 8006300:	e1cc      	b.n	800669c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006306:	2b01      	cmp	r3, #1
 8006308:	d11e      	bne.n	8006348 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006318:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800631a:	b672      	cpsid	i
}
 800631c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800631e:	2300      	movs	r3, #0
 8006320:	61bb      	str	r3, [r7, #24]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	695b      	ldr	r3, [r3, #20]
 8006328:	61bb      	str	r3, [r7, #24]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	61bb      	str	r3, [r7, #24]
 8006332:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006342:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006344:	b662      	cpsie	i
}
 8006346:	e035      	b.n	80063b4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800634c:	2b02      	cmp	r3, #2
 800634e:	d11e      	bne.n	800638e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800635e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006360:	b672      	cpsid	i
}
 8006362:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006364:	2300      	movs	r3, #0
 8006366:	617b      	str	r3, [r7, #20]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	617b      	str	r3, [r7, #20]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	699b      	ldr	r3, [r3, #24]
 8006376:	617b      	str	r3, [r7, #20]
 8006378:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006388:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800638a:	b662      	cpsie	i
}
 800638c:	e012      	b.n	80063b4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800639c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800639e:	2300      	movs	r3, #0
 80063a0:	613b      	str	r3, [r7, #16]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	695b      	ldr	r3, [r3, #20]
 80063a8:	613b      	str	r3, [r7, #16]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	699b      	ldr	r3, [r3, #24]
 80063b0:	613b      	str	r3, [r7, #16]
 80063b2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80063b4:	e172      	b.n	800669c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063ba:	2b03      	cmp	r3, #3
 80063bc:	f200 811f 	bhi.w	80065fe <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d123      	bne.n	8006410 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80063cc:	68f8      	ldr	r0, [r7, #12]
 80063ce:	f000 fc7d 	bl	8006ccc <I2C_WaitOnRXNEFlagUntilTimeout>
 80063d2:	4603      	mov	r3, r0
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d001      	beq.n	80063dc <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	e173      	b.n	80066c4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	691a      	ldr	r2, [r3, #16]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e6:	b2d2      	uxtb	r2, r2
 80063e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ee:	1c5a      	adds	r2, r3, #1
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063f8:	3b01      	subs	r3, #1
 80063fa:	b29a      	uxth	r2, r3
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006404:	b29b      	uxth	r3, r3
 8006406:	3b01      	subs	r3, #1
 8006408:	b29a      	uxth	r2, r3
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800640e:	e145      	b.n	800669c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006414:	2b02      	cmp	r3, #2
 8006416:	d152      	bne.n	80064be <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641a:	9300      	str	r3, [sp, #0]
 800641c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800641e:	2200      	movs	r2, #0
 8006420:	4906      	ldr	r1, [pc, #24]	; (800643c <HAL_I2C_Master_Receive+0x23c>)
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	f000 faa8 	bl	8006978 <I2C_WaitOnFlagUntilTimeout>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d008      	beq.n	8006440 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e148      	b.n	80066c4 <HAL_I2C_Master_Receive+0x4c4>
 8006432:	bf00      	nop
 8006434:	00100002 	.word	0x00100002
 8006438:	ffff0000 	.word	0xffff0000
 800643c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006440:	b672      	cpsid	i
}
 8006442:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006452:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	691a      	ldr	r2, [r3, #16]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645e:	b2d2      	uxtb	r2, r2
 8006460:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006466:	1c5a      	adds	r2, r3, #1
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006470:	3b01      	subs	r3, #1
 8006472:	b29a      	uxth	r2, r3
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800647c:	b29b      	uxth	r3, r3
 800647e:	3b01      	subs	r3, #1
 8006480:	b29a      	uxth	r2, r3
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006486:	b662      	cpsie	i
}
 8006488:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	691a      	ldr	r2, [r3, #16]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006494:	b2d2      	uxtb	r2, r2
 8006496:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649c:	1c5a      	adds	r2, r3, #1
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064a6:	3b01      	subs	r3, #1
 80064a8:	b29a      	uxth	r2, r3
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	3b01      	subs	r3, #1
 80064b6:	b29a      	uxth	r2, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064bc:	e0ee      	b.n	800669c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c0:	9300      	str	r3, [sp, #0]
 80064c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c4:	2200      	movs	r2, #0
 80064c6:	4981      	ldr	r1, [pc, #516]	; (80066cc <HAL_I2C_Master_Receive+0x4cc>)
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f000 fa55 	bl	8006978 <I2C_WaitOnFlagUntilTimeout>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e0f5      	b.n	80066c4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80064e8:	b672      	cpsid	i
}
 80064ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	691a      	ldr	r2, [r3, #16]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f6:	b2d2      	uxtb	r2, r2
 80064f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064fe:	1c5a      	adds	r2, r3, #1
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006508:	3b01      	subs	r3, #1
 800650a:	b29a      	uxth	r2, r3
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006514:	b29b      	uxth	r3, r3
 8006516:	3b01      	subs	r3, #1
 8006518:	b29a      	uxth	r2, r3
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800651e:	4b6c      	ldr	r3, [pc, #432]	; (80066d0 <HAL_I2C_Master_Receive+0x4d0>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	08db      	lsrs	r3, r3, #3
 8006524:	4a6b      	ldr	r2, [pc, #428]	; (80066d4 <HAL_I2C_Master_Receive+0x4d4>)
 8006526:	fba2 2303 	umull	r2, r3, r2, r3
 800652a:	0a1a      	lsrs	r2, r3, #8
 800652c:	4613      	mov	r3, r2
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	4413      	add	r3, r2
 8006532:	00da      	lsls	r2, r3, #3
 8006534:	1ad3      	subs	r3, r2, r3
 8006536:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006538:	6a3b      	ldr	r3, [r7, #32]
 800653a:	3b01      	subs	r3, #1
 800653c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800653e:	6a3b      	ldr	r3, [r7, #32]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d118      	bne.n	8006576 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2200      	movs	r2, #0
 8006548:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2220      	movs	r2, #32
 800654e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655e:	f043 0220 	orr.w	r2, r3, #32
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8006566:	b662      	cpsie	i
}
 8006568:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e0a6      	b.n	80066c4 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	695b      	ldr	r3, [r3, #20]
 800657c:	f003 0304 	and.w	r3, r3, #4
 8006580:	2b04      	cmp	r3, #4
 8006582:	d1d9      	bne.n	8006538 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006592:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	691a      	ldr	r2, [r3, #16]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659e:	b2d2      	uxtb	r2, r2
 80065a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a6:	1c5a      	adds	r2, r3, #1
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065b0:	3b01      	subs	r3, #1
 80065b2:	b29a      	uxth	r2, r3
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065bc:	b29b      	uxth	r3, r3
 80065be:	3b01      	subs	r3, #1
 80065c0:	b29a      	uxth	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80065c6:	b662      	cpsie	i
}
 80065c8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	691a      	ldr	r2, [r3, #16]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d4:	b2d2      	uxtb	r2, r2
 80065d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065dc:	1c5a      	adds	r2, r3, #1
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065e6:	3b01      	subs	r3, #1
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	3b01      	subs	r3, #1
 80065f6:	b29a      	uxth	r2, r3
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80065fc:	e04e      	b.n	800669c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006600:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006602:	68f8      	ldr	r0, [r7, #12]
 8006604:	f000 fb62 	bl	8006ccc <I2C_WaitOnRXNEFlagUntilTimeout>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d001      	beq.n	8006612 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e058      	b.n	80066c4 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	691a      	ldr	r2, [r3, #16]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800661c:	b2d2      	uxtb	r2, r2
 800661e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006624:	1c5a      	adds	r2, r3, #1
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800662e:	3b01      	subs	r3, #1
 8006630:	b29a      	uxth	r2, r3
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800663a:	b29b      	uxth	r3, r3
 800663c:	3b01      	subs	r3, #1
 800663e:	b29a      	uxth	r2, r3
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	695b      	ldr	r3, [r3, #20]
 800664a:	f003 0304 	and.w	r3, r3, #4
 800664e:	2b04      	cmp	r3, #4
 8006650:	d124      	bne.n	800669c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006656:	2b03      	cmp	r3, #3
 8006658:	d107      	bne.n	800666a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006668:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	691a      	ldr	r2, [r3, #16]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006674:	b2d2      	uxtb	r2, r2
 8006676:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667c:	1c5a      	adds	r2, r3, #1
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006686:	3b01      	subs	r3, #1
 8006688:	b29a      	uxth	r2, r3
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006692:	b29b      	uxth	r3, r3
 8006694:	3b01      	subs	r3, #1
 8006696:	b29a      	uxth	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f47f ae88 	bne.w	80063b6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2220      	movs	r2, #32
 80066aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80066be:	2300      	movs	r3, #0
 80066c0:	e000      	b.n	80066c4 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80066c2:	2302      	movs	r3, #2
  }
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3728      	adds	r7, #40	; 0x28
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	00010004 	.word	0x00010004
 80066d0:	20000030 	.word	0x20000030
 80066d4:	14f8b589 	.word	0x14f8b589

080066d8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b088      	sub	sp, #32
 80066dc:	af02      	add	r7, sp, #8
 80066de:	60f8      	str	r0, [r7, #12]
 80066e0:	607a      	str	r2, [r7, #4]
 80066e2:	603b      	str	r3, [r7, #0]
 80066e4:	460b      	mov	r3, r1
 80066e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	2b08      	cmp	r3, #8
 80066f2:	d006      	beq.n	8006702 <I2C_MasterRequestWrite+0x2a>
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d003      	beq.n	8006702 <I2C_MasterRequestWrite+0x2a>
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006700:	d108      	bne.n	8006714 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006710:	601a      	str	r2, [r3, #0]
 8006712:	e00b      	b.n	800672c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006718:	2b12      	cmp	r3, #18
 800671a:	d107      	bne.n	800672c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800672a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	9300      	str	r3, [sp, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006738:	68f8      	ldr	r0, [r7, #12]
 800673a:	f000 f91d 	bl	8006978 <I2C_WaitOnFlagUntilTimeout>
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d00d      	beq.n	8006760 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800674e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006752:	d103      	bne.n	800675c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f44f 7200 	mov.w	r2, #512	; 0x200
 800675a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e035      	b.n	80067cc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	691b      	ldr	r3, [r3, #16]
 8006764:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006768:	d108      	bne.n	800677c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800676a:	897b      	ldrh	r3, [r7, #10]
 800676c:	b2db      	uxtb	r3, r3
 800676e:	461a      	mov	r2, r3
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006778:	611a      	str	r2, [r3, #16]
 800677a:	e01b      	b.n	80067b4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800677c:	897b      	ldrh	r3, [r7, #10]
 800677e:	11db      	asrs	r3, r3, #7
 8006780:	b2db      	uxtb	r3, r3
 8006782:	f003 0306 	and.w	r3, r3, #6
 8006786:	b2db      	uxtb	r3, r3
 8006788:	f063 030f 	orn	r3, r3, #15
 800678c:	b2da      	uxtb	r2, r3
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	687a      	ldr	r2, [r7, #4]
 8006798:	490e      	ldr	r1, [pc, #56]	; (80067d4 <I2C_MasterRequestWrite+0xfc>)
 800679a:	68f8      	ldr	r0, [r7, #12]
 800679c:	f000 f966 	bl	8006a6c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d001      	beq.n	80067aa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e010      	b.n	80067cc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80067aa:	897b      	ldrh	r3, [r7, #10]
 80067ac:	b2da      	uxtb	r2, r3
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	4907      	ldr	r1, [pc, #28]	; (80067d8 <I2C_MasterRequestWrite+0x100>)
 80067ba:	68f8      	ldr	r0, [r7, #12]
 80067bc:	f000 f956 	bl	8006a6c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d001      	beq.n	80067ca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e000      	b.n	80067cc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80067ca:	2300      	movs	r3, #0
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3718      	adds	r7, #24
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}
 80067d4:	00010008 	.word	0x00010008
 80067d8:	00010002 	.word	0x00010002

080067dc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b088      	sub	sp, #32
 80067e0:	af02      	add	r7, sp, #8
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	607a      	str	r2, [r7, #4]
 80067e6:	603b      	str	r3, [r7, #0]
 80067e8:	460b      	mov	r3, r1
 80067ea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067f0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006800:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	2b08      	cmp	r3, #8
 8006806:	d006      	beq.n	8006816 <I2C_MasterRequestRead+0x3a>
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d003      	beq.n	8006816 <I2C_MasterRequestRead+0x3a>
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006814:	d108      	bne.n	8006828 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006824:	601a      	str	r2, [r3, #0]
 8006826:	e00b      	b.n	8006840 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800682c:	2b11      	cmp	r3, #17
 800682e:	d107      	bne.n	8006840 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800683e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	9300      	str	r3, [sp, #0]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800684c:	68f8      	ldr	r0, [r7, #12]
 800684e:	f000 f893 	bl	8006978 <I2C_WaitOnFlagUntilTimeout>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d00d      	beq.n	8006874 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006862:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006866:	d103      	bne.n	8006870 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800686e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006870:	2303      	movs	r3, #3
 8006872:	e079      	b.n	8006968 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800687c:	d108      	bne.n	8006890 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800687e:	897b      	ldrh	r3, [r7, #10]
 8006880:	b2db      	uxtb	r3, r3
 8006882:	f043 0301 	orr.w	r3, r3, #1
 8006886:	b2da      	uxtb	r2, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	611a      	str	r2, [r3, #16]
 800688e:	e05f      	b.n	8006950 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006890:	897b      	ldrh	r3, [r7, #10]
 8006892:	11db      	asrs	r3, r3, #7
 8006894:	b2db      	uxtb	r3, r3
 8006896:	f003 0306 	and.w	r3, r3, #6
 800689a:	b2db      	uxtb	r3, r3
 800689c:	f063 030f 	orn	r3, r3, #15
 80068a0:	b2da      	uxtb	r2, r3
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	4930      	ldr	r1, [pc, #192]	; (8006970 <I2C_MasterRequestRead+0x194>)
 80068ae:	68f8      	ldr	r0, [r7, #12]
 80068b0:	f000 f8dc 	bl	8006a6c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d001      	beq.n	80068be <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e054      	b.n	8006968 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80068be:	897b      	ldrh	r3, [r7, #10]
 80068c0:	b2da      	uxtb	r2, r3
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	687a      	ldr	r2, [r7, #4]
 80068cc:	4929      	ldr	r1, [pc, #164]	; (8006974 <I2C_MasterRequestRead+0x198>)
 80068ce:	68f8      	ldr	r0, [r7, #12]
 80068d0:	f000 f8cc 	bl	8006a6c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e044      	b.n	8006968 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068de:	2300      	movs	r3, #0
 80068e0:	613b      	str	r3, [r7, #16]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	695b      	ldr	r3, [r3, #20]
 80068e8:	613b      	str	r3, [r7, #16]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	613b      	str	r3, [r7, #16]
 80068f2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006902:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	9300      	str	r3, [sp, #0]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f000 f831 	bl	8006978 <I2C_WaitOnFlagUntilTimeout>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d00d      	beq.n	8006938 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006926:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800692a:	d103      	bne.n	8006934 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006932:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	e017      	b.n	8006968 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006938:	897b      	ldrh	r3, [r7, #10]
 800693a:	11db      	asrs	r3, r3, #7
 800693c:	b2db      	uxtb	r3, r3
 800693e:	f003 0306 	and.w	r3, r3, #6
 8006942:	b2db      	uxtb	r3, r3
 8006944:	f063 030e 	orn	r3, r3, #14
 8006948:	b2da      	uxtb	r2, r3
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	687a      	ldr	r2, [r7, #4]
 8006954:	4907      	ldr	r1, [pc, #28]	; (8006974 <I2C_MasterRequestRead+0x198>)
 8006956:	68f8      	ldr	r0, [r7, #12]
 8006958:	f000 f888 	bl	8006a6c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d001      	beq.n	8006966 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e000      	b.n	8006968 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3718      	adds	r7, #24
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}
 8006970:	00010008 	.word	0x00010008
 8006974:	00010002 	.word	0x00010002

08006978 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	603b      	str	r3, [r7, #0]
 8006984:	4613      	mov	r3, r2
 8006986:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006988:	e048      	b.n	8006a1c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006990:	d044      	beq.n	8006a1c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006992:	f7fe fec7 	bl	8005724 <HAL_GetTick>
 8006996:	4602      	mov	r2, r0
 8006998:	69bb      	ldr	r3, [r7, #24]
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	683a      	ldr	r2, [r7, #0]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d302      	bcc.n	80069a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d139      	bne.n	8006a1c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	0c1b      	lsrs	r3, r3, #16
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d10d      	bne.n	80069ce <I2C_WaitOnFlagUntilTimeout+0x56>
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	43da      	mvns	r2, r3
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	4013      	ands	r3, r2
 80069be:	b29b      	uxth	r3, r3
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	bf0c      	ite	eq
 80069c4:	2301      	moveq	r3, #1
 80069c6:	2300      	movne	r3, #0
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	461a      	mov	r2, r3
 80069cc:	e00c      	b.n	80069e8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	699b      	ldr	r3, [r3, #24]
 80069d4:	43da      	mvns	r2, r3
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	4013      	ands	r3, r2
 80069da:	b29b      	uxth	r3, r3
 80069dc:	2b00      	cmp	r3, #0
 80069de:	bf0c      	ite	eq
 80069e0:	2301      	moveq	r3, #1
 80069e2:	2300      	movne	r3, #0
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	461a      	mov	r2, r3
 80069e8:	79fb      	ldrb	r3, [r7, #7]
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d116      	bne.n	8006a1c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2200      	movs	r2, #0
 80069f2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2220      	movs	r2, #32
 80069f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2200      	movs	r2, #0
 8006a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a08:	f043 0220 	orr.w	r2, r3, #32
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2200      	movs	r2, #0
 8006a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e023      	b.n	8006a64 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	0c1b      	lsrs	r3, r3, #16
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d10d      	bne.n	8006a42 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	695b      	ldr	r3, [r3, #20]
 8006a2c:	43da      	mvns	r2, r3
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	4013      	ands	r3, r2
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	bf0c      	ite	eq
 8006a38:	2301      	moveq	r3, #1
 8006a3a:	2300      	movne	r3, #0
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	461a      	mov	r2, r3
 8006a40:	e00c      	b.n	8006a5c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	699b      	ldr	r3, [r3, #24]
 8006a48:	43da      	mvns	r2, r3
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	bf0c      	ite	eq
 8006a54:	2301      	moveq	r3, #1
 8006a56:	2300      	movne	r3, #0
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	79fb      	ldrb	r3, [r7, #7]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d093      	beq.n	800698a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3710      	adds	r7, #16
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	607a      	str	r2, [r7, #4]
 8006a78:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006a7a:	e071      	b.n	8006b60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	695b      	ldr	r3, [r3, #20]
 8006a82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a8a:	d123      	bne.n	8006ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a9a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006aa4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2220      	movs	r2, #32
 8006ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac0:	f043 0204 	orr.w	r2, r3, #4
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e067      	b.n	8006ba4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ada:	d041      	beq.n	8006b60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006adc:	f7fe fe22 	bl	8005724 <HAL_GetTick>
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	1ad3      	subs	r3, r2, r3
 8006ae6:	687a      	ldr	r2, [r7, #4]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d302      	bcc.n	8006af2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d136      	bne.n	8006b60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	0c1b      	lsrs	r3, r3, #16
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d10c      	bne.n	8006b16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	695b      	ldr	r3, [r3, #20]
 8006b02:	43da      	mvns	r2, r3
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	4013      	ands	r3, r2
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	bf14      	ite	ne
 8006b0e:	2301      	movne	r3, #1
 8006b10:	2300      	moveq	r3, #0
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	e00b      	b.n	8006b2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	699b      	ldr	r3, [r3, #24]
 8006b1c:	43da      	mvns	r2, r3
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	4013      	ands	r3, r2
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	bf14      	ite	ne
 8006b28:	2301      	movne	r3, #1
 8006b2a:	2300      	moveq	r3, #0
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d016      	beq.n	8006b60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2200      	movs	r2, #0
 8006b36:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2220      	movs	r2, #32
 8006b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b4c:	f043 0220 	orr.w	r2, r3, #32
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e021      	b.n	8006ba4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	0c1b      	lsrs	r3, r3, #16
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d10c      	bne.n	8006b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	695b      	ldr	r3, [r3, #20]
 8006b70:	43da      	mvns	r2, r3
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	4013      	ands	r3, r2
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	bf14      	ite	ne
 8006b7c:	2301      	movne	r3, #1
 8006b7e:	2300      	moveq	r3, #0
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	e00b      	b.n	8006b9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	699b      	ldr	r3, [r3, #24]
 8006b8a:	43da      	mvns	r2, r3
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	4013      	ands	r3, r2
 8006b90:	b29b      	uxth	r3, r3
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	bf14      	ite	ne
 8006b96:	2301      	movne	r3, #1
 8006b98:	2300      	moveq	r3, #0
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f47f af6d 	bne.w	8006a7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3710      	adds	r7, #16
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006bb8:	e034      	b.n	8006c24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f000 f8e3 	bl	8006d86 <I2C_IsAcknowledgeFailed>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d001      	beq.n	8006bca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e034      	b.n	8006c34 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bd0:	d028      	beq.n	8006c24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bd2:	f7fe fda7 	bl	8005724 <HAL_GetTick>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	68ba      	ldr	r2, [r7, #8]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d302      	bcc.n	8006be8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d11d      	bne.n	8006c24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bf2:	2b80      	cmp	r3, #128	; 0x80
 8006bf4:	d016      	beq.n	8006c24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2220      	movs	r2, #32
 8006c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c10:	f043 0220 	orr.w	r2, r3, #32
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	e007      	b.n	8006c34 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	695b      	ldr	r3, [r3, #20]
 8006c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c2e:	2b80      	cmp	r3, #128	; 0x80
 8006c30:	d1c3      	bne.n	8006bba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006c32:	2300      	movs	r3, #0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3710      	adds	r7, #16
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006c48:	e034      	b.n	8006cb4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c4a:	68f8      	ldr	r0, [r7, #12]
 8006c4c:	f000 f89b 	bl	8006d86 <I2C_IsAcknowledgeFailed>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d001      	beq.n	8006c5a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	e034      	b.n	8006cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c60:	d028      	beq.n	8006cb4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c62:	f7fe fd5f 	bl	8005724 <HAL_GetTick>
 8006c66:	4602      	mov	r2, r0
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	1ad3      	subs	r3, r2, r3
 8006c6c:	68ba      	ldr	r2, [r7, #8]
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	d302      	bcc.n	8006c78 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d11d      	bne.n	8006cb4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	f003 0304 	and.w	r3, r3, #4
 8006c82:	2b04      	cmp	r3, #4
 8006c84:	d016      	beq.n	8006cb4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2220      	movs	r2, #32
 8006c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2200      	movs	r2, #0
 8006c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca0:	f043 0220 	orr.w	r2, r3, #32
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e007      	b.n	8006cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	f003 0304 	and.w	r3, r3, #4
 8006cbe:	2b04      	cmp	r3, #4
 8006cc0:	d1c3      	bne.n	8006c4a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3710      	adds	r7, #16
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006cd8:	e049      	b.n	8006d6e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	f003 0310 	and.w	r3, r3, #16
 8006ce4:	2b10      	cmp	r3, #16
 8006ce6:	d119      	bne.n	8006d1c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f06f 0210 	mvn.w	r2, #16
 8006cf0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2220      	movs	r2, #32
 8006cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2200      	movs	r2, #0
 8006d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e030      	b.n	8006d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d1c:	f7fe fd02 	bl	8005724 <HAL_GetTick>
 8006d20:	4602      	mov	r2, r0
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	1ad3      	subs	r3, r2, r3
 8006d26:	68ba      	ldr	r2, [r7, #8]
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d302      	bcc.n	8006d32 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d11d      	bne.n	8006d6e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	695b      	ldr	r3, [r3, #20]
 8006d38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d3c:	2b40      	cmp	r3, #64	; 0x40
 8006d3e:	d016      	beq.n	8006d6e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2200      	movs	r2, #0
 8006d44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2220      	movs	r2, #32
 8006d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5a:	f043 0220 	orr.w	r2, r3, #32
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e007      	b.n	8006d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	695b      	ldr	r3, [r3, #20]
 8006d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d78:	2b40      	cmp	r3, #64	; 0x40
 8006d7a:	d1ae      	bne.n	8006cda <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3710      	adds	r7, #16
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006d86:	b480      	push	{r7}
 8006d88:	b083      	sub	sp, #12
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	695b      	ldr	r3, [r3, #20]
 8006d94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d9c:	d11b      	bne.n	8006dd6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006da6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2220      	movs	r2, #32
 8006db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc2:	f043 0204 	orr.w	r2, r3, #4
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e000      	b.n	8006dd8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006dd6:	2300      	movs	r3, #0
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bc80      	pop	{r7}
 8006de0:	4770      	bx	lr
	...

08006de4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b086      	sub	sp, #24
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d101      	bne.n	8006df6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e272      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f000 8087 	beq.w	8006f12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006e04:	4b92      	ldr	r3, [pc, #584]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	f003 030c 	and.w	r3, r3, #12
 8006e0c:	2b04      	cmp	r3, #4
 8006e0e:	d00c      	beq.n	8006e2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006e10:	4b8f      	ldr	r3, [pc, #572]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	f003 030c 	and.w	r3, r3, #12
 8006e18:	2b08      	cmp	r3, #8
 8006e1a:	d112      	bne.n	8006e42 <HAL_RCC_OscConfig+0x5e>
 8006e1c:	4b8c      	ldr	r3, [pc, #560]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e28:	d10b      	bne.n	8006e42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e2a:	4b89      	ldr	r3, [pc, #548]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d06c      	beq.n	8006f10 <HAL_RCC_OscConfig+0x12c>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d168      	bne.n	8006f10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e24c      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e4a:	d106      	bne.n	8006e5a <HAL_RCC_OscConfig+0x76>
 8006e4c:	4b80      	ldr	r3, [pc, #512]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a7f      	ldr	r2, [pc, #508]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e56:	6013      	str	r3, [r2, #0]
 8006e58:	e02e      	b.n	8006eb8 <HAL_RCC_OscConfig+0xd4>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d10c      	bne.n	8006e7c <HAL_RCC_OscConfig+0x98>
 8006e62:	4b7b      	ldr	r3, [pc, #492]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a7a      	ldr	r2, [pc, #488]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e6c:	6013      	str	r3, [r2, #0]
 8006e6e:	4b78      	ldr	r3, [pc, #480]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a77      	ldr	r2, [pc, #476]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e78:	6013      	str	r3, [r2, #0]
 8006e7a:	e01d      	b.n	8006eb8 <HAL_RCC_OscConfig+0xd4>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006e84:	d10c      	bne.n	8006ea0 <HAL_RCC_OscConfig+0xbc>
 8006e86:	4b72      	ldr	r3, [pc, #456]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a71      	ldr	r2, [pc, #452]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e90:	6013      	str	r3, [r2, #0]
 8006e92:	4b6f      	ldr	r3, [pc, #444]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a6e      	ldr	r2, [pc, #440]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e9c:	6013      	str	r3, [r2, #0]
 8006e9e:	e00b      	b.n	8006eb8 <HAL_RCC_OscConfig+0xd4>
 8006ea0:	4b6b      	ldr	r3, [pc, #428]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a6a      	ldr	r2, [pc, #424]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006ea6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006eaa:	6013      	str	r3, [r2, #0]
 8006eac:	4b68      	ldr	r3, [pc, #416]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a67      	ldr	r2, [pc, #412]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006eb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006eb6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d013      	beq.n	8006ee8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ec0:	f7fe fc30 	bl	8005724 <HAL_GetTick>
 8006ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ec6:	e008      	b.n	8006eda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ec8:	f7fe fc2c 	bl	8005724 <HAL_GetTick>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	1ad3      	subs	r3, r2, r3
 8006ed2:	2b64      	cmp	r3, #100	; 0x64
 8006ed4:	d901      	bls.n	8006eda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	e200      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006eda:	4b5d      	ldr	r3, [pc, #372]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d0f0      	beq.n	8006ec8 <HAL_RCC_OscConfig+0xe4>
 8006ee6:	e014      	b.n	8006f12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ee8:	f7fe fc1c 	bl	8005724 <HAL_GetTick>
 8006eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006eee:	e008      	b.n	8006f02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ef0:	f7fe fc18 	bl	8005724 <HAL_GetTick>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	1ad3      	subs	r3, r2, r3
 8006efa:	2b64      	cmp	r3, #100	; 0x64
 8006efc:	d901      	bls.n	8006f02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e1ec      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f02:	4b53      	ldr	r3, [pc, #332]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d1f0      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x10c>
 8006f0e:	e000      	b.n	8006f12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f003 0302 	and.w	r3, r3, #2
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d063      	beq.n	8006fe6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006f1e:	4b4c      	ldr	r3, [pc, #304]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	f003 030c 	and.w	r3, r3, #12
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d00b      	beq.n	8006f42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006f2a:	4b49      	ldr	r3, [pc, #292]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	f003 030c 	and.w	r3, r3, #12
 8006f32:	2b08      	cmp	r3, #8
 8006f34:	d11c      	bne.n	8006f70 <HAL_RCC_OscConfig+0x18c>
 8006f36:	4b46      	ldr	r3, [pc, #280]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d116      	bne.n	8006f70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f42:	4b43      	ldr	r3, [pc, #268]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 0302 	and.w	r3, r3, #2
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d005      	beq.n	8006f5a <HAL_RCC_OscConfig+0x176>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d001      	beq.n	8006f5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e1c0      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f5a:	4b3d      	ldr	r3, [pc, #244]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	695b      	ldr	r3, [r3, #20]
 8006f66:	00db      	lsls	r3, r3, #3
 8006f68:	4939      	ldr	r1, [pc, #228]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f6e:	e03a      	b.n	8006fe6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	691b      	ldr	r3, [r3, #16]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d020      	beq.n	8006fba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f78:	4b36      	ldr	r3, [pc, #216]	; (8007054 <HAL_RCC_OscConfig+0x270>)
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f7e:	f7fe fbd1 	bl	8005724 <HAL_GetTick>
 8006f82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f84:	e008      	b.n	8006f98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f86:	f7fe fbcd 	bl	8005724 <HAL_GetTick>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	1ad3      	subs	r3, r2, r3
 8006f90:	2b02      	cmp	r3, #2
 8006f92:	d901      	bls.n	8006f98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006f94:	2303      	movs	r3, #3
 8006f96:	e1a1      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f98:	4b2d      	ldr	r3, [pc, #180]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0302 	and.w	r3, r3, #2
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d0f0      	beq.n	8006f86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fa4:	4b2a      	ldr	r3, [pc, #168]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	00db      	lsls	r3, r3, #3
 8006fb2:	4927      	ldr	r1, [pc, #156]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	600b      	str	r3, [r1, #0]
 8006fb8:	e015      	b.n	8006fe6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006fba:	4b26      	ldr	r3, [pc, #152]	; (8007054 <HAL_RCC_OscConfig+0x270>)
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fc0:	f7fe fbb0 	bl	8005724 <HAL_GetTick>
 8006fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006fc6:	e008      	b.n	8006fda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006fc8:	f7fe fbac 	bl	8005724 <HAL_GetTick>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	1ad3      	subs	r3, r2, r3
 8006fd2:	2b02      	cmp	r3, #2
 8006fd4:	d901      	bls.n	8006fda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006fd6:	2303      	movs	r3, #3
 8006fd8:	e180      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006fda:	4b1d      	ldr	r3, [pc, #116]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f003 0302 	and.w	r3, r3, #2
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1f0      	bne.n	8006fc8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f003 0308 	and.w	r3, r3, #8
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d03a      	beq.n	8007068 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	699b      	ldr	r3, [r3, #24]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d019      	beq.n	800702e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ffa:	4b17      	ldr	r3, [pc, #92]	; (8007058 <HAL_RCC_OscConfig+0x274>)
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007000:	f7fe fb90 	bl	8005724 <HAL_GetTick>
 8007004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007006:	e008      	b.n	800701a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007008:	f7fe fb8c 	bl	8005724 <HAL_GetTick>
 800700c:	4602      	mov	r2, r0
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	1ad3      	subs	r3, r2, r3
 8007012:	2b02      	cmp	r3, #2
 8007014:	d901      	bls.n	800701a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e160      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800701a:	4b0d      	ldr	r3, [pc, #52]	; (8007050 <HAL_RCC_OscConfig+0x26c>)
 800701c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800701e:	f003 0302 	and.w	r3, r3, #2
 8007022:	2b00      	cmp	r3, #0
 8007024:	d0f0      	beq.n	8007008 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007026:	2001      	movs	r0, #1
 8007028:	f000 face 	bl	80075c8 <RCC_Delay>
 800702c:	e01c      	b.n	8007068 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800702e:	4b0a      	ldr	r3, [pc, #40]	; (8007058 <HAL_RCC_OscConfig+0x274>)
 8007030:	2200      	movs	r2, #0
 8007032:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007034:	f7fe fb76 	bl	8005724 <HAL_GetTick>
 8007038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800703a:	e00f      	b.n	800705c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800703c:	f7fe fb72 	bl	8005724 <HAL_GetTick>
 8007040:	4602      	mov	r2, r0
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	1ad3      	subs	r3, r2, r3
 8007046:	2b02      	cmp	r3, #2
 8007048:	d908      	bls.n	800705c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e146      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
 800704e:	bf00      	nop
 8007050:	40021000 	.word	0x40021000
 8007054:	42420000 	.word	0x42420000
 8007058:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800705c:	4b92      	ldr	r3, [pc, #584]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 800705e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007060:	f003 0302 	and.w	r3, r3, #2
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1e9      	bne.n	800703c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 0304 	and.w	r3, r3, #4
 8007070:	2b00      	cmp	r3, #0
 8007072:	f000 80a6 	beq.w	80071c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007076:	2300      	movs	r3, #0
 8007078:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800707a:	4b8b      	ldr	r3, [pc, #556]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 800707c:	69db      	ldr	r3, [r3, #28]
 800707e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10d      	bne.n	80070a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007086:	4b88      	ldr	r3, [pc, #544]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007088:	69db      	ldr	r3, [r3, #28]
 800708a:	4a87      	ldr	r2, [pc, #540]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 800708c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007090:	61d3      	str	r3, [r2, #28]
 8007092:	4b85      	ldr	r3, [pc, #532]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007094:	69db      	ldr	r3, [r3, #28]
 8007096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800709a:	60bb      	str	r3, [r7, #8]
 800709c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800709e:	2301      	movs	r3, #1
 80070a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070a2:	4b82      	ldr	r3, [pc, #520]	; (80072ac <HAL_RCC_OscConfig+0x4c8>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d118      	bne.n	80070e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80070ae:	4b7f      	ldr	r3, [pc, #508]	; (80072ac <HAL_RCC_OscConfig+0x4c8>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a7e      	ldr	r2, [pc, #504]	; (80072ac <HAL_RCC_OscConfig+0x4c8>)
 80070b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80070ba:	f7fe fb33 	bl	8005724 <HAL_GetTick>
 80070be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070c0:	e008      	b.n	80070d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070c2:	f7fe fb2f 	bl	8005724 <HAL_GetTick>
 80070c6:	4602      	mov	r2, r0
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	1ad3      	subs	r3, r2, r3
 80070cc:	2b64      	cmp	r3, #100	; 0x64
 80070ce:	d901      	bls.n	80070d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80070d0:	2303      	movs	r3, #3
 80070d2:	e103      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070d4:	4b75      	ldr	r3, [pc, #468]	; (80072ac <HAL_RCC_OscConfig+0x4c8>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d0f0      	beq.n	80070c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d106      	bne.n	80070f6 <HAL_RCC_OscConfig+0x312>
 80070e8:	4b6f      	ldr	r3, [pc, #444]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 80070ea:	6a1b      	ldr	r3, [r3, #32]
 80070ec:	4a6e      	ldr	r2, [pc, #440]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 80070ee:	f043 0301 	orr.w	r3, r3, #1
 80070f2:	6213      	str	r3, [r2, #32]
 80070f4:	e02d      	b.n	8007152 <HAL_RCC_OscConfig+0x36e>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d10c      	bne.n	8007118 <HAL_RCC_OscConfig+0x334>
 80070fe:	4b6a      	ldr	r3, [pc, #424]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007100:	6a1b      	ldr	r3, [r3, #32]
 8007102:	4a69      	ldr	r2, [pc, #420]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007104:	f023 0301 	bic.w	r3, r3, #1
 8007108:	6213      	str	r3, [r2, #32]
 800710a:	4b67      	ldr	r3, [pc, #412]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 800710c:	6a1b      	ldr	r3, [r3, #32]
 800710e:	4a66      	ldr	r2, [pc, #408]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007110:	f023 0304 	bic.w	r3, r3, #4
 8007114:	6213      	str	r3, [r2, #32]
 8007116:	e01c      	b.n	8007152 <HAL_RCC_OscConfig+0x36e>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	2b05      	cmp	r3, #5
 800711e:	d10c      	bne.n	800713a <HAL_RCC_OscConfig+0x356>
 8007120:	4b61      	ldr	r3, [pc, #388]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007122:	6a1b      	ldr	r3, [r3, #32]
 8007124:	4a60      	ldr	r2, [pc, #384]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007126:	f043 0304 	orr.w	r3, r3, #4
 800712a:	6213      	str	r3, [r2, #32]
 800712c:	4b5e      	ldr	r3, [pc, #376]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 800712e:	6a1b      	ldr	r3, [r3, #32]
 8007130:	4a5d      	ldr	r2, [pc, #372]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007132:	f043 0301 	orr.w	r3, r3, #1
 8007136:	6213      	str	r3, [r2, #32]
 8007138:	e00b      	b.n	8007152 <HAL_RCC_OscConfig+0x36e>
 800713a:	4b5b      	ldr	r3, [pc, #364]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 800713c:	6a1b      	ldr	r3, [r3, #32]
 800713e:	4a5a      	ldr	r2, [pc, #360]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007140:	f023 0301 	bic.w	r3, r3, #1
 8007144:	6213      	str	r3, [r2, #32]
 8007146:	4b58      	ldr	r3, [pc, #352]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007148:	6a1b      	ldr	r3, [r3, #32]
 800714a:	4a57      	ldr	r2, [pc, #348]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 800714c:	f023 0304 	bic.w	r3, r3, #4
 8007150:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d015      	beq.n	8007186 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800715a:	f7fe fae3 	bl	8005724 <HAL_GetTick>
 800715e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007160:	e00a      	b.n	8007178 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007162:	f7fe fadf 	bl	8005724 <HAL_GetTick>
 8007166:	4602      	mov	r2, r0
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007170:	4293      	cmp	r3, r2
 8007172:	d901      	bls.n	8007178 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e0b1      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007178:	4b4b      	ldr	r3, [pc, #300]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 800717a:	6a1b      	ldr	r3, [r3, #32]
 800717c:	f003 0302 	and.w	r3, r3, #2
 8007180:	2b00      	cmp	r3, #0
 8007182:	d0ee      	beq.n	8007162 <HAL_RCC_OscConfig+0x37e>
 8007184:	e014      	b.n	80071b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007186:	f7fe facd 	bl	8005724 <HAL_GetTick>
 800718a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800718c:	e00a      	b.n	80071a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800718e:	f7fe fac9 	bl	8005724 <HAL_GetTick>
 8007192:	4602      	mov	r2, r0
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	f241 3288 	movw	r2, #5000	; 0x1388
 800719c:	4293      	cmp	r3, r2
 800719e:	d901      	bls.n	80071a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e09b      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071a4:	4b40      	ldr	r3, [pc, #256]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 80071a6:	6a1b      	ldr	r3, [r3, #32]
 80071a8:	f003 0302 	and.w	r3, r3, #2
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1ee      	bne.n	800718e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80071b0:	7dfb      	ldrb	r3, [r7, #23]
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d105      	bne.n	80071c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80071b6:	4b3c      	ldr	r3, [pc, #240]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 80071b8:	69db      	ldr	r3, [r3, #28]
 80071ba:	4a3b      	ldr	r2, [pc, #236]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 80071bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	69db      	ldr	r3, [r3, #28]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f000 8087 	beq.w	80072da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80071cc:	4b36      	ldr	r3, [pc, #216]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	f003 030c 	and.w	r3, r3, #12
 80071d4:	2b08      	cmp	r3, #8
 80071d6:	d061      	beq.n	800729c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	69db      	ldr	r3, [r3, #28]
 80071dc:	2b02      	cmp	r3, #2
 80071de:	d146      	bne.n	800726e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071e0:	4b33      	ldr	r3, [pc, #204]	; (80072b0 <HAL_RCC_OscConfig+0x4cc>)
 80071e2:	2200      	movs	r2, #0
 80071e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071e6:	f7fe fa9d 	bl	8005724 <HAL_GetTick>
 80071ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80071ec:	e008      	b.n	8007200 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071ee:	f7fe fa99 	bl	8005724 <HAL_GetTick>
 80071f2:	4602      	mov	r2, r0
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d901      	bls.n	8007200 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e06d      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007200:	4b29      	ldr	r3, [pc, #164]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007208:	2b00      	cmp	r3, #0
 800720a:	d1f0      	bne.n	80071ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6a1b      	ldr	r3, [r3, #32]
 8007210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007214:	d108      	bne.n	8007228 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007216:	4b24      	ldr	r3, [pc, #144]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	4921      	ldr	r1, [pc, #132]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007224:	4313      	orrs	r3, r2
 8007226:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007228:	4b1f      	ldr	r3, [pc, #124]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6a19      	ldr	r1, [r3, #32]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007238:	430b      	orrs	r3, r1
 800723a:	491b      	ldr	r1, [pc, #108]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 800723c:	4313      	orrs	r3, r2
 800723e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007240:	4b1b      	ldr	r3, [pc, #108]	; (80072b0 <HAL_RCC_OscConfig+0x4cc>)
 8007242:	2201      	movs	r2, #1
 8007244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007246:	f7fe fa6d 	bl	8005724 <HAL_GetTick>
 800724a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800724c:	e008      	b.n	8007260 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800724e:	f7fe fa69 	bl	8005724 <HAL_GetTick>
 8007252:	4602      	mov	r2, r0
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	2b02      	cmp	r3, #2
 800725a:	d901      	bls.n	8007260 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800725c:	2303      	movs	r3, #3
 800725e:	e03d      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007260:	4b11      	ldr	r3, [pc, #68]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007268:	2b00      	cmp	r3, #0
 800726a:	d0f0      	beq.n	800724e <HAL_RCC_OscConfig+0x46a>
 800726c:	e035      	b.n	80072da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800726e:	4b10      	ldr	r3, [pc, #64]	; (80072b0 <HAL_RCC_OscConfig+0x4cc>)
 8007270:	2200      	movs	r2, #0
 8007272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007274:	f7fe fa56 	bl	8005724 <HAL_GetTick>
 8007278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800727a:	e008      	b.n	800728e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800727c:	f7fe fa52 	bl	8005724 <HAL_GetTick>
 8007280:	4602      	mov	r2, r0
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	1ad3      	subs	r3, r2, r3
 8007286:	2b02      	cmp	r3, #2
 8007288:	d901      	bls.n	800728e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800728a:	2303      	movs	r3, #3
 800728c:	e026      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800728e:	4b06      	ldr	r3, [pc, #24]	; (80072a8 <HAL_RCC_OscConfig+0x4c4>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1f0      	bne.n	800727c <HAL_RCC_OscConfig+0x498>
 800729a:	e01e      	b.n	80072da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	69db      	ldr	r3, [r3, #28]
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d107      	bne.n	80072b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	e019      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
 80072a8:	40021000 	.word	0x40021000
 80072ac:	40007000 	.word	0x40007000
 80072b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80072b4:	4b0b      	ldr	r3, [pc, #44]	; (80072e4 <HAL_RCC_OscConfig+0x500>)
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6a1b      	ldr	r3, [r3, #32]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d106      	bne.n	80072d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072d2:	429a      	cmp	r2, r3
 80072d4:	d001      	beq.n	80072da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e000      	b.n	80072dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3718      	adds	r7, #24
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	40021000 	.word	0x40021000

080072e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d101      	bne.n	80072fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	e0d0      	b.n	800749e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80072fc:	4b6a      	ldr	r3, [pc, #424]	; (80074a8 <HAL_RCC_ClockConfig+0x1c0>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f003 0307 	and.w	r3, r3, #7
 8007304:	683a      	ldr	r2, [r7, #0]
 8007306:	429a      	cmp	r2, r3
 8007308:	d910      	bls.n	800732c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800730a:	4b67      	ldr	r3, [pc, #412]	; (80074a8 <HAL_RCC_ClockConfig+0x1c0>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f023 0207 	bic.w	r2, r3, #7
 8007312:	4965      	ldr	r1, [pc, #404]	; (80074a8 <HAL_RCC_ClockConfig+0x1c0>)
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	4313      	orrs	r3, r2
 8007318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800731a:	4b63      	ldr	r3, [pc, #396]	; (80074a8 <HAL_RCC_ClockConfig+0x1c0>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0307 	and.w	r3, r3, #7
 8007322:	683a      	ldr	r2, [r7, #0]
 8007324:	429a      	cmp	r2, r3
 8007326:	d001      	beq.n	800732c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	e0b8      	b.n	800749e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 0302 	and.w	r3, r3, #2
 8007334:	2b00      	cmp	r3, #0
 8007336:	d020      	beq.n	800737a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 0304 	and.w	r3, r3, #4
 8007340:	2b00      	cmp	r3, #0
 8007342:	d005      	beq.n	8007350 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007344:	4b59      	ldr	r3, [pc, #356]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	4a58      	ldr	r2, [pc, #352]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 800734a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800734e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f003 0308 	and.w	r3, r3, #8
 8007358:	2b00      	cmp	r3, #0
 800735a:	d005      	beq.n	8007368 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800735c:	4b53      	ldr	r3, [pc, #332]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	4a52      	ldr	r2, [pc, #328]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 8007362:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007366:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007368:	4b50      	ldr	r3, [pc, #320]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	494d      	ldr	r1, [pc, #308]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 8007376:	4313      	orrs	r3, r2
 8007378:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 0301 	and.w	r3, r3, #1
 8007382:	2b00      	cmp	r3, #0
 8007384:	d040      	beq.n	8007408 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	2b01      	cmp	r3, #1
 800738c:	d107      	bne.n	800739e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800738e:	4b47      	ldr	r3, [pc, #284]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007396:	2b00      	cmp	r3, #0
 8007398:	d115      	bne.n	80073c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e07f      	b.n	800749e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	2b02      	cmp	r3, #2
 80073a4:	d107      	bne.n	80073b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073a6:	4b41      	ldr	r3, [pc, #260]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d109      	bne.n	80073c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	e073      	b.n	800749e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073b6:	4b3d      	ldr	r3, [pc, #244]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0302 	and.w	r3, r3, #2
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d101      	bne.n	80073c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80073c2:	2301      	movs	r3, #1
 80073c4:	e06b      	b.n	800749e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80073c6:	4b39      	ldr	r3, [pc, #228]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	f023 0203 	bic.w	r2, r3, #3
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	4936      	ldr	r1, [pc, #216]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 80073d4:	4313      	orrs	r3, r2
 80073d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80073d8:	f7fe f9a4 	bl	8005724 <HAL_GetTick>
 80073dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073de:	e00a      	b.n	80073f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80073e0:	f7fe f9a0 	bl	8005724 <HAL_GetTick>
 80073e4:	4602      	mov	r2, r0
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d901      	bls.n	80073f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80073f2:	2303      	movs	r3, #3
 80073f4:	e053      	b.n	800749e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073f6:	4b2d      	ldr	r3, [pc, #180]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	f003 020c 	and.w	r2, r3, #12
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	009b      	lsls	r3, r3, #2
 8007404:	429a      	cmp	r2, r3
 8007406:	d1eb      	bne.n	80073e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007408:	4b27      	ldr	r3, [pc, #156]	; (80074a8 <HAL_RCC_ClockConfig+0x1c0>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0307 	and.w	r3, r3, #7
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	429a      	cmp	r2, r3
 8007414:	d210      	bcs.n	8007438 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007416:	4b24      	ldr	r3, [pc, #144]	; (80074a8 <HAL_RCC_ClockConfig+0x1c0>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f023 0207 	bic.w	r2, r3, #7
 800741e:	4922      	ldr	r1, [pc, #136]	; (80074a8 <HAL_RCC_ClockConfig+0x1c0>)
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	4313      	orrs	r3, r2
 8007424:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007426:	4b20      	ldr	r3, [pc, #128]	; (80074a8 <HAL_RCC_ClockConfig+0x1c0>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0307 	and.w	r3, r3, #7
 800742e:	683a      	ldr	r2, [r7, #0]
 8007430:	429a      	cmp	r2, r3
 8007432:	d001      	beq.n	8007438 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	e032      	b.n	800749e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 0304 	and.w	r3, r3, #4
 8007440:	2b00      	cmp	r3, #0
 8007442:	d008      	beq.n	8007456 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007444:	4b19      	ldr	r3, [pc, #100]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	4916      	ldr	r1, [pc, #88]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 8007452:	4313      	orrs	r3, r2
 8007454:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f003 0308 	and.w	r3, r3, #8
 800745e:	2b00      	cmp	r3, #0
 8007460:	d009      	beq.n	8007476 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007462:	4b12      	ldr	r3, [pc, #72]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	691b      	ldr	r3, [r3, #16]
 800746e:	00db      	lsls	r3, r3, #3
 8007470:	490e      	ldr	r1, [pc, #56]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 8007472:	4313      	orrs	r3, r2
 8007474:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007476:	f000 f821 	bl	80074bc <HAL_RCC_GetSysClockFreq>
 800747a:	4602      	mov	r2, r0
 800747c:	4b0b      	ldr	r3, [pc, #44]	; (80074ac <HAL_RCC_ClockConfig+0x1c4>)
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	091b      	lsrs	r3, r3, #4
 8007482:	f003 030f 	and.w	r3, r3, #15
 8007486:	490a      	ldr	r1, [pc, #40]	; (80074b0 <HAL_RCC_ClockConfig+0x1c8>)
 8007488:	5ccb      	ldrb	r3, [r1, r3]
 800748a:	fa22 f303 	lsr.w	r3, r2, r3
 800748e:	4a09      	ldr	r2, [pc, #36]	; (80074b4 <HAL_RCC_ClockConfig+0x1cc>)
 8007490:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007492:	4b09      	ldr	r3, [pc, #36]	; (80074b8 <HAL_RCC_ClockConfig+0x1d0>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4618      	mov	r0, r3
 8007498:	f7fe f902 	bl	80056a0 <HAL_InitTick>

  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop
 80074a8:	40022000 	.word	0x40022000
 80074ac:	40021000 	.word	0x40021000
 80074b0:	0800e92c 	.word	0x0800e92c
 80074b4:	20000030 	.word	0x20000030
 80074b8:	20000034 	.word	0x20000034

080074bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80074bc:	b480      	push	{r7}
 80074be:	b087      	sub	sp, #28
 80074c0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80074c2:	2300      	movs	r3, #0
 80074c4:	60fb      	str	r3, [r7, #12]
 80074c6:	2300      	movs	r3, #0
 80074c8:	60bb      	str	r3, [r7, #8]
 80074ca:	2300      	movs	r3, #0
 80074cc:	617b      	str	r3, [r7, #20]
 80074ce:	2300      	movs	r3, #0
 80074d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80074d2:	2300      	movs	r3, #0
 80074d4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80074d6:	4b1e      	ldr	r3, [pc, #120]	; (8007550 <HAL_RCC_GetSysClockFreq+0x94>)
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f003 030c 	and.w	r3, r3, #12
 80074e2:	2b04      	cmp	r3, #4
 80074e4:	d002      	beq.n	80074ec <HAL_RCC_GetSysClockFreq+0x30>
 80074e6:	2b08      	cmp	r3, #8
 80074e8:	d003      	beq.n	80074f2 <HAL_RCC_GetSysClockFreq+0x36>
 80074ea:	e027      	b.n	800753c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80074ec:	4b19      	ldr	r3, [pc, #100]	; (8007554 <HAL_RCC_GetSysClockFreq+0x98>)
 80074ee:	613b      	str	r3, [r7, #16]
      break;
 80074f0:	e027      	b.n	8007542 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	0c9b      	lsrs	r3, r3, #18
 80074f6:	f003 030f 	and.w	r3, r3, #15
 80074fa:	4a17      	ldr	r2, [pc, #92]	; (8007558 <HAL_RCC_GetSysClockFreq+0x9c>)
 80074fc:	5cd3      	ldrb	r3, [r2, r3]
 80074fe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d010      	beq.n	800752c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800750a:	4b11      	ldr	r3, [pc, #68]	; (8007550 <HAL_RCC_GetSysClockFreq+0x94>)
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	0c5b      	lsrs	r3, r3, #17
 8007510:	f003 0301 	and.w	r3, r3, #1
 8007514:	4a11      	ldr	r2, [pc, #68]	; (800755c <HAL_RCC_GetSysClockFreq+0xa0>)
 8007516:	5cd3      	ldrb	r3, [r2, r3]
 8007518:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a0d      	ldr	r2, [pc, #52]	; (8007554 <HAL_RCC_GetSysClockFreq+0x98>)
 800751e:	fb03 f202 	mul.w	r2, r3, r2
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	fbb2 f3f3 	udiv	r3, r2, r3
 8007528:	617b      	str	r3, [r7, #20]
 800752a:	e004      	b.n	8007536 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a0c      	ldr	r2, [pc, #48]	; (8007560 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007530:	fb02 f303 	mul.w	r3, r2, r3
 8007534:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	613b      	str	r3, [r7, #16]
      break;
 800753a:	e002      	b.n	8007542 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800753c:	4b05      	ldr	r3, [pc, #20]	; (8007554 <HAL_RCC_GetSysClockFreq+0x98>)
 800753e:	613b      	str	r3, [r7, #16]
      break;
 8007540:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007542:	693b      	ldr	r3, [r7, #16]
}
 8007544:	4618      	mov	r0, r3
 8007546:	371c      	adds	r7, #28
 8007548:	46bd      	mov	sp, r7
 800754a:	bc80      	pop	{r7}
 800754c:	4770      	bx	lr
 800754e:	bf00      	nop
 8007550:	40021000 	.word	0x40021000
 8007554:	007a1200 	.word	0x007a1200
 8007558:	0800e944 	.word	0x0800e944
 800755c:	0800e954 	.word	0x0800e954
 8007560:	003d0900 	.word	0x003d0900

08007564 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007564:	b480      	push	{r7}
 8007566:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007568:	4b02      	ldr	r3, [pc, #8]	; (8007574 <HAL_RCC_GetHCLKFreq+0x10>)
 800756a:	681b      	ldr	r3, [r3, #0]
}
 800756c:	4618      	mov	r0, r3
 800756e:	46bd      	mov	sp, r7
 8007570:	bc80      	pop	{r7}
 8007572:	4770      	bx	lr
 8007574:	20000030 	.word	0x20000030

08007578 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800757c:	f7ff fff2 	bl	8007564 <HAL_RCC_GetHCLKFreq>
 8007580:	4602      	mov	r2, r0
 8007582:	4b05      	ldr	r3, [pc, #20]	; (8007598 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	0a1b      	lsrs	r3, r3, #8
 8007588:	f003 0307 	and.w	r3, r3, #7
 800758c:	4903      	ldr	r1, [pc, #12]	; (800759c <HAL_RCC_GetPCLK1Freq+0x24>)
 800758e:	5ccb      	ldrb	r3, [r1, r3]
 8007590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007594:	4618      	mov	r0, r3
 8007596:	bd80      	pop	{r7, pc}
 8007598:	40021000 	.word	0x40021000
 800759c:	0800e93c 	.word	0x0800e93c

080075a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80075a4:	f7ff ffde 	bl	8007564 <HAL_RCC_GetHCLKFreq>
 80075a8:	4602      	mov	r2, r0
 80075aa:	4b05      	ldr	r3, [pc, #20]	; (80075c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	0adb      	lsrs	r3, r3, #11
 80075b0:	f003 0307 	and.w	r3, r3, #7
 80075b4:	4903      	ldr	r1, [pc, #12]	; (80075c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075b6:	5ccb      	ldrb	r3, [r1, r3]
 80075b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075bc:	4618      	mov	r0, r3
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	40021000 	.word	0x40021000
 80075c4:	0800e93c 	.word	0x0800e93c

080075c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80075d0:	4b0a      	ldr	r3, [pc, #40]	; (80075fc <RCC_Delay+0x34>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a0a      	ldr	r2, [pc, #40]	; (8007600 <RCC_Delay+0x38>)
 80075d6:	fba2 2303 	umull	r2, r3, r2, r3
 80075da:	0a5b      	lsrs	r3, r3, #9
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	fb02 f303 	mul.w	r3, r2, r3
 80075e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80075e4:	bf00      	nop
  }
  while (Delay --);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	1e5a      	subs	r2, r3, #1
 80075ea:	60fa      	str	r2, [r7, #12]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d1f9      	bne.n	80075e4 <RCC_Delay+0x1c>
}
 80075f0:	bf00      	nop
 80075f2:	bf00      	nop
 80075f4:	3714      	adds	r7, #20
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bc80      	pop	{r7}
 80075fa:	4770      	bx	lr
 80075fc:	20000030 	.word	0x20000030
 8007600:	10624dd3 	.word	0x10624dd3

08007604 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d101      	bne.n	8007616 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e041      	b.n	800769a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800761c:	b2db      	uxtb	r3, r3
 800761e:	2b00      	cmp	r3, #0
 8007620:	d106      	bne.n	8007630 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f7fc fc48 	bl	8003ec0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2202      	movs	r2, #2
 8007634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	3304      	adds	r3, #4
 8007640:	4619      	mov	r1, r3
 8007642:	4610      	mov	r0, r2
 8007644:	f000 fd68 	bl	8008118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2201      	movs	r2, #1
 8007654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2201      	movs	r2, #1
 800765c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2201      	movs	r2, #1
 8007664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2201      	movs	r2, #1
 800766c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2201      	movs	r2, #1
 8007674:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2201      	movs	r2, #1
 800767c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2201      	movs	r2, #1
 8007684:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2201      	movs	r2, #1
 800768c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2201      	movs	r2, #1
 8007694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3708      	adds	r7, #8
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
	...

080076a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b085      	sub	sp, #20
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d001      	beq.n	80076bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e03a      	b.n	8007732 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2202      	movs	r2, #2
 80076c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68da      	ldr	r2, [r3, #12]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f042 0201 	orr.w	r2, r2, #1
 80076d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a18      	ldr	r2, [pc, #96]	; (800773c <HAL_TIM_Base_Start_IT+0x98>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d00e      	beq.n	80076fc <HAL_TIM_Base_Start_IT+0x58>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076e6:	d009      	beq.n	80076fc <HAL_TIM_Base_Start_IT+0x58>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a14      	ldr	r2, [pc, #80]	; (8007740 <HAL_TIM_Base_Start_IT+0x9c>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d004      	beq.n	80076fc <HAL_TIM_Base_Start_IT+0x58>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a13      	ldr	r2, [pc, #76]	; (8007744 <HAL_TIM_Base_Start_IT+0xa0>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d111      	bne.n	8007720 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	f003 0307 	and.w	r3, r3, #7
 8007706:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2b06      	cmp	r3, #6
 800770c:	d010      	beq.n	8007730 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f042 0201 	orr.w	r2, r2, #1
 800771c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800771e:	e007      	b.n	8007730 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	681a      	ldr	r2, [r3, #0]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f042 0201 	orr.w	r2, r2, #1
 800772e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3714      	adds	r7, #20
 8007736:	46bd      	mov	sp, r7
 8007738:	bc80      	pop	{r7}
 800773a:	4770      	bx	lr
 800773c:	40012c00 	.word	0x40012c00
 8007740:	40000400 	.word	0x40000400
 8007744:	40000800 	.word	0x40000800

08007748 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b082      	sub	sp, #8
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d101      	bne.n	800775a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e041      	b.n	80077de <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007760:	b2db      	uxtb	r3, r3
 8007762:	2b00      	cmp	r3, #0
 8007764:	d106      	bne.n	8007774 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f000 f839 	bl	80077e6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2202      	movs	r2, #2
 8007778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	3304      	adds	r3, #4
 8007784:	4619      	mov	r1, r3
 8007786:	4610      	mov	r0, r2
 8007788:	f000 fcc6 	bl	8008118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2201      	movs	r2, #1
 8007798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2201      	movs	r2, #1
 80077a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2201      	movs	r2, #1
 80077b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2201      	movs	r2, #1
 80077c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2201      	movs	r2, #1
 80077d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80077dc:	2300      	movs	r3, #0
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3708      	adds	r7, #8
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}

080077e6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80077e6:	b480      	push	{r7}
 80077e8:	b083      	sub	sp, #12
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80077ee:	bf00      	nop
 80077f0:	370c      	adds	r7, #12
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bc80      	pop	{r7}
 80077f6:	4770      	bx	lr

080077f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b084      	sub	sp, #16
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d109      	bne.n	800781c <HAL_TIM_PWM_Start+0x24>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800780e:	b2db      	uxtb	r3, r3
 8007810:	2b01      	cmp	r3, #1
 8007812:	bf14      	ite	ne
 8007814:	2301      	movne	r3, #1
 8007816:	2300      	moveq	r3, #0
 8007818:	b2db      	uxtb	r3, r3
 800781a:	e022      	b.n	8007862 <HAL_TIM_PWM_Start+0x6a>
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	2b04      	cmp	r3, #4
 8007820:	d109      	bne.n	8007836 <HAL_TIM_PWM_Start+0x3e>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007828:	b2db      	uxtb	r3, r3
 800782a:	2b01      	cmp	r3, #1
 800782c:	bf14      	ite	ne
 800782e:	2301      	movne	r3, #1
 8007830:	2300      	moveq	r3, #0
 8007832:	b2db      	uxtb	r3, r3
 8007834:	e015      	b.n	8007862 <HAL_TIM_PWM_Start+0x6a>
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	2b08      	cmp	r3, #8
 800783a:	d109      	bne.n	8007850 <HAL_TIM_PWM_Start+0x58>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007842:	b2db      	uxtb	r3, r3
 8007844:	2b01      	cmp	r3, #1
 8007846:	bf14      	ite	ne
 8007848:	2301      	movne	r3, #1
 800784a:	2300      	moveq	r3, #0
 800784c:	b2db      	uxtb	r3, r3
 800784e:	e008      	b.n	8007862 <HAL_TIM_PWM_Start+0x6a>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007856:	b2db      	uxtb	r3, r3
 8007858:	2b01      	cmp	r3, #1
 800785a:	bf14      	ite	ne
 800785c:	2301      	movne	r3, #1
 800785e:	2300      	moveq	r3, #0
 8007860:	b2db      	uxtb	r3, r3
 8007862:	2b00      	cmp	r3, #0
 8007864:	d001      	beq.n	800786a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e05e      	b.n	8007928 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d104      	bne.n	800787a <HAL_TIM_PWM_Start+0x82>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2202      	movs	r2, #2
 8007874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007878:	e013      	b.n	80078a2 <HAL_TIM_PWM_Start+0xaa>
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	2b04      	cmp	r3, #4
 800787e:	d104      	bne.n	800788a <HAL_TIM_PWM_Start+0x92>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2202      	movs	r2, #2
 8007884:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007888:	e00b      	b.n	80078a2 <HAL_TIM_PWM_Start+0xaa>
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	2b08      	cmp	r3, #8
 800788e:	d104      	bne.n	800789a <HAL_TIM_PWM_Start+0xa2>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2202      	movs	r2, #2
 8007894:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007898:	e003      	b.n	80078a2 <HAL_TIM_PWM_Start+0xaa>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2202      	movs	r2, #2
 800789e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2201      	movs	r2, #1
 80078a8:	6839      	ldr	r1, [r7, #0]
 80078aa:	4618      	mov	r0, r3
 80078ac:	f000 feb4 	bl	8008618 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a1e      	ldr	r2, [pc, #120]	; (8007930 <HAL_TIM_PWM_Start+0x138>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d107      	bne.n	80078ca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80078c8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a18      	ldr	r2, [pc, #96]	; (8007930 <HAL_TIM_PWM_Start+0x138>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d00e      	beq.n	80078f2 <HAL_TIM_PWM_Start+0xfa>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078dc:	d009      	beq.n	80078f2 <HAL_TIM_PWM_Start+0xfa>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4a14      	ldr	r2, [pc, #80]	; (8007934 <HAL_TIM_PWM_Start+0x13c>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d004      	beq.n	80078f2 <HAL_TIM_PWM_Start+0xfa>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a12      	ldr	r2, [pc, #72]	; (8007938 <HAL_TIM_PWM_Start+0x140>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d111      	bne.n	8007916 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	f003 0307 	and.w	r3, r3, #7
 80078fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2b06      	cmp	r3, #6
 8007902:	d010      	beq.n	8007926 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f042 0201 	orr.w	r2, r2, #1
 8007912:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007914:	e007      	b.n	8007926 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f042 0201 	orr.w	r2, r2, #1
 8007924:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007926:	2300      	movs	r3, #0
}
 8007928:	4618      	mov	r0, r3
 800792a:	3710      	adds	r7, #16
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}
 8007930:	40012c00 	.word	0x40012c00
 8007934:	40000400 	.word	0x40000400
 8007938:	40000800 	.word	0x40000800

0800793c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b086      	sub	sp, #24
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d101      	bne.n	8007950 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	e093      	b.n	8007a78 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007956:	b2db      	uxtb	r3, r3
 8007958:	2b00      	cmp	r3, #0
 800795a:	d106      	bne.n	800796a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f7fc fac9 	bl	8003efc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2202      	movs	r2, #2
 800796e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	687a      	ldr	r2, [r7, #4]
 800797a:	6812      	ldr	r2, [r2, #0]
 800797c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007980:	f023 0307 	bic.w	r3, r3, #7
 8007984:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	3304      	adds	r3, #4
 800798e:	4619      	mov	r1, r3
 8007990:	4610      	mov	r0, r2
 8007992:	f000 fbc1 	bl	8008118 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	699b      	ldr	r3, [r3, #24]
 80079a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	6a1b      	ldr	r3, [r3, #32]
 80079ac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079be:	f023 0303 	bic.w	r3, r3, #3
 80079c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	689a      	ldr	r2, [r3, #8]
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	699b      	ldr	r3, [r3, #24]
 80079cc:	021b      	lsls	r3, r3, #8
 80079ce:	4313      	orrs	r3, r2
 80079d0:	693a      	ldr	r2, [r7, #16]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80079dc:	f023 030c 	bic.w	r3, r3, #12
 80079e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	68da      	ldr	r2, [r3, #12]
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	69db      	ldr	r3, [r3, #28]
 80079f6:	021b      	lsls	r3, r3, #8
 80079f8:	4313      	orrs	r3, r2
 80079fa:	693a      	ldr	r2, [r7, #16]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	011a      	lsls	r2, r3, #4
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	6a1b      	ldr	r3, [r3, #32]
 8007a0a:	031b      	lsls	r3, r3, #12
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	693a      	ldr	r2, [r7, #16]
 8007a10:	4313      	orrs	r3, r2
 8007a12:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007a1a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	685a      	ldr	r2, [r3, #4]
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	695b      	ldr	r3, [r3, #20]
 8007a24:	011b      	lsls	r3, r3, #4
 8007a26:	4313      	orrs	r3, r2
 8007a28:	68fa      	ldr	r2, [r7, #12]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	693a      	ldr	r2, [r7, #16]
 8007a3c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	68fa      	ldr	r2, [r7, #12]
 8007a44:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2201      	movs	r2, #1
 8007a4a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2201      	movs	r2, #1
 8007a52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2201      	movs	r2, #1
 8007a5a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2201      	movs	r2, #1
 8007a6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2201      	movs	r2, #1
 8007a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007a76:	2300      	movs	r3, #0
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3718      	adds	r7, #24
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}

08007a80 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a90:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007a98:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007aa0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007aa8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d110      	bne.n	8007ad2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ab0:	7bfb      	ldrb	r3, [r7, #15]
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	d102      	bne.n	8007abc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007ab6:	7b7b      	ldrb	r3, [r7, #13]
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d001      	beq.n	8007ac0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	e069      	b.n	8007b94 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2202      	movs	r2, #2
 8007ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2202      	movs	r2, #2
 8007acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007ad0:	e031      	b.n	8007b36 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	2b04      	cmp	r3, #4
 8007ad6:	d110      	bne.n	8007afa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ad8:	7bbb      	ldrb	r3, [r7, #14]
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	d102      	bne.n	8007ae4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007ade:	7b3b      	ldrb	r3, [r7, #12]
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d001      	beq.n	8007ae8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	e055      	b.n	8007b94 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2202      	movs	r2, #2
 8007aec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2202      	movs	r2, #2
 8007af4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007af8:	e01d      	b.n	8007b36 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007afa:	7bfb      	ldrb	r3, [r7, #15]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d108      	bne.n	8007b12 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007b00:	7bbb      	ldrb	r3, [r7, #14]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d105      	bne.n	8007b12 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007b06:	7b7b      	ldrb	r3, [r7, #13]
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d102      	bne.n	8007b12 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007b0c:	7b3b      	ldrb	r3, [r7, #12]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d001      	beq.n	8007b16 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007b12:	2301      	movs	r3, #1
 8007b14:	e03e      	b.n	8007b94 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2202      	movs	r2, #2
 8007b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2202      	movs	r2, #2
 8007b22:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2202      	movs	r2, #2
 8007b2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2202      	movs	r2, #2
 8007b32:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d003      	beq.n	8007b44 <HAL_TIM_Encoder_Start+0xc4>
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	2b04      	cmp	r3, #4
 8007b40:	d008      	beq.n	8007b54 <HAL_TIM_Encoder_Start+0xd4>
 8007b42:	e00f      	b.n	8007b64 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	2201      	movs	r2, #1
 8007b4a:	2100      	movs	r1, #0
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f000 fd63 	bl	8008618 <TIM_CCxChannelCmd>
      break;
 8007b52:	e016      	b.n	8007b82 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	2201      	movs	r2, #1
 8007b5a:	2104      	movs	r1, #4
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f000 fd5b 	bl	8008618 <TIM_CCxChannelCmd>
      break;
 8007b62:	e00e      	b.n	8007b82 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	2100      	movs	r1, #0
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f000 fd53 	bl	8008618 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2201      	movs	r2, #1
 8007b78:	2104      	movs	r1, #4
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f000 fd4c 	bl	8008618 <TIM_CCxChannelCmd>
      break;
 8007b80:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f042 0201 	orr.w	r2, r2, #1
 8007b90:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3710      	adds	r7, #16
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b082      	sub	sp, #8
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	691b      	ldr	r3, [r3, #16]
 8007baa:	f003 0302 	and.w	r3, r3, #2
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	d122      	bne.n	8007bf8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	68db      	ldr	r3, [r3, #12]
 8007bb8:	f003 0302 	and.w	r3, r3, #2
 8007bbc:	2b02      	cmp	r3, #2
 8007bbe:	d11b      	bne.n	8007bf8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f06f 0202 	mvn.w	r2, #2
 8007bc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2201      	movs	r2, #1
 8007bce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	699b      	ldr	r3, [r3, #24]
 8007bd6:	f003 0303 	and.w	r3, r3, #3
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d003      	beq.n	8007be6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 fa7f 	bl	80080e2 <HAL_TIM_IC_CaptureCallback>
 8007be4:	e005      	b.n	8007bf2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 fa72 	bl	80080d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f000 fa81 	bl	80080f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	691b      	ldr	r3, [r3, #16]
 8007bfe:	f003 0304 	and.w	r3, r3, #4
 8007c02:	2b04      	cmp	r3, #4
 8007c04:	d122      	bne.n	8007c4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	f003 0304 	and.w	r3, r3, #4
 8007c10:	2b04      	cmp	r3, #4
 8007c12:	d11b      	bne.n	8007c4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f06f 0204 	mvn.w	r2, #4
 8007c1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2202      	movs	r2, #2
 8007c22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	699b      	ldr	r3, [r3, #24]
 8007c2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d003      	beq.n	8007c3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 fa55 	bl	80080e2 <HAL_TIM_IC_CaptureCallback>
 8007c38:	e005      	b.n	8007c46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f000 fa48 	bl	80080d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 fa57 	bl	80080f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	691b      	ldr	r3, [r3, #16]
 8007c52:	f003 0308 	and.w	r3, r3, #8
 8007c56:	2b08      	cmp	r3, #8
 8007c58:	d122      	bne.n	8007ca0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	f003 0308 	and.w	r3, r3, #8
 8007c64:	2b08      	cmp	r3, #8
 8007c66:	d11b      	bne.n	8007ca0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f06f 0208 	mvn.w	r2, #8
 8007c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2204      	movs	r2, #4
 8007c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	69db      	ldr	r3, [r3, #28]
 8007c7e:	f003 0303 	and.w	r3, r3, #3
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d003      	beq.n	8007c8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 fa2b 	bl	80080e2 <HAL_TIM_IC_CaptureCallback>
 8007c8c:	e005      	b.n	8007c9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 fa1e 	bl	80080d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 fa2d 	bl	80080f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	691b      	ldr	r3, [r3, #16]
 8007ca6:	f003 0310 	and.w	r3, r3, #16
 8007caa:	2b10      	cmp	r3, #16
 8007cac:	d122      	bne.n	8007cf4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	68db      	ldr	r3, [r3, #12]
 8007cb4:	f003 0310 	and.w	r3, r3, #16
 8007cb8:	2b10      	cmp	r3, #16
 8007cba:	d11b      	bne.n	8007cf4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f06f 0210 	mvn.w	r2, #16
 8007cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2208      	movs	r2, #8
 8007cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	69db      	ldr	r3, [r3, #28]
 8007cd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d003      	beq.n	8007ce2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fa01 	bl	80080e2 <HAL_TIM_IC_CaptureCallback>
 8007ce0:	e005      	b.n	8007cee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 f9f4 	bl	80080d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 fa03 	bl	80080f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	691b      	ldr	r3, [r3, #16]
 8007cfa:	f003 0301 	and.w	r3, r3, #1
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	d10e      	bne.n	8007d20 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	68db      	ldr	r3, [r3, #12]
 8007d08:	f003 0301 	and.w	r3, r3, #1
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d107      	bne.n	8007d20 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f06f 0201 	mvn.w	r2, #1
 8007d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 f9cf 	bl	80080be <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	691b      	ldr	r3, [r3, #16]
 8007d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d2a:	2b80      	cmp	r3, #128	; 0x80
 8007d2c:	d10e      	bne.n	8007d4c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d38:	2b80      	cmp	r3, #128	; 0x80
 8007d3a:	d107      	bne.n	8007d4c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f000 fd42 	bl	80087d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	691b      	ldr	r3, [r3, #16]
 8007d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d56:	2b40      	cmp	r3, #64	; 0x40
 8007d58:	d10e      	bne.n	8007d78 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d64:	2b40      	cmp	r3, #64	; 0x40
 8007d66:	d107      	bne.n	8007d78 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 f9c7 	bl	8008106 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	f003 0320 	and.w	r3, r3, #32
 8007d82:	2b20      	cmp	r3, #32
 8007d84:	d10e      	bne.n	8007da4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	68db      	ldr	r3, [r3, #12]
 8007d8c:	f003 0320 	and.w	r3, r3, #32
 8007d90:	2b20      	cmp	r3, #32
 8007d92:	d107      	bne.n	8007da4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f06f 0220 	mvn.w	r2, #32
 8007d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 fd0d 	bl	80087be <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007da4:	bf00      	nop
 8007da6:	3708      	adds	r7, #8
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}

08007dac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b086      	sub	sp, #24
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	60f8      	str	r0, [r7, #12]
 8007db4:	60b9      	str	r1, [r7, #8]
 8007db6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007db8:	2300      	movs	r3, #0
 8007dba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d101      	bne.n	8007dca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007dc6:	2302      	movs	r3, #2
 8007dc8:	e0ae      	b.n	8007f28 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2b0c      	cmp	r3, #12
 8007dd6:	f200 809f 	bhi.w	8007f18 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007dda:	a201      	add	r2, pc, #4	; (adr r2, 8007de0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007de0:	08007e15 	.word	0x08007e15
 8007de4:	08007f19 	.word	0x08007f19
 8007de8:	08007f19 	.word	0x08007f19
 8007dec:	08007f19 	.word	0x08007f19
 8007df0:	08007e55 	.word	0x08007e55
 8007df4:	08007f19 	.word	0x08007f19
 8007df8:	08007f19 	.word	0x08007f19
 8007dfc:	08007f19 	.word	0x08007f19
 8007e00:	08007e97 	.word	0x08007e97
 8007e04:	08007f19 	.word	0x08007f19
 8007e08:	08007f19 	.word	0x08007f19
 8007e0c:	08007f19 	.word	0x08007f19
 8007e10:	08007ed7 	.word	0x08007ed7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	68b9      	ldr	r1, [r7, #8]
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f000 f9de 	bl	80081dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	699a      	ldr	r2, [r3, #24]
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f042 0208 	orr.w	r2, r2, #8
 8007e2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	699a      	ldr	r2, [r3, #24]
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f022 0204 	bic.w	r2, r2, #4
 8007e3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	6999      	ldr	r1, [r3, #24]
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	691a      	ldr	r2, [r3, #16]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	430a      	orrs	r2, r1
 8007e50:	619a      	str	r2, [r3, #24]
      break;
 8007e52:	e064      	b.n	8007f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	68b9      	ldr	r1, [r7, #8]
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f000 fa24 	bl	80082a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	699a      	ldr	r2, [r3, #24]
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007e6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	699a      	ldr	r2, [r3, #24]
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	6999      	ldr	r1, [r3, #24]
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	691b      	ldr	r3, [r3, #16]
 8007e8a:	021a      	lsls	r2, r3, #8
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	430a      	orrs	r2, r1
 8007e92:	619a      	str	r2, [r3, #24]
      break;
 8007e94:	e043      	b.n	8007f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	68b9      	ldr	r1, [r7, #8]
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f000 fa6d 	bl	800837c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	69da      	ldr	r2, [r3, #28]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f042 0208 	orr.w	r2, r2, #8
 8007eb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	69da      	ldr	r2, [r3, #28]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f022 0204 	bic.w	r2, r2, #4
 8007ec0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	69d9      	ldr	r1, [r3, #28]
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	691a      	ldr	r2, [r3, #16]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	430a      	orrs	r2, r1
 8007ed2:	61da      	str	r2, [r3, #28]
      break;
 8007ed4:	e023      	b.n	8007f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68b9      	ldr	r1, [r7, #8]
 8007edc:	4618      	mov	r0, r3
 8007ede:	f000 fab7 	bl	8008450 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	69da      	ldr	r2, [r3, #28]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ef0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	69da      	ldr	r2, [r3, #28]
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	69d9      	ldr	r1, [r3, #28]
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	691b      	ldr	r3, [r3, #16]
 8007f0c:	021a      	lsls	r2, r3, #8
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	430a      	orrs	r2, r1
 8007f14:	61da      	str	r2, [r3, #28]
      break;
 8007f16:	e002      	b.n	8007f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	75fb      	strb	r3, [r7, #23]
      break;
 8007f1c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3718      	adds	r7, #24
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
 8007f38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d101      	bne.n	8007f4c <HAL_TIM_ConfigClockSource+0x1c>
 8007f48:	2302      	movs	r3, #2
 8007f4a:	e0b4      	b.n	80080b6 <HAL_TIM_ConfigClockSource+0x186>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2202      	movs	r2, #2
 8007f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007f6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	68ba      	ldr	r2, [r7, #8]
 8007f7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f84:	d03e      	beq.n	8008004 <HAL_TIM_ConfigClockSource+0xd4>
 8007f86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f8a:	f200 8087 	bhi.w	800809c <HAL_TIM_ConfigClockSource+0x16c>
 8007f8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f92:	f000 8086 	beq.w	80080a2 <HAL_TIM_ConfigClockSource+0x172>
 8007f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f9a:	d87f      	bhi.n	800809c <HAL_TIM_ConfigClockSource+0x16c>
 8007f9c:	2b70      	cmp	r3, #112	; 0x70
 8007f9e:	d01a      	beq.n	8007fd6 <HAL_TIM_ConfigClockSource+0xa6>
 8007fa0:	2b70      	cmp	r3, #112	; 0x70
 8007fa2:	d87b      	bhi.n	800809c <HAL_TIM_ConfigClockSource+0x16c>
 8007fa4:	2b60      	cmp	r3, #96	; 0x60
 8007fa6:	d050      	beq.n	800804a <HAL_TIM_ConfigClockSource+0x11a>
 8007fa8:	2b60      	cmp	r3, #96	; 0x60
 8007faa:	d877      	bhi.n	800809c <HAL_TIM_ConfigClockSource+0x16c>
 8007fac:	2b50      	cmp	r3, #80	; 0x50
 8007fae:	d03c      	beq.n	800802a <HAL_TIM_ConfigClockSource+0xfa>
 8007fb0:	2b50      	cmp	r3, #80	; 0x50
 8007fb2:	d873      	bhi.n	800809c <HAL_TIM_ConfigClockSource+0x16c>
 8007fb4:	2b40      	cmp	r3, #64	; 0x40
 8007fb6:	d058      	beq.n	800806a <HAL_TIM_ConfigClockSource+0x13a>
 8007fb8:	2b40      	cmp	r3, #64	; 0x40
 8007fba:	d86f      	bhi.n	800809c <HAL_TIM_ConfigClockSource+0x16c>
 8007fbc:	2b30      	cmp	r3, #48	; 0x30
 8007fbe:	d064      	beq.n	800808a <HAL_TIM_ConfigClockSource+0x15a>
 8007fc0:	2b30      	cmp	r3, #48	; 0x30
 8007fc2:	d86b      	bhi.n	800809c <HAL_TIM_ConfigClockSource+0x16c>
 8007fc4:	2b20      	cmp	r3, #32
 8007fc6:	d060      	beq.n	800808a <HAL_TIM_ConfigClockSource+0x15a>
 8007fc8:	2b20      	cmp	r3, #32
 8007fca:	d867      	bhi.n	800809c <HAL_TIM_ConfigClockSource+0x16c>
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d05c      	beq.n	800808a <HAL_TIM_ConfigClockSource+0x15a>
 8007fd0:	2b10      	cmp	r3, #16
 8007fd2:	d05a      	beq.n	800808a <HAL_TIM_ConfigClockSource+0x15a>
 8007fd4:	e062      	b.n	800809c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6818      	ldr	r0, [r3, #0]
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	6899      	ldr	r1, [r3, #8]
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	685a      	ldr	r2, [r3, #4]
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	f000 faf8 	bl	80085da <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	689b      	ldr	r3, [r3, #8]
 8007ff0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ff8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	68ba      	ldr	r2, [r7, #8]
 8008000:	609a      	str	r2, [r3, #8]
      break;
 8008002:	e04f      	b.n	80080a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6818      	ldr	r0, [r3, #0]
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	6899      	ldr	r1, [r3, #8]
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	685a      	ldr	r2, [r3, #4]
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	f000 fae1 	bl	80085da <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	689a      	ldr	r2, [r3, #8]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008026:	609a      	str	r2, [r3, #8]
      break;
 8008028:	e03c      	b.n	80080a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6818      	ldr	r0, [r3, #0]
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	6859      	ldr	r1, [r3, #4]
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	461a      	mov	r2, r3
 8008038:	f000 fa58 	bl	80084ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	2150      	movs	r1, #80	; 0x50
 8008042:	4618      	mov	r0, r3
 8008044:	f000 faaf 	bl	80085a6 <TIM_ITRx_SetConfig>
      break;
 8008048:	e02c      	b.n	80080a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6818      	ldr	r0, [r3, #0]
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	6859      	ldr	r1, [r3, #4]
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	68db      	ldr	r3, [r3, #12]
 8008056:	461a      	mov	r2, r3
 8008058:	f000 fa76 	bl	8008548 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2160      	movs	r1, #96	; 0x60
 8008062:	4618      	mov	r0, r3
 8008064:	f000 fa9f 	bl	80085a6 <TIM_ITRx_SetConfig>
      break;
 8008068:	e01c      	b.n	80080a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6818      	ldr	r0, [r3, #0]
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	6859      	ldr	r1, [r3, #4]
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	68db      	ldr	r3, [r3, #12]
 8008076:	461a      	mov	r2, r3
 8008078:	f000 fa38 	bl	80084ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2140      	movs	r1, #64	; 0x40
 8008082:	4618      	mov	r0, r3
 8008084:	f000 fa8f 	bl	80085a6 <TIM_ITRx_SetConfig>
      break;
 8008088:	e00c      	b.n	80080a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4619      	mov	r1, r3
 8008094:	4610      	mov	r0, r2
 8008096:	f000 fa86 	bl	80085a6 <TIM_ITRx_SetConfig>
      break;
 800809a:	e003      	b.n	80080a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	73fb      	strb	r3, [r7, #15]
      break;
 80080a0:	e000      	b.n	80080a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80080a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80080b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3710      	adds	r7, #16
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}

080080be <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80080be:	b480      	push	{r7}
 80080c0:	b083      	sub	sp, #12
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80080c6:	bf00      	nop
 80080c8:	370c      	adds	r7, #12
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bc80      	pop	{r7}
 80080ce:	4770      	bx	lr

080080d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80080d8:	bf00      	nop
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	bc80      	pop	{r7}
 80080e0:	4770      	bx	lr

080080e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80080e2:	b480      	push	{r7}
 80080e4:	b083      	sub	sp, #12
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80080ea:	bf00      	nop
 80080ec:	370c      	adds	r7, #12
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bc80      	pop	{r7}
 80080f2:	4770      	bx	lr

080080f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b083      	sub	sp, #12
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80080fc:	bf00      	nop
 80080fe:	370c      	adds	r7, #12
 8008100:	46bd      	mov	sp, r7
 8008102:	bc80      	pop	{r7}
 8008104:	4770      	bx	lr

08008106 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008106:	b480      	push	{r7}
 8008108:	b083      	sub	sp, #12
 800810a:	af00      	add	r7, sp, #0
 800810c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800810e:	bf00      	nop
 8008110:	370c      	adds	r7, #12
 8008112:	46bd      	mov	sp, r7
 8008114:	bc80      	pop	{r7}
 8008116:	4770      	bx	lr

08008118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008118:	b480      	push	{r7}
 800811a:	b085      	sub	sp, #20
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	4a29      	ldr	r2, [pc, #164]	; (80081d0 <TIM_Base_SetConfig+0xb8>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d00b      	beq.n	8008148 <TIM_Base_SetConfig+0x30>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008136:	d007      	beq.n	8008148 <TIM_Base_SetConfig+0x30>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	4a26      	ldr	r2, [pc, #152]	; (80081d4 <TIM_Base_SetConfig+0xbc>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d003      	beq.n	8008148 <TIM_Base_SetConfig+0x30>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	4a25      	ldr	r2, [pc, #148]	; (80081d8 <TIM_Base_SetConfig+0xc0>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d108      	bne.n	800815a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800814e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	68fa      	ldr	r2, [r7, #12]
 8008156:	4313      	orrs	r3, r2
 8008158:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	4a1c      	ldr	r2, [pc, #112]	; (80081d0 <TIM_Base_SetConfig+0xb8>)
 800815e:	4293      	cmp	r3, r2
 8008160:	d00b      	beq.n	800817a <TIM_Base_SetConfig+0x62>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008168:	d007      	beq.n	800817a <TIM_Base_SetConfig+0x62>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	4a19      	ldr	r2, [pc, #100]	; (80081d4 <TIM_Base_SetConfig+0xbc>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d003      	beq.n	800817a <TIM_Base_SetConfig+0x62>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	4a18      	ldr	r2, [pc, #96]	; (80081d8 <TIM_Base_SetConfig+0xc0>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d108      	bne.n	800818c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008180:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	68fa      	ldr	r2, [r7, #12]
 8008188:	4313      	orrs	r3, r2
 800818a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	695b      	ldr	r3, [r3, #20]
 8008196:	4313      	orrs	r3, r2
 8008198:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	68fa      	ldr	r2, [r7, #12]
 800819e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	689a      	ldr	r2, [r3, #8]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	4a07      	ldr	r2, [pc, #28]	; (80081d0 <TIM_Base_SetConfig+0xb8>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d103      	bne.n	80081c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	691a      	ldr	r2, [r3, #16]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	615a      	str	r2, [r3, #20]
}
 80081c6:	bf00      	nop
 80081c8:	3714      	adds	r7, #20
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bc80      	pop	{r7}
 80081ce:	4770      	bx	lr
 80081d0:	40012c00 	.word	0x40012c00
 80081d4:	40000400 	.word	0x40000400
 80081d8:	40000800 	.word	0x40000800

080081dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081dc:	b480      	push	{r7}
 80081de:	b087      	sub	sp, #28
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a1b      	ldr	r3, [r3, #32]
 80081ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6a1b      	ldr	r3, [r3, #32]
 80081f0:	f023 0201 	bic.w	r2, r3, #1
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	699b      	ldr	r3, [r3, #24]
 8008202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800820a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f023 0303 	bic.w	r3, r3, #3
 8008212:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	68fa      	ldr	r2, [r7, #12]
 800821a:	4313      	orrs	r3, r2
 800821c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	f023 0302 	bic.w	r3, r3, #2
 8008224:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	689b      	ldr	r3, [r3, #8]
 800822a:	697a      	ldr	r2, [r7, #20]
 800822c:	4313      	orrs	r3, r2
 800822e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	4a1c      	ldr	r2, [pc, #112]	; (80082a4 <TIM_OC1_SetConfig+0xc8>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d10c      	bne.n	8008252 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	f023 0308 	bic.w	r3, r3, #8
 800823e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	697a      	ldr	r2, [r7, #20]
 8008246:	4313      	orrs	r3, r2
 8008248:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	f023 0304 	bic.w	r3, r3, #4
 8008250:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a13      	ldr	r2, [pc, #76]	; (80082a4 <TIM_OC1_SetConfig+0xc8>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d111      	bne.n	800827e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008260:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008268:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	695b      	ldr	r3, [r3, #20]
 800826e:	693a      	ldr	r2, [r7, #16]
 8008270:	4313      	orrs	r3, r2
 8008272:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	699b      	ldr	r3, [r3, #24]
 8008278:	693a      	ldr	r2, [r7, #16]
 800827a:	4313      	orrs	r3, r2
 800827c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	693a      	ldr	r2, [r7, #16]
 8008282:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	68fa      	ldr	r2, [r7, #12]
 8008288:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	685a      	ldr	r2, [r3, #4]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	697a      	ldr	r2, [r7, #20]
 8008296:	621a      	str	r2, [r3, #32]
}
 8008298:	bf00      	nop
 800829a:	371c      	adds	r7, #28
 800829c:	46bd      	mov	sp, r7
 800829e:	bc80      	pop	{r7}
 80082a0:	4770      	bx	lr
 80082a2:	bf00      	nop
 80082a4:	40012c00 	.word	0x40012c00

080082a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b087      	sub	sp, #28
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6a1b      	ldr	r3, [r3, #32]
 80082b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6a1b      	ldr	r3, [r3, #32]
 80082bc:	f023 0210 	bic.w	r2, r3, #16
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	021b      	lsls	r3, r3, #8
 80082e6:	68fa      	ldr	r2, [r7, #12]
 80082e8:	4313      	orrs	r3, r2
 80082ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	f023 0320 	bic.w	r3, r3, #32
 80082f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	011b      	lsls	r3, r3, #4
 80082fa:	697a      	ldr	r2, [r7, #20]
 80082fc:	4313      	orrs	r3, r2
 80082fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	4a1d      	ldr	r2, [pc, #116]	; (8008378 <TIM_OC2_SetConfig+0xd0>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d10d      	bne.n	8008324 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800830e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	011b      	lsls	r3, r3, #4
 8008316:	697a      	ldr	r2, [r7, #20]
 8008318:	4313      	orrs	r3, r2
 800831a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008322:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4a14      	ldr	r2, [pc, #80]	; (8008378 <TIM_OC2_SetConfig+0xd0>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d113      	bne.n	8008354 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008332:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800833a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	695b      	ldr	r3, [r3, #20]
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	693a      	ldr	r2, [r7, #16]
 8008344:	4313      	orrs	r3, r2
 8008346:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	699b      	ldr	r3, [r3, #24]
 800834c:	009b      	lsls	r3, r3, #2
 800834e:	693a      	ldr	r2, [r7, #16]
 8008350:	4313      	orrs	r3, r2
 8008352:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	693a      	ldr	r2, [r7, #16]
 8008358:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	68fa      	ldr	r2, [r7, #12]
 800835e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	685a      	ldr	r2, [r3, #4]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	697a      	ldr	r2, [r7, #20]
 800836c:	621a      	str	r2, [r3, #32]
}
 800836e:	bf00      	nop
 8008370:	371c      	adds	r7, #28
 8008372:	46bd      	mov	sp, r7
 8008374:	bc80      	pop	{r7}
 8008376:	4770      	bx	lr
 8008378:	40012c00 	.word	0x40012c00

0800837c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800837c:	b480      	push	{r7}
 800837e:	b087      	sub	sp, #28
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6a1b      	ldr	r3, [r3, #32]
 800838a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6a1b      	ldr	r3, [r3, #32]
 8008390:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	69db      	ldr	r3, [r3, #28]
 80083a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f023 0303 	bic.w	r3, r3, #3
 80083b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	68fa      	ldr	r2, [r7, #12]
 80083ba:	4313      	orrs	r3, r2
 80083bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80083c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	021b      	lsls	r3, r3, #8
 80083cc:	697a      	ldr	r2, [r7, #20]
 80083ce:	4313      	orrs	r3, r2
 80083d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	4a1d      	ldr	r2, [pc, #116]	; (800844c <TIM_OC3_SetConfig+0xd0>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d10d      	bne.n	80083f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80083e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	68db      	ldr	r3, [r3, #12]
 80083e6:	021b      	lsls	r3, r3, #8
 80083e8:	697a      	ldr	r2, [r7, #20]
 80083ea:	4313      	orrs	r3, r2
 80083ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80083f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	4a14      	ldr	r2, [pc, #80]	; (800844c <TIM_OC3_SetConfig+0xd0>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d113      	bne.n	8008426 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80083fe:	693b      	ldr	r3, [r7, #16]
 8008400:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008404:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800840c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	695b      	ldr	r3, [r3, #20]
 8008412:	011b      	lsls	r3, r3, #4
 8008414:	693a      	ldr	r2, [r7, #16]
 8008416:	4313      	orrs	r3, r2
 8008418:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	699b      	ldr	r3, [r3, #24]
 800841e:	011b      	lsls	r3, r3, #4
 8008420:	693a      	ldr	r2, [r7, #16]
 8008422:	4313      	orrs	r3, r2
 8008424:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	693a      	ldr	r2, [r7, #16]
 800842a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	685a      	ldr	r2, [r3, #4]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	697a      	ldr	r2, [r7, #20]
 800843e:	621a      	str	r2, [r3, #32]
}
 8008440:	bf00      	nop
 8008442:	371c      	adds	r7, #28
 8008444:	46bd      	mov	sp, r7
 8008446:	bc80      	pop	{r7}
 8008448:	4770      	bx	lr
 800844a:	bf00      	nop
 800844c:	40012c00 	.word	0x40012c00

08008450 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008450:	b480      	push	{r7}
 8008452:	b087      	sub	sp, #28
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a1b      	ldr	r3, [r3, #32]
 800845e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6a1b      	ldr	r3, [r3, #32]
 8008464:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	69db      	ldr	r3, [r3, #28]
 8008476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800847e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008486:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	021b      	lsls	r3, r3, #8
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	4313      	orrs	r3, r2
 8008492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800849a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	689b      	ldr	r3, [r3, #8]
 80084a0:	031b      	lsls	r3, r3, #12
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	4a0f      	ldr	r2, [pc, #60]	; (80084e8 <TIM_OC4_SetConfig+0x98>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d109      	bne.n	80084c4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80084b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	695b      	ldr	r3, [r3, #20]
 80084bc:	019b      	lsls	r3, r3, #6
 80084be:	697a      	ldr	r2, [r7, #20]
 80084c0:	4313      	orrs	r3, r2
 80084c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	697a      	ldr	r2, [r7, #20]
 80084c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	68fa      	ldr	r2, [r7, #12]
 80084ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	685a      	ldr	r2, [r3, #4]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	693a      	ldr	r2, [r7, #16]
 80084dc:	621a      	str	r2, [r3, #32]
}
 80084de:	bf00      	nop
 80084e0:	371c      	adds	r7, #28
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bc80      	pop	{r7}
 80084e6:	4770      	bx	lr
 80084e8:	40012c00 	.word	0x40012c00

080084ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b087      	sub	sp, #28
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	60f8      	str	r0, [r7, #12]
 80084f4:	60b9      	str	r1, [r7, #8]
 80084f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6a1b      	ldr	r3, [r3, #32]
 80084fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	f023 0201 	bic.w	r2, r3, #1
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	699b      	ldr	r3, [r3, #24]
 800850e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008516:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	011b      	lsls	r3, r3, #4
 800851c:	693a      	ldr	r2, [r7, #16]
 800851e:	4313      	orrs	r3, r2
 8008520:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	f023 030a 	bic.w	r3, r3, #10
 8008528:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800852a:	697a      	ldr	r2, [r7, #20]
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	4313      	orrs	r3, r2
 8008530:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	693a      	ldr	r2, [r7, #16]
 8008536:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	697a      	ldr	r2, [r7, #20]
 800853c:	621a      	str	r2, [r3, #32]
}
 800853e:	bf00      	nop
 8008540:	371c      	adds	r7, #28
 8008542:	46bd      	mov	sp, r7
 8008544:	bc80      	pop	{r7}
 8008546:	4770      	bx	lr

08008548 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008548:	b480      	push	{r7}
 800854a:	b087      	sub	sp, #28
 800854c:	af00      	add	r7, sp, #0
 800854e:	60f8      	str	r0, [r7, #12]
 8008550:	60b9      	str	r1, [r7, #8]
 8008552:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	6a1b      	ldr	r3, [r3, #32]
 8008558:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	6a1b      	ldr	r3, [r3, #32]
 800855e:	f023 0210 	bic.w	r2, r3, #16
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	699b      	ldr	r3, [r3, #24]
 800856a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008572:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	031b      	lsls	r3, r3, #12
 8008578:	693a      	ldr	r2, [r7, #16]
 800857a:	4313      	orrs	r3, r2
 800857c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008584:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	011b      	lsls	r3, r3, #4
 800858a:	697a      	ldr	r2, [r7, #20]
 800858c:	4313      	orrs	r3, r2
 800858e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	693a      	ldr	r2, [r7, #16]
 8008594:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	697a      	ldr	r2, [r7, #20]
 800859a:	621a      	str	r2, [r3, #32]
}
 800859c:	bf00      	nop
 800859e:	371c      	adds	r7, #28
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bc80      	pop	{r7}
 80085a4:	4770      	bx	lr

080085a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80085a6:	b480      	push	{r7}
 80085a8:	b085      	sub	sp, #20
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
 80085ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80085be:	683a      	ldr	r2, [r7, #0]
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	4313      	orrs	r3, r2
 80085c4:	f043 0307 	orr.w	r3, r3, #7
 80085c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	68fa      	ldr	r2, [r7, #12]
 80085ce:	609a      	str	r2, [r3, #8]
}
 80085d0:	bf00      	nop
 80085d2:	3714      	adds	r7, #20
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bc80      	pop	{r7}
 80085d8:	4770      	bx	lr

080085da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80085da:	b480      	push	{r7}
 80085dc:	b087      	sub	sp, #28
 80085de:	af00      	add	r7, sp, #0
 80085e0:	60f8      	str	r0, [r7, #12]
 80085e2:	60b9      	str	r1, [r7, #8]
 80085e4:	607a      	str	r2, [r7, #4]
 80085e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80085f4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	021a      	lsls	r2, r3, #8
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	431a      	orrs	r2, r3
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	4313      	orrs	r3, r2
 8008602:	697a      	ldr	r2, [r7, #20]
 8008604:	4313      	orrs	r3, r2
 8008606:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	697a      	ldr	r2, [r7, #20]
 800860c:	609a      	str	r2, [r3, #8]
}
 800860e:	bf00      	nop
 8008610:	371c      	adds	r7, #28
 8008612:	46bd      	mov	sp, r7
 8008614:	bc80      	pop	{r7}
 8008616:	4770      	bx	lr

08008618 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008618:	b480      	push	{r7}
 800861a:	b087      	sub	sp, #28
 800861c:	af00      	add	r7, sp, #0
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	f003 031f 	and.w	r3, r3, #31
 800862a:	2201      	movs	r2, #1
 800862c:	fa02 f303 	lsl.w	r3, r2, r3
 8008630:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6a1a      	ldr	r2, [r3, #32]
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	43db      	mvns	r3, r3
 800863a:	401a      	ands	r2, r3
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6a1a      	ldr	r2, [r3, #32]
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	f003 031f 	and.w	r3, r3, #31
 800864a:	6879      	ldr	r1, [r7, #4]
 800864c:	fa01 f303 	lsl.w	r3, r1, r3
 8008650:	431a      	orrs	r2, r3
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	621a      	str	r2, [r3, #32]
}
 8008656:	bf00      	nop
 8008658:	371c      	adds	r7, #28
 800865a:	46bd      	mov	sp, r7
 800865c:	bc80      	pop	{r7}
 800865e:	4770      	bx	lr

08008660 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008660:	b480      	push	{r7}
 8008662:	b085      	sub	sp, #20
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008670:	2b01      	cmp	r3, #1
 8008672:	d101      	bne.n	8008678 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008674:	2302      	movs	r3, #2
 8008676:	e046      	b.n	8008706 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2201      	movs	r2, #1
 800867c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2202      	movs	r2, #2
 8008684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800869e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	4313      	orrs	r3, r2
 80086a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	68fa      	ldr	r2, [r7, #12]
 80086b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a16      	ldr	r2, [pc, #88]	; (8008710 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d00e      	beq.n	80086da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086c4:	d009      	beq.n	80086da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a12      	ldr	r2, [pc, #72]	; (8008714 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d004      	beq.n	80086da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a10      	ldr	r2, [pc, #64]	; (8008718 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d10c      	bne.n	80086f4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80086e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	68ba      	ldr	r2, [r7, #8]
 80086e8:	4313      	orrs	r3, r2
 80086ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	68ba      	ldr	r2, [r7, #8]
 80086f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2200      	movs	r2, #0
 8008700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008704:	2300      	movs	r3, #0
}
 8008706:	4618      	mov	r0, r3
 8008708:	3714      	adds	r7, #20
 800870a:	46bd      	mov	sp, r7
 800870c:	bc80      	pop	{r7}
 800870e:	4770      	bx	lr
 8008710:	40012c00 	.word	0x40012c00
 8008714:	40000400 	.word	0x40000400
 8008718:	40000800 	.word	0x40000800

0800871c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800871c:	b480      	push	{r7}
 800871e:	b085      	sub	sp, #20
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
 8008724:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008726:	2300      	movs	r3, #0
 8008728:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008730:	2b01      	cmp	r3, #1
 8008732:	d101      	bne.n	8008738 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008734:	2302      	movs	r3, #2
 8008736:	e03d      	b.n	80087b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2201      	movs	r2, #1
 800873c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	68db      	ldr	r3, [r3, #12]
 800874a:	4313      	orrs	r3, r2
 800874c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	689b      	ldr	r3, [r3, #8]
 8008758:	4313      	orrs	r3, r2
 800875a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	4313      	orrs	r3, r2
 8008768:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4313      	orrs	r3, r2
 8008776:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	691b      	ldr	r3, [r3, #16]
 8008782:	4313      	orrs	r3, r2
 8008784:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	695b      	ldr	r3, [r3, #20]
 8008790:	4313      	orrs	r3, r2
 8008792:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	69db      	ldr	r3, [r3, #28]
 800879e:	4313      	orrs	r3, r2
 80087a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	68fa      	ldr	r2, [r7, #12]
 80087a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2200      	movs	r2, #0
 80087ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80087b2:	2300      	movs	r3, #0
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3714      	adds	r7, #20
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bc80      	pop	{r7}
 80087bc:	4770      	bx	lr

080087be <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087be:	b480      	push	{r7}
 80087c0:	b083      	sub	sp, #12
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80087c6:	bf00      	nop
 80087c8:	370c      	adds	r7, #12
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bc80      	pop	{r7}
 80087ce:	4770      	bx	lr

080087d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80087d8:	bf00      	nop
 80087da:	370c      	adds	r7, #12
 80087dc:	46bd      	mov	sp, r7
 80087de:	bc80      	pop	{r7}
 80087e0:	4770      	bx	lr

080087e2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087e2:	b580      	push	{r7, lr}
 80087e4:	b082      	sub	sp, #8
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d101      	bne.n	80087f4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e042      	b.n	800887a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d106      	bne.n	800880e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f7fb fc65 	bl	80040d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2224      	movs	r2, #36	; 0x24
 8008812:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	68da      	ldr	r2, [r3, #12]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008824:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f000 f91c 	bl	8008a64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	691a      	ldr	r2, [r3, #16]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800883a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	695a      	ldr	r2, [r3, #20]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800884a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	68da      	ldr	r2, [r3, #12]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800885a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2200      	movs	r2, #0
 8008860:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2220      	movs	r2, #32
 8008866:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2220      	movs	r2, #32
 800886e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008878:	2300      	movs	r3, #0
}
 800887a:	4618      	mov	r0, r3
 800887c:	3708      	adds	r7, #8
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}

08008882 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008882:	b580      	push	{r7, lr}
 8008884:	b08a      	sub	sp, #40	; 0x28
 8008886:	af02      	add	r7, sp, #8
 8008888:	60f8      	str	r0, [r7, #12]
 800888a:	60b9      	str	r1, [r7, #8]
 800888c:	603b      	str	r3, [r7, #0]
 800888e:	4613      	mov	r3, r2
 8008890:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008892:	2300      	movs	r3, #0
 8008894:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800889c:	b2db      	uxtb	r3, r3
 800889e:	2b20      	cmp	r3, #32
 80088a0:	d16d      	bne.n	800897e <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d002      	beq.n	80088ae <HAL_UART_Transmit+0x2c>
 80088a8:	88fb      	ldrh	r3, [r7, #6]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d101      	bne.n	80088b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80088ae:	2301      	movs	r3, #1
 80088b0:	e066      	b.n	8008980 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	2200      	movs	r2, #0
 80088b6:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2221      	movs	r2, #33	; 0x21
 80088bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80088c0:	f7fc ff30 	bl	8005724 <HAL_GetTick>
 80088c4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	88fa      	ldrh	r2, [r7, #6]
 80088ca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	88fa      	ldrh	r2, [r7, #6]
 80088d0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088da:	d108      	bne.n	80088ee <HAL_UART_Transmit+0x6c>
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	691b      	ldr	r3, [r3, #16]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d104      	bne.n	80088ee <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80088e4:	2300      	movs	r3, #0
 80088e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	61bb      	str	r3, [r7, #24]
 80088ec:	e003      	b.n	80088f6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80088f2:	2300      	movs	r3, #0
 80088f4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80088f6:	e02a      	b.n	800894e <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	9300      	str	r3, [sp, #0]
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	2200      	movs	r2, #0
 8008900:	2180      	movs	r1, #128	; 0x80
 8008902:	68f8      	ldr	r0, [r7, #12]
 8008904:	f000 f840 	bl	8008988 <UART_WaitOnFlagUntilTimeout>
 8008908:	4603      	mov	r3, r0
 800890a:	2b00      	cmp	r3, #0
 800890c:	d001      	beq.n	8008912 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800890e:	2303      	movs	r3, #3
 8008910:	e036      	b.n	8008980 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d10b      	bne.n	8008930 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008918:	69bb      	ldr	r3, [r7, #24]
 800891a:	881b      	ldrh	r3, [r3, #0]
 800891c:	461a      	mov	r2, r3
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008926:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008928:	69bb      	ldr	r3, [r7, #24]
 800892a:	3302      	adds	r3, #2
 800892c:	61bb      	str	r3, [r7, #24]
 800892e:	e007      	b.n	8008940 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	781a      	ldrb	r2, [r3, #0]
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800893a:	69fb      	ldr	r3, [r7, #28]
 800893c:	3301      	adds	r3, #1
 800893e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008944:	b29b      	uxth	r3, r3
 8008946:	3b01      	subs	r3, #1
 8008948:	b29a      	uxth	r2, r3
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008952:	b29b      	uxth	r3, r3
 8008954:	2b00      	cmp	r3, #0
 8008956:	d1cf      	bne.n	80088f8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	2200      	movs	r2, #0
 8008960:	2140      	movs	r1, #64	; 0x40
 8008962:	68f8      	ldr	r0, [r7, #12]
 8008964:	f000 f810 	bl	8008988 <UART_WaitOnFlagUntilTimeout>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d001      	beq.n	8008972 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800896e:	2303      	movs	r3, #3
 8008970:	e006      	b.n	8008980 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2220      	movs	r2, #32
 8008976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800897a:	2300      	movs	r3, #0
 800897c:	e000      	b.n	8008980 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800897e:	2302      	movs	r3, #2
  }
}
 8008980:	4618      	mov	r0, r3
 8008982:	3720      	adds	r7, #32
 8008984:	46bd      	mov	sp, r7
 8008986:	bd80      	pop	{r7, pc}

08008988 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b090      	sub	sp, #64	; 0x40
 800898c:	af00      	add	r7, sp, #0
 800898e:	60f8      	str	r0, [r7, #12]
 8008990:	60b9      	str	r1, [r7, #8]
 8008992:	603b      	str	r3, [r7, #0]
 8008994:	4613      	mov	r3, r2
 8008996:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008998:	e050      	b.n	8008a3c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800899a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800899c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089a0:	d04c      	beq.n	8008a3c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80089a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d007      	beq.n	80089b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80089a8:	f7fc febc 	bl	8005724 <HAL_GetTick>
 80089ac:	4602      	mov	r2, r0
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	1ad3      	subs	r3, r2, r3
 80089b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d241      	bcs.n	8008a3c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	330c      	adds	r3, #12
 80089be:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089c2:	e853 3f00 	ldrex	r3, [r3]
 80089c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80089c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80089ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	330c      	adds	r3, #12
 80089d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80089d8:	637a      	str	r2, [r7, #52]	; 0x34
 80089da:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80089de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80089e0:	e841 2300 	strex	r3, r2, [r1]
 80089e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80089e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d1e5      	bne.n	80089b8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	3314      	adds	r3, #20
 80089f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	e853 3f00 	ldrex	r3, [r3]
 80089fa:	613b      	str	r3, [r7, #16]
   return(result);
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	f023 0301 	bic.w	r3, r3, #1
 8008a02:	63bb      	str	r3, [r7, #56]	; 0x38
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	3314      	adds	r3, #20
 8008a0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a0c:	623a      	str	r2, [r7, #32]
 8008a0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a10:	69f9      	ldr	r1, [r7, #28]
 8008a12:	6a3a      	ldr	r2, [r7, #32]
 8008a14:	e841 2300 	strex	r3, r2, [r1]
 8008a18:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a1a:	69bb      	ldr	r3, [r7, #24]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d1e5      	bne.n	80089ec <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2220      	movs	r2, #32
 8008a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2220      	movs	r2, #32
 8008a2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2200      	movs	r2, #0
 8008a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8008a38:	2303      	movs	r3, #3
 8008a3a:	e00f      	b.n	8008a5c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	4013      	ands	r3, r2
 8008a46:	68ba      	ldr	r2, [r7, #8]
 8008a48:	429a      	cmp	r2, r3
 8008a4a:	bf0c      	ite	eq
 8008a4c:	2301      	moveq	r3, #1
 8008a4e:	2300      	movne	r3, #0
 8008a50:	b2db      	uxtb	r3, r3
 8008a52:	461a      	mov	r2, r3
 8008a54:	79fb      	ldrb	r3, [r7, #7]
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d09f      	beq.n	800899a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008a5a:	2300      	movs	r3, #0
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3740      	adds	r7, #64	; 0x40
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}

08008a64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b084      	sub	sp, #16
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	691b      	ldr	r3, [r3, #16]
 8008a72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	68da      	ldr	r2, [r3, #12]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	430a      	orrs	r2, r1
 8008a80:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	689a      	ldr	r2, [r3, #8]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	691b      	ldr	r3, [r3, #16]
 8008a8a:	431a      	orrs	r2, r3
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	695b      	ldr	r3, [r3, #20]
 8008a90:	4313      	orrs	r3, r2
 8008a92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	68db      	ldr	r3, [r3, #12]
 8008a9a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008a9e:	f023 030c 	bic.w	r3, r3, #12
 8008aa2:	687a      	ldr	r2, [r7, #4]
 8008aa4:	6812      	ldr	r2, [r2, #0]
 8008aa6:	68b9      	ldr	r1, [r7, #8]
 8008aa8:	430b      	orrs	r3, r1
 8008aaa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	695b      	ldr	r3, [r3, #20]
 8008ab2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	699a      	ldr	r2, [r3, #24]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	430a      	orrs	r2, r1
 8008ac0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a2c      	ldr	r2, [pc, #176]	; (8008b78 <UART_SetConfig+0x114>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d103      	bne.n	8008ad4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008acc:	f7fe fd68 	bl	80075a0 <HAL_RCC_GetPCLK2Freq>
 8008ad0:	60f8      	str	r0, [r7, #12]
 8008ad2:	e002      	b.n	8008ada <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008ad4:	f7fe fd50 	bl	8007578 <HAL_RCC_GetPCLK1Freq>
 8008ad8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008ada:	68fa      	ldr	r2, [r7, #12]
 8008adc:	4613      	mov	r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	4413      	add	r3, r2
 8008ae2:	009a      	lsls	r2, r3, #2
 8008ae4:	441a      	add	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8008af0:	4a22      	ldr	r2, [pc, #136]	; (8008b7c <UART_SetConfig+0x118>)
 8008af2:	fba2 2303 	umull	r2, r3, r2, r3
 8008af6:	095b      	lsrs	r3, r3, #5
 8008af8:	0119      	lsls	r1, r3, #4
 8008afa:	68fa      	ldr	r2, [r7, #12]
 8008afc:	4613      	mov	r3, r2
 8008afe:	009b      	lsls	r3, r3, #2
 8008b00:	4413      	add	r3, r2
 8008b02:	009a      	lsls	r2, r3, #2
 8008b04:	441a      	add	r2, r3
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	685b      	ldr	r3, [r3, #4]
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008b10:	4b1a      	ldr	r3, [pc, #104]	; (8008b7c <UART_SetConfig+0x118>)
 8008b12:	fba3 0302 	umull	r0, r3, r3, r2
 8008b16:	095b      	lsrs	r3, r3, #5
 8008b18:	2064      	movs	r0, #100	; 0x64
 8008b1a:	fb00 f303 	mul.w	r3, r0, r3
 8008b1e:	1ad3      	subs	r3, r2, r3
 8008b20:	011b      	lsls	r3, r3, #4
 8008b22:	3332      	adds	r3, #50	; 0x32
 8008b24:	4a15      	ldr	r2, [pc, #84]	; (8008b7c <UART_SetConfig+0x118>)
 8008b26:	fba2 2303 	umull	r2, r3, r2, r3
 8008b2a:	095b      	lsrs	r3, r3, #5
 8008b2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008b30:	4419      	add	r1, r3
 8008b32:	68fa      	ldr	r2, [r7, #12]
 8008b34:	4613      	mov	r3, r2
 8008b36:	009b      	lsls	r3, r3, #2
 8008b38:	4413      	add	r3, r2
 8008b3a:	009a      	lsls	r2, r3, #2
 8008b3c:	441a      	add	r2, r3
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	009b      	lsls	r3, r3, #2
 8008b44:	fbb2 f2f3 	udiv	r2, r2, r3
 8008b48:	4b0c      	ldr	r3, [pc, #48]	; (8008b7c <UART_SetConfig+0x118>)
 8008b4a:	fba3 0302 	umull	r0, r3, r3, r2
 8008b4e:	095b      	lsrs	r3, r3, #5
 8008b50:	2064      	movs	r0, #100	; 0x64
 8008b52:	fb00 f303 	mul.w	r3, r0, r3
 8008b56:	1ad3      	subs	r3, r2, r3
 8008b58:	011b      	lsls	r3, r3, #4
 8008b5a:	3332      	adds	r3, #50	; 0x32
 8008b5c:	4a07      	ldr	r2, [pc, #28]	; (8008b7c <UART_SetConfig+0x118>)
 8008b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8008b62:	095b      	lsrs	r3, r3, #5
 8008b64:	f003 020f 	and.w	r2, r3, #15
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	440a      	add	r2, r1
 8008b6e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008b70:	bf00      	nop
 8008b72:	3710      	adds	r7, #16
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}
 8008b78:	40013800 	.word	0x40013800
 8008b7c:	51eb851f 	.word	0x51eb851f

08008b80 <VL53L0X_GetVersion>:
#endif

/* Group PAL General Functions */

VL53L0X_Error VL53L0X_GetVersion(VL53L0X_Version_t *pVersion)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b085      	sub	sp, #20
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	pVersion->major = VL53L0X_IMPLEMENTATION_VER_MAJOR;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2201      	movs	r2, #1
 8008b90:	711a      	strb	r2, [r3, #4]
	pVersion->minor = VL53L0X_IMPLEMENTATION_VER_MINOR;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2200      	movs	r2, #0
 8008b96:	715a      	strb	r2, [r3, #5]
	pVersion->build = VL53L0X_IMPLEMENTATION_VER_SUB;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	719a      	strb	r2, [r3, #6]

	pVersion->revision = VL53L0X_IMPLEMENTATION_VER_REVISION;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f241 12da 	movw	r2, #4570	; 0x11da
 8008ba4:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8008ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3714      	adds	r7, #20
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bc80      	pop	{r7}
 8008bb2:	4770      	bx	lr

08008bb4 <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 8008bc2:	6839      	ldr	r1, [r7, #0]
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f004 fb89 	bl	800d2dc <VL53L0X_get_device_info>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3710      	adds	r7, #16
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <VL53L0X_SetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_SetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t OffsetCalibrationDataMicroMeter)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b084      	sub	sp, #16
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
 8008be2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008be4:	2300      	movs	r3, #0
 8008be6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_offset_calibration_data_micro_meter(Dev,
 8008be8:	6839      	ldr	r1, [r7, #0]
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f001 fc62 	bl	800a4b4 <VL53L0X_set_offset_calibration_data_micro_meter>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	73fb      	strb	r3, [r7, #15]
		OffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8008bf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3710      	adds	r7, #16
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b084      	sub	sp, #16
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
 8008c08:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8008c0e:	6839      	ldr	r1, [r7, #0]
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f001 fc97 	bl	800a544 <VL53L0X_get_offset_calibration_data_micro_meter>
 8008c16:	4603      	mov	r3, r0
 8008c18:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8008c1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3710      	adds	r7, #16
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}

08008c26 <VL53L0X_SetDeviceAddress>:

/* End Group PAL General Functions */

/* Group PAL Init Functions */
VL53L0X_Error VL53L0X_SetDeviceAddress(VL53L0X_DEV Dev, uint8_t DeviceAddress)
{
 8008c26:	b580      	push	{r7, lr}
 8008c28:	b084      	sub	sp, #16
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	6078      	str	r0, [r7, #4]
 8008c2e:	460b      	mov	r3, r1
 8008c30:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008c32:	2300      	movs	r3, #0
 8008c34:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS,
 8008c36:	78fb      	ldrb	r3, [r7, #3]
 8008c38:	085b      	lsrs	r3, r3, #1
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	218a      	movs	r1, #138	; 0x8a
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f004 fe51 	bl	800d8e8 <VL53L0X_WrByte>
 8008c46:	4603      	mov	r3, r0
 8008c48:	73fb      	strb	r3, [r7, #15]
		DeviceAddress / 2);

	LOG_FUNCTION_END(Status);
	return Status;
 8008c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3710      	adds	r7, #16
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}
	...

08008c58 <VL53L0X_DataInit>:

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8008c58:	b5b0      	push	{r4, r5, r7, lr}
 8008c5a:	b094      	sub	sp, #80	; 0x50
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008c60:	2300      	movs	r3, #0
 8008c62:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8008c66:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d107      	bne.n	8008c7e <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8008c6e:	2200      	movs	r2, #0
 8008c70:	2188      	movs	r1, #136	; 0x88
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f004 fe38 	bl	800d8e8 <VL53L0X_WrByte>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008c8c:	f8a3 214e 	strh.w	r2, [r3, #334]	; 0x14e

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008c96:	f8a3 2150 	strh.w	r2, [r3, #336]	; 0x150
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	4a71      	ldr	r2, [pc, #452]	; (8008e64 <VL53L0X_DataInit+0x20c>)
 8008c9e:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	4a70      	ldr	r2, [pc, #448]	; (8008e68 <VL53L0X_DataInit+0x210>)
 8008ca6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8008cb0:	f107 0308 	add.w	r3, r7, #8
 8008cb4:	4619      	mov	r1, r3
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f000 fa5a 	bl	8009170 <VL53L0X_GetDeviceParameters>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	if (Status == VL53L0X_ERROR_NONE) {
 8008cc2:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d112      	bne.n	8008cf0 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	723b      	strb	r3, [r7, #8]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	727b      	strb	r3, [r7, #9]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f103 0410 	add.w	r4, r3, #16
 8008cd8:	f107 0508 	add.w	r5, r7, #8
 8008cdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008cde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008ce0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008ce2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008ce4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008ce6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008ce8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8008cec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2264      	movs	r2, #100	; 0x64
 8008cf4:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f44f 7261 	mov.w	r2, #900	; 0x384
 8008cfe:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8008d08:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8008d12:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2201      	movs	r2, #1
 8008d1a:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008d1e:	2300      	movs	r3, #0
 8008d20:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d22:	e014      	b.n	8008d4e <VL53L0X_DataInit+0xf6>
		if (Status == VL53L0X_ERROR_NONE)
 8008d24:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d114      	bne.n	8008d56 <VL53L0X_DataInit+0xfe>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8008d2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	2201      	movs	r2, #1
 8008d32:	4619      	mov	r1, r3
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f000 fd4b 	bl	80097d0 <VL53L0X_SetLimitCheckEnable>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008d42:	4313      	orrs	r3, r2
 8008d44:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008d48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d4a:	3301      	adds	r3, #1
 8008d4c:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d50:	2b05      	cmp	r3, #5
 8008d52:	dde7      	ble.n	8008d24 <VL53L0X_DataInit+0xcc>
 8008d54:	e000      	b.n	8008d58 <VL53L0X_DataInit+0x100>
		else
			break;
 8008d56:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8008d58:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d107      	bne.n	8008d70 <VL53L0X_DataInit+0x118>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8008d60:	2200      	movs	r2, #0
 8008d62:	2102      	movs	r1, #2
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f000 fd33 	bl	80097d0 <VL53L0X_SetLimitCheckEnable>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8008d70:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d107      	bne.n	8008d88 <VL53L0X_DataInit+0x130>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8008d78:	2200      	movs	r2, #0
 8008d7a:	2103      	movs	r1, #3
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 fd27 	bl	80097d0 <VL53L0X_SetLimitCheckEnable>
 8008d82:	4603      	mov	r3, r0
 8008d84:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8008d88:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d107      	bne.n	8008da0 <VL53L0X_DataInit+0x148>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8008d90:	2200      	movs	r2, #0
 8008d92:	2104      	movs	r1, #4
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 fd1b 	bl	80097d0 <VL53L0X_SetLimitCheckEnable>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8008da0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d107      	bne.n	8008db8 <VL53L0X_DataInit+0x160>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8008da8:	2200      	movs	r2, #0
 8008daa:	2105      	movs	r1, #5
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 fd0f 	bl	80097d0 <VL53L0X_SetLimitCheckEnable>
 8008db2:	4603      	mov	r3, r0
 8008db4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8008db8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d108      	bne.n	8008dd2 <VL53L0X_DataInit+0x17a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8008dc0:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8008dc4:	2100      	movs	r1, #0
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 fdb0 	bl	800992c <VL53L0X_SetLimitCheckValue>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008dd2:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d108      	bne.n	8008dec <VL53L0X_DataInit+0x194>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8008dda:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008dde:	2101      	movs	r1, #1
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f000 fda3 	bl	800992c <VL53L0X_SetLimitCheckValue>
 8008de6:	4603      	mov	r3, r0
 8008de8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008dec:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d108      	bne.n	8008e06 <VL53L0X_DataInit+0x1ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8008df4:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8008df8:	2102      	movs	r1, #2
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 fd96 	bl	800992c <VL53L0X_SetLimitCheckValue>
 8008e00:	4603      	mov	r3, r0
 8008e02:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008e06:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d107      	bne.n	8008e1e <VL53L0X_DataInit+0x1c6>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8008e0e:	2200      	movs	r2, #0
 8008e10:	2103      	movs	r1, #3
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 fd8a 	bl	800992c <VL53L0X_SetLimitCheckValue>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008e1e:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d10f      	bne.n	8008e46 <VL53L0X_DataInit+0x1ee>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	22ff      	movs	r2, #255	; 0xff
 8008e2a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008e2e:	22ff      	movs	r2, #255	; 0xff
 8008e30:	2101      	movs	r1, #1
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f004 fd58 	bl	800d8e8 <VL53L0X_WrByte>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2201      	movs	r2, #1
 8008e42:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8008e46:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d103      	bne.n	8008e56 <VL53L0X_DataInit+0x1fe>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2200      	movs	r2, #0
 8008e52:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8008e56:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3750      	adds	r7, #80	; 0x50
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bdb0      	pop	{r4, r5, r7, pc}
 8008e62:	bf00      	nop
 8008e64:	00016b85 	.word	0x00016b85
 8008e68:	000970a4 	.word	0x000970a4

08008e6c <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8008e6c:	b5b0      	push	{r4, r5, r7, lr}
 8008e6e:	b09e      	sub	sp, #120	; 0x78
 8008e70:	af02      	add	r7, sp, #8
 8008e72:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e74:	2300      	movs	r3, #0
 8008e76:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8008e7a:	f107 031c 	add.w	r3, r7, #28
 8008e7e:	2240      	movs	r2, #64	; 0x40
 8008e80:	2100      	movs	r1, #0
 8008e82:	4618      	mov	r0, r3
 8008e84:	f004 fe46 	bl	800db14 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8008e90:	2300      	movs	r3, #0
 8008e92:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 8008e96:	2300      	movs	r3, #0
 8008e98:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	FixPoint1616_t seqTimeoutMilliSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8008ea8:	2101      	movs	r1, #1
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f002 fa86 	bl	800b3bc <VL53L0X_get_info_from_device>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8008ebc:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8008ec4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8008ec8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d80d      	bhi.n	8008eec <VL53L0X_StaticInit+0x80>
 8008ed0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d102      	bne.n	8008ede <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8008ed8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008eda:	2b20      	cmp	r3, #32
 8008edc:	d806      	bhi.n	8008eec <VL53L0X_StaticInit+0x80>
 8008ede:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d10e      	bne.n	8008f04 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8008ee6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008ee8:	2b0c      	cmp	r3, #12
 8008eea:	d90b      	bls.n	8008f04 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8008eec:	f107 0218 	add.w	r2, r7, #24
 8008ef0:	f107 0314 	add.w	r3, r7, #20
 8008ef4:	4619      	mov	r1, r3
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f001 fd1d 	bl	800a936 <VL53L0X_perform_ref_spad_management>
 8008efc:	4603      	mov	r3, r0
 8008efe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8008f02:	e009      	b.n	8008f18 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8008f04:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f08:	461a      	mov	r2, r3
 8008f0a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f001 ff1e 	bl	800ad4e <VL53L0X_set_reference_spads>
 8008f12:	4603      	mov	r3, r0
 8008f14:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8008f18:	4b94      	ldr	r3, [pc, #592]	; (800916c <VL53L0X_StaticInit+0x300>)
 8008f1a:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8008f1c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d10f      	bne.n	8008f44 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f893 314c 	ldrb.w	r3, [r3, #332]	; 0x14c
 8008f2a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8008f2e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d104      	bne.n	8008f40 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8008f3c:	66bb      	str	r3, [r7, #104]	; 0x68
 8008f3e:	e001      	b.n	8008f44 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8008f40:	4b8a      	ldr	r3, [pc, #552]	; (800916c <VL53L0X_StaticInit+0x300>)
 8008f42:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8008f44:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d106      	bne.n	8008f5a <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8008f4c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f003 fb52 	bl	800c5f8 <VL53L0X_load_tuning_settings>
 8008f54:	4603      	mov	r3, r0
 8008f56:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8008f5a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d10a      	bne.n	8008f78 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8008f62:	2300      	movs	r3, #0
 8008f64:	9300      	str	r3, [sp, #0]
 8008f66:	2304      	movs	r3, #4
 8008f68:	2200      	movs	r2, #0
 8008f6a:	2100      	movs	r1, #0
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f001 f8cf 	bl	800a110 <VL53L0X_SetGpioConfig>
 8008f72:	4603      	mov	r3, r0
 8008f74:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008f78:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d121      	bne.n	8008fc4 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008f80:	2201      	movs	r2, #1
 8008f82:	21ff      	movs	r1, #255	; 0xff
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f004 fcaf 	bl	800d8e8 <VL53L0X_WrByte>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8008f90:	f107 031a 	add.w	r3, r7, #26
 8008f94:	461a      	mov	r2, r3
 8008f96:	2184      	movs	r1, #132	; 0x84
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f004 fc31 	bl	800d800 <VL53L0X_RdWord>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	461a      	mov	r2, r3
 8008fa2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8008fa6:	4313      	orrs	r3, r2
 8008fa8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008fac:	2200      	movs	r2, #0
 8008fae:	21ff      	movs	r1, #255	; 0xff
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f004 fc99 	bl	800d8e8 <VL53L0X_WrByte>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	461a      	mov	r2, r3
 8008fba:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008fc4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d105      	bne.n	8008fd8 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8008fcc:	8b7b      	ldrh	r3, [r7, #26]
 8008fce:	011b      	lsls	r3, r3, #4
 8008fd0:	461a      	mov	r2, r3
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8008fd8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d108      	bne.n	8008ff2 <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8008fe0:	f107 031c 	add.w	r3, r7, #28
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 f8c2 	bl	8009170 <VL53L0X_GetDeviceParameters>
 8008fec:	4603      	mov	r3, r0
 8008fee:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8008ff2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d110      	bne.n	800901c <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8008ffa:	f107 0319 	add.w	r3, r7, #25
 8008ffe:	4619      	mov	r1, r3
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 f981 	bl	8009308 <VL53L0X_GetFractionEnable>
 8009006:	4603      	mov	r3, r0
 8009008:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800900c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009010:	2b00      	cmp	r3, #0
 8009012:	d103      	bne.n	800901c <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8009014:	7e7a      	ldrb	r2, [r7, #25]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 800901c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009020:	2b00      	cmp	r3, #0
 8009022:	d10e      	bne.n	8009042 <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f103 0410 	add.w	r4, r3, #16
 800902a:	f107 051c 	add.w	r5, r7, #28
 800902e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009030:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009032:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009034:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009036:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009038:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800903a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800903e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8009042:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009046:	2b00      	cmp	r3, #0
 8009048:	d111      	bne.n	800906e <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 800904a:	f107 0319 	add.w	r3, r7, #25
 800904e:	461a      	mov	r2, r3
 8009050:	2101      	movs	r1, #1
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f004 fb4e 	bl	800d6f4 <VL53L0X_RdByte>
 8009058:	4603      	mov	r3, r0
 800905a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800905e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009062:	2b00      	cmp	r3, #0
 8009064:	d103      	bne.n	800906e <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8009066:	7e7a      	ldrb	r2, [r7, #25]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 800906e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009072:	2b00      	cmp	r3, #0
 8009074:	d107      	bne.n	8009086 <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8009076:	2200      	movs	r2, #0
 8009078:	2100      	movs	r1, #0
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 f9a0 	bl	80093c0 <VL53L0X_SetSequenceStepEnable>
 8009080:	4603      	mov	r3, r0
 8009082:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8009086:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800908a:	2b00      	cmp	r3, #0
 800908c:	d107      	bne.n	800909e <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800908e:	2200      	movs	r2, #0
 8009090:	2102      	movs	r1, #2
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 f994 	bl	80093c0 <VL53L0X_SetSequenceStepEnable>
 8009098:	4603      	mov	r3, r0
 800909a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 800909e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d103      	bne.n	80090ae <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2203      	movs	r2, #3
 80090aa:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80090ae:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d109      	bne.n	80090ca <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 80090b6:	f107 0313 	add.w	r3, r7, #19
 80090ba:	461a      	mov	r2, r3
 80090bc:	2100      	movs	r1, #0
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 f967 	bl	8009392 <VL53L0X_GetVcselPulsePeriod>
 80090c4:	4603      	mov	r3, r0
 80090c6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80090ca:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d103      	bne.n	80090da <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80090d2:	7cfa      	ldrb	r2, [r7, #19]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80090da:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d109      	bne.n	80090f6 <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 80090e2:	f107 0313 	add.w	r3, r7, #19
 80090e6:	461a      	mov	r2, r3
 80090e8:	2101      	movs	r1, #1
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f000 f951 	bl	8009392 <VL53L0X_GetVcselPulsePeriod>
 80090f0:	4603      	mov	r3, r0
 80090f2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80090f6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d103      	bne.n	8009106 <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80090fe:	7cfa      	ldrb	r2, [r7, #19]
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8009106:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800910a:	2b00      	cmp	r3, #0
 800910c:	d109      	bne.n	8009122 <VL53L0X_StaticInit+0x2b6>
		Status = VL53L0X_GetSequenceStepTimeout(
 800910e:	f107 030c 	add.w	r3, r7, #12
 8009112:	461a      	mov	r2, r3
 8009114:	2103      	movs	r1, #3
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f000 fa9e 	bl	8009658 <VL53L0X_GetSequenceStepTimeout>
 800911c:	4603      	mov	r3, r0
 800911e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009122:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009126:	2b00      	cmp	r3, #0
 8009128:	d103      	bne.n	8009132 <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800912a:	68fa      	ldr	r2, [r7, #12]
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8009132:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009136:	2b00      	cmp	r3, #0
 8009138:	d109      	bne.n	800914e <VL53L0X_StaticInit+0x2e2>
		Status = VL53L0X_GetSequenceStepTimeout(
 800913a:	f107 030c 	add.w	r3, r7, #12
 800913e:	461a      	mov	r2, r3
 8009140:	2104      	movs	r1, #4
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f000 fa88 	bl	8009658 <VL53L0X_GetSequenceStepTimeout>
 8009148:	4603      	mov	r3, r0
 800914a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800914e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009152:	2b00      	cmp	r3, #0
 8009154:	d103      	bne.n	800915e <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009156:	68fa      	ldr	r2, [r7, #12]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800915e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8009162:	4618      	mov	r0, r3
 8009164:	3770      	adds	r7, #112	; 0x70
 8009166:	46bd      	mov	sp, r7
 8009168:	bdb0      	pop	{r4, r5, r7, pc}
 800916a:	bf00      	nop
 800916c:	2000003c 	.word	0x2000003c

08009170 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b084      	sub	sp, #16
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800917a:	2300      	movs	r3, #0
 800917c:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	4619      	mov	r1, r3
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 f8ae 	bl	80092e4 <VL53L0X_GetDeviceMode>
 8009188:	4603      	mov	r3, r0
 800918a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800918c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d107      	bne.n	80091a4 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	3308      	adds	r3, #8
 8009198:	4619      	mov	r1, r3
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f000 fa9c 	bl	80096d8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80091a0:	4603      	mov	r3, r0
 80091a2:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80091a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d102      	bne.n	80091b2 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	2200      	movs	r2, #0
 80091b0:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 80091b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d107      	bne.n	80091ca <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	3310      	adds	r3, #16
 80091be:	4619      	mov	r1, r3
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f000 fad1 	bl	8009768 <VL53L0X_GetXTalkCompensationRateMegaCps>
 80091c6:	4603      	mov	r3, r0
 80091c8:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 80091ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d107      	bne.n	80091e2 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	3314      	adds	r3, #20
 80091d6:	4619      	mov	r1, r3
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f7ff fd11 	bl	8008c00 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 80091de:	4603      	mov	r3, r0
 80091e0:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 80091e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d134      	bne.n	8009254 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80091ea:	2300      	movs	r3, #0
 80091ec:	60bb      	str	r3, [r7, #8]
 80091ee:	e02a      	b.n	8009246 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80091f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d12a      	bne.n	800924e <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	b299      	uxth	r1, r3
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	3308      	adds	r3, #8
 8009200:	009b      	lsls	r3, r3, #2
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	4413      	add	r3, r2
 8009206:	3304      	adds	r3, #4
 8009208:	461a      	mov	r2, r3
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 fbf0 	bl	80099f0 <VL53L0X_GetLimitCheckValue>
 8009210:	4603      	mov	r3, r0
 8009212:	461a      	mov	r2, r3
 8009214:	7bfb      	ldrb	r3, [r7, #15]
 8009216:	4313      	orrs	r3, r2
 8009218:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800921a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d117      	bne.n	8009252 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	b299      	uxth	r1, r3
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	3318      	adds	r3, #24
 800922a:	683a      	ldr	r2, [r7, #0]
 800922c:	4413      	add	r3, r2
 800922e:	461a      	mov	r2, r3
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f000 fb59 	bl	80098e8 <VL53L0X_GetLimitCheckEnable>
 8009236:	4603      	mov	r3, r0
 8009238:	461a      	mov	r2, r3
 800923a:	7bfb      	ldrb	r3, [r7, #15]
 800923c:	4313      	orrs	r3, r2
 800923e:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	3301      	adds	r3, #1
 8009244:	60bb      	str	r3, [r7, #8]
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	2b05      	cmp	r3, #5
 800924a:	ddd1      	ble.n	80091f0 <VL53L0X_GetDeviceParameters+0x80>
 800924c:	e002      	b.n	8009254 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800924e:	bf00      	nop
 8009250:	e000      	b.n	8009254 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8009252:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009254:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d107      	bne.n	800926c <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	333c      	adds	r3, #60	; 0x3c
 8009260:	4619      	mov	r1, r3
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 fc52 	bl	8009b0c <VL53L0X_GetWrapAroundCheckEnable>
 8009268:	4603      	mov	r3, r0
 800926a:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 800926c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d107      	bne.n	8009284 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	3304      	adds	r3, #4
 8009278:	4619      	mov	r1, r3
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 f876 	bl	800936c <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8009280:	4603      	mov	r3, r0
 8009282:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009284:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009288:	4618      	mov	r0, r3
 800928a:	3710      	adds	r7, #16
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8009290:	b480      	push	{r7}
 8009292:	b085      	sub	sp, #20
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	460b      	mov	r3, r1
 800929a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800929c:	2300      	movs	r3, #0
 800929e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80092a0:	78fb      	ldrb	r3, [r7, #3]
 80092a2:	2b15      	cmp	r3, #21
 80092a4:	bf8c      	ite	hi
 80092a6:	2201      	movhi	r2, #1
 80092a8:	2200      	movls	r2, #0
 80092aa:	b2d2      	uxtb	r2, r2
 80092ac:	2a00      	cmp	r2, #0
 80092ae:	d10e      	bne.n	80092ce <VL53L0X_SetDeviceMode+0x3e>
 80092b0:	2201      	movs	r2, #1
 80092b2:	409a      	lsls	r2, r3
 80092b4:	4b0a      	ldr	r3, [pc, #40]	; (80092e0 <VL53L0X_SetDeviceMode+0x50>)
 80092b6:	4013      	ands	r3, r2
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	bf14      	ite	ne
 80092bc:	2301      	movne	r3, #1
 80092be:	2300      	moveq	r3, #0
 80092c0:	b2db      	uxtb	r3, r3
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d003      	beq.n	80092ce <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	78fa      	ldrb	r2, [r7, #3]
 80092ca:	741a      	strb	r2, [r3, #16]
		break;
 80092cc:	e001      	b.n	80092d2 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80092ce:	23f8      	movs	r3, #248	; 0xf8
 80092d0:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80092d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3714      	adds	r7, #20
 80092da:	46bd      	mov	sp, r7
 80092dc:	bc80      	pop	{r7}
 80092de:	4770      	bx	lr
 80092e0:	0030000b 	.word	0x0030000b

080092e4 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 80092e4:	b480      	push	{r7}
 80092e6:	b085      	sub	sp, #20
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
 80092ec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80092ee:	2300      	movs	r3, #0
 80092f0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	7c1a      	ldrb	r2, [r3, #16]
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80092fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3714      	adds	r7, #20
 8009302:	46bd      	mov	sp, r7
 8009304:	bc80      	pop	{r7}
 8009306:	4770      	bx	lr

08009308 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b084      	sub	sp, #16
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009312:	2300      	movs	r3, #0
 8009314:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8009316:	683a      	ldr	r2, [r7, #0]
 8009318:	2109      	movs	r1, #9
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f004 f9ea 	bl	800d6f4 <VL53L0X_RdByte>
 8009320:	4603      	mov	r3, r0
 8009322:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009324:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d106      	bne.n	800933a <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	781b      	ldrb	r3, [r3, #0]
 8009330:	f003 0301 	and.w	r3, r3, #1
 8009334:	b2da      	uxtb	r2, r3
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800933a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800933e:	4618      	mov	r0, r3
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8009346:	b580      	push	{r7, lr}
 8009348:	b084      	sub	sp, #16
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
 800934e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009350:	2300      	movs	r3, #0
 8009352:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8009354:	6839      	ldr	r1, [r7, #0]
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f002 ffbc 	bl	800c2d4 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800935c:	4603      	mov	r3, r0
 800935e:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8009360:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009364:	4618      	mov	r0, r3
 8009366:	3710      	adds	r7, #16
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b084      	sub	sp, #16
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
 8009374:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009376:	2300      	movs	r3, #0
 8009378:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800937a:	6839      	ldr	r1, [r7, #0]
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f003 f889 	bl	800c494 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8009382:	4603      	mov	r3, r0
 8009384:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8009386:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800938a:	4618      	mov	r0, r3
 800938c:	3710      	adds	r7, #16
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}

08009392 <VL53L0X_GetVcselPulsePeriod>:
	return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8009392:	b580      	push	{r7, lr}
 8009394:	b086      	sub	sp, #24
 8009396:	af00      	add	r7, sp, #0
 8009398:	60f8      	str	r0, [r7, #12]
 800939a:	460b      	mov	r3, r1
 800939c:	607a      	str	r2, [r7, #4]
 800939e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80093a0:	2300      	movs	r3, #0
 80093a2:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80093a4:	7afb      	ldrb	r3, [r7, #11]
 80093a6:	687a      	ldr	r2, [r7, #4]
 80093a8:	4619      	mov	r1, r3
 80093aa:	68f8      	ldr	r0, [r7, #12]
 80093ac:	f002 ff5b 	bl	800c266 <VL53L0X_get_vcsel_pulse_period>
 80093b0:	4603      	mov	r3, r0
 80093b2:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80093b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3718      	adds	r7, #24
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b086      	sub	sp, #24
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	460b      	mov	r3, r1
 80093ca:	70fb      	strb	r3, [r7, #3]
 80093cc:	4613      	mov	r3, r2
 80093ce:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80093d0:	2300      	movs	r3, #0
 80093d2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80093d4:	2300      	movs	r3, #0
 80093d6:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 80093d8:	2300      	movs	r3, #0
 80093da:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80093dc:	f107 030f 	add.w	r3, r7, #15
 80093e0:	461a      	mov	r2, r3
 80093e2:	2101      	movs	r1, #1
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f004 f985 	bl	800d6f4 <VL53L0X_RdByte>
 80093ea:	4603      	mov	r3, r0
 80093ec:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 80093ee:	7bfb      	ldrb	r3, [r7, #15]
 80093f0:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 80093f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d15a      	bne.n	80094b0 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 80093fa:	78bb      	ldrb	r3, [r7, #2]
 80093fc:	2b01      	cmp	r3, #1
 80093fe:	d12b      	bne.n	8009458 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8009400:	78fb      	ldrb	r3, [r7, #3]
 8009402:	2b04      	cmp	r3, #4
 8009404:	d825      	bhi.n	8009452 <VL53L0X_SetSequenceStepEnable+0x92>
 8009406:	a201      	add	r2, pc, #4	; (adr r2, 800940c <VL53L0X_SetSequenceStepEnable+0x4c>)
 8009408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800940c:	08009421 	.word	0x08009421
 8009410:	0800942b 	.word	0x0800942b
 8009414:	08009435 	.word	0x08009435
 8009418:	0800943f 	.word	0x0800943f
 800941c:	08009449 	.word	0x08009449
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8009420:	7dbb      	ldrb	r3, [r7, #22]
 8009422:	f043 0310 	orr.w	r3, r3, #16
 8009426:	75bb      	strb	r3, [r7, #22]
				break;
 8009428:	e043      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800942a:	7dbb      	ldrb	r3, [r7, #22]
 800942c:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8009430:	75bb      	strb	r3, [r7, #22]
				break;
 8009432:	e03e      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8009434:	7dbb      	ldrb	r3, [r7, #22]
 8009436:	f043 0304 	orr.w	r3, r3, #4
 800943a:	75bb      	strb	r3, [r7, #22]
				break;
 800943c:	e039      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800943e:	7dbb      	ldrb	r3, [r7, #22]
 8009440:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009444:	75bb      	strb	r3, [r7, #22]
				break;
 8009446:	e034      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8009448:	7dbb      	ldrb	r3, [r7, #22]
 800944a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800944e:	75bb      	strb	r3, [r7, #22]
				break;
 8009450:	e02f      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009452:	23fc      	movs	r3, #252	; 0xfc
 8009454:	75fb      	strb	r3, [r7, #23]
 8009456:	e02c      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8009458:	78fb      	ldrb	r3, [r7, #3]
 800945a:	2b04      	cmp	r3, #4
 800945c:	d825      	bhi.n	80094aa <VL53L0X_SetSequenceStepEnable+0xea>
 800945e:	a201      	add	r2, pc, #4	; (adr r2, 8009464 <VL53L0X_SetSequenceStepEnable+0xa4>)
 8009460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009464:	08009479 	.word	0x08009479
 8009468:	08009483 	.word	0x08009483
 800946c:	0800948d 	.word	0x0800948d
 8009470:	08009497 	.word	0x08009497
 8009474:	080094a1 	.word	0x080094a1
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8009478:	7dbb      	ldrb	r3, [r7, #22]
 800947a:	f023 0310 	bic.w	r3, r3, #16
 800947e:	75bb      	strb	r3, [r7, #22]
				break;
 8009480:	e017      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8009482:	7dbb      	ldrb	r3, [r7, #22]
 8009484:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8009488:	75bb      	strb	r3, [r7, #22]
				break;
 800948a:	e012      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 800948c:	7dbb      	ldrb	r3, [r7, #22]
 800948e:	f023 0304 	bic.w	r3, r3, #4
 8009492:	75bb      	strb	r3, [r7, #22]
				break;
 8009494:	e00d      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8009496:	7dbb      	ldrb	r3, [r7, #22]
 8009498:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800949c:	75bb      	strb	r3, [r7, #22]
				break;
 800949e:	e008      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80094a0:	7dbb      	ldrb	r3, [r7, #22]
 80094a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094a6:	75bb      	strb	r3, [r7, #22]
				break;
 80094a8:	e003      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80094aa:	23fc      	movs	r3, #252	; 0xfc
 80094ac:	75fb      	strb	r3, [r7, #23]
 80094ae:	e000      	b.n	80094b2 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 80094b0:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 80094b2:	7bfb      	ldrb	r3, [r7, #15]
 80094b4:	7dba      	ldrb	r2, [r7, #22]
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d01e      	beq.n	80094f8 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80094ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d107      	bne.n	80094d2 <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 80094c2:	7dbb      	ldrb	r3, [r7, #22]
 80094c4:	461a      	mov	r2, r3
 80094c6:	2101      	movs	r1, #1
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f004 fa0d 	bl	800d8e8 <VL53L0X_WrByte>
 80094ce:	4603      	mov	r3, r0
 80094d0:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80094d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d103      	bne.n	80094e2 <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	7dba      	ldrb	r2, [r7, #22]
 80094de:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80094e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d106      	bne.n	80094f8 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	695b      	ldr	r3, [r3, #20]
 80094ee:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80094f0:	6939      	ldr	r1, [r7, #16]
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f7ff ff27 	bl	8009346 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80094f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3718      	adds	r7, #24
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}

08009504 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8009504:	b480      	push	{r7}
 8009506:	b087      	sub	sp, #28
 8009508:	af00      	add	r7, sp, #0
 800950a:	60f8      	str	r0, [r7, #12]
 800950c:	607b      	str	r3, [r7, #4]
 800950e:	460b      	mov	r3, r1
 8009510:	72fb      	strb	r3, [r7, #11]
 8009512:	4613      	mov	r3, r2
 8009514:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009516:	2300      	movs	r3, #0
 8009518:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8009520:	7afb      	ldrb	r3, [r7, #11]
 8009522:	2b04      	cmp	r3, #4
 8009524:	d836      	bhi.n	8009594 <sequence_step_enabled+0x90>
 8009526:	a201      	add	r2, pc, #4	; (adr r2, 800952c <sequence_step_enabled+0x28>)
 8009528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800952c:	08009541 	.word	0x08009541
 8009530:	08009553 	.word	0x08009553
 8009534:	08009565 	.word	0x08009565
 8009538:	08009577 	.word	0x08009577
 800953c:	08009589 	.word	0x08009589
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8009540:	7abb      	ldrb	r3, [r7, #10]
 8009542:	111b      	asrs	r3, r3, #4
 8009544:	b2db      	uxtb	r3, r3
 8009546:	f003 0301 	and.w	r3, r3, #1
 800954a:	b2da      	uxtb	r2, r3
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	701a      	strb	r2, [r3, #0]
		break;
 8009550:	e022      	b.n	8009598 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8009552:	7abb      	ldrb	r3, [r7, #10]
 8009554:	10db      	asrs	r3, r3, #3
 8009556:	b2db      	uxtb	r3, r3
 8009558:	f003 0301 	and.w	r3, r3, #1
 800955c:	b2da      	uxtb	r2, r3
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	701a      	strb	r2, [r3, #0]
		break;
 8009562:	e019      	b.n	8009598 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8009564:	7abb      	ldrb	r3, [r7, #10]
 8009566:	109b      	asrs	r3, r3, #2
 8009568:	b2db      	uxtb	r3, r3
 800956a:	f003 0301 	and.w	r3, r3, #1
 800956e:	b2da      	uxtb	r2, r3
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	701a      	strb	r2, [r3, #0]
		break;
 8009574:	e010      	b.n	8009598 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8009576:	7abb      	ldrb	r3, [r7, #10]
 8009578:	119b      	asrs	r3, r3, #6
 800957a:	b2db      	uxtb	r3, r3
 800957c:	f003 0301 	and.w	r3, r3, #1
 8009580:	b2da      	uxtb	r2, r3
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	701a      	strb	r2, [r3, #0]
		break;
 8009586:	e007      	b.n	8009598 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8009588:	7abb      	ldrb	r3, [r7, #10]
 800958a:	09db      	lsrs	r3, r3, #7
 800958c:	b2da      	uxtb	r2, r3
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	701a      	strb	r2, [r3, #0]
		break;
 8009592:	e001      	b.n	8009598 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009594:	23fc      	movs	r3, #252	; 0xfc
 8009596:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009598:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800959c:	4618      	mov	r0, r3
 800959e:	371c      	adds	r7, #28
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bc80      	pop	{r7}
 80095a4:	4770      	bx	lr
 80095a6:	bf00      	nop

080095a8 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80095b2:	2300      	movs	r3, #0
 80095b4:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 80095b6:	2300      	movs	r3, #0
 80095b8:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80095ba:	f107 030e 	add.w	r3, r7, #14
 80095be:	461a      	mov	r2, r3
 80095c0:	2101      	movs	r1, #1
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f004 f896 	bl	800d6f4 <VL53L0X_RdByte>
 80095c8:	4603      	mov	r3, r0
 80095ca:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80095cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d107      	bne.n	80095e4 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 80095d4:	7bba      	ldrb	r2, [r7, #14]
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	2100      	movs	r1, #0
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f7ff ff92 	bl	8009504 <sequence_step_enabled>
 80095e0:	4603      	mov	r3, r0
 80095e2:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80095e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d108      	bne.n	80095fe <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 80095ec:	7bba      	ldrb	r2, [r7, #14]
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	3302      	adds	r3, #2
 80095f2:	2101      	movs	r1, #1
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f7ff ff85 	bl	8009504 <sequence_step_enabled>
 80095fa:	4603      	mov	r3, r0
 80095fc:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80095fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d108      	bne.n	8009618 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8009606:	7bba      	ldrb	r2, [r7, #14]
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	3301      	adds	r3, #1
 800960c:	2102      	movs	r1, #2
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f7ff ff78 	bl	8009504 <sequence_step_enabled>
 8009614:	4603      	mov	r3, r0
 8009616:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009618:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d108      	bne.n	8009632 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8009620:	7bba      	ldrb	r2, [r7, #14]
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	3303      	adds	r3, #3
 8009626:	2103      	movs	r1, #3
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f7ff ff6b 	bl	8009504 <sequence_step_enabled>
 800962e:	4603      	mov	r3, r0
 8009630:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d108      	bne.n	800964c <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800963a:	7bba      	ldrb	r2, [r7, #14]
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	3304      	adds	r3, #4
 8009640:	2104      	movs	r1, #4
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f7ff ff5e 	bl	8009504 <sequence_step_enabled>
 8009648:	4603      	mov	r3, r0
 800964a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800964c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009650:	4618      	mov	r0, r3
 8009652:	3710      	adds	r7, #16
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <VL53L0X_GetSequenceStepTimeout>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, FixPoint1616_t *pTimeOutMilliSecs)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b088      	sub	sp, #32
 800965c:	af00      	add	r7, sp, #0
 800965e:	60f8      	str	r0, [r7, #12]
 8009660:	460b      	mov	r3, r1
 8009662:	607a      	str	r2, [r7, #4]
 8009664:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009666:	2300      	movs	r3, #0
 8009668:	77fb      	strb	r3, [r7, #31]
	uint32_t TimeoutMicroSeconds;
	uint32_t WholeNumber_ms = 0;
 800966a:	2300      	movs	r3, #0
 800966c:	61bb      	str	r3, [r7, #24]
	uint32_t Fraction_ms = 0;
 800966e:	2300      	movs	r3, #0
 8009670:	617b      	str	r3, [r7, #20]
	LOG_FUNCTION_START("");

	Status = get_sequence_step_timeout(Dev, SequenceStepId,
 8009672:	f107 0210 	add.w	r2, r7, #16
 8009676:	7afb      	ldrb	r3, [r7, #11]
 8009678:	4619      	mov	r1, r3
 800967a:	68f8      	ldr	r0, [r7, #12]
 800967c:	f002 fc1e 	bl	800bebc <get_sequence_step_timeout>
 8009680:	4603      	mov	r3, r0
 8009682:	77fb      	strb	r3, [r7, #31]
		&TimeoutMicroSeconds);
	if (Status == VL53L0X_ERROR_NONE) {
 8009684:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d11c      	bne.n	80096c6 <VL53L0X_GetSequenceStepTimeout+0x6e>
		WholeNumber_ms = TimeoutMicroSeconds / 1000;
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	4a11      	ldr	r2, [pc, #68]	; (80096d4 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 8009690:	fba2 2303 	umull	r2, r3, r2, r3
 8009694:	099b      	lsrs	r3, r3, #6
 8009696:	61bb      	str	r3, [r7, #24]
		Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
 8009698:	693a      	ldr	r2, [r7, #16]
 800969a:	69bb      	ldr	r3, [r7, #24]
 800969c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80096a0:	fb01 f303 	mul.w	r3, r1, r3
 80096a4:	1ad3      	subs	r3, r2, r3
 80096a6:	617b      	str	r3, [r7, #20]
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 80096a8:	69bb      	ldr	r3, [r7, #24]
 80096aa:	0419      	lsls	r1, r3, #16
			+ (((Fraction_ms * 0xffff) + 500) / 1000);
 80096ac:	697a      	ldr	r2, [r7, #20]
 80096ae:	4613      	mov	r3, r2
 80096b0:	041b      	lsls	r3, r3, #16
 80096b2:	1a9b      	subs	r3, r3, r2
 80096b4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80096b8:	4a06      	ldr	r2, [pc, #24]	; (80096d4 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 80096ba:	fba2 2303 	umull	r2, r3, r2, r3
 80096be:	099b      	lsrs	r3, r3, #6
 80096c0:	18ca      	adds	r2, r1, r3
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	601a      	str	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80096c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3720      	adds	r7, #32
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	10624dd3 	.word	0x10624dd3

080096d8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b084      	sub	sp, #16
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096e2:	2300      	movs	r3, #0
 80096e4:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80096e6:	f107 030c 	add.w	r3, r7, #12
 80096ea:	461a      	mov	r2, r3
 80096ec:	21f8      	movs	r1, #248	; 0xf8
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f004 f886 	bl	800d800 <VL53L0X_RdWord>
 80096f4:	4603      	mov	r3, r0
 80096f6:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80096f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d108      	bne.n	8009712 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8009700:	f107 0308 	add.w	r3, r7, #8
 8009704:	461a      	mov	r2, r3
 8009706:	2104      	movs	r1, #4
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f004 f8b1 	bl	800d870 <VL53L0X_RdDWord>
 800970e:	4603      	mov	r3, r0
 8009710:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d10c      	bne.n	8009734 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800971a:	89bb      	ldrh	r3, [r7, #12]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d005      	beq.n	800972c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	89ba      	ldrh	r2, [r7, #12]
 8009724:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009734:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009738:	4618      	mov	r0, r3
 800973a:	3710      	adds	r7, #16
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8009740:	b480      	push	{r7}
 8009742:	b085      	sub	sp, #20
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800974a:	2300      	movs	r3, #0
 800974c:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	7f1b      	ldrb	r3, [r3, #28]
 8009752:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	7bba      	ldrb	r2, [r7, #14]
 8009758:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800975a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800975e:	4618      	mov	r0, r3
 8009760:	3714      	adds	r7, #20
 8009762:	46bd      	mov	sp, r7
 8009764:	bc80      	pop	{r7}
 8009766:	4770      	bx	lr

08009768 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b086      	sub	sp, #24
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
 8009770:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009772:	2300      	movs	r3, #0
 8009774:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8009776:	f107 030e 	add.w	r3, r7, #14
 800977a:	461a      	mov	r2, r3
 800977c:	2120      	movs	r1, #32
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f004 f83e 	bl	800d800 <VL53L0X_RdWord>
 8009784:	4603      	mov	r3, r0
 8009786:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8009788:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d118      	bne.n	80097c2 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8009790:	89fb      	ldrh	r3, [r7, #14]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d109      	bne.n	80097aa <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6a1b      	ldr	r3, [r3, #32]
 800979a:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	693a      	ldr	r2, [r7, #16]
 80097a0:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2200      	movs	r2, #0
 80097a6:	771a      	strb	r2, [r3, #28]
 80097a8:	e00b      	b.n	80097c2 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80097aa:	89fb      	ldrh	r3, [r7, #14]
 80097ac:	00db      	lsls	r3, r3, #3
 80097ae:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	693a      	ldr	r2, [r7, #16]
 80097b4:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	693a      	ldr	r2, [r7, #16]
 80097ba:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2201      	movs	r2, #1
 80097c0:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80097c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3718      	adds	r7, #24
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}
	...

080097d0 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b086      	sub	sp, #24
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	460b      	mov	r3, r1
 80097da:	807b      	strh	r3, [r7, #2]
 80097dc:	4613      	mov	r3, r2
 80097de:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097e0:	2300      	movs	r3, #0
 80097e2:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 80097e4:	2300      	movs	r3, #0
 80097e6:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 80097e8:	2300      	movs	r3, #0
 80097ea:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 80097ec:	2300      	movs	r3, #0
 80097ee:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80097f0:	887b      	ldrh	r3, [r7, #2]
 80097f2:	2b05      	cmp	r3, #5
 80097f4:	d902      	bls.n	80097fc <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80097f6:	23fc      	movs	r3, #252	; 0xfc
 80097f8:	75fb      	strb	r3, [r7, #23]
 80097fa:	e05b      	b.n	80098b4 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 80097fc:	787b      	ldrb	r3, [r7, #1]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d106      	bne.n	8009810 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8009802:	2300      	movs	r3, #0
 8009804:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8009806:	2300      	movs	r3, #0
 8009808:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800980a:	2301      	movs	r3, #1
 800980c:	73bb      	strb	r3, [r7, #14]
 800980e:	e00a      	b.n	8009826 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009810:	887b      	ldrh	r3, [r7, #2]
 8009812:	687a      	ldr	r2, [r7, #4]
 8009814:	330c      	adds	r3, #12
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	4413      	add	r3, r2
 800981a:	685b      	ldr	r3, [r3, #4]
 800981c:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800981e:	2300      	movs	r3, #0
 8009820:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8009822:	2301      	movs	r3, #1
 8009824:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8009826:	887b      	ldrh	r3, [r7, #2]
 8009828:	2b05      	cmp	r3, #5
 800982a:	d841      	bhi.n	80098b0 <VL53L0X_SetLimitCheckEnable+0xe0>
 800982c:	a201      	add	r2, pc, #4	; (adr r2, 8009834 <VL53L0X_SetLimitCheckEnable+0x64>)
 800982e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009832:	bf00      	nop
 8009834:	0800984d 	.word	0x0800984d
 8009838:	08009857 	.word	0x08009857
 800983c:	0800986d 	.word	0x0800986d
 8009840:	08009877 	.word	0x08009877
 8009844:	08009881 	.word	0x08009881
 8009848:	08009899 	.word	0x08009899

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	7bfa      	ldrb	r2, [r7, #15]
 8009850:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8009854:	e02e      	b.n	80098b4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800985a:	b29b      	uxth	r3, r3
 800985c:	461a      	mov	r2, r3
 800985e:	2144      	movs	r1, #68	; 0x44
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f004 f865 	bl	800d930 <VL53L0X_WrWord>
 8009866:	4603      	mov	r3, r0
 8009868:	75fb      	strb	r3, [r7, #23]

			break;
 800986a:	e023      	b.n	80098b4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	7bfa      	ldrb	r2, [r7, #15]
 8009870:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8009874:	e01e      	b.n	80098b4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	7bfa      	ldrb	r2, [r7, #15]
 800987a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800987e:	e019      	b.n	80098b4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8009880:	7bbb      	ldrb	r3, [r7, #14]
 8009882:	005b      	lsls	r3, r3, #1
 8009884:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8009886:	7b7b      	ldrb	r3, [r7, #13]
 8009888:	22fe      	movs	r2, #254	; 0xfe
 800988a:	2160      	movs	r1, #96	; 0x60
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f004 f879 	bl	800d984 <VL53L0X_UpdateByte>
 8009892:	4603      	mov	r3, r0
 8009894:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8009896:	e00d      	b.n	80098b4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8009898:	7bbb      	ldrb	r3, [r7, #14]
 800989a:	011b      	lsls	r3, r3, #4
 800989c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800989e:	7b7b      	ldrb	r3, [r7, #13]
 80098a0:	22ef      	movs	r2, #239	; 0xef
 80098a2:	2160      	movs	r1, #96	; 0x60
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f004 f86d 	bl	800d984 <VL53L0X_UpdateByte>
 80098aa:	4603      	mov	r3, r0
 80098ac:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 80098ae:	e001      	b.n	80098b4 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80098b0:	23fc      	movs	r3, #252	; 0xfc
 80098b2:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80098b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d10f      	bne.n	80098dc <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 80098bc:	787b      	ldrb	r3, [r7, #1]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d106      	bne.n	80098d0 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80098c2:	887b      	ldrh	r3, [r7, #2]
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	4413      	add	r3, r2
 80098c8:	2200      	movs	r2, #0
 80098ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80098ce:	e005      	b.n	80098dc <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80098d0:	887b      	ldrh	r3, [r7, #2]
 80098d2:	687a      	ldr	r2, [r7, #4]
 80098d4:	4413      	add	r3, r2
 80098d6:	2201      	movs	r2, #1
 80098d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80098dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3718      	adds	r7, #24
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}

080098e8 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 80098e8:	b480      	push	{r7}
 80098ea:	b087      	sub	sp, #28
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	60f8      	str	r0, [r7, #12]
 80098f0:	460b      	mov	r3, r1
 80098f2:	607a      	str	r2, [r7, #4]
 80098f4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80098f6:	2300      	movs	r3, #0
 80098f8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80098fa:	897b      	ldrh	r3, [r7, #10]
 80098fc:	2b05      	cmp	r3, #5
 80098fe:	d905      	bls.n	800990c <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009900:	23fc      	movs	r3, #252	; 0xfc
 8009902:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	701a      	strb	r2, [r3, #0]
 800990a:	e008      	b.n	800991e <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800990c:	897b      	ldrh	r3, [r7, #10]
 800990e:	68fa      	ldr	r2, [r7, #12]
 8009910:	4413      	add	r3, r2
 8009912:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009916:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	7dba      	ldrb	r2, [r7, #22]
 800991c:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800991e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009922:	4618      	mov	r0, r3
 8009924:	371c      	adds	r7, #28
 8009926:	46bd      	mov	sp, r7
 8009928:	bc80      	pop	{r7}
 800992a:	4770      	bx	lr

0800992c <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b086      	sub	sp, #24
 8009930:	af00      	add	r7, sp, #0
 8009932:	60f8      	str	r0, [r7, #12]
 8009934:	460b      	mov	r3, r1
 8009936:	607a      	str	r2, [r7, #4]
 8009938:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800993a:	2300      	movs	r3, #0
 800993c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800993e:	897b      	ldrh	r3, [r7, #10]
 8009940:	68fa      	ldr	r2, [r7, #12]
 8009942:	4413      	add	r3, r2
 8009944:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009948:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800994a:	7dbb      	ldrb	r3, [r7, #22]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d107      	bne.n	8009960 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009950:	897b      	ldrh	r3, [r7, #10]
 8009952:	68fa      	ldr	r2, [r7, #12]
 8009954:	330c      	adds	r3, #12
 8009956:	009b      	lsls	r3, r3, #2
 8009958:	4413      	add	r3, r2
 800995a:	687a      	ldr	r2, [r7, #4]
 800995c:	605a      	str	r2, [r3, #4]
 800995e:	e040      	b.n	80099e2 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8009960:	897b      	ldrh	r3, [r7, #10]
 8009962:	2b05      	cmp	r3, #5
 8009964:	d830      	bhi.n	80099c8 <VL53L0X_SetLimitCheckValue+0x9c>
 8009966:	a201      	add	r2, pc, #4	; (adr r2, 800996c <VL53L0X_SetLimitCheckValue+0x40>)
 8009968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800996c:	08009985 	.word	0x08009985
 8009970:	0800998d 	.word	0x0800998d
 8009974:	080099a3 	.word	0x080099a3
 8009978:	080099ab 	.word	0x080099ab
 800997c:	080099b3 	.word	0x080099b3
 8009980:	080099b3 	.word	0x080099b3

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	687a      	ldr	r2, [r7, #4]
 8009988:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800998a:	e01f      	b.n	80099cc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8009990:	b29b      	uxth	r3, r3
 8009992:	461a      	mov	r2, r3
 8009994:	2144      	movs	r1, #68	; 0x44
 8009996:	68f8      	ldr	r0, [r7, #12]
 8009998:	f003 ffca 	bl	800d930 <VL53L0X_WrWord>
 800999c:	4603      	mov	r3, r0
 800999e:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80099a0:	e014      	b.n	80099cc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	687a      	ldr	r2, [r7, #4]
 80099a6:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 80099a8:	e010      	b.n	80099cc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 80099b0:	e00c      	b.n	80099cc <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80099b6:	b29b      	uxth	r3, r3
 80099b8:	461a      	mov	r2, r3
 80099ba:	2164      	movs	r1, #100	; 0x64
 80099bc:	68f8      	ldr	r0, [r7, #12]
 80099be:	f003 ffb7 	bl	800d930 <VL53L0X_WrWord>
 80099c2:	4603      	mov	r3, r0
 80099c4:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80099c6:	e001      	b.n	80099cc <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80099c8:	23fc      	movs	r3, #252	; 0xfc
 80099ca:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 80099cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d106      	bne.n	80099e2 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80099d4:	897b      	ldrh	r3, [r7, #10]
 80099d6:	68fa      	ldr	r2, [r7, #12]
 80099d8:	330c      	adds	r3, #12
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	4413      	add	r3, r2
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80099e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3718      	adds	r7, #24
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop

080099f0 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b088      	sub	sp, #32
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	460b      	mov	r3, r1
 80099fa:	607a      	str	r2, [r7, #4]
 80099fc:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80099fe:	2300      	movs	r3, #0
 8009a00:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8009a02:	2300      	movs	r3, #0
 8009a04:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8009a06:	897b      	ldrh	r3, [r7, #10]
 8009a08:	2b05      	cmp	r3, #5
 8009a0a:	d847      	bhi.n	8009a9c <VL53L0X_GetLimitCheckValue+0xac>
 8009a0c:	a201      	add	r2, pc, #4	; (adr r2, 8009a14 <VL53L0X_GetLimitCheckValue+0x24>)
 8009a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a12:	bf00      	nop
 8009a14:	08009a2d 	.word	0x08009a2d
 8009a18:	08009a39 	.word	0x08009a39
 8009a1c:	08009a5f 	.word	0x08009a5f
 8009a20:	08009a6b 	.word	0x08009a6b
 8009a24:	08009a77 	.word	0x08009a77
 8009a28:	08009a77 	.word	0x08009a77

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a30:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8009a32:	2300      	movs	r3, #0
 8009a34:	77bb      	strb	r3, [r7, #30]
		break;
 8009a36:	e033      	b.n	8009aa0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8009a38:	f107 0316 	add.w	r3, r7, #22
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	2144      	movs	r1, #68	; 0x44
 8009a40:	68f8      	ldr	r0, [r7, #12]
 8009a42:	f003 fedd 	bl	800d800 <VL53L0X_RdWord>
 8009a46:	4603      	mov	r3, r0
 8009a48:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8009a4a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d102      	bne.n	8009a58 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8009a52:	8afb      	ldrh	r3, [r7, #22]
 8009a54:	025b      	lsls	r3, r3, #9
 8009a56:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8009a58:	2301      	movs	r3, #1
 8009a5a:	77bb      	strb	r3, [r7, #30]
		break;
 8009a5c:	e020      	b.n	8009aa0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a62:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8009a64:	2300      	movs	r3, #0
 8009a66:	77bb      	strb	r3, [r7, #30]
		break;
 8009a68:	e01a      	b.n	8009aa0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a6e:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8009a70:	2300      	movs	r3, #0
 8009a72:	77bb      	strb	r3, [r7, #30]
		break;
 8009a74:	e014      	b.n	8009aa0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8009a76:	f107 0316 	add.w	r3, r7, #22
 8009a7a:	461a      	mov	r2, r3
 8009a7c:	2164      	movs	r1, #100	; 0x64
 8009a7e:	68f8      	ldr	r0, [r7, #12]
 8009a80:	f003 febe 	bl	800d800 <VL53L0X_RdWord>
 8009a84:	4603      	mov	r3, r0
 8009a86:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8009a88:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d102      	bne.n	8009a96 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8009a90:	8afb      	ldrh	r3, [r7, #22]
 8009a92:	025b      	lsls	r3, r3, #9
 8009a94:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8009a96:	2300      	movs	r3, #0
 8009a98:	77bb      	strb	r3, [r7, #30]
		break;
 8009a9a:	e001      	b.n	8009aa0 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009a9c:	23fc      	movs	r3, #252	; 0xfc
 8009a9e:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009aa0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d12a      	bne.n	8009afe <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8009aa8:	7fbb      	ldrb	r3, [r7, #30]
 8009aaa:	2b01      	cmp	r3, #1
 8009aac:	d124      	bne.n	8009af8 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8009aae:	69bb      	ldr	r3, [r7, #24]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d110      	bne.n	8009ad6 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8009ab4:	897b      	ldrh	r3, [r7, #10]
 8009ab6:	68fa      	ldr	r2, [r7, #12]
 8009ab8:	330c      	adds	r3, #12
 8009aba:	009b      	lsls	r3, r3, #2
 8009abc:	4413      	add	r3, r2
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	69ba      	ldr	r2, [r7, #24]
 8009ac6:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009ac8:	897b      	ldrh	r3, [r7, #10]
 8009aca:	68fa      	ldr	r2, [r7, #12]
 8009acc:	4413      	add	r3, r2
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8009ad4:	e013      	b.n	8009afe <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	69ba      	ldr	r2, [r7, #24]
 8009ada:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009adc:	897b      	ldrh	r3, [r7, #10]
 8009ade:	68fa      	ldr	r2, [r7, #12]
 8009ae0:	330c      	adds	r3, #12
 8009ae2:	009b      	lsls	r3, r3, #2
 8009ae4:	4413      	add	r3, r2
 8009ae6:	69ba      	ldr	r2, [r7, #24]
 8009ae8:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009aea:	897b      	ldrh	r3, [r7, #10]
 8009aec:	68fa      	ldr	r2, [r7, #12]
 8009aee:	4413      	add	r3, r2
 8009af0:	2201      	movs	r2, #1
 8009af2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8009af6:	e002      	b.n	8009afe <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	69ba      	ldr	r2, [r7, #24]
 8009afc:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009afe:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3720      	adds	r7, #32
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}
 8009b0a:	bf00      	nop

08009b0c <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b084      	sub	sp, #16
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
 8009b14:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009b16:	2300      	movs	r3, #0
 8009b18:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8009b1a:	f107 030e 	add.w	r3, r7, #14
 8009b1e:	461a      	mov	r2, r3
 8009b20:	2101      	movs	r1, #1
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f003 fde6 	bl	800d6f4 <VL53L0X_RdByte>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8009b2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d10e      	bne.n	8009b52 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8009b34:	7bba      	ldrb	r2, [r7, #14]
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8009b3c:	7bbb      	ldrb	r3, [r7, #14]
 8009b3e:	b25b      	sxtb	r3, r3
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	da03      	bge.n	8009b4c <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	2201      	movs	r2, #1
 8009b48:	701a      	strb	r2, [r3, #0]
 8009b4a:	e002      	b.n	8009b52 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d104      	bne.n	8009b64 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	781a      	ldrb	r2, [r3, #0]
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009b64:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3710      	adds	r7, #16
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}

08009b70 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b084      	sub	sp, #16
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8009b7c:	f107 030e 	add.w	r3, r7, #14
 8009b80:	4619      	mov	r1, r3
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	f7ff fbae 	bl	80092e4 <VL53L0X_GetDeviceMode>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8009b8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d107      	bne.n	8009ba4 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8009b94:	7bbb      	ldrb	r3, [r7, #14]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d104      	bne.n	8009ba4 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f000 f898 	bl	8009cd0 <VL53L0X_StartMeasurement>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8009ba4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d104      	bne.n	8009bb6 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f001 fb50 	bl	800b252 <VL53L0X_measurement_poll_for_completion>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8009bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d106      	bne.n	8009bcc <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8009bbe:	7bbb      	ldrb	r3, [r7, #14]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d103      	bne.n	8009bcc <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2203      	movs	r2, #3
 8009bc8:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8009bcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3710      	adds	r7, #16
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b086      	sub	sp, #24
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	60f8      	str	r0, [r7, #12]
 8009be0:	60b9      	str	r1, [r7, #8]
 8009be2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009be4:	2300      	movs	r3, #0
 8009be6:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8009be8:	2301      	movs	r3, #1
 8009bea:	687a      	ldr	r2, [r7, #4]
 8009bec:	68b9      	ldr	r1, [r7, #8]
 8009bee:	68f8      	ldr	r0, [r7, #12]
 8009bf0:	f001 faf2 	bl	800b1d8 <VL53L0X_perform_ref_calibration>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8009bf8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3718      	adds	r7, #24
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b086      	sub	sp, #24
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	460b      	mov	r3, r1
 8009c0e:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009c10:	2300      	movs	r3, #0
 8009c12:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8009c1a:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8009c1c:	7dbb      	ldrb	r3, [r7, #22]
 8009c1e:	2b01      	cmp	r3, #1
 8009c20:	d005      	beq.n	8009c2e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8009c22:	7dbb      	ldrb	r3, [r7, #22]
 8009c24:	2b02      	cmp	r3, #2
 8009c26:	d002      	beq.n	8009c2e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8009c28:	7dbb      	ldrb	r3, [r7, #22]
 8009c2a:	2b03      	cmp	r3, #3
 8009c2c:	d147      	bne.n	8009cbe <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8009c2e:	f107 030c 	add.w	r3, r7, #12
 8009c32:	f107 0210 	add.w	r2, r7, #16
 8009c36:	2101      	movs	r1, #1
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 fb8d 	bl	800a358 <VL53L0X_GetInterruptThresholds>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8009c42:	693b      	ldr	r3, [r7, #16]
 8009c44:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8009c48:	d803      	bhi.n	8009c52 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8009c4a:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8009c4c:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8009c50:	d935      	bls.n	8009cbe <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8009c52:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d131      	bne.n	8009cbe <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8009c5a:	78fb      	ldrb	r3, [r7, #3]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d006      	beq.n	8009c6e <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8009c60:	491a      	ldr	r1, [pc, #104]	; (8009ccc <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f002 fcc8 	bl	800c5f8 <VL53L0X_load_tuning_settings>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	75fb      	strb	r3, [r7, #23]
 8009c6c:	e027      	b.n	8009cbe <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8009c6e:	2204      	movs	r2, #4
 8009c70:	21ff      	movs	r1, #255	; 0xff
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f003 fe38 	bl	800d8e8 <VL53L0X_WrByte>
 8009c78:	4603      	mov	r3, r0
 8009c7a:	461a      	mov	r2, r3
 8009c7c:	7dfb      	ldrb	r3, [r7, #23]
 8009c7e:	4313      	orrs	r3, r2
 8009c80:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8009c82:	2200      	movs	r2, #0
 8009c84:	2170      	movs	r1, #112	; 0x70
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f003 fe2e 	bl	800d8e8 <VL53L0X_WrByte>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	461a      	mov	r2, r3
 8009c90:	7dfb      	ldrb	r3, [r7, #23]
 8009c92:	4313      	orrs	r3, r2
 8009c94:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009c96:	2200      	movs	r2, #0
 8009c98:	21ff      	movs	r1, #255	; 0xff
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f003 fe24 	bl	800d8e8 <VL53L0X_WrByte>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	461a      	mov	r2, r3
 8009ca4:	7dfb      	ldrb	r3, [r7, #23]
 8009ca6:	4313      	orrs	r3, r2
 8009ca8:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009caa:	2200      	movs	r2, #0
 8009cac:	2180      	movs	r1, #128	; 0x80
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f003 fe1a 	bl	800d8e8 <VL53L0X_WrByte>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	7dfb      	ldrb	r3, [r7, #23]
 8009cba:	4313      	orrs	r3, r2
 8009cbc:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8009cbe:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3718      	adds	r7, #24
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}
 8009cca:	bf00      	nop
 8009ccc:	20000130 	.word	0x20000130

08009cd0 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b086      	sub	sp, #24
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8009ce0:	f107 030e 	add.w	r3, r7, #14
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f7ff fafc 	bl	80092e4 <VL53L0X_GetDeviceMode>

	switch (DeviceMode) {
 8009cec:	7bbb      	ldrb	r3, [r7, #14]
 8009cee:	2b03      	cmp	r3, #3
 8009cf0:	d052      	beq.n	8009d98 <VL53L0X_StartMeasurement+0xc8>
 8009cf2:	2b03      	cmp	r3, #3
 8009cf4:	dc6a      	bgt.n	8009dcc <VL53L0X_StartMeasurement+0xfc>
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d002      	beq.n	8009d00 <VL53L0X_StartMeasurement+0x30>
 8009cfa:	2b01      	cmp	r3, #1
 8009cfc:	d032      	beq.n	8009d64 <VL53L0X_StartMeasurement+0x94>
 8009cfe:	e065      	b.n	8009dcc <VL53L0X_StartMeasurement+0xfc>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8009d00:	2201      	movs	r2, #1
 8009d02:	2100      	movs	r1, #0
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	f003 fdef 	bl	800d8e8 <VL53L0X_WrByte>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8009d0e:	7bfb      	ldrb	r3, [r7, #15]
 8009d10:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8009d12:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d15b      	bne.n	8009dd2 <VL53L0X_StartMeasurement+0x102>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8009d1e:	693b      	ldr	r3, [r7, #16]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d008      	beq.n	8009d36 <VL53L0X_StartMeasurement+0x66>
					Status = VL53L0X_RdByte(Dev,
 8009d24:	f107 030d 	add.w	r3, r7, #13
 8009d28:	461a      	mov	r2, r3
 8009d2a:	2100      	movs	r1, #0
 8009d2c:	6878      	ldr	r0, [r7, #4]
 8009d2e:	f003 fce1 	bl	800d6f4 <VL53L0X_RdByte>
 8009d32:	4603      	mov	r3, r0
 8009d34:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	3301      	adds	r3, #1
 8009d3a:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8009d3c:	7b7a      	ldrb	r2, [r7, #13]
 8009d3e:	7bfb      	ldrb	r3, [r7, #15]
 8009d40:	4013      	ands	r3, r2
 8009d42:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8009d44:	7bfa      	ldrb	r2, [r7, #15]
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d106      	bne.n	8009d58 <VL53L0X_StartMeasurement+0x88>
				&& (Status == VL53L0X_ERROR_NONE)
 8009d4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d102      	bne.n	8009d58 <VL53L0X_StartMeasurement+0x88>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8009d52:	693b      	ldr	r3, [r7, #16]
 8009d54:	2bc7      	cmp	r3, #199	; 0xc7
 8009d56:	d9e2      	bls.n	8009d1e <VL53L0X_StartMeasurement+0x4e>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8009d58:	693b      	ldr	r3, [r7, #16]
 8009d5a:	2bc7      	cmp	r3, #199	; 0xc7
 8009d5c:	d939      	bls.n	8009dd2 <VL53L0X_StartMeasurement+0x102>
				Status = VL53L0X_ERROR_TIME_OUT;
 8009d5e:	23f9      	movs	r3, #249	; 0xf9
 8009d60:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8009d62:	e036      	b.n	8009dd2 <VL53L0X_StartMeasurement+0x102>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8009d64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d105      	bne.n	8009d78 <VL53L0X_StartMeasurement+0xa8>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8009d6c:	2101      	movs	r1, #1
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f7ff ff48 	bl	8009c04 <VL53L0X_CheckAndLoadInterruptSettings>
 8009d74:	4603      	mov	r3, r0
 8009d76:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8009d78:	2202      	movs	r2, #2
 8009d7a:	2100      	movs	r1, #0
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f003 fdb3 	bl	800d8e8 <VL53L0X_WrByte>
 8009d82:	4603      	mov	r3, r0
 8009d84:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8009d86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d123      	bne.n	8009dd6 <VL53L0X_StartMeasurement+0x106>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2204      	movs	r2, #4
 8009d92:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8009d96:	e01e      	b.n	8009dd6 <VL53L0X_StartMeasurement+0x106>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8009d98:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d105      	bne.n	8009dac <VL53L0X_StartMeasurement+0xdc>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8009da0:	2101      	movs	r1, #1
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f7ff ff2e 	bl	8009c04 <VL53L0X_CheckAndLoadInterruptSettings>
 8009da8:	4603      	mov	r3, r0
 8009daa:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8009dac:	2204      	movs	r2, #4
 8009dae:	2100      	movs	r1, #0
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f003 fd99 	bl	800d8e8 <VL53L0X_WrByte>
 8009db6:	4603      	mov	r3, r0
 8009db8:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8009dba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d10b      	bne.n	8009dda <VL53L0X_StartMeasurement+0x10a>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2204      	movs	r2, #4
 8009dc6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8009dca:	e006      	b.n	8009dda <VL53L0X_StartMeasurement+0x10a>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8009dcc:	23f8      	movs	r3, #248	; 0xf8
 8009dce:	75fb      	strb	r3, [r7, #23]
 8009dd0:	e004      	b.n	8009ddc <VL53L0X_StartMeasurement+0x10c>
		break;
 8009dd2:	bf00      	nop
 8009dd4:	e002      	b.n	8009ddc <VL53L0X_StartMeasurement+0x10c>
		break;
 8009dd6:	bf00      	nop
 8009dd8:	e000      	b.n	8009ddc <VL53L0X_StartMeasurement+0x10c>
		break;
 8009dda:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8009ddc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3718      	adds	r7, #24
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b084      	sub	sp, #16
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009df2:	2300      	movs	r3, #0
 8009df4:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8009dfc:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8009dfe:	7bbb      	ldrb	r3, [r7, #14]
 8009e00:	2b04      	cmp	r3, #4
 8009e02:	d112      	bne.n	8009e2a <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8009e04:	f107 0308 	add.w	r3, r7, #8
 8009e08:	4619      	mov	r1, r3
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f000 fb1a 	bl	800a444 <VL53L0X_GetInterruptMaskStatus>
 8009e10:	4603      	mov	r3, r0
 8009e12:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	2b04      	cmp	r3, #4
 8009e18:	d103      	bne.n	8009e22 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	701a      	strb	r2, [r3, #0]
 8009e20:	e01c      	b.n	8009e5c <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	2200      	movs	r2, #0
 8009e26:	701a      	strb	r2, [r3, #0]
 8009e28:	e018      	b.n	8009e5c <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8009e2a:	f107 030d 	add.w	r3, r7, #13
 8009e2e:	461a      	mov	r2, r3
 8009e30:	2114      	movs	r1, #20
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f003 fc5e 	bl	800d6f4 <VL53L0X_RdByte>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8009e3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d10b      	bne.n	8009e5c <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8009e44:	7b7b      	ldrb	r3, [r7, #13]
 8009e46:	f003 0301 	and.w	r3, r3, #1
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d003      	beq.n	8009e56 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	2201      	movs	r2, #1
 8009e52:	701a      	strb	r2, [r3, #0]
 8009e54:	e002      	b.n	8009e5c <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009e5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	3710      	adds	r7, #16
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}

08009e68 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8009e68:	b5b0      	push	{r4, r5, r7, lr}
 8009e6a:	b096      	sub	sp, #88	; 0x58
 8009e6c:	af02      	add	r7, sp, #8
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009e72:	2300      	movs	r3, #0
 8009e74:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8009e78:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8009e7c:	230c      	movs	r3, #12
 8009e7e:	2114      	movs	r1, #20
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f003 fc91 	bl	800d7a8 <VL53L0X_ReadMulti>
 8009e86:	4603      	mov	r3, r0
 8009e88:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8009e8c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	f040 80d1 	bne.w	800a038 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8009ea2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8009ea6:	b29b      	uxth	r3, r3
 8009ea8:	021b      	lsls	r3, r3, #8
 8009eaa:	b29a      	uxth	r2, r3
 8009eac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009eb0:	b29b      	uxth	r3, r3
 8009eb2:	4413      	add	r3, r2
 8009eb4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8009ebe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009ec2:	b29b      	uxth	r3, r3
 8009ec4:	021b      	lsls	r3, r3, #8
 8009ec6:	b29a      	uxth	r2, r3
 8009ec8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	4413      	add	r3, r2
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	025b      	lsls	r3, r3, #9
 8009ed4:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009eda:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8009edc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8009ee0:	b29b      	uxth	r3, r3
 8009ee2:	021b      	lsls	r3, r3, #8
 8009ee4:	b29a      	uxth	r2, r3
 8009ee6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	4413      	add	r3, r2
 8009eee:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8009ef2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009ef6:	025b      	lsls	r3, r3, #9
 8009ef8:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8009efe:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8009f02:	b29b      	uxth	r3, r3
 8009f04:	021b      	lsls	r3, r3, #8
 8009f06:	b29a      	uxth	r2, r3
 8009f08:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009f0c:	b29b      	uxth	r3, r3
 8009f0e:	4413      	add	r3, r2
 8009f10:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8009f1a:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8009f1c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009f20:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8b3 314e 	ldrh.w	r3, [r3, #334]	; 0x14e
 8009f2a:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8009f32:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8009f36:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009f38:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009f3c:	d046      	beq.n	8009fcc <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8009f3e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009f40:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8009f44:	fb02 f303 	mul.w	r3, r2, r3
 8009f48:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009f4c:	4a57      	ldr	r2, [pc, #348]	; (800a0ac <VL53L0X_GetRangingMeasurementData+0x244>)
 8009f4e:	fb82 1203 	smull	r1, r2, r2, r3
 8009f52:	1192      	asrs	r2, r2, #6
 8009f54:	17db      	asrs	r3, r3, #31
 8009f56:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8009f58:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6a1b      	ldr	r3, [r3, #32]
 8009f60:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	7f1b      	ldrb	r3, [r3, #28]
 8009f66:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8009f6a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d02c      	beq.n	8009fcc <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8009f72:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009f74:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8009f78:	fb02 f303 	mul.w	r3, r2, r3
 8009f7c:	121a      	asrs	r2, r3, #8
					<= 0) {
 8009f7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d10d      	bne.n	8009fa0 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8009f84:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d004      	beq.n	8009f96 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 8009f8c:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8009f90:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8009f94:	e016      	b.n	8009fc4 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 8009f96:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8009f9a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8009f9e:	e011      	b.n	8009fc4 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8009fa0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009fa4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009fa6:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8009faa:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009fac:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8009fb0:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8009fb4:	121b      	asrs	r3, r3, #8
 8009fb6:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8009fb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009fba:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8009fbc:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8009fc0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8009fc4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009fc8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8009fcc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d00d      	beq.n	8009ff0 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8009fd4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009fd8:	089b      	lsrs	r3, r3, #2
 8009fda:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8009fe0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	019b      	lsls	r3, r3, #6
 8009fe8:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	75da      	strb	r2, [r3, #23]
 8009fee:	e006      	b.n	8009ffe <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8009ff6:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8009ffe:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800a002:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800a006:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800a00a:	9301      	str	r3, [sp, #4]
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	9300      	str	r3, [sp, #0]
 800a010:	4613      	mov	r3, r2
 800a012:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f002 ff51 	bl	800cebc <VL53L0X_get_pal_range_status>
 800a01a:	4603      	mov	r3, r0
 800a01c:	461a      	mov	r2, r3
 800a01e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800a022:	4313      	orrs	r3, r2
 800a024:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800a028:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d103      	bne.n	800a038 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800a030:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a038:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d12f      	bne.n	800a0a0 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f107 040c 	add.w	r4, r7, #12
 800a046:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800a04a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a04c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a04e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a052:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800a05a:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800a060:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800a068:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800a06e:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800a074:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800a07a:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800a080:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800a086:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f103 0450 	add.w	r4, r3, #80	; 0x50
 800a090:	f107 050c 	add.w	r5, r7, #12
 800a094:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a096:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a098:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a09c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a0a0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3750      	adds	r7, #80	; 0x50
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bdb0      	pop	{r4, r5, r7, pc}
 800a0ac:	10624dd3 	.word	0x10624dd3

0800a0b0 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
 800a0b8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800a0be:	2100      	movs	r1, #0
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f7ff f8e5 	bl	8009290 <VL53L0X_SetDeviceMode>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a0ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d104      	bne.n	800a0dc <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f7ff fd4c 	bl	8009b70 <VL53L0X_PerformSingleMeasurement>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800a0dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d105      	bne.n	800a0f0 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800a0e4:	6839      	ldr	r1, [r7, #0]
 800a0e6:	6878      	ldr	r0, [r7, #4]
 800a0e8:	f7ff febe 	bl	8009e68 <VL53L0X_GetRangingMeasurementData>
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800a0f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d105      	bne.n	800a104 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800a0f8:	2100      	movs	r1, #0
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f000 f962 	bl	800a3c4 <VL53L0X_ClearInterruptMask>
 800a100:	4603      	mov	r3, r0
 800a102:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 800a104:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3710      	adds	r7, #16
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}

0800a110 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b084      	sub	sp, #16
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
 800a118:	4608      	mov	r0, r1
 800a11a:	4611      	mov	r1, r2
 800a11c:	461a      	mov	r2, r3
 800a11e:	4603      	mov	r3, r0
 800a120:	70fb      	strb	r3, [r7, #3]
 800a122:	460b      	mov	r3, r1
 800a124:	70bb      	strb	r3, [r7, #2]
 800a126:	4613      	mov	r3, r2
 800a128:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a12a:	2300      	movs	r3, #0
 800a12c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800a12e:	78fb      	ldrb	r3, [r7, #3]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d002      	beq.n	800a13a <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800a134:	23f6      	movs	r3, #246	; 0xf6
 800a136:	73fb      	strb	r3, [r7, #15]
 800a138:	e107      	b.n	800a34a <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800a13a:	78bb      	ldrb	r3, [r7, #2]
 800a13c:	2b14      	cmp	r3, #20
 800a13e:	d110      	bne.n	800a162 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800a140:	7e3b      	ldrb	r3, [r7, #24]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d102      	bne.n	800a14c <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800a146:	2310      	movs	r3, #16
 800a148:	73bb      	strb	r3, [r7, #14]
 800a14a:	e001      	b.n	800a150 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800a14c:	2301      	movs	r3, #1
 800a14e:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800a150:	7bbb      	ldrb	r3, [r7, #14]
 800a152:	461a      	mov	r2, r3
 800a154:	2184      	movs	r1, #132	; 0x84
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f003 fbc6 	bl	800d8e8 <VL53L0X_WrByte>
 800a15c:	4603      	mov	r3, r0
 800a15e:	73fb      	strb	r3, [r7, #15]
 800a160:	e0f3      	b.n	800a34a <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800a162:	78bb      	ldrb	r3, [r7, #2]
 800a164:	2b15      	cmp	r3, #21
 800a166:	f040 8097 	bne.w	800a298 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a16a:	2201      	movs	r2, #1
 800a16c:	21ff      	movs	r1, #255	; 0xff
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f003 fbba 	bl	800d8e8 <VL53L0X_WrByte>
 800a174:	4603      	mov	r3, r0
 800a176:	461a      	mov	r2, r3
 800a178:	7bfb      	ldrb	r3, [r7, #15]
 800a17a:	4313      	orrs	r3, r2
 800a17c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a17e:	2200      	movs	r2, #0
 800a180:	2100      	movs	r1, #0
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f003 fbb0 	bl	800d8e8 <VL53L0X_WrByte>
 800a188:	4603      	mov	r3, r0
 800a18a:	461a      	mov	r2, r3
 800a18c:	7bfb      	ldrb	r3, [r7, #15]
 800a18e:	4313      	orrs	r3, r2
 800a190:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a192:	2200      	movs	r2, #0
 800a194:	21ff      	movs	r1, #255	; 0xff
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f003 fba6 	bl	800d8e8 <VL53L0X_WrByte>
 800a19c:	4603      	mov	r3, r0
 800a19e:	461a      	mov	r2, r3
 800a1a0:	7bfb      	ldrb	r3, [r7, #15]
 800a1a2:	4313      	orrs	r3, r2
 800a1a4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a1a6:	2201      	movs	r2, #1
 800a1a8:	2180      	movs	r1, #128	; 0x80
 800a1aa:	6878      	ldr	r0, [r7, #4]
 800a1ac:	f003 fb9c 	bl	800d8e8 <VL53L0X_WrByte>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	7bfb      	ldrb	r3, [r7, #15]
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800a1ba:	2202      	movs	r2, #2
 800a1bc:	2185      	movs	r1, #133	; 0x85
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f003 fb92 	bl	800d8e8 <VL53L0X_WrByte>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	461a      	mov	r2, r3
 800a1c8:	7bfb      	ldrb	r3, [r7, #15]
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800a1ce:	2204      	movs	r2, #4
 800a1d0:	21ff      	movs	r1, #255	; 0xff
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f003 fb88 	bl	800d8e8 <VL53L0X_WrByte>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	461a      	mov	r2, r3
 800a1dc:	7bfb      	ldrb	r3, [r7, #15]
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	21cd      	movs	r1, #205	; 0xcd
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f003 fb7e 	bl	800d8e8 <VL53L0X_WrByte>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	7bfb      	ldrb	r3, [r7, #15]
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800a1f6:	2211      	movs	r2, #17
 800a1f8:	21cc      	movs	r1, #204	; 0xcc
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f003 fb74 	bl	800d8e8 <VL53L0X_WrByte>
 800a200:	4603      	mov	r3, r0
 800a202:	461a      	mov	r2, r3
 800a204:	7bfb      	ldrb	r3, [r7, #15]
 800a206:	4313      	orrs	r3, r2
 800a208:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800a20a:	2207      	movs	r2, #7
 800a20c:	21ff      	movs	r1, #255	; 0xff
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f003 fb6a 	bl	800d8e8 <VL53L0X_WrByte>
 800a214:	4603      	mov	r3, r0
 800a216:	461a      	mov	r2, r3
 800a218:	7bfb      	ldrb	r3, [r7, #15]
 800a21a:	4313      	orrs	r3, r2
 800a21c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800a21e:	2200      	movs	r2, #0
 800a220:	21be      	movs	r1, #190	; 0xbe
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f003 fb60 	bl	800d8e8 <VL53L0X_WrByte>
 800a228:	4603      	mov	r3, r0
 800a22a:	461a      	mov	r2, r3
 800a22c:	7bfb      	ldrb	r3, [r7, #15]
 800a22e:	4313      	orrs	r3, r2
 800a230:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800a232:	2206      	movs	r2, #6
 800a234:	21ff      	movs	r1, #255	; 0xff
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f003 fb56 	bl	800d8e8 <VL53L0X_WrByte>
 800a23c:	4603      	mov	r3, r0
 800a23e:	461a      	mov	r2, r3
 800a240:	7bfb      	ldrb	r3, [r7, #15]
 800a242:	4313      	orrs	r3, r2
 800a244:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800a246:	2209      	movs	r2, #9
 800a248:	21cc      	movs	r1, #204	; 0xcc
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f003 fb4c 	bl	800d8e8 <VL53L0X_WrByte>
 800a250:	4603      	mov	r3, r0
 800a252:	461a      	mov	r2, r3
 800a254:	7bfb      	ldrb	r3, [r7, #15]
 800a256:	4313      	orrs	r3, r2
 800a258:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a25a:	2200      	movs	r2, #0
 800a25c:	21ff      	movs	r1, #255	; 0xff
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f003 fb42 	bl	800d8e8 <VL53L0X_WrByte>
 800a264:	4603      	mov	r3, r0
 800a266:	461a      	mov	r2, r3
 800a268:	7bfb      	ldrb	r3, [r7, #15]
 800a26a:	4313      	orrs	r3, r2
 800a26c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a26e:	2201      	movs	r2, #1
 800a270:	21ff      	movs	r1, #255	; 0xff
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f003 fb38 	bl	800d8e8 <VL53L0X_WrByte>
 800a278:	4603      	mov	r3, r0
 800a27a:	461a      	mov	r2, r3
 800a27c:	7bfb      	ldrb	r3, [r7, #15]
 800a27e:	4313      	orrs	r3, r2
 800a280:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a282:	2200      	movs	r2, #0
 800a284:	2100      	movs	r1, #0
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f003 fb2e 	bl	800d8e8 <VL53L0X_WrByte>
 800a28c:	4603      	mov	r3, r0
 800a28e:	461a      	mov	r2, r3
 800a290:	7bfb      	ldrb	r3, [r7, #15]
 800a292:	4313      	orrs	r3, r2
 800a294:	73fb      	strb	r3, [r7, #15]
 800a296:	e058      	b.n	800a34a <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800a298:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d121      	bne.n	800a2e4 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 800a2a0:	787b      	ldrb	r3, [r7, #1]
 800a2a2:	2b04      	cmp	r3, #4
 800a2a4:	d81b      	bhi.n	800a2de <VL53L0X_SetGpioConfig+0x1ce>
 800a2a6:	a201      	add	r2, pc, #4	; (adr r2, 800a2ac <VL53L0X_SetGpioConfig+0x19c>)
 800a2a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ac:	0800a2c1 	.word	0x0800a2c1
 800a2b0:	0800a2c7 	.word	0x0800a2c7
 800a2b4:	0800a2cd 	.word	0x0800a2cd
 800a2b8:	0800a2d3 	.word	0x0800a2d3
 800a2bc:	0800a2d9 	.word	0x0800a2d9
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	73bb      	strb	r3, [r7, #14]
				break;
 800a2c4:	e00f      	b.n	800a2e6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	73bb      	strb	r3, [r7, #14]
				break;
 800a2ca:	e00c      	b.n	800a2e6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800a2cc:	2302      	movs	r3, #2
 800a2ce:	73bb      	strb	r3, [r7, #14]
				break;
 800a2d0:	e009      	b.n	800a2e6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800a2d2:	2303      	movs	r3, #3
 800a2d4:	73bb      	strb	r3, [r7, #14]
				break;
 800a2d6:	e006      	b.n	800a2e6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800a2d8:	2304      	movs	r3, #4
 800a2da:	73bb      	strb	r3, [r7, #14]
				break;
 800a2dc:	e003      	b.n	800a2e6 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800a2de:	23f5      	movs	r3, #245	; 0xf5
 800a2e0:	73fb      	strb	r3, [r7, #15]
 800a2e2:	e000      	b.n	800a2e6 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 800a2e4:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 800a2e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d107      	bne.n	800a2fe <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800a2ee:	7bbb      	ldrb	r3, [r7, #14]
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	210a      	movs	r1, #10
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f003 faf7 	bl	800d8e8 <VL53L0X_WrByte>
 800a2fa:	4603      	mov	r3, r0
 800a2fc:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800a2fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d10f      	bne.n	800a326 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800a306:	7e3b      	ldrb	r3, [r7, #24]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d102      	bne.n	800a312 <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 800a30c:	2300      	movs	r3, #0
 800a30e:	73bb      	strb	r3, [r7, #14]
 800a310:	e001      	b.n	800a316 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800a312:	2310      	movs	r3, #16
 800a314:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800a316:	7bbb      	ldrb	r3, [r7, #14]
 800a318:	22ef      	movs	r2, #239	; 0xef
 800a31a:	2184      	movs	r1, #132	; 0x84
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f003 fb31 	bl	800d984 <VL53L0X_UpdateByte>
 800a322:	4603      	mov	r3, r0
 800a324:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800a326:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d103      	bne.n	800a336 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	787a      	ldrb	r2, [r7, #1]
 800a332:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800a336:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d105      	bne.n	800a34a <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800a33e:	2100      	movs	r1, #0
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 f83f 	bl	800a3c4 <VL53L0X_ClearInterruptMask>
 800a346:	4603      	mov	r3, r0
 800a348:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a34a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3710      	adds	r7, #16
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}
 800a356:	bf00      	nop

0800a358 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b086      	sub	sp, #24
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	60f8      	str	r0, [r7, #12]
 800a360:	607a      	str	r2, [r7, #4]
 800a362:	603b      	str	r3, [r7, #0]
 800a364:	460b      	mov	r3, r1
 800a366:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a368:	2300      	movs	r3, #0
 800a36a:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800a36c:	f107 0314 	add.w	r3, r7, #20
 800a370:	461a      	mov	r2, r3
 800a372:	210e      	movs	r1, #14
 800a374:	68f8      	ldr	r0, [r7, #12]
 800a376:	f003 fa43 	bl	800d800 <VL53L0X_RdWord>
 800a37a:	4603      	mov	r3, r0
 800a37c:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800a37e:	8abb      	ldrh	r3, [r7, #20]
 800a380:	045b      	lsls	r3, r3, #17
 800a382:	461a      	mov	r2, r3
 800a384:	4b0e      	ldr	r3, [pc, #56]	; (800a3c0 <VL53L0X_GetInterruptThresholds+0x68>)
 800a386:	4013      	ands	r3, r2
 800a388:	687a      	ldr	r2, [r7, #4]
 800a38a:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800a38c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d10f      	bne.n	800a3b4 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800a394:	f107 0314 	add.w	r3, r7, #20
 800a398:	461a      	mov	r2, r3
 800a39a:	210c      	movs	r1, #12
 800a39c:	68f8      	ldr	r0, [r7, #12]
 800a39e:	f003 fa2f 	bl	800d800 <VL53L0X_RdWord>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800a3a6:	8abb      	ldrh	r3, [r7, #20]
 800a3a8:	045b      	lsls	r3, r3, #17
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	4b04      	ldr	r3, [pc, #16]	; (800a3c0 <VL53L0X_GetInterruptThresholds+0x68>)
 800a3ae:	4013      	ands	r3, r2
		*pThresholdHigh =
 800a3b0:	683a      	ldr	r2, [r7, #0]
 800a3b2:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a3b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3718      	adds	r7, #24
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}
 800a3c0:	1ffe0000 	.word	0x1ffe0000

0800a3c4 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b084      	sub	sp, #16
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800a3d6:	2201      	movs	r2, #1
 800a3d8:	210b      	movs	r1, #11
 800a3da:	6878      	ldr	r0, [r7, #4]
 800a3dc:	f003 fa84 	bl	800d8e8 <VL53L0X_WrByte>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	210b      	movs	r1, #11
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f003 fa7d 	bl	800d8e8 <VL53L0X_WrByte>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	7bfb      	ldrb	r3, [r7, #15]
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800a3f8:	f107 030d 	add.w	r3, r7, #13
 800a3fc:	461a      	mov	r2, r3
 800a3fe:	2113      	movs	r1, #19
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f003 f977 	bl	800d6f4 <VL53L0X_RdByte>
 800a406:	4603      	mov	r3, r0
 800a408:	461a      	mov	r2, r3
 800a40a:	7bfb      	ldrb	r3, [r7, #15]
 800a40c:	4313      	orrs	r3, r2
 800a40e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800a410:	7bbb      	ldrb	r3, [r7, #14]
 800a412:	3301      	adds	r3, #1
 800a414:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800a416:	7b7b      	ldrb	r3, [r7, #13]
 800a418:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d006      	beq.n	800a42e <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800a420:	7bbb      	ldrb	r3, [r7, #14]
 800a422:	2b02      	cmp	r3, #2
 800a424:	d803      	bhi.n	800a42e <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800a426:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d0d3      	beq.n	800a3d6 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800a42e:	7bbb      	ldrb	r3, [r7, #14]
 800a430:	2b02      	cmp	r3, #2
 800a432:	d901      	bls.n	800a438 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800a434:	23f4      	movs	r3, #244	; 0xf4
 800a436:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800a438:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a43c:	4618      	mov	r0, r3
 800a43e:	3710      	adds	r7, #16
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}

0800a444 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b084      	sub	sp, #16
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
 800a44c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a44e:	2300      	movs	r3, #0
 800a450:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800a452:	f107 030e 	add.w	r3, r7, #14
 800a456:	461a      	mov	r2, r3
 800a458:	2113      	movs	r1, #19
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f003 f94a 	bl	800d6f4 <VL53L0X_RdByte>
 800a460:	4603      	mov	r3, r0
 800a462:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800a464:	7bbb      	ldrb	r3, [r7, #14]
 800a466:	f003 0207 	and.w	r2, r3, #7
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800a46e:	7bbb      	ldrb	r3, [r7, #14]
 800a470:	f003 0318 	and.w	r3, r3, #24
 800a474:	2b00      	cmp	r3, #0
 800a476:	d001      	beq.n	800a47c <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800a478:	23fa      	movs	r3, #250	; 0xfa
 800a47a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800a47c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a480:	4618      	mov	r0, r3
 800a482:	3710      	adds	r7, #16
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}

0800a488 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b086      	sub	sp, #24
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	60f8      	str	r0, [r7, #12]
 800a490:	60b9      	str	r1, [r7, #8]
 800a492:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a494:	2300      	movs	r3, #0
 800a496:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800a498:	687a      	ldr	r2, [r7, #4]
 800a49a:	68b9      	ldr	r1, [r7, #8]
 800a49c:	68f8      	ldr	r0, [r7, #12]
 800a49e:	f000 fa4a 	bl	800a936 <VL53L0X_perform_ref_spad_management>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800a4a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	3718      	adds	r7, #24
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	bd80      	pop	{r7, pc}
	...

0800a4b4 <VL53L0X_set_offset_calibration_data_micro_meter>:
}


VL53L0X_Error VL53L0X_set_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t OffsetCalibrationDataMicroMeter)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b088      	sub	sp, #32
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
 800a4bc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	76fb      	strb	r3, [r7, #27]
	int32_t cMaxOffsetMicroMeter = 511000;
 800a4c2:	4b1d      	ldr	r3, [pc, #116]	; (800a538 <VL53L0X_set_offset_calibration_data_micro_meter+0x84>)
 800a4c4:	617b      	str	r3, [r7, #20]
	int32_t cMinOffsetMicroMeter = -512000;
 800a4c6:	4b1d      	ldr	r3, [pc, #116]	; (800a53c <VL53L0X_set_offset_calibration_data_micro_meter+0x88>)
 800a4c8:	613b      	str	r3, [r7, #16]
	int16_t cOffsetRange = 4096;
 800a4ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a4ce:	81fb      	strh	r3, [r7, #14]
	uint32_t encodedOffsetVal;

	LOG_FUNCTION_START("");

	if (OffsetCalibrationDataMicroMeter > cMaxOffsetMicroMeter)
 800a4d0:	683a      	ldr	r2, [r7, #0]
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	dd02      	ble.n	800a4de <VL53L0X_set_offset_calibration_data_micro_meter+0x2a>
		OffsetCalibrationDataMicroMeter = cMaxOffsetMicroMeter;
 800a4d8:	697b      	ldr	r3, [r7, #20]
 800a4da:	603b      	str	r3, [r7, #0]
 800a4dc:	e005      	b.n	800a4ea <VL53L0X_set_offset_calibration_data_micro_meter+0x36>
	else if (OffsetCalibrationDataMicroMeter < cMinOffsetMicroMeter)
 800a4de:	683a      	ldr	r2, [r7, #0]
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	da01      	bge.n	800a4ea <VL53L0X_set_offset_calibration_data_micro_meter+0x36>
		OffsetCalibrationDataMicroMeter = cMinOffsetMicroMeter;
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	603b      	str	r3, [r7, #0]

	/* The offset register is 10.2 format and units are mm
	 * therefore conversion is applied by a division of
	 * 250.
	 */
	if (OffsetCalibrationDataMicroMeter >= 0) {
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	db08      	blt.n	800a502 <VL53L0X_set_offset_calibration_data_micro_meter+0x4e>
		encodedOffsetVal =
			OffsetCalibrationDataMicroMeter/250;
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	4a13      	ldr	r2, [pc, #76]	; (800a540 <VL53L0X_set_offset_calibration_data_micro_meter+0x8c>)
 800a4f4:	fb82 1203 	smull	r1, r2, r2, r3
 800a4f8:	1112      	asrs	r2, r2, #4
 800a4fa:	17db      	asrs	r3, r3, #31
 800a4fc:	1ad3      	subs	r3, r2, r3
		encodedOffsetVal =
 800a4fe:	61fb      	str	r3, [r7, #28]
 800a500:	e00a      	b.n	800a518 <VL53L0X_set_offset_calibration_data_micro_meter+0x64>
	} else {
		encodedOffsetVal =
			cOffsetRange +
 800a502:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
			OffsetCalibrationDataMicroMeter/250;
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	490d      	ldr	r1, [pc, #52]	; (800a540 <VL53L0X_set_offset_calibration_data_micro_meter+0x8c>)
 800a50a:	fb81 0103 	smull	r0, r1, r1, r3
 800a50e:	1109      	asrs	r1, r1, #4
 800a510:	17db      	asrs	r3, r3, #31
 800a512:	1acb      	subs	r3, r1, r3
			cOffsetRange +
 800a514:	4413      	add	r3, r2
		encodedOffsetVal =
 800a516:	61fb      	str	r3, [r7, #28]
	}

	Status = VL53L0X_WrWord(Dev,
 800a518:	69fb      	ldr	r3, [r7, #28]
 800a51a:	b29b      	uxth	r3, r3
 800a51c:	461a      	mov	r2, r3
 800a51e:	2128      	movs	r1, #40	; 0x28
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f003 fa05 	bl	800d930 <VL53L0X_WrWord>
 800a526:	4603      	mov	r3, r0
 800a528:	76fb      	strb	r3, [r7, #27]
		VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
		encodedOffsetVal);

	LOG_FUNCTION_END(Status);
	return Status;
 800a52a:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3720      	adds	r7, #32
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	0007cc18 	.word	0x0007cc18
 800a53c:	fff83000 	.word	0xfff83000
 800a540:	10624dd3 	.word	0x10624dd3

0800a544 <VL53L0X_get_offset_calibration_data_micro_meter>:

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b084      	sub	sp, #16
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a54e:	2300      	movs	r3, #0
 800a550:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800a552:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800a556:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800a558:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a55c:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800a55e:	f107 0308 	add.w	r3, r7, #8
 800a562:	461a      	mov	r2, r3
 800a564:	2128      	movs	r1, #40	; 0x28
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f003 f94a 	bl	800d800 <VL53L0X_RdWord>
 800a56c:	4603      	mov	r3, r0
 800a56e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800a570:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d11e      	bne.n	800a5b6 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800a578:	893b      	ldrh	r3, [r7, #8]
 800a57a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a57e:	b29b      	uxth	r3, r3
 800a580:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800a582:	893b      	ldrh	r3, [r7, #8]
 800a584:	461a      	mov	r2, r3
 800a586:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a58a:	429a      	cmp	r2, r3
 800a58c:	dd0b      	ble.n	800a5a6 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800a58e:	893a      	ldrh	r2, [r7, #8]
 800a590:	897b      	ldrh	r3, [r7, #10]
 800a592:	1ad3      	subs	r3, r2, r3
 800a594:	b29b      	uxth	r3, r3
 800a596:	b21b      	sxth	r3, r3
 800a598:	461a      	mov	r2, r3
					* 250;
 800a59a:	23fa      	movs	r3, #250	; 0xfa
 800a59c:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	601a      	str	r2, [r3, #0]
 800a5a4:	e007      	b.n	800a5b6 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800a5a6:	893b      	ldrh	r3, [r7, #8]
 800a5a8:	b21b      	sxth	r3, r3
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	23fa      	movs	r3, #250	; 0xfa
 800a5ae:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800a5b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	3710      	adds	r7, #16
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd80      	pop	{r7, pc}

0800a5c2 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800a5c2:	b480      	push	{r7}
 800a5c4:	b08b      	sub	sp, #44	; 0x2c
 800a5c6:	af00      	add	r7, sp, #0
 800a5c8:	60f8      	str	r0, [r7, #12]
 800a5ca:	60b9      	str	r1, [r7, #8]
 800a5cc:	607a      	str	r2, [r7, #4]
 800a5ce:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800a5d0:	2308      	movs	r3, #8
 800a5d2:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	f04f 32ff 	mov.w	r2, #4294967295
 800a5de:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800a5e0:	687a      	ldr	r2, [r7, #4]
 800a5e2:	69bb      	ldr	r3, [r7, #24]
 800a5e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5e8:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	69ba      	ldr	r2, [r7, #24]
 800a5ee:	fbb3 f2f2 	udiv	r2, r3, r2
 800a5f2:	69b9      	ldr	r1, [r7, #24]
 800a5f4:	fb01 f202 	mul.w	r2, r1, r2
 800a5f8:	1a9b      	subs	r3, r3, r2
 800a5fa:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	627b      	str	r3, [r7, #36]	; 0x24
 800a600:	e030      	b.n	800a664 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800a602:	2300      	movs	r3, #0
 800a604:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800a606:	68fa      	ldr	r2, [r7, #12]
 800a608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60a:	4413      	add	r3, r2
 800a60c:	781b      	ldrb	r3, [r3, #0]
 800a60e:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800a610:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	429a      	cmp	r2, r3
 800a616:	d11e      	bne.n	800a656 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800a618:	7ffa      	ldrb	r2, [r7, #31]
 800a61a:	693b      	ldr	r3, [r7, #16]
 800a61c:	fa42 f303 	asr.w	r3, r2, r3
 800a620:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800a622:	693b      	ldr	r3, [r7, #16]
 800a624:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800a626:	e016      	b.n	800a656 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800a628:	7ffb      	ldrb	r3, [r7, #31]
 800a62a:	f003 0301 	and.w	r3, r3, #1
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d00b      	beq.n	800a64a <get_next_good_spad+0x88>
				success = 1;
 800a632:	2301      	movs	r3, #1
 800a634:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800a636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a638:	69ba      	ldr	r2, [r7, #24]
 800a63a:	fb03 f202 	mul.w	r2, r3, r2
 800a63e:	6a3b      	ldr	r3, [r7, #32]
 800a640:	4413      	add	r3, r2
 800a642:	461a      	mov	r2, r3
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	601a      	str	r2, [r3, #0]
				break;
 800a648:	e009      	b.n	800a65e <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800a64a:	7ffb      	ldrb	r3, [r7, #31]
 800a64c:	085b      	lsrs	r3, r3, #1
 800a64e:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800a650:	6a3b      	ldr	r3, [r7, #32]
 800a652:	3301      	adds	r3, #1
 800a654:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800a656:	6a3a      	ldr	r2, [r7, #32]
 800a658:	69bb      	ldr	r3, [r7, #24]
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d3e4      	bcc.n	800a628 <get_next_good_spad+0x66>
				coarseIndex++) {
 800a65e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a660:	3301      	adds	r3, #1
 800a662:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800a664:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a666:	68bb      	ldr	r3, [r7, #8]
 800a668:	429a      	cmp	r2, r3
 800a66a:	d202      	bcs.n	800a672 <get_next_good_spad+0xb0>
 800a66c:	7fbb      	ldrb	r3, [r7, #30]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d0c7      	beq.n	800a602 <get_next_good_spad+0x40>
		}
	}
}
 800a672:	bf00      	nop
 800a674:	372c      	adds	r7, #44	; 0x2c
 800a676:	46bd      	mov	sp, r7
 800a678:	bc80      	pop	{r7}
 800a67a:	4770      	bx	lr

0800a67c <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b085      	sub	sp, #20
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800a684:	2301      	movs	r3, #1
 800a686:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	099b      	lsrs	r3, r3, #6
 800a68c:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800a68e:	4a07      	ldr	r2, [pc, #28]	; (800a6ac <is_aperture+0x30>)
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d101      	bne.n	800a69e <is_aperture+0x22>
		isAperture = 0;
 800a69a:	2300      	movs	r3, #0
 800a69c:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800a69e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	3714      	adds	r7, #20
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bc80      	pop	{r7}
 800a6a8:	4770      	bx	lr
 800a6aa:	bf00      	nop
 800a6ac:	200002e8 	.word	0x200002e8

0800a6b0 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b089      	sub	sp, #36	; 0x24
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	60f8      	str	r0, [r7, #12]
 800a6b8:	60b9      	str	r1, [r7, #8]
 800a6ba:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800a6c0:	2308      	movs	r3, #8
 800a6c2:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800a6c4:	687a      	ldr	r2, [r7, #4]
 800a6c6:	69bb      	ldr	r3, [r7, #24]
 800a6c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6cc:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	69ba      	ldr	r2, [r7, #24]
 800a6d2:	fbb3 f2f2 	udiv	r2, r3, r2
 800a6d6:	69b9      	ldr	r1, [r7, #24]
 800a6d8:	fb01 f202 	mul.w	r2, r1, r2
 800a6dc:	1a9b      	subs	r3, r3, r2
 800a6de:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800a6e0:	697a      	ldr	r2, [r7, #20]
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d302      	bcc.n	800a6ee <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800a6e8:	23ce      	movs	r3, #206	; 0xce
 800a6ea:	77fb      	strb	r3, [r7, #31]
 800a6ec:	e010      	b.n	800a710 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800a6ee:	68fa      	ldr	r2, [r7, #12]
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	b25a      	sxtb	r2, r3
 800a6f8:	2101      	movs	r1, #1
 800a6fa:	693b      	ldr	r3, [r7, #16]
 800a6fc:	fa01 f303 	lsl.w	r3, r1, r3
 800a700:	b25b      	sxtb	r3, r3
 800a702:	4313      	orrs	r3, r2
 800a704:	b259      	sxtb	r1, r3
 800a706:	68fa      	ldr	r2, [r7, #12]
 800a708:	697b      	ldr	r3, [r7, #20]
 800a70a:	4413      	add	r3, r2
 800a70c:	b2ca      	uxtb	r2, r1
 800a70e:	701a      	strb	r2, [r3, #0]

	return status;
 800a710:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800a714:	4618      	mov	r0, r3
 800a716:	3724      	adds	r7, #36	; 0x24
 800a718:	46bd      	mov	sp, r7
 800a71a:	bc80      	pop	{r7}
 800a71c:	4770      	bx	lr

0800a71e <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800a71e:	b580      	push	{r7, lr}
 800a720:	b084      	sub	sp, #16
 800a722:	af00      	add	r7, sp, #0
 800a724:	6078      	str	r0, [r7, #4]
 800a726:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800a728:	2306      	movs	r3, #6
 800a72a:	683a      	ldr	r2, [r7, #0]
 800a72c:	21b0      	movs	r1, #176	; 0xb0
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f003 f80a 	bl	800d748 <VL53L0X_WriteMulti>
 800a734:	4603      	mov	r3, r0
 800a736:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800a738:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	3710      	adds	r7, #16
 800a740:	46bd      	mov	sp, r7
 800a742:	bd80      	pop	{r7, pc}

0800a744 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b084      	sub	sp, #16
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
 800a74c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800a74e:	2306      	movs	r3, #6
 800a750:	683a      	ldr	r2, [r7, #0]
 800a752:	21b0      	movs	r1, #176	; 0xb0
 800a754:	6878      	ldr	r0, [r7, #4]
 800a756:	f003 f827 	bl	800d7a8 <VL53L0X_ReadMulti>
 800a75a:	4603      	mov	r3, r0
 800a75c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800a75e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a762:	4618      	mov	r0, r3
 800a764:	3710      	adds	r7, #16
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}

0800a76a <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800a76a:	b580      	push	{r7, lr}
 800a76c:	b08c      	sub	sp, #48	; 0x30
 800a76e:	af00      	add	r7, sp, #0
 800a770:	60f8      	str	r0, [r7, #12]
 800a772:	607a      	str	r2, [r7, #4]
 800a774:	603b      	str	r3, [r7, #0]
 800a776:	460b      	mov	r3, r1
 800a778:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800a77a:	2300      	movs	r3, #0
 800a77c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800a780:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a782:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800a784:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a786:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800a788:	2300      	movs	r3, #0
 800a78a:	62bb      	str	r3, [r7, #40]	; 0x28
 800a78c:	e02b      	b.n	800a7e6 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800a78e:	f107 031c 	add.w	r3, r7, #28
 800a792:	6a3a      	ldr	r2, [r7, #32]
 800a794:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f7ff ff13 	bl	800a5c2 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800a79c:	69fb      	ldr	r3, [r7, #28]
 800a79e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7a2:	d103      	bne.n	800a7ac <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800a7a4:	23ce      	movs	r3, #206	; 0xce
 800a7a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800a7aa:	e020      	b.n	800a7ee <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800a7ac:	69fb      	ldr	r3, [r7, #28]
 800a7ae:	461a      	mov	r2, r3
 800a7b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a7b2:	4413      	add	r3, r2
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	f7ff ff61 	bl	800a67c <is_aperture>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	461a      	mov	r2, r3
 800a7be:	7afb      	ldrb	r3, [r7, #11]
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d003      	beq.n	800a7cc <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800a7c4:	23ce      	movs	r3, #206	; 0xce
 800a7c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800a7ca:	e010      	b.n	800a7ee <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800a7cc:	69fb      	ldr	r3, [r7, #28]
 800a7ce:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800a7d0:	6a3a      	ldr	r2, [r7, #32]
 800a7d2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a7d4:	6838      	ldr	r0, [r7, #0]
 800a7d6:	f7ff ff6b 	bl	800a6b0 <enable_spad_bit>
		currentSpad++;
 800a7da:	6a3b      	ldr	r3, [r7, #32]
 800a7dc:	3301      	adds	r3, #1
 800a7de:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800a7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	62bb      	str	r3, [r7, #40]	; 0x28
 800a7e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	d3cf      	bcc.n	800a78e <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800a7ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a7f0:	6a3a      	ldr	r2, [r7, #32]
 800a7f2:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800a7f4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d106      	bne.n	800a80a <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800a7fc:	6839      	ldr	r1, [r7, #0]
 800a7fe:	68f8      	ldr	r0, [r7, #12]
 800a800:	f7ff ff8d 	bl	800a71e <set_ref_spad_map>
 800a804:	4603      	mov	r3, r0
 800a806:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800a80a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d121      	bne.n	800a856 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800a812:	f107 0314 	add.w	r3, r7, #20
 800a816:	4619      	mov	r1, r3
 800a818:	68f8      	ldr	r0, [r7, #12]
 800a81a:	f7ff ff93 	bl	800a744 <get_ref_spad_map>
 800a81e:	4603      	mov	r3, r0
 800a820:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 800a824:	2300      	movs	r3, #0
 800a826:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800a828:	e011      	b.n	800a84e <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800a82a:	683a      	ldr	r2, [r7, #0]
 800a82c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a82e:	4413      	add	r3, r2
 800a830:	781a      	ldrb	r2, [r3, #0]
 800a832:	f107 0114 	add.w	r1, r7, #20
 800a836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a838:	440b      	add	r3, r1
 800a83a:	781b      	ldrb	r3, [r3, #0]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d003      	beq.n	800a848 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800a840:	23ce      	movs	r3, #206	; 0xce
 800a842:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 800a846:	e006      	b.n	800a856 <enable_ref_spads+0xec>
			}
			i++;
 800a848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84a:	3301      	adds	r3, #1
 800a84c:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800a84e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a852:	429a      	cmp	r2, r3
 800a854:	d3e9      	bcc.n	800a82a <enable_ref_spads+0xc0>
		}
	}
	return status;
 800a856:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3730      	adds	r7, #48	; 0x30
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}

0800a862 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800a862:	b580      	push	{r7, lr}
 800a864:	b08a      	sub	sp, #40	; 0x28
 800a866:	af00      	add	r7, sp, #0
 800a868:	6078      	str	r0, [r7, #4]
 800a86a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800a86c:	2300      	movs	r3, #0
 800a86e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800a872:	2300      	movs	r3, #0
 800a874:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800a87e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800a882:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a886:	2b00      	cmp	r3, #0
 800a888:	d107      	bne.n	800a89a <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800a88a:	22c0      	movs	r2, #192	; 0xc0
 800a88c:	2101      	movs	r1, #1
 800a88e:	6878      	ldr	r0, [r7, #4]
 800a890:	f003 f82a 	bl	800d8e8 <VL53L0X_WrByte>
 800a894:	4603      	mov	r3, r0
 800a896:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800a89a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d108      	bne.n	800a8b4 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800a8a2:	f107 0308 	add.w	r3, r7, #8
 800a8a6:	4619      	mov	r1, r3
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f7ff fc01 	bl	800a0b0 <VL53L0X_PerformSingleRangingMeasurement>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800a8b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d107      	bne.n	800a8cc <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a8bc:	2201      	movs	r2, #1
 800a8be:	21ff      	movs	r1, #255	; 0xff
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f003 f811 	bl	800d8e8 <VL53L0X_WrByte>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 800a8cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d107      	bne.n	800a8e4 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800a8d4:	683a      	ldr	r2, [r7, #0]
 800a8d6:	21b6      	movs	r1, #182	; 0xb6
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f002 ff91 	bl	800d800 <VL53L0X_RdWord>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800a8e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d107      	bne.n	800a8fc <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	21ff      	movs	r1, #255	; 0xff
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f002 fff9 	bl	800d8e8 <VL53L0X_WrByte>
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800a8fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a900:	2b00      	cmp	r3, #0
 800a902:	d112      	bne.n	800a92a <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a904:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a908:	461a      	mov	r2, r3
 800a90a:	2101      	movs	r1, #1
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f002 ffeb 	bl	800d8e8 <VL53L0X_WrByte>
 800a912:	4603      	mov	r3, r0
 800a914:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800a918:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d104      	bne.n	800a92a <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a926:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 800a92a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3728      	adds	r7, #40	; 0x28
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}

0800a936 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800a936:	b590      	push	{r4, r7, lr}
 800a938:	b09d      	sub	sp, #116	; 0x74
 800a93a:	af06      	add	r7, sp, #24
 800a93c:	60f8      	str	r0, [r7, #12]
 800a93e:	60b9      	str	r1, [r7, #8]
 800a940:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a942:	2300      	movs	r3, #0
 800a944:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800a948:	23b4      	movs	r3, #180	; 0xb4
 800a94a:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800a94e:	2303      	movs	r3, #3
 800a950:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 800a952:	232c      	movs	r3, #44	; 0x2c
 800a954:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 800a956:	2300      	movs	r3, #0
 800a958:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 800a95a:	2300      	movs	r3, #0
 800a95c:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800a95e:	2300      	movs	r3, #0
 800a960:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800a962:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800a966:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800a968:	2300      	movs	r3, #0
 800a96a:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800a96c:	2300      	movs	r3, #0
 800a96e:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800a970:	2306      	movs	r3, #6
 800a972:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 800a974:	2300      	movs	r3, #0
 800a976:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 800a978:	2300      	movs	r3, #0
 800a97a:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800a97c:	2300      	movs	r3, #0
 800a97e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 800a982:	2300      	movs	r3, #0
 800a984:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800a986:	2300      	movs	r3, #0
 800a988:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800a98a:	2300      	movs	r3, #0
 800a98c:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800a98e:	2300      	movs	r3, #0
 800a990:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 800a99a:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800a99c:	2300      	movs	r3, #0
 800a99e:	64bb      	str	r3, [r7, #72]	; 0x48
 800a9a0:	e009      	b.n	800a9b6 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800a9a2:	68fa      	ldr	r2, [r7, #12]
 800a9a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a9a6:	4413      	add	r3, r2
 800a9a8:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800a9b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	64bb      	str	r3, [r7, #72]	; 0x48
 800a9b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a9b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d3f1      	bcc.n	800a9a2 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a9be:	2201      	movs	r2, #1
 800a9c0:	21ff      	movs	r1, #255	; 0xff
 800a9c2:	68f8      	ldr	r0, [r7, #12]
 800a9c4:	f002 ff90 	bl	800d8e8 <VL53L0X_WrByte>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800a9ce:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d107      	bne.n	800a9e6 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	214f      	movs	r1, #79	; 0x4f
 800a9da:	68f8      	ldr	r0, [r7, #12]
 800a9dc:	f002 ff84 	bl	800d8e8 <VL53L0X_WrByte>
 800a9e0:	4603      	mov	r3, r0
 800a9e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800a9e6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d107      	bne.n	800a9fe <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800a9ee:	222c      	movs	r2, #44	; 0x2c
 800a9f0:	214e      	movs	r1, #78	; 0x4e
 800a9f2:	68f8      	ldr	r0, [r7, #12]
 800a9f4:	f002 ff78 	bl	800d8e8 <VL53L0X_WrByte>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800a9fe:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d107      	bne.n	800aa16 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800aa06:	2200      	movs	r2, #0
 800aa08:	21ff      	movs	r1, #255	; 0xff
 800aa0a:	68f8      	ldr	r0, [r7, #12]
 800aa0c:	f002 ff6c 	bl	800d8e8 <VL53L0X_WrByte>
 800aa10:	4603      	mov	r3, r0
 800aa12:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800aa16:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d109      	bne.n	800aa32 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800aa1e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800aa22:	461a      	mov	r2, r3
 800aa24:	21b6      	movs	r1, #182	; 0xb6
 800aa26:	68f8      	ldr	r0, [r7, #12]
 800aa28:	f002 ff5e 	bl	800d8e8 <VL53L0X_WrByte>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800aa32:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d107      	bne.n	800aa4a <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	2180      	movs	r1, #128	; 0x80
 800aa3e:	68f8      	ldr	r0, [r7, #12]
 800aa40:	f002 ff52 	bl	800d8e8 <VL53L0X_WrByte>
 800aa44:	4603      	mov	r3, r0
 800aa46:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800aa4a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d10a      	bne.n	800aa68 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800aa52:	f107 0210 	add.w	r2, r7, #16
 800aa56:	f107 0111 	add.w	r1, r7, #17
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	68f8      	ldr	r0, [r7, #12]
 800aa5e:	f000 fbbb 	bl	800b1d8 <VL53L0X_perform_ref_calibration>
 800aa62:	4603      	mov	r3, r0
 800aa64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800aa68:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d121      	bne.n	800aab4 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800aa70:	2300      	movs	r3, #0
 800aa72:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 800aa74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa76:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800aa7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa7e:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 800aa8c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800aa90:	f107 0218 	add.w	r2, r7, #24
 800aa94:	9204      	str	r2, [sp, #16]
 800aa96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa98:	9203      	str	r2, [sp, #12]
 800aa9a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800aa9c:	9202      	str	r2, [sp, #8]
 800aa9e:	9301      	str	r3, [sp, #4]
 800aaa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaa2:	9300      	str	r3, [sp, #0]
 800aaa4:	4623      	mov	r3, r4
 800aaa6:	4602      	mov	r2, r0
 800aaa8:	68f8      	ldr	r0, [r7, #12]
 800aaaa:	f7ff fe5e 	bl	800a76a <enable_ref_spads>
 800aaae:	4603      	mov	r3, r0
 800aab0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800aab4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d174      	bne.n	800aba6 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800aabc:	69bb      	ldr	r3, [r7, #24]
 800aabe:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800aac0:	f107 0312 	add.w	r3, r7, #18
 800aac4:	4619      	mov	r1, r3
 800aac6:	68f8      	ldr	r0, [r7, #12]
 800aac8:	f7ff fecb 	bl	800a862 <perform_ref_signal_measurement>
 800aacc:	4603      	mov	r3, r0
 800aace:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800aad2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d161      	bne.n	800ab9e <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800aada:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800aadc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800aade:	429a      	cmp	r2, r3
 800aae0:	d25d      	bcs.n	800ab9e <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800aae2:	2300      	movs	r3, #0
 800aae4:	64bb      	str	r3, [r7, #72]	; 0x48
 800aae6:	e009      	b.n	800aafc <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800aae8:	68fa      	ldr	r2, [r7, #12]
 800aaea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aaec:	4413      	add	r3, r2
 800aaee:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800aaf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aaf8:	3301      	adds	r3, #1
 800aafa:	64bb      	str	r3, [r7, #72]	; 0x48
 800aafc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aafe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab00:	429a      	cmp	r2, r3
 800ab02:	d3f1      	bcc.n	800aae8 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800ab04:	e002      	b.n	800ab0c <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800ab06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab08:	3301      	adds	r3, #1
 800ab0a:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800ab0c:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800ab10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab12:	4413      	add	r3, r2
 800ab14:	4618      	mov	r0, r3
 800ab16:	f7ff fdb1 	bl	800a67c <is_aperture>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d103      	bne.n	800ab28 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800ab20:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ab22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d3ee      	bcc.n	800ab06 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800ab2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab2e:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 800ab3c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800ab40:	f107 0218 	add.w	r2, r7, #24
 800ab44:	9204      	str	r2, [sp, #16]
 800ab46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ab48:	9203      	str	r2, [sp, #12]
 800ab4a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ab4c:	9202      	str	r2, [sp, #8]
 800ab4e:	9301      	str	r3, [sp, #4]
 800ab50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab52:	9300      	str	r3, [sp, #0]
 800ab54:	4623      	mov	r3, r4
 800ab56:	4602      	mov	r2, r0
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	f7ff fe06 	bl	800a76a <enable_ref_spads>
 800ab5e:	4603      	mov	r3, r0
 800ab60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800ab64:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d11b      	bne.n	800aba4 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800ab6c:	69bb      	ldr	r3, [r7, #24]
 800ab6e:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 800ab70:	f107 0312 	add.w	r3, r7, #18
 800ab74:	4619      	mov	r1, r3
 800ab76:	68f8      	ldr	r0, [r7, #12]
 800ab78:	f7ff fe73 	bl	800a862 <perform_ref_signal_measurement>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800ab82:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d10c      	bne.n	800aba4 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800ab8a:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800ab8c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ab8e:	429a      	cmp	r2, r3
 800ab90:	d208      	bcs.n	800aba4 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800ab92:	2301      	movs	r3, #1
 800ab94:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 800ab98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab9a:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800ab9c:	e002      	b.n	800aba4 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aba2:	e000      	b.n	800aba6 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800aba4:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800aba6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800abaa:	2b00      	cmp	r3, #0
 800abac:	f040 80af 	bne.w	800ad0e <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800abb0:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800abb2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800abb4:	429a      	cmp	r2, r3
 800abb6:	f240 80aa 	bls.w	800ad0e <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800abba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abbc:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800abc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abc2:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	f503 7192 	add.w	r1, r3, #292	; 0x124
 800abca:	f107 031c 	add.w	r3, r7, #28
 800abce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abd0:	4618      	mov	r0, r3
 800abd2:	f002 ff91 	bl	800daf8 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800abd6:	8a7b      	ldrh	r3, [r7, #18]
 800abd8:	461a      	mov	r2, r3
 800abda:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800abdc:	1ad3      	subs	r3, r2, r3
 800abde:	2b00      	cmp	r3, #0
 800abe0:	bfb8      	it	lt
 800abe2:	425b      	neglt	r3, r3
 800abe4:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 800abe6:	2300      	movs	r3, #0
 800abe8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800abec:	e086      	b.n	800acfc <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 800abf4:	f107 0314 	add.w	r3, r7, #20
 800abf8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800abfa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800abfc:	f7ff fce1 	bl	800a5c2 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800ac00:	697b      	ldr	r3, [r7, #20]
 800ac02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac06:	d103      	bne.n	800ac10 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ac08:	23ce      	movs	r3, #206	; 0xce
 800ac0a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800ac0e:	e07e      	b.n	800ad0e <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800ac10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac12:	3301      	adds	r3, #1
 800ac14:	63fb      	str	r3, [r7, #60]	; 0x3c

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800ac16:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800ac1a:	697a      	ldr	r2, [r7, #20]
 800ac1c:	4413      	add	r3, r2
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f7ff fd2c 	bl	800a67c <is_aperture>
 800ac24:	4603      	mov	r3, r0
 800ac26:	461a      	mov	r2, r3
 800ac28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d003      	beq.n	800ac36 <VL53L0X_perform_ref_spad_management+0x300>
					needAptSpads) {
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ac2e:	23ce      	movs	r3, #206	; 0xce
 800ac30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800ac34:	e06b      	b.n	800ad0e <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			currentSpadIndex = nextGoodSpad;
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 800ac40:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ac42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ac44:	4618      	mov	r0, r3
 800ac46:	f7ff fd33 	bl	800a6b0 <enable_spad_bit>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800ac50:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d10c      	bne.n	800ac72 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800ac58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac5a:	3301      	adds	r3, #1
 800ac5c:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 800ac64:	4619      	mov	r1, r3
 800ac66:	68f8      	ldr	r0, [r7, #12]
 800ac68:	f7ff fd59 	bl	800a71e <set_ref_spad_map>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800ac72:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d146      	bne.n	800ad08 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800ac7a:	f107 0312 	add.w	r3, r7, #18
 800ac7e:	4619      	mov	r1, r3
 800ac80:	68f8      	ldr	r0, [r7, #12]
 800ac82:	f7ff fdee 	bl	800a862 <perform_ref_signal_measurement>
 800ac86:	4603      	mov	r3, r0
 800ac88:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800ac8c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d13b      	bne.n	800ad0c <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800ac94:	8a7b      	ldrh	r3, [r7, #18]
 800ac96:	461a      	mov	r2, r3
 800ac98:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ac9a:	1ad3      	subs	r3, r2, r3
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	bfb8      	it	lt
 800aca0:	425b      	neglt	r3, r3
 800aca2:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 800aca4:	8a7b      	ldrh	r3, [r7, #18]
 800aca6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800aca8:	429a      	cmp	r2, r3
 800acaa:	d21c      	bcs.n	800ace6 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800acac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800acb0:	429a      	cmp	r2, r3
 800acb2:	d914      	bls.n	800acde <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800acb4:	f107 031c 	add.w	r3, r7, #28
 800acb8:	4619      	mov	r1, r3
 800acba:	68f8      	ldr	r0, [r7, #12]
 800acbc:	f7ff fd2f 	bl	800a71e <set_ref_spad_map>
 800acc0:	4603      	mov	r3, r0
 800acc2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 800accc:	f107 011c 	add.w	r1, r7, #28
 800acd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800acd2:	4618      	mov	r0, r3
 800acd4:	f002 ff10 	bl	800daf8 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800acd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acda:	3b01      	subs	r3, #1
 800acdc:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 800acde:	2301      	movs	r3, #1
 800ace0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ace4:	e00a      	b.n	800acfc <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800ace6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ace8:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 800acf0:	f107 031c 	add.w	r3, r7, #28
 800acf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800acf6:	4618      	mov	r0, r3
 800acf8:	f002 fefe 	bl	800daf8 <memcpy>
		while (!complete) {
 800acfc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	f43f af74 	beq.w	800abee <VL53L0X_perform_ref_spad_management+0x2b8>
 800ad06:	e002      	b.n	800ad0e <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800ad08:	bf00      	nop
 800ad0a:	e000      	b.n	800ad0e <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800ad0c:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ad0e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d115      	bne.n	800ad42 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ad1a:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800ad22:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	2201      	movs	r2, #1
 800ad28:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	b2da      	uxtb	r2, r3
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	781a      	ldrb	r2, [r3, #0]
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800ad42:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	375c      	adds	r7, #92	; 0x5c
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd90      	pop	{r4, r7, pc}

0800ad4e <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800ad4e:	b590      	push	{r4, r7, lr}
 800ad50:	b093      	sub	sp, #76	; 0x4c
 800ad52:	af06      	add	r7, sp, #24
 800ad54:	60f8      	str	r0, [r7, #12]
 800ad56:	60b9      	str	r1, [r7, #8]
 800ad58:	4613      	mov	r3, r2
 800ad5a:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 800ad62:	2300      	movs	r3, #0
 800ad64:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 800ad66:	23b4      	movs	r3, #180	; 0xb4
 800ad68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800ad6c:	2306      	movs	r3, #6
 800ad6e:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800ad70:	232c      	movs	r3, #44	; 0x2c
 800ad72:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ad74:	2201      	movs	r2, #1
 800ad76:	21ff      	movs	r1, #255	; 0xff
 800ad78:	68f8      	ldr	r0, [r7, #12]
 800ad7a:	f002 fdb5 	bl	800d8e8 <VL53L0X_WrByte>
 800ad7e:	4603      	mov	r3, r0
 800ad80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800ad84:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d107      	bne.n	800ad9c <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	214f      	movs	r1, #79	; 0x4f
 800ad90:	68f8      	ldr	r0, [r7, #12]
 800ad92:	f002 fda9 	bl	800d8e8 <VL53L0X_WrByte>
 800ad96:	4603      	mov	r3, r0
 800ad98:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800ad9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d107      	bne.n	800adb4 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800ada4:	222c      	movs	r2, #44	; 0x2c
 800ada6:	214e      	movs	r1, #78	; 0x4e
 800ada8:	68f8      	ldr	r0, [r7, #12]
 800adaa:	f002 fd9d 	bl	800d8e8 <VL53L0X_WrByte>
 800adae:	4603      	mov	r3, r0
 800adb0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800adb4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d107      	bne.n	800adcc <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800adbc:	2200      	movs	r2, #0
 800adbe:	21ff      	movs	r1, #255	; 0xff
 800adc0:	68f8      	ldr	r0, [r7, #12]
 800adc2:	f002 fd91 	bl	800d8e8 <VL53L0X_WrByte>
 800adc6:	4603      	mov	r3, r0
 800adc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800adcc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800add0:	2b00      	cmp	r3, #0
 800add2:	d109      	bne.n	800ade8 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800add4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800add8:	461a      	mov	r2, r3
 800adda:	21b6      	movs	r1, #182	; 0xb6
 800addc:	68f8      	ldr	r0, [r7, #12]
 800adde:	f002 fd83 	bl	800d8e8 <VL53L0X_WrByte>
 800ade2:	4603      	mov	r3, r0
 800ade4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800ade8:	2300      	movs	r3, #0
 800adea:	627b      	str	r3, [r7, #36]	; 0x24
 800adec:	e009      	b.n	800ae02 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800adee:	68fa      	ldr	r2, [r7, #12]
 800adf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf2:	4413      	add	r3, r2
 800adf4:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800adf8:	2200      	movs	r2, #0
 800adfa:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800adfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adfe:	3301      	adds	r3, #1
 800ae00:	627b      	str	r3, [r7, #36]	; 0x24
 800ae02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae04:	69fb      	ldr	r3, [r7, #28]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d3f1      	bcc.n	800adee <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800ae0a:	79fb      	ldrb	r3, [r7, #7]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d011      	beq.n	800ae34 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800ae10:	e002      	b.n	800ae18 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800ae12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae14:	3301      	adds	r3, #1
 800ae16:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800ae18:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800ae1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae1e:	4413      	add	r3, r2
 800ae20:	4618      	mov	r0, r3
 800ae22:	f7ff fc2b 	bl	800a67c <is_aperture>
 800ae26:	4603      	mov	r3, r0
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d103      	bne.n	800ae34 <VL53L0X_set_reference_spads+0xe6>
 800ae2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae2e:	69bb      	ldr	r3, [r7, #24]
 800ae30:	429a      	cmp	r2, r3
 800ae32:	d3ee      	bcc.n	800ae12 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 800ae40:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ae44:	79f9      	ldrb	r1, [r7, #7]
 800ae46:	f107 0214 	add.w	r2, r7, #20
 800ae4a:	9204      	str	r2, [sp, #16]
 800ae4c:	68ba      	ldr	r2, [r7, #8]
 800ae4e:	9203      	str	r2, [sp, #12]
 800ae50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae52:	9202      	str	r2, [sp, #8]
 800ae54:	9301      	str	r3, [sp, #4]
 800ae56:	69fb      	ldr	r3, [r7, #28]
 800ae58:	9300      	str	r3, [sp, #0]
 800ae5a:	4623      	mov	r3, r4
 800ae5c:	4602      	mov	r2, r0
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f7ff fc83 	bl	800a76a <enable_ref_spads>
 800ae64:	4603      	mov	r3, r0
 800ae66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800ae6a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d10c      	bne.n	800ae8c <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	2201      	movs	r2, #1
 800ae76:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	b2da      	uxtb	r2, r3
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	79fa      	ldrb	r2, [r7, #7]
 800ae88:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800ae8c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	3734      	adds	r7, #52	; 0x34
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd90      	pop	{r4, r7, pc}

0800ae98 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b084      	sub	sp, #16
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	460b      	mov	r3, r1
 800aea2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aea4:	2300      	movs	r3, #0
 800aea6:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800aea8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d10a      	bne.n	800aec6 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800aeb0:	78fb      	ldrb	r3, [r7, #3]
 800aeb2:	f043 0301 	orr.w	r3, r3, #1
 800aeb6:	b2db      	uxtb	r3, r3
 800aeb8:	461a      	mov	r2, r3
 800aeba:	2100      	movs	r1, #0
 800aebc:	6878      	ldr	r0, [r7, #4]
 800aebe:	f002 fd13 	bl	800d8e8 <VL53L0X_WrByte>
 800aec2:	4603      	mov	r3, r0
 800aec4:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800aec6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d104      	bne.n	800aed8 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f000 f9bf 	bl	800b252 <VL53L0X_measurement_poll_for_completion>
 800aed4:	4603      	mov	r3, r0
 800aed6:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800aed8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d105      	bne.n	800aeec <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800aee0:	2100      	movs	r1, #0
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f7ff fa6e 	bl	800a3c4 <VL53L0X_ClearInterruptMask>
 800aee8:	4603      	mov	r3, r0
 800aeea:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800aeec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d106      	bne.n	800af02 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800aef4:	2200      	movs	r2, #0
 800aef6:	2100      	movs	r1, #0
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f002 fcf5 	bl	800d8e8 <VL53L0X_WrByte>
 800aefe:	4603      	mov	r3, r0
 800af00:	73fb      	strb	r3, [r7, #15]

	return Status;
 800af02:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800af06:	4618      	mov	r0, r3
 800af08:	3710      	adds	r7, #16
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}

0800af0e <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800af0e:	b580      	push	{r7, lr}
 800af10:	b084      	sub	sp, #16
 800af12:	af00      	add	r7, sp, #0
 800af14:	6078      	str	r0, [r7, #4]
 800af16:	4608      	mov	r0, r1
 800af18:	4611      	mov	r1, r2
 800af1a:	461a      	mov	r2, r3
 800af1c:	4603      	mov	r3, r0
 800af1e:	70fb      	strb	r3, [r7, #3]
 800af20:	460b      	mov	r3, r1
 800af22:	70bb      	strb	r3, [r7, #2]
 800af24:	4613      	mov	r3, r2
 800af26:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af28:	2300      	movs	r3, #0
 800af2a:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800af2c:	2300      	movs	r3, #0
 800af2e:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800af30:	2201      	movs	r2, #1
 800af32:	21ff      	movs	r1, #255	; 0xff
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	f002 fcd7 	bl	800d8e8 <VL53L0X_WrByte>
 800af3a:	4603      	mov	r3, r0
 800af3c:	461a      	mov	r2, r3
 800af3e:	7bfb      	ldrb	r3, [r7, #15]
 800af40:	4313      	orrs	r3, r2
 800af42:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800af44:	2200      	movs	r2, #0
 800af46:	2100      	movs	r1, #0
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f002 fccd 	bl	800d8e8 <VL53L0X_WrByte>
 800af4e:	4603      	mov	r3, r0
 800af50:	461a      	mov	r2, r3
 800af52:	7bfb      	ldrb	r3, [r7, #15]
 800af54:	4313      	orrs	r3, r2
 800af56:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800af58:	2200      	movs	r2, #0
 800af5a:	21ff      	movs	r1, #255	; 0xff
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f002 fcc3 	bl	800d8e8 <VL53L0X_WrByte>
 800af62:	4603      	mov	r3, r0
 800af64:	461a      	mov	r2, r3
 800af66:	7bfb      	ldrb	r3, [r7, #15]
 800af68:	4313      	orrs	r3, r2
 800af6a:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800af6c:	78fb      	ldrb	r3, [r7, #3]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d01e      	beq.n	800afb0 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800af72:	f897 3020 	ldrb.w	r3, [r7, #32]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d009      	beq.n	800af8e <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800af7a:	69ba      	ldr	r2, [r7, #24]
 800af7c:	21cb      	movs	r1, #203	; 0xcb
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	f002 fbb8 	bl	800d6f4 <VL53L0X_RdByte>
 800af84:	4603      	mov	r3, r0
 800af86:	461a      	mov	r2, r3
 800af88:	7bfb      	ldrb	r3, [r7, #15]
 800af8a:	4313      	orrs	r3, r2
 800af8c:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800af8e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800af92:	2b00      	cmp	r3, #0
 800af94:	d02a      	beq.n	800afec <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800af96:	f107 030e 	add.w	r3, r7, #14
 800af9a:	461a      	mov	r2, r3
 800af9c:	21ee      	movs	r1, #238	; 0xee
 800af9e:	6878      	ldr	r0, [r7, #4]
 800afa0:	f002 fba8 	bl	800d6f4 <VL53L0X_RdByte>
 800afa4:	4603      	mov	r3, r0
 800afa6:	461a      	mov	r2, r3
 800afa8:	7bfb      	ldrb	r3, [r7, #15]
 800afaa:	4313      	orrs	r3, r2
 800afac:	73fb      	strb	r3, [r7, #15]
 800afae:	e01d      	b.n	800afec <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800afb0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d00a      	beq.n	800afce <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800afb8:	78bb      	ldrb	r3, [r7, #2]
 800afba:	461a      	mov	r2, r3
 800afbc:	21cb      	movs	r1, #203	; 0xcb
 800afbe:	6878      	ldr	r0, [r7, #4]
 800afc0:	f002 fc92 	bl	800d8e8 <VL53L0X_WrByte>
 800afc4:	4603      	mov	r3, r0
 800afc6:	461a      	mov	r2, r3
 800afc8:	7bfb      	ldrb	r3, [r7, #15]
 800afca:	4313      	orrs	r3, r2
 800afcc:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800afce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d00a      	beq.n	800afec <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800afd6:	787b      	ldrb	r3, [r7, #1]
 800afd8:	2280      	movs	r2, #128	; 0x80
 800afda:	21ee      	movs	r1, #238	; 0xee
 800afdc:	6878      	ldr	r0, [r7, #4]
 800afde:	f002 fcd1 	bl	800d984 <VL53L0X_UpdateByte>
 800afe2:	4603      	mov	r3, r0
 800afe4:	461a      	mov	r2, r3
 800afe6:	7bfb      	ldrb	r3, [r7, #15]
 800afe8:	4313      	orrs	r3, r2
 800afea:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800afec:	2201      	movs	r2, #1
 800afee:	21ff      	movs	r1, #255	; 0xff
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f002 fc79 	bl	800d8e8 <VL53L0X_WrByte>
 800aff6:	4603      	mov	r3, r0
 800aff8:	461a      	mov	r2, r3
 800affa:	7bfb      	ldrb	r3, [r7, #15]
 800affc:	4313      	orrs	r3, r2
 800affe:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800b000:	2201      	movs	r2, #1
 800b002:	2100      	movs	r1, #0
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f002 fc6f 	bl	800d8e8 <VL53L0X_WrByte>
 800b00a:	4603      	mov	r3, r0
 800b00c:	461a      	mov	r2, r3
 800b00e:	7bfb      	ldrb	r3, [r7, #15]
 800b010:	4313      	orrs	r3, r2
 800b012:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b014:	2200      	movs	r2, #0
 800b016:	21ff      	movs	r1, #255	; 0xff
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f002 fc65 	bl	800d8e8 <VL53L0X_WrByte>
 800b01e:	4603      	mov	r3, r0
 800b020:	461a      	mov	r2, r3
 800b022:	7bfb      	ldrb	r3, [r7, #15]
 800b024:	4313      	orrs	r3, r2
 800b026:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800b028:	7bbb      	ldrb	r3, [r7, #14]
 800b02a:	f023 0310 	bic.w	r3, r3, #16
 800b02e:	b2da      	uxtb	r2, r3
 800b030:	69fb      	ldr	r3, [r7, #28]
 800b032:	701a      	strb	r2, [r3, #0]

	return Status;
 800b034:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b038:	4618      	mov	r0, r3
 800b03a:	3710      	adds	r7, #16
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bd80      	pop	{r7, pc}

0800b040 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b08a      	sub	sp, #40	; 0x28
 800b044:	af04      	add	r7, sp, #16
 800b046:	60f8      	str	r0, [r7, #12]
 800b048:	60b9      	str	r1, [r7, #8]
 800b04a:	4611      	mov	r1, r2
 800b04c:	461a      	mov	r2, r3
 800b04e:	460b      	mov	r3, r1
 800b050:	71fb      	strb	r3, [r7, #7]
 800b052:	4613      	mov	r3, r2
 800b054:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b056:	2300      	movs	r3, #0
 800b058:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b05a:	2300      	movs	r3, #0
 800b05c:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800b05e:	2300      	movs	r3, #0
 800b060:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800b062:	2300      	movs	r3, #0
 800b064:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800b066:	2300      	movs	r3, #0
 800b068:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800b06a:	79bb      	ldrb	r3, [r7, #6]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d003      	beq.n	800b078 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800b076:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800b078:	2201      	movs	r2, #1
 800b07a:	2101      	movs	r1, #1
 800b07c:	68f8      	ldr	r0, [r7, #12]
 800b07e:	f002 fc33 	bl	800d8e8 <VL53L0X_WrByte>
 800b082:	4603      	mov	r3, r0
 800b084:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800b086:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d105      	bne.n	800b09a <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800b08e:	2140      	movs	r1, #64	; 0x40
 800b090:	68f8      	ldr	r0, [r7, #12]
 800b092:	f7ff ff01 	bl	800ae98 <VL53L0X_perform_single_ref_calibration>
 800b096:	4603      	mov	r3, r0
 800b098:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800b09a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d115      	bne.n	800b0ce <VL53L0X_perform_vhv_calibration+0x8e>
 800b0a2:	79fb      	ldrb	r3, [r7, #7]
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d112      	bne.n	800b0ce <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800b0a8:	7d39      	ldrb	r1, [r7, #20]
 800b0aa:	7d7a      	ldrb	r2, [r7, #21]
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	9303      	str	r3, [sp, #12]
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	9302      	str	r3, [sp, #8]
 800b0b4:	f107 0313 	add.w	r3, r7, #19
 800b0b8:	9301      	str	r3, [sp, #4]
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	9300      	str	r3, [sp, #0]
 800b0be:	460b      	mov	r3, r1
 800b0c0:	2101      	movs	r1, #1
 800b0c2:	68f8      	ldr	r0, [r7, #12]
 800b0c4:	f7ff ff23 	bl	800af0e <VL53L0X_ref_calibration_io>
 800b0c8:	4603      	mov	r3, r0
 800b0ca:	75fb      	strb	r3, [r7, #23]
 800b0cc:	e002      	b.n	800b0d4 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800b0d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d112      	bne.n	800b102 <VL53L0X_perform_vhv_calibration+0xc2>
 800b0dc:	79bb      	ldrb	r3, [r7, #6]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d00f      	beq.n	800b102 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b0e2:	7dbb      	ldrb	r3, [r7, #22]
 800b0e4:	461a      	mov	r2, r3
 800b0e6:	2101      	movs	r1, #1
 800b0e8:	68f8      	ldr	r0, [r7, #12]
 800b0ea:	f002 fbfd 	bl	800d8e8 <VL53L0X_WrByte>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b0f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d103      	bne.n	800b102 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	7dba      	ldrb	r2, [r7, #22]
 800b0fe:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800b102:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b106:	4618      	mov	r0, r3
 800b108:	3718      	adds	r7, #24
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}

0800b10e <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800b10e:	b580      	push	{r7, lr}
 800b110:	b08a      	sub	sp, #40	; 0x28
 800b112:	af04      	add	r7, sp, #16
 800b114:	60f8      	str	r0, [r7, #12]
 800b116:	60b9      	str	r1, [r7, #8]
 800b118:	4611      	mov	r1, r2
 800b11a:	461a      	mov	r2, r3
 800b11c:	460b      	mov	r3, r1
 800b11e:	71fb      	strb	r3, [r7, #7]
 800b120:	4613      	mov	r3, r2
 800b122:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b124:	2300      	movs	r3, #0
 800b126:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b128:	2300      	movs	r3, #0
 800b12a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800b12c:	2300      	movs	r3, #0
 800b12e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800b130:	2300      	movs	r3, #0
 800b132:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800b134:	79bb      	ldrb	r3, [r7, #6]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d003      	beq.n	800b142 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800b140:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800b142:	2202      	movs	r2, #2
 800b144:	2101      	movs	r1, #1
 800b146:	68f8      	ldr	r0, [r7, #12]
 800b148:	f002 fbce 	bl	800d8e8 <VL53L0X_WrByte>
 800b14c:	4603      	mov	r3, r0
 800b14e:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800b150:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d105      	bne.n	800b164 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800b158:	2100      	movs	r1, #0
 800b15a:	68f8      	ldr	r0, [r7, #12]
 800b15c:	f7ff fe9c 	bl	800ae98 <VL53L0X_perform_single_ref_calibration>
 800b160:	4603      	mov	r3, r0
 800b162:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800b164:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d115      	bne.n	800b198 <VL53L0X_perform_phase_calibration+0x8a>
 800b16c:	79fb      	ldrb	r3, [r7, #7]
 800b16e:	2b01      	cmp	r3, #1
 800b170:	d112      	bne.n	800b198 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800b172:	7d39      	ldrb	r1, [r7, #20]
 800b174:	7d7a      	ldrb	r2, [r7, #21]
 800b176:	2301      	movs	r3, #1
 800b178:	9303      	str	r3, [sp, #12]
 800b17a:	2300      	movs	r3, #0
 800b17c:	9302      	str	r3, [sp, #8]
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	9301      	str	r3, [sp, #4]
 800b182:	f107 0313 	add.w	r3, r7, #19
 800b186:	9300      	str	r3, [sp, #0]
 800b188:	460b      	mov	r3, r1
 800b18a:	2101      	movs	r1, #1
 800b18c:	68f8      	ldr	r0, [r7, #12]
 800b18e:	f7ff febe 	bl	800af0e <VL53L0X_ref_calibration_io>
 800b192:	4603      	mov	r3, r0
 800b194:	75fb      	strb	r3, [r7, #23]
 800b196:	e002      	b.n	800b19e <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	2200      	movs	r2, #0
 800b19c:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800b19e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d112      	bne.n	800b1cc <VL53L0X_perform_phase_calibration+0xbe>
 800b1a6:	79bb      	ldrb	r3, [r7, #6]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d00f      	beq.n	800b1cc <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b1ac:	7dbb      	ldrb	r3, [r7, #22]
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	2101      	movs	r1, #1
 800b1b2:	68f8      	ldr	r0, [r7, #12]
 800b1b4:	f002 fb98 	bl	800d8e8 <VL53L0X_WrByte>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b1bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d103      	bne.n	800b1cc <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	7dba      	ldrb	r2, [r7, #22]
 800b1c8:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800b1cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3718      	adds	r7, #24
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	bd80      	pop	{r7, pc}

0800b1d8 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b086      	sub	sp, #24
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	60f8      	str	r0, [r7, #12]
 800b1e0:	60b9      	str	r1, [r7, #8]
 800b1e2:	607a      	str	r2, [r7, #4]
 800b1e4:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800b1f4:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800b1f6:	78fa      	ldrb	r2, [r7, #3]
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	68b9      	ldr	r1, [r7, #8]
 800b1fc:	68f8      	ldr	r0, [r7, #12]
 800b1fe:	f7ff ff1f 	bl	800b040 <VL53L0X_perform_vhv_calibration>
 800b202:	4603      	mov	r3, r0
 800b204:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800b206:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d107      	bne.n	800b21e <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800b20e:	78fa      	ldrb	r2, [r7, #3]
 800b210:	2300      	movs	r3, #0
 800b212:	6879      	ldr	r1, [r7, #4]
 800b214:	68f8      	ldr	r0, [r7, #12]
 800b216:	f7ff ff7a 	bl	800b10e <VL53L0X_perform_phase_calibration>
 800b21a:	4603      	mov	r3, r0
 800b21c:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800b21e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d10f      	bne.n	800b246 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b226:	7dbb      	ldrb	r3, [r7, #22]
 800b228:	461a      	mov	r2, r3
 800b22a:	2101      	movs	r1, #1
 800b22c:	68f8      	ldr	r0, [r7, #12]
 800b22e:	f002 fb5b 	bl	800d8e8 <VL53L0X_WrByte>
 800b232:	4603      	mov	r3, r0
 800b234:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b236:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d103      	bne.n	800b246 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	7dba      	ldrb	r2, [r7, #22]
 800b242:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800b246:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b24a:	4618      	mov	r0, r3
 800b24c:	3718      	adds	r7, #24
 800b24e:	46bd      	mov	sp, r7
 800b250:	bd80      	pop	{r7, pc}

0800b252 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800b252:	b580      	push	{r7, lr}
 800b254:	b086      	sub	sp, #24
 800b256:	af00      	add	r7, sp, #0
 800b258:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b25a:	2300      	movs	r3, #0
 800b25c:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800b25e:	2300      	movs	r3, #0
 800b260:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800b262:	2300      	movs	r3, #0
 800b264:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800b266:	f107 030f 	add.w	r3, r7, #15
 800b26a:	4619      	mov	r1, r3
 800b26c:	6878      	ldr	r0, [r7, #4]
 800b26e:	f7fe fdbb 	bl	8009de8 <VL53L0X_GetMeasurementDataReady>
 800b272:	4603      	mov	r3, r0
 800b274:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800b276:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d10f      	bne.n	800b29e <VL53L0X_measurement_poll_for_completion+0x4c>
			break; /* the error is set */

		if (NewDataReady == 1)
 800b27e:	7bfb      	ldrb	r3, [r7, #15]
 800b280:	2b01      	cmp	r3, #1
 800b282:	d00e      	beq.n	800b2a2 <VL53L0X_measurement_poll_for_completion+0x50>
			break; /* done note that status == 0 */

		LoopNb++;
 800b284:	693b      	ldr	r3, [r7, #16]
 800b286:	3301      	adds	r3, #1
 800b288:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800b28a:	693b      	ldr	r3, [r7, #16]
 800b28c:	2bc7      	cmp	r3, #199	; 0xc7
 800b28e:	d902      	bls.n	800b296 <VL53L0X_measurement_poll_for_completion+0x44>
			Status = VL53L0X_ERROR_TIME_OUT;
 800b290:	23f9      	movs	r3, #249	; 0xf9
 800b292:	75fb      	strb	r3, [r7, #23]
			break;
 800b294:	e006      	b.n	800b2a4 <VL53L0X_measurement_poll_for_completion+0x52>
		}

		VL53L0X_PollingDelay(Dev);
 800b296:	6878      	ldr	r0, [r7, #4]
 800b298:	f002 fba8 	bl	800d9ec <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800b29c:	e7e3      	b.n	800b266 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800b29e:	bf00      	nop
 800b2a0:	e000      	b.n	800b2a4 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */
 800b2a2:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800b2a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	3718      	adds	r7, #24
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}

0800b2b0 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b085      	sub	sp, #20
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800b2be:	79fb      	ldrb	r3, [r7, #7]
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	b2db      	uxtb	r3, r3
 800b2c4:	005b      	lsls	r3, r3, #1
 800b2c6:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800b2c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	3714      	adds	r7, #20
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	bc80      	pop	{r7}
 800b2d2:	4770      	bx	lr

0800b2d4 <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b085      	sub	sp, #20
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800b2e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b2e4:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800b2e6:	e002      	b.n	800b2ee <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	089b      	lsrs	r3, r3, #2
 800b2ec:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800b2ee:	68ba      	ldr	r2, [r7, #8]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	429a      	cmp	r2, r3
 800b2f4:	d8f8      	bhi.n	800b2e8 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800b2f6:	e017      	b.n	800b328 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800b2f8:	68fa      	ldr	r2, [r7, #12]
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	4413      	add	r3, r2
 800b2fe:	687a      	ldr	r2, [r7, #4]
 800b300:	429a      	cmp	r2, r3
 800b302:	d30b      	bcc.n	800b31c <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800b304:	68fa      	ldr	r2, [r7, #12]
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	4413      	add	r3, r2
 800b30a:	687a      	ldr	r2, [r7, #4]
 800b30c:	1ad3      	subs	r3, r2, r3
 800b30e:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	085b      	lsrs	r3, r3, #1
 800b314:	68ba      	ldr	r2, [r7, #8]
 800b316:	4413      	add	r3, r2
 800b318:	60fb      	str	r3, [r7, #12]
 800b31a:	e002      	b.n	800b322 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	085b      	lsrs	r3, r3, #1
 800b320:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	089b      	lsrs	r3, r3, #2
 800b326:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d1e4      	bne.n	800b2f8 <VL53L0X_isqrt+0x24>
	}

	return res;
 800b32e:	68fb      	ldr	r3, [r7, #12]
}
 800b330:	4618      	mov	r0, r3
 800b332:	3714      	adds	r7, #20
 800b334:	46bd      	mov	sp, r7
 800b336:	bc80      	pop	{r7}
 800b338:	4770      	bx	lr

0800b33a <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800b33a:	b580      	push	{r7, lr}
 800b33c:	b086      	sub	sp, #24
 800b33e:	af00      	add	r7, sp, #0
 800b340:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b342:	2300      	movs	r3, #0
 800b344:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800b346:	2200      	movs	r2, #0
 800b348:	2183      	movs	r1, #131	; 0x83
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f002 facc 	bl	800d8e8 <VL53L0X_WrByte>
 800b350:	4603      	mov	r3, r0
 800b352:	461a      	mov	r2, r3
 800b354:	7dfb      	ldrb	r3, [r7, #23]
 800b356:	4313      	orrs	r3, r2
 800b358:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800b35a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d11c      	bne.n	800b39c <VL53L0X_device_read_strobe+0x62>
		LoopNb = 0;
 800b362:	2300      	movs	r3, #0
 800b364:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800b366:	f107 030f 	add.w	r3, r7, #15
 800b36a:	461a      	mov	r2, r3
 800b36c:	2183      	movs	r1, #131	; 0x83
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f002 f9c0 	bl	800d6f4 <VL53L0X_RdByte>
 800b374:	4603      	mov	r3, r0
 800b376:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800b378:	7bfb      	ldrb	r3, [r7, #15]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d109      	bne.n	800b392 <VL53L0X_device_read_strobe+0x58>
 800b37e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d105      	bne.n	800b392 <VL53L0X_device_read_strobe+0x58>
					break;

			LoopNb = LoopNb + 1;
 800b386:	693b      	ldr	r3, [r7, #16]
 800b388:	3301      	adds	r3, #1
 800b38a:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	2bc7      	cmp	r3, #199	; 0xc7
 800b390:	d9e9      	bls.n	800b366 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	2bc7      	cmp	r3, #199	; 0xc7
 800b396:	d901      	bls.n	800b39c <VL53L0X_device_read_strobe+0x62>
			Status = VL53L0X_ERROR_TIME_OUT;
 800b398:	23f9      	movs	r3, #249	; 0xf9
 800b39a:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800b39c:	2201      	movs	r2, #1
 800b39e:	2183      	movs	r1, #131	; 0x83
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f002 faa1 	bl	800d8e8 <VL53L0X_WrByte>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	461a      	mov	r2, r3
 800b3aa:	7dfb      	ldrb	r3, [r7, #23]
 800b3ac:	4313      	orrs	r3, r2
 800b3ae:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800b3b0:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	3718      	adds	r7, #24
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bd80      	pop	{r7, pc}

0800b3bc <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b098      	sub	sp, #96	; 0x60
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	460b      	mov	r3, r1
 800b3c6:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800b3ec:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800b3f0:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800b404:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800b408:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b40c:	2b07      	cmp	r3, #7
 800b40e:	f000 8408 	beq.w	800bc22 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b412:	2201      	movs	r2, #1
 800b414:	2180      	movs	r1, #128	; 0x80
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f002 fa66 	bl	800d8e8 <VL53L0X_WrByte>
 800b41c:	4603      	mov	r3, r0
 800b41e:	461a      	mov	r2, r3
 800b420:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b424:	4313      	orrs	r3, r2
 800b426:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b42a:	2201      	movs	r2, #1
 800b42c:	21ff      	movs	r1, #255	; 0xff
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	f002 fa5a 	bl	800d8e8 <VL53L0X_WrByte>
 800b434:	4603      	mov	r3, r0
 800b436:	461a      	mov	r2, r3
 800b438:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b43c:	4313      	orrs	r3, r2
 800b43e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b442:	2200      	movs	r2, #0
 800b444:	2100      	movs	r1, #0
 800b446:	6878      	ldr	r0, [r7, #4]
 800b448:	f002 fa4e 	bl	800d8e8 <VL53L0X_WrByte>
 800b44c:	4603      	mov	r3, r0
 800b44e:	461a      	mov	r2, r3
 800b450:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b454:	4313      	orrs	r3, r2
 800b456:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800b45a:	2206      	movs	r2, #6
 800b45c:	21ff      	movs	r1, #255	; 0xff
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f002 fa42 	bl	800d8e8 <VL53L0X_WrByte>
 800b464:	4603      	mov	r3, r0
 800b466:	461a      	mov	r2, r3
 800b468:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b46c:	4313      	orrs	r3, r2
 800b46e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800b472:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800b476:	461a      	mov	r2, r3
 800b478:	2183      	movs	r1, #131	; 0x83
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f002 f93a 	bl	800d6f4 <VL53L0X_RdByte>
 800b480:	4603      	mov	r3, r0
 800b482:	461a      	mov	r2, r3
 800b484:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b488:	4313      	orrs	r3, r2
 800b48a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800b48e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b492:	f043 0304 	orr.w	r3, r3, #4
 800b496:	b2db      	uxtb	r3, r3
 800b498:	461a      	mov	r2, r3
 800b49a:	2183      	movs	r1, #131	; 0x83
 800b49c:	6878      	ldr	r0, [r7, #4]
 800b49e:	f002 fa23 	bl	800d8e8 <VL53L0X_WrByte>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	461a      	mov	r2, r3
 800b4a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b4aa:	4313      	orrs	r3, r2
 800b4ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800b4b0:	2207      	movs	r2, #7
 800b4b2:	21ff      	movs	r1, #255	; 0xff
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f002 fa17 	bl	800d8e8 <VL53L0X_WrByte>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	461a      	mov	r2, r3
 800b4be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b4c2:	4313      	orrs	r3, r2
 800b4c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800b4c8:	2201      	movs	r2, #1
 800b4ca:	2181      	movs	r1, #129	; 0x81
 800b4cc:	6878      	ldr	r0, [r7, #4]
 800b4ce:	f002 fa0b 	bl	800d8e8 <VL53L0X_WrByte>
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	461a      	mov	r2, r3
 800b4d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b4da:	4313      	orrs	r3, r2
 800b4dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800b4e0:	6878      	ldr	r0, [r7, #4]
 800b4e2:	f002 fa83 	bl	800d9ec <VL53L0X_PollingDelay>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b4ee:	4313      	orrs	r3, r2
 800b4f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b4f4:	2201      	movs	r2, #1
 800b4f6:	2180      	movs	r1, #128	; 0x80
 800b4f8:	6878      	ldr	r0, [r7, #4]
 800b4fa:	f002 f9f5 	bl	800d8e8 <VL53L0X_WrByte>
 800b4fe:	4603      	mov	r3, r0
 800b500:	461a      	mov	r2, r3
 800b502:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b506:	4313      	orrs	r3, r2
 800b508:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800b50c:	78fb      	ldrb	r3, [r7, #3]
 800b50e:	f003 0301 	and.w	r3, r3, #1
 800b512:	2b00      	cmp	r3, #0
 800b514:	f000 8098 	beq.w	800b648 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800b518:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b51c:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800b520:	2b00      	cmp	r3, #0
 800b522:	f040 8091 	bne.w	800b648 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800b526:	226b      	movs	r2, #107	; 0x6b
 800b528:	2194      	movs	r1, #148	; 0x94
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f002 f9dc 	bl	800d8e8 <VL53L0X_WrByte>
 800b530:	4603      	mov	r3, r0
 800b532:	461a      	mov	r2, r3
 800b534:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b538:	4313      	orrs	r3, r2
 800b53a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f7ff fefb 	bl	800b33a <VL53L0X_device_read_strobe>
 800b544:	4603      	mov	r3, r0
 800b546:	461a      	mov	r2, r3
 800b548:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b54c:	4313      	orrs	r3, r2
 800b54e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b552:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b556:	461a      	mov	r2, r3
 800b558:	2190      	movs	r1, #144	; 0x90
 800b55a:	6878      	ldr	r0, [r7, #4]
 800b55c:	f002 f988 	bl	800d870 <VL53L0X_RdDWord>
 800b560:	4603      	mov	r3, r0
 800b562:	461a      	mov	r2, r3
 800b564:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b568:	4313      	orrs	r3, r2
 800b56a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800b56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b570:	0a1b      	lsrs	r3, r3, #8
 800b572:	b2db      	uxtb	r3, r3
 800b574:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b578:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800b57c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b57e:	0bdb      	lsrs	r3, r3, #15
 800b580:	b2db      	uxtb	r3, r3
 800b582:	f003 0301 	and.w	r3, r3, #1
 800b586:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800b58a:	2224      	movs	r2, #36	; 0x24
 800b58c:	2194      	movs	r1, #148	; 0x94
 800b58e:	6878      	ldr	r0, [r7, #4]
 800b590:	f002 f9aa 	bl	800d8e8 <VL53L0X_WrByte>
 800b594:	4603      	mov	r3, r0
 800b596:	461a      	mov	r2, r3
 800b598:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b59c:	4313      	orrs	r3, r2
 800b59e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f7ff fec9 	bl	800b33a <VL53L0X_device_read_strobe>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	461a      	mov	r2, r3
 800b5ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b5b0:	4313      	orrs	r3, r2
 800b5b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b5b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b5ba:	461a      	mov	r2, r3
 800b5bc:	2190      	movs	r1, #144	; 0x90
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f002 f956 	bl	800d870 <VL53L0X_RdDWord>
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	461a      	mov	r2, r3
 800b5c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b5cc:	4313      	orrs	r3, r2
 800b5ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800b5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5d4:	0e1b      	lsrs	r3, r3, #24
 800b5d6:	b2db      	uxtb	r3, r3
 800b5d8:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800b5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5dc:	0c1b      	lsrs	r3, r3, #16
 800b5de:	b2db      	uxtb	r3, r3
 800b5e0:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800b5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e4:	0a1b      	lsrs	r3, r3, #8
 800b5e6:	b2db      	uxtb	r3, r3
 800b5e8:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800b5ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ec:	b2db      	uxtb	r3, r3
 800b5ee:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800b5f0:	2225      	movs	r2, #37	; 0x25
 800b5f2:	2194      	movs	r1, #148	; 0x94
 800b5f4:	6878      	ldr	r0, [r7, #4]
 800b5f6:	f002 f977 	bl	800d8e8 <VL53L0X_WrByte>
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	461a      	mov	r2, r3
 800b5fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b602:	4313      	orrs	r3, r2
 800b604:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f7ff fe96 	bl	800b33a <VL53L0X_device_read_strobe>
 800b60e:	4603      	mov	r3, r0
 800b610:	461a      	mov	r2, r3
 800b612:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b616:	4313      	orrs	r3, r2
 800b618:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b61c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b620:	461a      	mov	r2, r3
 800b622:	2190      	movs	r1, #144	; 0x90
 800b624:	6878      	ldr	r0, [r7, #4]
 800b626:	f002 f923 	bl	800d870 <VL53L0X_RdDWord>
 800b62a:	4603      	mov	r3, r0
 800b62c:	461a      	mov	r2, r3
 800b62e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b632:	4313      	orrs	r3, r2
 800b634:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800b638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b63a:	0e1b      	lsrs	r3, r3, #24
 800b63c:	b2db      	uxtb	r3, r3
 800b63e:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800b640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b642:	0c1b      	lsrs	r3, r3, #16
 800b644:	b2db      	uxtb	r3, r3
 800b646:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800b648:	78fb      	ldrb	r3, [r7, #3]
 800b64a:	f003 0302 	and.w	r3, r3, #2
 800b64e:	2b00      	cmp	r3, #0
 800b650:	f000 8189 	beq.w	800b966 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800b654:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b658:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	f040 8182 	bne.w	800b966 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800b662:	2202      	movs	r2, #2
 800b664:	2194      	movs	r1, #148	; 0x94
 800b666:	6878      	ldr	r0, [r7, #4]
 800b668:	f002 f93e 	bl	800d8e8 <VL53L0X_WrByte>
 800b66c:	4603      	mov	r3, r0
 800b66e:	461a      	mov	r2, r3
 800b670:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b674:	4313      	orrs	r3, r2
 800b676:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b67a:	6878      	ldr	r0, [r7, #4]
 800b67c:	f7ff fe5d 	bl	800b33a <VL53L0X_device_read_strobe>
 800b680:	4603      	mov	r3, r0
 800b682:	461a      	mov	r2, r3
 800b684:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b688:	4313      	orrs	r3, r2
 800b68a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800b68e:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800b692:	461a      	mov	r2, r3
 800b694:	2190      	movs	r1, #144	; 0x90
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f002 f82c 	bl	800d6f4 <VL53L0X_RdByte>
 800b69c:	4603      	mov	r3, r0
 800b69e:	461a      	mov	r2, r3
 800b6a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b6a4:	4313      	orrs	r3, r2
 800b6a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800b6aa:	227b      	movs	r2, #123	; 0x7b
 800b6ac:	2194      	movs	r1, #148	; 0x94
 800b6ae:	6878      	ldr	r0, [r7, #4]
 800b6b0:	f002 f91a 	bl	800d8e8 <VL53L0X_WrByte>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	461a      	mov	r2, r3
 800b6b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b6bc:	4313      	orrs	r3, r2
 800b6be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f7ff fe39 	bl	800b33a <VL53L0X_device_read_strobe>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	461a      	mov	r2, r3
 800b6cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b6d0:	4313      	orrs	r3, r2
 800b6d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800b6d6:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800b6da:	461a      	mov	r2, r3
 800b6dc:	2190      	movs	r1, #144	; 0x90
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f002 f808 	bl	800d6f4 <VL53L0X_RdByte>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	461a      	mov	r2, r3
 800b6e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800b6f2:	2277      	movs	r2, #119	; 0x77
 800b6f4:	2194      	movs	r1, #148	; 0x94
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f002 f8f6 	bl	800d8e8 <VL53L0X_WrByte>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	461a      	mov	r2, r3
 800b700:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b704:	4313      	orrs	r3, r2
 800b706:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b70a:	6878      	ldr	r0, [r7, #4]
 800b70c:	f7ff fe15 	bl	800b33a <VL53L0X_device_read_strobe>
 800b710:	4603      	mov	r3, r0
 800b712:	461a      	mov	r2, r3
 800b714:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b718:	4313      	orrs	r3, r2
 800b71a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b71e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b722:	461a      	mov	r2, r3
 800b724:	2190      	movs	r1, #144	; 0x90
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f002 f8a2 	bl	800d870 <VL53L0X_RdDWord>
 800b72c:	4603      	mov	r3, r0
 800b72e:	461a      	mov	r2, r3
 800b730:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b734:	4313      	orrs	r3, r2
 800b736:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800b73a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b73c:	0e5b      	lsrs	r3, r3, #25
 800b73e:	b2db      	uxtb	r3, r3
 800b740:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b744:	b2db      	uxtb	r3, r3
 800b746:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800b748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b74a:	0c9b      	lsrs	r3, r3, #18
 800b74c:	b2db      	uxtb	r3, r3
 800b74e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b752:	b2db      	uxtb	r3, r3
 800b754:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800b756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b758:	0adb      	lsrs	r3, r3, #11
 800b75a:	b2db      	uxtb	r3, r3
 800b75c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b760:	b2db      	uxtb	r3, r3
 800b762:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800b764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b766:	091b      	lsrs	r3, r3, #4
 800b768:	b2db      	uxtb	r3, r3
 800b76a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b76e:	b2db      	uxtb	r3, r3
 800b770:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800b772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b774:	b2db      	uxtb	r3, r3
 800b776:	00db      	lsls	r3, r3, #3
 800b778:	b2db      	uxtb	r3, r3
 800b77a:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800b77e:	b2db      	uxtb	r3, r3
 800b780:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800b784:	2278      	movs	r2, #120	; 0x78
 800b786:	2194      	movs	r1, #148	; 0x94
 800b788:	6878      	ldr	r0, [r7, #4]
 800b78a:	f002 f8ad 	bl	800d8e8 <VL53L0X_WrByte>
 800b78e:	4603      	mov	r3, r0
 800b790:	461a      	mov	r2, r3
 800b792:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b796:	4313      	orrs	r3, r2
 800b798:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f7ff fdcc 	bl	800b33a <VL53L0X_device_read_strobe>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	461a      	mov	r2, r3
 800b7a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b7aa:	4313      	orrs	r3, r2
 800b7ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b7b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b7b4:	461a      	mov	r2, r3
 800b7b6:	2190      	movs	r1, #144	; 0x90
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f002 f859 	bl	800d870 <VL53L0X_RdDWord>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	461a      	mov	r2, r3
 800b7c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b7c6:	4313      	orrs	r3, r2
 800b7c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800b7cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ce:	0f5b      	lsrs	r3, r3, #29
 800b7d0:	b2db      	uxtb	r3, r3
 800b7d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b7d6:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800b7d8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b7dc:	4413      	add	r3, r2
 800b7de:	b2db      	uxtb	r3, r3
 800b7e0:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800b7e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7e4:	0d9b      	lsrs	r3, r3, #22
 800b7e6:	b2db      	uxtb	r3, r3
 800b7e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b7ec:	b2db      	uxtb	r3, r3
 800b7ee:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800b7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7f2:	0bdb      	lsrs	r3, r3, #15
 800b7f4:	b2db      	uxtb	r3, r3
 800b7f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b7fa:	b2db      	uxtb	r3, r3
 800b7fc:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800b7fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b800:	0a1b      	lsrs	r3, r3, #8
 800b802:	b2db      	uxtb	r3, r3
 800b804:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b808:	b2db      	uxtb	r3, r3
 800b80a:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800b80c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b80e:	085b      	lsrs	r3, r3, #1
 800b810:	b2db      	uxtb	r3, r3
 800b812:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b816:	b2db      	uxtb	r3, r3
 800b818:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800b81a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b81c:	b2db      	uxtb	r3, r3
 800b81e:	019b      	lsls	r3, r3, #6
 800b820:	b2db      	uxtb	r3, r3
 800b822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b826:	b2db      	uxtb	r3, r3
 800b828:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800b82c:	2279      	movs	r2, #121	; 0x79
 800b82e:	2194      	movs	r1, #148	; 0x94
 800b830:	6878      	ldr	r0, [r7, #4]
 800b832:	f002 f859 	bl	800d8e8 <VL53L0X_WrByte>
 800b836:	4603      	mov	r3, r0
 800b838:	461a      	mov	r2, r3
 800b83a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b83e:	4313      	orrs	r3, r2
 800b840:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800b844:	6878      	ldr	r0, [r7, #4]
 800b846:	f7ff fd78 	bl	800b33a <VL53L0X_device_read_strobe>
 800b84a:	4603      	mov	r3, r0
 800b84c:	461a      	mov	r2, r3
 800b84e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b852:	4313      	orrs	r3, r2
 800b854:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b858:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b85c:	461a      	mov	r2, r3
 800b85e:	2190      	movs	r1, #144	; 0x90
 800b860:	6878      	ldr	r0, [r7, #4]
 800b862:	f002 f805 	bl	800d870 <VL53L0X_RdDWord>
 800b866:	4603      	mov	r3, r0
 800b868:	461a      	mov	r2, r3
 800b86a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b86e:	4313      	orrs	r3, r2
 800b870:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800b874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b876:	0e9b      	lsrs	r3, r3, #26
 800b878:	b2db      	uxtb	r3, r3
 800b87a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b87e:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800b880:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b884:	4413      	add	r3, r2
 800b886:	b2db      	uxtb	r3, r3
 800b888:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800b88a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b88c:	0cdb      	lsrs	r3, r3, #19
 800b88e:	b2db      	uxtb	r3, r3
 800b890:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b894:	b2db      	uxtb	r3, r3
 800b896:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800b898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b89a:	0b1b      	lsrs	r3, r3, #12
 800b89c:	b2db      	uxtb	r3, r3
 800b89e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b8a2:	b2db      	uxtb	r3, r3
 800b8a4:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800b8a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8a8:	095b      	lsrs	r3, r3, #5
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b8b0:	b2db      	uxtb	r3, r3
 800b8b2:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800b8b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b6:	b2db      	uxtb	r3, r3
 800b8b8:	009b      	lsls	r3, r3, #2
 800b8ba:	b2db      	uxtb	r3, r3
 800b8bc:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800b8c0:	b2db      	uxtb	r3, r3
 800b8c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800b8c6:	227a      	movs	r2, #122	; 0x7a
 800b8c8:	2194      	movs	r1, #148	; 0x94
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	f002 f80c 	bl	800d8e8 <VL53L0X_WrByte>
 800b8d0:	4603      	mov	r3, r0
 800b8d2:	461a      	mov	r2, r3
 800b8d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8d8:	4313      	orrs	r3, r2
 800b8da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	f7ff fd2b 	bl	800b33a <VL53L0X_device_read_strobe>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	461a      	mov	r2, r3
 800b8e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8ec:	4313      	orrs	r3, r2
 800b8ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b8f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b8f6:	461a      	mov	r2, r3
 800b8f8:	2190      	movs	r1, #144	; 0x90
 800b8fa:	6878      	ldr	r0, [r7, #4]
 800b8fc:	f001 ffb8 	bl	800d870 <VL53L0X_RdDWord>
 800b900:	4603      	mov	r3, r0
 800b902:	461a      	mov	r2, r3
 800b904:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b908:	4313      	orrs	r3, r2
 800b90a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800b90e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b910:	0f9b      	lsrs	r3, r3, #30
 800b912:	b2db      	uxtb	r3, r3
 800b914:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b918:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800b91a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b91e:	4413      	add	r3, r2
 800b920:	b2db      	uxtb	r3, r3
 800b922:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800b924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b926:	0ddb      	lsrs	r3, r3, #23
 800b928:	b2db      	uxtb	r3, r3
 800b92a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b92e:	b2db      	uxtb	r3, r3
 800b930:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800b932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b934:	0c1b      	lsrs	r3, r3, #16
 800b936:	b2db      	uxtb	r3, r3
 800b938:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b93c:	b2db      	uxtb	r3, r3
 800b93e:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800b940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b942:	0a5b      	lsrs	r3, r3, #9
 800b944:	b2db      	uxtb	r3, r3
 800b946:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b94a:	b2db      	uxtb	r3, r3
 800b94c:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800b950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b952:	089b      	lsrs	r3, r3, #2
 800b954:	b2db      	uxtb	r3, r3
 800b956:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b95a:	b2db      	uxtb	r3, r3
 800b95c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800b960:	2300      	movs	r3, #0
 800b962:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800b966:	78fb      	ldrb	r3, [r7, #3]
 800b968:	f003 0304 	and.w	r3, r3, #4
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	f000 80f1 	beq.w	800bb54 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800b972:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b976:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	f040 80ea 	bne.w	800bb54 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800b980:	227b      	movs	r2, #123	; 0x7b
 800b982:	2194      	movs	r1, #148	; 0x94
 800b984:	6878      	ldr	r0, [r7, #4]
 800b986:	f001 ffaf 	bl	800d8e8 <VL53L0X_WrByte>
 800b98a:	4603      	mov	r3, r0
 800b98c:	461a      	mov	r2, r3
 800b98e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b992:	4313      	orrs	r3, r2
 800b994:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f7ff fcce 	bl	800b33a <VL53L0X_device_read_strobe>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	461a      	mov	r2, r3
 800b9a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b9a6:	4313      	orrs	r3, r2
 800b9a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800b9ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b9b0:	461a      	mov	r2, r3
 800b9b2:	2190      	movs	r1, #144	; 0x90
 800b9b4:	6878      	ldr	r0, [r7, #4]
 800b9b6:	f001 ff5b 	bl	800d870 <VL53L0X_RdDWord>
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	461a      	mov	r2, r3
 800b9be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b9c2:	4313      	orrs	r3, r2
 800b9c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800b9c8:	227c      	movs	r2, #124	; 0x7c
 800b9ca:	2194      	movs	r1, #148	; 0x94
 800b9cc:	6878      	ldr	r0, [r7, #4]
 800b9ce:	f001 ff8b 	bl	800d8e8 <VL53L0X_WrByte>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	461a      	mov	r2, r3
 800b9d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b9da:	4313      	orrs	r3, r2
 800b9dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f7ff fcaa 	bl	800b33a <VL53L0X_device_read_strobe>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	461a      	mov	r2, r3
 800b9ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b9ee:	4313      	orrs	r3, r2
 800b9f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800b9f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	2190      	movs	r1, #144	; 0x90
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f001 ff37 	bl	800d870 <VL53L0X_RdDWord>
 800ba02:	4603      	mov	r3, r0
 800ba04:	461a      	mov	r2, r3
 800ba06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba0a:	4313      	orrs	r3, r2
 800ba0c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800ba10:	2273      	movs	r2, #115	; 0x73
 800ba12:	2194      	movs	r1, #148	; 0x94
 800ba14:	6878      	ldr	r0, [r7, #4]
 800ba16:	f001 ff67 	bl	800d8e8 <VL53L0X_WrByte>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba22:	4313      	orrs	r3, r2
 800ba24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f7ff fc86 	bl	800b33a <VL53L0X_device_read_strobe>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	461a      	mov	r2, r3
 800ba32:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba36:	4313      	orrs	r3, r2
 800ba38:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ba3c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ba40:	461a      	mov	r2, r3
 800ba42:	2190      	movs	r1, #144	; 0x90
 800ba44:	6878      	ldr	r0, [r7, #4]
 800ba46:	f001 ff13 	bl	800d870 <VL53L0X_RdDWord>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	461a      	mov	r2, r3
 800ba4e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba52:	4313      	orrs	r3, r2
 800ba54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x000000ff) << 8;
 800ba58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba5a:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800ba5c:	b29b      	uxth	r3, r3
 800ba5e:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800ba60:	2274      	movs	r2, #116	; 0x74
 800ba62:	2194      	movs	r1, #148	; 0x94
 800ba64:	6878      	ldr	r0, [r7, #4]
 800ba66:	f001 ff3f 	bl	800d8e8 <VL53L0X_WrByte>
 800ba6a:	4603      	mov	r3, r0
 800ba6c:	461a      	mov	r2, r3
 800ba6e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba72:	4313      	orrs	r3, r2
 800ba74:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ba78:	6878      	ldr	r0, [r7, #4]
 800ba7a:	f7ff fc5e 	bl	800b33a <VL53L0X_device_read_strobe>
 800ba7e:	4603      	mov	r3, r0
 800ba80:	461a      	mov	r2, r3
 800ba82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba86:	4313      	orrs	r3, r2
 800ba88:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ba8c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ba90:	461a      	mov	r2, r3
 800ba92:	2190      	movs	r1, #144	; 0x90
 800ba94:	6878      	ldr	r0, [r7, #4]
 800ba96:	f001 feeb 	bl	800d870 <VL53L0X_RdDWord>
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	461a      	mov	r2, r3
 800ba9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800baa2:	4313      	orrs	r3, r2
 800baa4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800baa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baaa:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800baac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800baae:	4313      	orrs	r3, r2
 800bab0:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800bab2:	2275      	movs	r2, #117	; 0x75
 800bab4:	2194      	movs	r1, #148	; 0x94
 800bab6:	6878      	ldr	r0, [r7, #4]
 800bab8:	f001 ff16 	bl	800d8e8 <VL53L0X_WrByte>
 800babc:	4603      	mov	r3, r0
 800babe:	461a      	mov	r2, r3
 800bac0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bac4:	4313      	orrs	r3, r2
 800bac6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	f7ff fc35 	bl	800b33a <VL53L0X_device_read_strobe>
 800bad0:	4603      	mov	r3, r0
 800bad2:	461a      	mov	r2, r3
 800bad4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bad8:	4313      	orrs	r3, r2
 800bada:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bade:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bae2:	461a      	mov	r2, r3
 800bae4:	2190      	movs	r1, #144	; 0x90
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f001 fec2 	bl	800d870 <VL53L0X_RdDWord>
 800baec:	4603      	mov	r3, r0
 800baee:	461a      	mov	r2, r3
 800baf0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800baf4:	4313      	orrs	r3, r2
 800baf6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
							<< 8;
 800bafa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bafc:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
 800bafe:	b29b      	uxth	r3, r3
 800bb00:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800bb02:	2276      	movs	r2, #118	; 0x76
 800bb04:	2194      	movs	r1, #148	; 0x94
 800bb06:	6878      	ldr	r0, [r7, #4]
 800bb08:	f001 feee 	bl	800d8e8 <VL53L0X_WrByte>
 800bb0c:	4603      	mov	r3, r0
 800bb0e:	461a      	mov	r2, r3
 800bb10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb14:	4313      	orrs	r3, r2
 800bb16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f7ff fc0d 	bl	800b33a <VL53L0X_device_read_strobe>
 800bb20:	4603      	mov	r3, r0
 800bb22:	461a      	mov	r2, r3
 800bb24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb28:	4313      	orrs	r3, r2
 800bb2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bb2e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bb32:	461a      	mov	r2, r3
 800bb34:	2190      	movs	r1, #144	; 0x90
 800bb36:	6878      	ldr	r0, [r7, #4]
 800bb38:	f001 fe9a 	bl	800d870 <VL53L0X_RdDWord>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	461a      	mov	r2, r3
 800bb40:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb44:	4313      	orrs	r3, r2
 800bb46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800bb4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb4c:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800bb4e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bb50:	4313      	orrs	r3, r2
 800bb52:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800bb54:	2200      	movs	r2, #0
 800bb56:	2181      	movs	r1, #129	; 0x81
 800bb58:	6878      	ldr	r0, [r7, #4]
 800bb5a:	f001 fec5 	bl	800d8e8 <VL53L0X_WrByte>
 800bb5e:	4603      	mov	r3, r0
 800bb60:	461a      	mov	r2, r3
 800bb62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb66:	4313      	orrs	r3, r2
 800bb68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800bb6c:	2206      	movs	r2, #6
 800bb6e:	21ff      	movs	r1, #255	; 0xff
 800bb70:	6878      	ldr	r0, [r7, #4]
 800bb72:	f001 feb9 	bl	800d8e8 <VL53L0X_WrByte>
 800bb76:	4603      	mov	r3, r0
 800bb78:	461a      	mov	r2, r3
 800bb7a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb7e:	4313      	orrs	r3, r2
 800bb80:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800bb84:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800bb88:	461a      	mov	r2, r3
 800bb8a:	2183      	movs	r1, #131	; 0x83
 800bb8c:	6878      	ldr	r0, [r7, #4]
 800bb8e:	f001 fdb1 	bl	800d6f4 <VL53L0X_RdByte>
 800bb92:	4603      	mov	r3, r0
 800bb94:	461a      	mov	r2, r3
 800bb96:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb9a:	4313      	orrs	r3, r2
 800bb9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800bba0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bba4:	f023 0304 	bic.w	r3, r3, #4
 800bba8:	b2db      	uxtb	r3, r3
 800bbaa:	461a      	mov	r2, r3
 800bbac:	2183      	movs	r1, #131	; 0x83
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f001 fe9a 	bl	800d8e8 <VL53L0X_WrByte>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	461a      	mov	r2, r3
 800bbb8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bbbc:	4313      	orrs	r3, r2
 800bbbe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bbc2:	2201      	movs	r2, #1
 800bbc4:	21ff      	movs	r1, #255	; 0xff
 800bbc6:	6878      	ldr	r0, [r7, #4]
 800bbc8:	f001 fe8e 	bl	800d8e8 <VL53L0X_WrByte>
 800bbcc:	4603      	mov	r3, r0
 800bbce:	461a      	mov	r2, r3
 800bbd0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bbd4:	4313      	orrs	r3, r2
 800bbd6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800bbda:	2201      	movs	r2, #1
 800bbdc:	2100      	movs	r1, #0
 800bbde:	6878      	ldr	r0, [r7, #4]
 800bbe0:	f001 fe82 	bl	800d8e8 <VL53L0X_WrByte>
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	461a      	mov	r2, r3
 800bbe8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bbec:	4313      	orrs	r3, r2
 800bbee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	21ff      	movs	r1, #255	; 0xff
 800bbf6:	6878      	ldr	r0, [r7, #4]
 800bbf8:	f001 fe76 	bl	800d8e8 <VL53L0X_WrByte>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	461a      	mov	r2, r3
 800bc00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc04:	4313      	orrs	r3, r2
 800bc06:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	2180      	movs	r1, #128	; 0x80
 800bc0e:	6878      	ldr	r0, [r7, #4]
 800bc10:	f001 fe6a 	bl	800d8e8 <VL53L0X_WrByte>
 800bc14:	4603      	mov	r3, r0
 800bc16:	461a      	mov	r2, r3
 800bc18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc1c:	4313      	orrs	r3, r2
 800bc1e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800bc22:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	f040 808f 	bne.w	800bd4a <VL53L0X_get_info_from_device+0x98e>
 800bc2c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bc30:	2b07      	cmp	r3, #7
 800bc32:	f000 808a 	beq.w	800bd4a <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800bc36:	78fb      	ldrb	r3, [r7, #3]
 800bc38:	f003 0301 	and.w	r3, r3, #1
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d024      	beq.n	800bc8a <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800bc40:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bc44:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d11e      	bne.n	800bc8a <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800bc52:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800bc5c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800bc60:	2300      	movs	r3, #0
 800bc62:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bc64:	e00e      	b.n	800bc84 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800bc66:	f107 0208 	add.w	r2, r7, #8
 800bc6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc6c:	4413      	add	r3, r2
 800bc6e:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800bc70:	687a      	ldr	r2, [r7, #4]
 800bc72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc74:	4413      	add	r3, r2
 800bc76:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800bc7a:	460a      	mov	r2, r1
 800bc7c:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800bc7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc80:	3301      	adds	r3, #1
 800bc82:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bc84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc86:	2b05      	cmp	r3, #5
 800bc88:	dded      	ble.n	800bc66 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800bc8a:	78fb      	ldrb	r3, [r7, #3]
 800bc8c:	f003 0302 	and.w	r3, r3, #2
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d018      	beq.n	800bcc6 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800bc94:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bc98:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d112      	bne.n	800bcc6 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bca0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bcaa:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	33f3      	adds	r3, #243	; 0xf3
 800bcb8:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800bcba:	f107 0310 	add.w	r3, r7, #16
 800bcbe:	4619      	mov	r1, r3
 800bcc0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bcc2:	f001 ff4f 	bl	800db64 <strcpy>

		}

		if (((option & 4) == 4) &&
 800bcc6:	78fb      	ldrb	r3, [r7, #3]
 800bcc8:	f003 0304 	and.w	r3, r3, #4
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d030      	beq.n	800bd32 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800bcd0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bcd4:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d12a      	bne.n	800bd32 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bcdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800bcec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bcee:	025b      	lsls	r3, r3, #9
 800bcf0:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bcf6:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800bd00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d011      	beq.n	800bd2a <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800bd06:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bd08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bd0a:	1ad3      	subs	r3, r2, r3
 800bd0c:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800bd0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bd10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bd14:	fb02 f303 	mul.w	r3, r2, r3
 800bd18:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800bd1a:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800bd1e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800bd22:	425b      	negs	r3, r3
 800bd24:	b29b      	uxth	r3, r3
 800bd26:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800bd2a:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800bd32:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800bd36:	78fb      	ldrb	r3, [r7, #3]
 800bd38:	4313      	orrs	r3, r2
 800bd3a:	b2db      	uxtb	r3, r3
 800bd3c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800bd40:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bd4a:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800bd4e:	4618      	mov	r0, r3
 800bd50:	3760      	adds	r7, #96	; 0x60
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}

0800bd56 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800bd56:	b480      	push	{r7}
 800bd58:	b087      	sub	sp, #28
 800bd5a:	af00      	add	r7, sp, #0
 800bd5c:	6078      	str	r0, [r7, #4]
 800bd5e:	460b      	mov	r3, r1
 800bd60:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800bd62:	f240 6277 	movw	r2, #1655	; 0x677
 800bd66:	f04f 0300 	mov.w	r3, #0
 800bd6a:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800bd6e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800bd72:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800bd74:	78fb      	ldrb	r3, [r7, #3]
 800bd76:	68fa      	ldr	r2, [r7, #12]
 800bd78:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800bd7c:	693a      	ldr	r2, [r7, #16]
 800bd7e:	fb02 f303 	mul.w	r3, r2, r3
 800bd82:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800bd84:	68bb      	ldr	r3, [r7, #8]
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	371c      	adds	r7, #28
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bc80      	pop	{r7}
 800bd8e:	4770      	bx	lr

0800bd90 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800bd90:	b480      	push	{r7}
 800bd92:	b087      	sub	sp, #28
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800bda0:	2300      	movs	r3, #0
 800bda2:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d017      	beq.n	800bdda <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	3b01      	subs	r3, #1
 800bdae:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800bdb0:	e005      	b.n	800bdbe <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	085b      	lsrs	r3, r3, #1
 800bdb6:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800bdb8:	89fb      	ldrh	r3, [r7, #14]
 800bdba:	3301      	adds	r3, #1
 800bdbc:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d1f4      	bne.n	800bdb2 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800bdc8:	89fb      	ldrh	r3, [r7, #14]
 800bdca:	021b      	lsls	r3, r3, #8
 800bdcc:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800bdce:	693b      	ldr	r3, [r7, #16]
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	b2db      	uxtb	r3, r3
 800bdd4:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800bdd6:	4413      	add	r3, r2
 800bdd8:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800bdda:	8afb      	ldrh	r3, [r7, #22]

}
 800bddc:	4618      	mov	r0, r3
 800bdde:	371c      	adds	r7, #28
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bc80      	pop	{r7}
 800bde4:	4770      	bx	lr

0800bde6 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800bde6:	b480      	push	{r7}
 800bde8:	b085      	sub	sp, #20
 800bdea:	af00      	add	r7, sp, #0
 800bdec:	4603      	mov	r3, r0
 800bdee:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800bdf4:	88fb      	ldrh	r3, [r7, #6]
 800bdf6:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800bdf8:	88fa      	ldrh	r2, [r7, #6]
 800bdfa:	0a12      	lsrs	r2, r2, #8
 800bdfc:	b292      	uxth	r2, r2
 800bdfe:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800be00:	3301      	adds	r3, #1
 800be02:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800be04:	68fb      	ldr	r3, [r7, #12]
}
 800be06:	4618      	mov	r0, r3
 800be08:	3714      	adds	r7, #20
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bc80      	pop	{r7}
 800be0e:	4770      	bx	lr

0800be10 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b088      	sub	sp, #32
 800be14:	af00      	add	r7, sp, #0
 800be16:	60f8      	str	r0, [r7, #12]
 800be18:	60b9      	str	r1, [r7, #8]
 800be1a:	4613      	mov	r3, r2
 800be1c:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800be1e:	2300      	movs	r3, #0
 800be20:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800be22:	79fb      	ldrb	r3, [r7, #7]
 800be24:	4619      	mov	r1, r3
 800be26:	68f8      	ldr	r0, [r7, #12]
 800be28:	f7ff ff95 	bl	800bd56 <VL53L0X_calc_macro_period_ps>
 800be2c:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800be2e:	69bb      	ldr	r3, [r7, #24]
 800be30:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800be34:	4a0a      	ldr	r2, [pc, #40]	; (800be60 <VL53L0X_calc_timeout_mclks+0x50>)
 800be36:	fba2 2303 	umull	r2, r3, r2, r3
 800be3a:	099b      	lsrs	r3, r3, #6
 800be3c:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800be44:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800be48:	697b      	ldr	r3, [r7, #20]
 800be4a:	085b      	lsrs	r3, r3, #1
 800be4c:	441a      	add	r2, r3
	timeout_period_mclks =
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	fbb2 f3f3 	udiv	r3, r2, r3
 800be54:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 800be56:	69fb      	ldr	r3, [r7, #28]
}
 800be58:	4618      	mov	r0, r3
 800be5a:	3720      	adds	r7, #32
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}
 800be60:	10624dd3 	.word	0x10624dd3

0800be64 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b086      	sub	sp, #24
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	460b      	mov	r3, r1
 800be6e:	807b      	strh	r3, [r7, #2]
 800be70:	4613      	mov	r3, r2
 800be72:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800be74:	2300      	movs	r3, #0
 800be76:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800be78:	787b      	ldrb	r3, [r7, #1]
 800be7a:	4619      	mov	r1, r3
 800be7c:	6878      	ldr	r0, [r7, #4]
 800be7e:	f7ff ff6a 	bl	800bd56 <VL53L0X_calc_macro_period_ps>
 800be82:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800be84:	693b      	ldr	r3, [r7, #16]
 800be86:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800be8a:	4a0b      	ldr	r2, [pc, #44]	; (800beb8 <VL53L0X_calc_timeout_us+0x54>)
 800be8c:	fba2 2303 	umull	r2, r3, r2, r3
 800be90:	099b      	lsrs	r3, r3, #6
 800be92:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns)
 800be94:	887b      	ldrh	r3, [r7, #2]
 800be96:	68fa      	ldr	r2, [r7, #12]
 800be98:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / 1000;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	085b      	lsrs	r3, r3, #1
 800bea0:	4413      	add	r3, r2
	actual_timeout_period_us =
 800bea2:	4a05      	ldr	r2, [pc, #20]	; (800beb8 <VL53L0X_calc_timeout_us+0x54>)
 800bea4:	fba2 2303 	umull	r2, r3, r2, r3
 800bea8:	099b      	lsrs	r3, r3, #6
 800beaa:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800beac:	697b      	ldr	r3, [r7, #20]
}
 800beae:	4618      	mov	r0, r3
 800beb0:	3718      	adds	r7, #24
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}
 800beb6:	bf00      	nop
 800beb8:	10624dd3 	.word	0x10624dd3

0800bebc <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b08c      	sub	sp, #48	; 0x30
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	60f8      	str	r0, [r7, #12]
 800bec4:	460b      	mov	r3, r1
 800bec6:	607a      	str	r2, [r7, #4]
 800bec8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800beca:	2300      	movs	r3, #0
 800becc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800bed0:	2300      	movs	r3, #0
 800bed2:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800bed6:	2300      	movs	r3, #0
 800bed8:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800beda:	2300      	movs	r3, #0
 800bedc:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800bede:	2300      	movs	r3, #0
 800bee0:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800bee2:	7afb      	ldrb	r3, [r7, #11]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d005      	beq.n	800bef4 <get_sequence_step_timeout+0x38>
 800bee8:	7afb      	ldrb	r3, [r7, #11]
 800beea:	2b01      	cmp	r3, #1
 800beec:	d002      	beq.n	800bef4 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800beee:	7afb      	ldrb	r3, [r7, #11]
 800bef0:	2b02      	cmp	r3, #2
 800bef2:	d128      	bne.n	800bf46 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800bef4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800bef8:	461a      	mov	r2, r3
 800befa:	2100      	movs	r1, #0
 800befc:	68f8      	ldr	r0, [r7, #12]
 800befe:	f7fd fa48 	bl	8009392 <VL53L0X_GetVcselPulsePeriod>
 800bf02:	4603      	mov	r3, r0
 800bf04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800bf08:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d109      	bne.n	800bf24 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800bf10:	f107 0320 	add.w	r3, r7, #32
 800bf14:	461a      	mov	r2, r3
 800bf16:	2146      	movs	r1, #70	; 0x46
 800bf18:	68f8      	ldr	r0, [r7, #12]
 800bf1a:	f001 fbeb 	bl	800d6f4 <VL53L0X_RdByte>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800bf24:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bf28:	b29b      	uxth	r3, r3
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	f7ff ff5b 	bl	800bde6 <VL53L0X_decode_timeout>
 800bf30:	4603      	mov	r3, r0
 800bf32:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800bf34:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800bf38:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bf3a:	4619      	mov	r1, r3
 800bf3c:	68f8      	ldr	r0, [r7, #12]
 800bf3e:	f7ff ff91 	bl	800be64 <VL53L0X_calc_timeout_us>
 800bf42:	62b8      	str	r0, [r7, #40]	; 0x28
 800bf44:	e092      	b.n	800c06c <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800bf46:	7afb      	ldrb	r3, [r7, #11]
 800bf48:	2b03      	cmp	r3, #3
 800bf4a:	d135      	bne.n	800bfb8 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800bf4c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800bf50:	461a      	mov	r2, r3
 800bf52:	2100      	movs	r1, #0
 800bf54:	68f8      	ldr	r0, [r7, #12]
 800bf56:	f7fd fa1c 	bl	8009392 <VL53L0X_GetVcselPulsePeriod>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800bf60:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	f040 8081 	bne.w	800c06c <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800bf6a:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800bf6e:	461a      	mov	r2, r3
 800bf70:	2100      	movs	r1, #0
 800bf72:	68f8      	ldr	r0, [r7, #12]
 800bf74:	f7fd fa0d 	bl	8009392 <VL53L0X_GetVcselPulsePeriod>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800bf7e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d109      	bne.n	800bf9a <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800bf86:	f107 031e 	add.w	r3, r7, #30
 800bf8a:	461a      	mov	r2, r3
 800bf8c:	2151      	movs	r1, #81	; 0x51
 800bf8e:	68f8      	ldr	r0, [r7, #12]
 800bf90:	f001 fc36 	bl	800d800 <VL53L0X_RdWord>
 800bf94:	4603      	mov	r3, r0
 800bf96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800bf9a:	8bfb      	ldrh	r3, [r7, #30]
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	f7ff ff22 	bl	800bde6 <VL53L0X_decode_timeout>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800bfa6:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800bfaa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800bfac:	4619      	mov	r1, r3
 800bfae:	68f8      	ldr	r0, [r7, #12]
 800bfb0:	f7ff ff58 	bl	800be64 <VL53L0X_calc_timeout_us>
 800bfb4:	62b8      	str	r0, [r7, #40]	; 0x28
 800bfb6:	e059      	b.n	800c06c <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800bfb8:	7afb      	ldrb	r3, [r7, #11]
 800bfba:	2b04      	cmp	r3, #4
 800bfbc:	d156      	bne.n	800c06c <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800bfbe:	f107 0314 	add.w	r3, r7, #20
 800bfc2:	4619      	mov	r1, r3
 800bfc4:	68f8      	ldr	r0, [r7, #12]
 800bfc6:	f7fd faef 	bl	80095a8 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800bfce:	7dfb      	ldrb	r3, [r7, #23]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d01d      	beq.n	800c010 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800bfd4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800bfd8:	461a      	mov	r2, r3
 800bfda:	2100      	movs	r1, #0
 800bfdc:	68f8      	ldr	r0, [r7, #12]
 800bfde:	f7fd f9d8 	bl	8009392 <VL53L0X_GetVcselPulsePeriod>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800bfe8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d10f      	bne.n	800c010 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800bff0:	f107 031e 	add.w	r3, r7, #30
 800bff4:	461a      	mov	r2, r3
 800bff6:	2151      	movs	r1, #81	; 0x51
 800bff8:	68f8      	ldr	r0, [r7, #12]
 800bffa:	f001 fc01 	bl	800d800 <VL53L0X_RdWord>
 800bffe:	4603      	mov	r3, r0
 800c000:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800c004:	8bfb      	ldrh	r3, [r7, #30]
 800c006:	4618      	mov	r0, r3
 800c008:	f7ff feed 	bl	800bde6 <VL53L0X_decode_timeout>
 800c00c:	4603      	mov	r3, r0
 800c00e:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800c010:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c014:	2b00      	cmp	r3, #0
 800c016:	d109      	bne.n	800c02c <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c018:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800c01c:	461a      	mov	r2, r3
 800c01e:	2101      	movs	r1, #1
 800c020:	68f8      	ldr	r0, [r7, #12]
 800c022:	f7fd f9b6 	bl	8009392 <VL53L0X_GetVcselPulsePeriod>
 800c026:	4603      	mov	r3, r0
 800c028:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800c02c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c030:	2b00      	cmp	r3, #0
 800c032:	d10f      	bne.n	800c054 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800c034:	f107 031c 	add.w	r3, r7, #28
 800c038:	461a      	mov	r2, r3
 800c03a:	2171      	movs	r1, #113	; 0x71
 800c03c:	68f8      	ldr	r0, [r7, #12]
 800c03e:	f001 fbdf 	bl	800d800 <VL53L0X_RdWord>
 800c042:	4603      	mov	r3, r0
 800c044:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800c048:	8bbb      	ldrh	r3, [r7, #28]
 800c04a:	4618      	mov	r0, r3
 800c04c:	f7ff fecb 	bl	800bde6 <VL53L0X_decode_timeout>
 800c050:	4603      	mov	r3, r0
 800c052:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800c054:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c056:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c058:	1ad3      	subs	r3, r2, r3
 800c05a:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800c05c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c060:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c062:	4619      	mov	r1, r3
 800c064:	68f8      	ldr	r0, [r7, #12]
 800c066:	f7ff fefd 	bl	800be64 <VL53L0X_calc_timeout_us>
 800c06a:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c070:	601a      	str	r2, [r3, #0]

	return Status;
 800c072:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800c076:	4618      	mov	r0, r3
 800c078:	3730      	adds	r7, #48	; 0x30
 800c07a:	46bd      	mov	sp, r7
 800c07c:	bd80      	pop	{r7, pc}

0800c07e <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800c07e:	b580      	push	{r7, lr}
 800c080:	b08a      	sub	sp, #40	; 0x28
 800c082:	af00      	add	r7, sp, #0
 800c084:	60f8      	str	r0, [r7, #12]
 800c086:	460b      	mov	r3, r1
 800c088:	607a      	str	r2, [r7, #4]
 800c08a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c08c:	2300      	movs	r3, #0
 800c08e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800c092:	7afb      	ldrb	r3, [r7, #11]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d005      	beq.n	800c0a4 <set_sequence_step_timeout+0x26>
 800c098:	7afb      	ldrb	r3, [r7, #11]
 800c09a:	2b01      	cmp	r3, #1
 800c09c:	d002      	beq.n	800c0a4 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800c09e:	7afb      	ldrb	r3, [r7, #11]
 800c0a0:	2b02      	cmp	r3, #2
 800c0a2:	d138      	bne.n	800c116 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c0a4:	f107 031d 	add.w	r3, r7, #29
 800c0a8:	461a      	mov	r2, r3
 800c0aa:	2100      	movs	r1, #0
 800c0ac:	68f8      	ldr	r0, [r7, #12]
 800c0ae:	f7fd f970 	bl	8009392 <VL53L0X_GetVcselPulsePeriod>
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800c0b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d11a      	bne.n	800c0f6 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800c0c0:	7f7b      	ldrb	r3, [r7, #29]
 800c0c2:	461a      	mov	r2, r3
 800c0c4:	6879      	ldr	r1, [r7, #4]
 800c0c6:	68f8      	ldr	r0, [r7, #12]
 800c0c8:	f7ff fea2 	bl	800be10 <VL53L0X_calc_timeout_mclks>
 800c0cc:	4603      	mov	r3, r0
 800c0ce:	83fb      	strh	r3, [r7, #30]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800c0d0:	8bfb      	ldrh	r3, [r7, #30]
 800c0d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c0d6:	d903      	bls.n	800c0e0 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800c0d8:	23ff      	movs	r3, #255	; 0xff
 800c0da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c0de:	e004      	b.n	800c0ea <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800c0e0:	8bfb      	ldrh	r3, [r7, #30]
 800c0e2:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800c0e4:	3b01      	subs	r3, #1
 800c0e6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c0ea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c0ee:	b29a      	uxth	r2, r3
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800c0f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	f040 80ad 	bne.w	800c25a <set_sequence_step_timeout+0x1dc>
			Status = VL53L0X_WrByte(Dev,
 800c100:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c104:	461a      	mov	r2, r3
 800c106:	2146      	movs	r1, #70	; 0x46
 800c108:	68f8      	ldr	r0, [r7, #12]
 800c10a:	f001 fbed 	bl	800d8e8 <VL53L0X_WrByte>
 800c10e:	4603      	mov	r3, r0
 800c110:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800c114:	e0a1      	b.n	800c25a <set_sequence_step_timeout+0x1dc>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800c116:	7afb      	ldrb	r3, [r7, #11]
 800c118:	2b03      	cmp	r3, #3
 800c11a:	d135      	bne.n	800c188 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800c11c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c120:	2b00      	cmp	r3, #0
 800c122:	d11b      	bne.n	800c15c <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c124:	f107 031d 	add.w	r3, r7, #29
 800c128:	461a      	mov	r2, r3
 800c12a:	2100      	movs	r1, #0
 800c12c:	68f8      	ldr	r0, [r7, #12]
 800c12e:	f7fd f930 	bl	8009392 <VL53L0X_GetVcselPulsePeriod>
 800c132:	4603      	mov	r3, r0
 800c134:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800c138:	7f7b      	ldrb	r3, [r7, #29]
 800c13a:	461a      	mov	r2, r3
 800c13c:	6879      	ldr	r1, [r7, #4]
 800c13e:	68f8      	ldr	r0, [r7, #12]
 800c140:	f7ff fe66 	bl	800be10 <VL53L0X_calc_timeout_mclks>
 800c144:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800c146:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800c148:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c14a:	4618      	mov	r0, r3
 800c14c:	f7ff fe20 	bl	800bd90 <VL53L0X_encode_timeout>
 800c150:	4603      	mov	r3, r0
 800c152:	837b      	strh	r3, [r7, #26]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c154:	8b7a      	ldrh	r2, [r7, #26]
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800c15c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c160:	2b00      	cmp	r3, #0
 800c162:	d108      	bne.n	800c176 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800c164:	8b7b      	ldrh	r3, [r7, #26]
 800c166:	461a      	mov	r2, r3
 800c168:	2151      	movs	r1, #81	; 0x51
 800c16a:	68f8      	ldr	r0, [r7, #12]
 800c16c:	f001 fbe0 	bl	800d930 <VL53L0X_WrWord>
 800c170:	4603      	mov	r3, r0
 800c172:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800c176:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d16d      	bne.n	800c25a <set_sequence_step_timeout+0x1dc>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	687a      	ldr	r2, [r7, #4]
 800c182:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800c186:	e068      	b.n	800c25a <set_sequence_step_timeout+0x1dc>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800c188:	7afb      	ldrb	r3, [r7, #11]
 800c18a:	2b04      	cmp	r3, #4
 800c18c:	d162      	bne.n	800c254 <set_sequence_step_timeout+0x1d6>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800c18e:	f107 0314 	add.w	r3, r7, #20
 800c192:	4619      	mov	r1, r3
 800c194:	68f8      	ldr	r0, [r7, #12]
 800c196:	f7fd fa07 	bl	80095a8 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800c19a:	2300      	movs	r3, #0
 800c19c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800c19e:	7dfb      	ldrb	r3, [r7, #23]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d01d      	beq.n	800c1e0 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c1a4:	f107 031d 	add.w	r3, r7, #29
 800c1a8:	461a      	mov	r2, r3
 800c1aa:	2100      	movs	r1, #0
 800c1ac:	68f8      	ldr	r0, [r7, #12]
 800c1ae:	f7fd f8f0 	bl	8009392 <VL53L0X_GetVcselPulsePeriod>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800c1b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d10f      	bne.n	800c1e0 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800c1c0:	f107 031a 	add.w	r3, r7, #26
 800c1c4:	461a      	mov	r2, r3
 800c1c6:	2151      	movs	r1, #81	; 0x51
 800c1c8:	68f8      	ldr	r0, [r7, #12]
 800c1ca:	f001 fb19 	bl	800d800 <VL53L0X_RdWord>
 800c1ce:	4603      	mov	r3, r0
 800c1d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800c1d4:	8b7b      	ldrh	r3, [r7, #26]
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f7ff fe05 	bl	800bde6 <VL53L0X_decode_timeout>
 800c1dc:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800c1de:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800c1e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d109      	bne.n	800c1fc <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c1e8:	f107 031d 	add.w	r3, r7, #29
 800c1ec:	461a      	mov	r2, r3
 800c1ee:	2101      	movs	r1, #1
 800c1f0:	68f8      	ldr	r0, [r7, #12]
 800c1f2:	f7fd f8ce 	bl	8009392 <VL53L0X_GetVcselPulsePeriod>
 800c1f6:	4603      	mov	r3, r0
 800c1f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800c1fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c200:	2b00      	cmp	r3, #0
 800c202:	d12a      	bne.n	800c25a <set_sequence_step_timeout+0x1dc>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800c204:	7f7b      	ldrb	r3, [r7, #29]
 800c206:	461a      	mov	r2, r3
 800c208:	6879      	ldr	r1, [r7, #4]
 800c20a:	68f8      	ldr	r0, [r7, #12]
 800c20c:	f7ff fe00 	bl	800be10 <VL53L0X_calc_timeout_mclks>
 800c210:	4603      	mov	r3, r0
				FinalRangeTimeOutMClks =
 800c212:	847b      	strh	r3, [r7, #34]	; 0x22
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800c214:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800c216:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c218:	4413      	add	r3, r2
 800c21a:	847b      	strh	r3, [r7, #34]	; 0x22

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800c21c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c21e:	4618      	mov	r0, r3
 800c220:	f7ff fdb6 	bl	800bd90 <VL53L0X_encode_timeout>
 800c224:	4603      	mov	r3, r0
 800c226:	843b      	strh	r3, [r7, #32]

				if (Status == VL53L0X_ERROR_NONE) {
 800c228:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d108      	bne.n	800c242 <set_sequence_step_timeout+0x1c4>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800c230:	8c3b      	ldrh	r3, [r7, #32]
 800c232:	461a      	mov	r2, r3
 800c234:	2171      	movs	r1, #113	; 0x71
 800c236:	68f8      	ldr	r0, [r7, #12]
 800c238:	f001 fb7a 	bl	800d930 <VL53L0X_WrWord>
 800c23c:	4603      	mov	r3, r0
 800c23e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800c242:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c246:	2b00      	cmp	r3, #0
 800c248:	d107      	bne.n	800c25a <set_sequence_step_timeout+0x1dc>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	687a      	ldr	r2, [r7, #4]
 800c24e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800c252:	e002      	b.n	800c25a <set_sequence_step_timeout+0x1dc>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c254:	23fc      	movs	r3, #252	; 0xfc
 800c256:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800c25a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800c25e:	4618      	mov	r0, r3
 800c260:	3728      	adds	r7, #40	; 0x28
 800c262:	46bd      	mov	sp, r7
 800c264:	bd80      	pop	{r7, pc}

0800c266 <VL53L0X_get_vcsel_pulse_period>:
	return Status;
}

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800c266:	b580      	push	{r7, lr}
 800c268:	b086      	sub	sp, #24
 800c26a:	af00      	add	r7, sp, #0
 800c26c:	60f8      	str	r0, [r7, #12]
 800c26e:	460b      	mov	r3, r1
 800c270:	607a      	str	r2, [r7, #4]
 800c272:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c274:	2300      	movs	r3, #0
 800c276:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800c278:	7afb      	ldrb	r3, [r7, #11]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d002      	beq.n	800c284 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800c27e:	2b01      	cmp	r3, #1
 800c280:	d00a      	beq.n	800c298 <VL53L0X_get_vcsel_pulse_period+0x32>
 800c282:	e013      	b.n	800c2ac <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800c284:	f107 0316 	add.w	r3, r7, #22
 800c288:	461a      	mov	r2, r3
 800c28a:	2150      	movs	r1, #80	; 0x50
 800c28c:	68f8      	ldr	r0, [r7, #12]
 800c28e:	f001 fa31 	bl	800d6f4 <VL53L0X_RdByte>
 800c292:	4603      	mov	r3, r0
 800c294:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800c296:	e00b      	b.n	800c2b0 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800c298:	f107 0316 	add.w	r3, r7, #22
 800c29c:	461a      	mov	r2, r3
 800c29e:	2170      	movs	r1, #112	; 0x70
 800c2a0:	68f8      	ldr	r0, [r7, #12]
 800c2a2:	f001 fa27 	bl	800d6f4 <VL53L0X_RdByte>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800c2aa:	e001      	b.n	800c2b0 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c2ac:	23fc      	movs	r3, #252	; 0xfc
 800c2ae:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800c2b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d107      	bne.n	800c2c8 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800c2b8:	7dbb      	ldrb	r3, [r7, #22]
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	f7fe fff8 	bl	800b2b0 <VL53L0X_decode_vcsel_period>
 800c2c0:	4603      	mov	r3, r0
 800c2c2:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	701a      	strb	r2, [r3, #0]

	return Status;
 800c2c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	3718      	adds	r7, #24
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	bd80      	pop	{r7, pc}

0800c2d4 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b092      	sub	sp, #72	; 0x48
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800c2e4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800c2e8:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1320;
 800c2ea:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 800c2ee:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800c2f0:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800c2f4:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800c2f6:	f44f 7325 	mov.w	r3, #660	; 0x294
 800c2fa:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800c2fc:	f240 234e 	movw	r3, #590	; 0x24e
 800c300:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800c302:	f240 23b2 	movw	r3, #690	; 0x2b2
 800c306:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800c308:	f44f 7325 	mov.w	r3, #660	; 0x294
 800c30c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800c30e:	f240 2326 	movw	r3, #550	; 0x226
 800c312:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800c314:	2300      	movs	r3, #0
 800c316:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800c318:	f644 6320 	movw	r3, #20000	; 0x4e20
 800c31c:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800c31e:	2300      	movs	r3, #0
 800c320:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800c322:	683a      	ldr	r2, [r7, #0]
 800c324:	6a3b      	ldr	r3, [r7, #32]
 800c326:	429a      	cmp	r2, r3
 800c328:	d205      	bcs.n	800c336 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c32a:	23fc      	movs	r3, #252	; 0xfc
 800c32c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800c330:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c334:	e0aa      	b.n	800c48c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800c336:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c33a:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800c33c:	683a      	ldr	r2, [r7, #0]
 800c33e:	1ad3      	subs	r3, r2, r3
 800c340:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800c342:	f107 0314 	add.w	r3, r7, #20
 800c346:	4619      	mov	r1, r3
 800c348:	6878      	ldr	r0, [r7, #4]
 800c34a:	f7fd f92d 	bl	80095a8 <VL53L0X_GetSequenceStepEnables>
 800c34e:	4603      	mov	r3, r0
 800c350:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800c354:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d15b      	bne.n	800c414 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800c35c:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d105      	bne.n	800c36e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800c362:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800c364:	2b00      	cmp	r3, #0
 800c366:	d102      	bne.n	800c36e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800c368:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d052      	beq.n	800c414 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800c36e:	f107 0310 	add.w	r3, r7, #16
 800c372:	461a      	mov	r2, r3
 800c374:	2102      	movs	r1, #2
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	f7ff fda0 	bl	800bebc <get_sequence_step_timeout>
 800c37c:	4603      	mov	r3, r0
 800c37e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800c382:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c386:	2b00      	cmp	r3, #0
 800c388:	d002      	beq.n	800c390 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800c38a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c38e:	e07d      	b.n	800c48c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800c390:	7d3b      	ldrb	r3, [r7, #20]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d00f      	beq.n	800c3b6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800c396:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800c398:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c39a:	4413      	add	r3, r2
 800c39c:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800c39e:	69fa      	ldr	r2, [r7, #28]
 800c3a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c3a2:	429a      	cmp	r2, r3
 800c3a4:	d204      	bcs.n	800c3b0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800c3a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c3a8:	69fb      	ldr	r3, [r7, #28]
 800c3aa:	1ad3      	subs	r3, r2, r3
 800c3ac:	643b      	str	r3, [r7, #64]	; 0x40
 800c3ae:	e002      	b.n	800c3b6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c3b0:	23fc      	movs	r3, #252	; 0xfc
 800c3b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800c3b6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d002      	beq.n	800c3c4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800c3be:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c3c2:	e063      	b.n	800c48c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800c3c4:	7dbb      	ldrb	r3, [r7, #22]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d011      	beq.n	800c3ee <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800c3ca:	693a      	ldr	r2, [r7, #16]
 800c3cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3ce:	4413      	add	r3, r2
 800c3d0:	005b      	lsls	r3, r3, #1
 800c3d2:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800c3d4:	69fa      	ldr	r2, [r7, #28]
 800c3d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c3d8:	429a      	cmp	r2, r3
 800c3da:	d204      	bcs.n	800c3e6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800c3dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c3de:	69fb      	ldr	r3, [r7, #28]
 800c3e0:	1ad3      	subs	r3, r2, r3
 800c3e2:	643b      	str	r3, [r7, #64]	; 0x40
 800c3e4:	e016      	b.n	800c414 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c3e6:	23fc      	movs	r3, #252	; 0xfc
 800c3e8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800c3ec:	e012      	b.n	800c414 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800c3ee:	7d7b      	ldrb	r3, [r7, #21]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d00f      	beq.n	800c414 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800c3f4:	693b      	ldr	r3, [r7, #16]
 800c3f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c3f8:	4413      	add	r3, r2
 800c3fa:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800c3fc:	69fa      	ldr	r2, [r7, #28]
 800c3fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c400:	429a      	cmp	r2, r3
 800c402:	d204      	bcs.n	800c40e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800c404:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c406:	69fb      	ldr	r3, [r7, #28]
 800c408:	1ad3      	subs	r3, r2, r3
 800c40a:	643b      	str	r3, [r7, #64]	; 0x40
 800c40c:	e002      	b.n	800c414 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c40e:	23fc      	movs	r3, #252	; 0xfc
 800c410:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800c414:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d002      	beq.n	800c422 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800c41c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c420:	e034      	b.n	800c48c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800c422:	7dfb      	ldrb	r3, [r7, #23]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d019      	beq.n	800c45c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800c428:	f107 030c 	add.w	r3, r7, #12
 800c42c:	461a      	mov	r2, r3
 800c42e:	2103      	movs	r1, #3
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f7ff fd43 	bl	800bebc <get_sequence_step_timeout>
 800c436:	4603      	mov	r3, r0
 800c438:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c440:	4413      	add	r3, r2
 800c442:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800c444:	69fa      	ldr	r2, [r7, #28]
 800c446:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c448:	429a      	cmp	r2, r3
 800c44a:	d204      	bcs.n	800c456 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800c44c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c44e:	69fb      	ldr	r3, [r7, #28]
 800c450:	1ad3      	subs	r3, r2, r3
 800c452:	643b      	str	r3, [r7, #64]	; 0x40
 800c454:	e002      	b.n	800c45c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c456:	23fc      	movs	r3, #252	; 0xfc
 800c458:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800c45c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c460:	2b00      	cmp	r3, #0
 800c462:	d111      	bne.n	800c488 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800c464:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800c466:	2b00      	cmp	r3, #0
 800c468:	d00e      	beq.n	800c488 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800c46a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c46e:	1ad3      	subs	r3, r2, r3
 800c470:	643b      	str	r3, [r7, #64]	; 0x40
		* budget and the sum of all other timeouts within the sequence.
		* If there is no room for the final range timeout, then an error
		* will be set. Otherwise the remaining time will be applied to
		* the final range.
		*/
		Status = set_sequence_step_timeout(Dev,
 800c472:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c474:	2104      	movs	r1, #4
 800c476:	6878      	ldr	r0, [r7, #4]
 800c478:	f7ff fe01 	bl	800c07e <set_sequence_step_timeout>
 800c47c:	4603      	mov	r3, r0
 800c47e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			   VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			   FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	683a      	ldr	r2, [r7, #0]
 800c486:	615a      	str	r2, [r3, #20]
			   MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800c488:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800c48c:	4618      	mov	r0, r3
 800c48e:	3748      	adds	r7, #72	; 0x48
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}

0800c494 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b090      	sub	sp, #64	; 0x40
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
 800c49c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c49e:	2300      	movs	r3, #0
 800c4a0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800c4a4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800c4a8:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800c4aa:	f240 7376 	movw	r3, #1910	; 0x776
 800c4ae:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800c4b0:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800c4b4:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800c4b6:	f44f 7325 	mov.w	r3, #660	; 0x294
 800c4ba:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800c4bc:	f240 234e 	movw	r3, #590	; 0x24e
 800c4c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800c4c2:	f240 23b2 	movw	r3, #690	; 0x2b2
 800c4c6:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800c4c8:	f44f 7325 	mov.w	r3, #660	; 0x294
 800c4cc:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800c4ce:	f240 2326 	movw	r3, #550	; 0x226
 800c4d2:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800c4d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c4da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4dc:	441a      	add	r2, r3
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800c4e2:	f107 0318 	add.w	r3, r7, #24
 800c4e6:	4619      	mov	r1, r3
 800c4e8:	6878      	ldr	r0, [r7, #4]
 800c4ea:	f7fd f85d 	bl	80095a8 <VL53L0X_GetSequenceStepEnables>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800c4f4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d002      	beq.n	800c502 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800c4fc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c500:	e075      	b.n	800c5ee <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800c502:	7e3b      	ldrb	r3, [r7, #24]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d105      	bne.n	800c514 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800c508:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d102      	bne.n	800c514 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800c50e:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800c510:	2b00      	cmp	r3, #0
 800c512:	d030      	beq.n	800c576 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800c514:	f107 0310 	add.w	r3, r7, #16
 800c518:	461a      	mov	r2, r3
 800c51a:	2102      	movs	r1, #2
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f7ff fccd 	bl	800bebc <get_sequence_step_timeout>
 800c522:	4603      	mov	r3, r0
 800c524:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800c528:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d122      	bne.n	800c576 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800c530:	7e3b      	ldrb	r3, [r7, #24]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d007      	beq.n	800c546 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800c536:	683b      	ldr	r3, [r7, #0]
 800c538:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800c53a:	6939      	ldr	r1, [r7, #16]
 800c53c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c53e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800c540:	441a      	add	r2, r3
 800c542:	683b      	ldr	r3, [r7, #0]
 800c544:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800c546:	7ebb      	ldrb	r3, [r7, #26]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d009      	beq.n	800c560 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800c54c:	683b      	ldr	r3, [r7, #0]
 800c54e:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800c550:	6939      	ldr	r1, [r7, #16]
 800c552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c554:	440b      	add	r3, r1
 800c556:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800c558:	441a      	add	r2, r3
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	601a      	str	r2, [r3, #0]
 800c55e:	e00a      	b.n	800c576 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800c560:	7e7b      	ldrb	r3, [r7, #25]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d007      	beq.n	800c576 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800c56a:	6939      	ldr	r1, [r7, #16]
 800c56c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c56e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800c570:	441a      	add	r2, r3
 800c572:	683b      	ldr	r3, [r7, #0]
 800c574:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c576:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d114      	bne.n	800c5a8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800c57e:	7efb      	ldrb	r3, [r7, #27]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d011      	beq.n	800c5a8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800c584:	f107 030c 	add.w	r3, r7, #12
 800c588:	461a      	mov	r2, r3
 800c58a:	2103      	movs	r1, #3
 800c58c:	6878      	ldr	r0, [r7, #4]
 800c58e:	f7ff fc95 	bl	800bebc <get_sequence_step_timeout>
 800c592:	4603      	mov	r3, r0
 800c594:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800c598:	683b      	ldr	r3, [r7, #0]
 800c59a:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800c59c:	68f9      	ldr	r1, [r7, #12]
 800c59e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5a0:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800c5a2:	441a      	add	r2, r3
 800c5a4:	683b      	ldr	r3, [r7, #0]
 800c5a6:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c5a8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d114      	bne.n	800c5da <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800c5b0:	7f3b      	ldrb	r3, [r7, #28]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d011      	beq.n	800c5da <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800c5b6:	f107 0314 	add.w	r3, r7, #20
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	2104      	movs	r1, #4
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f7ff fc7c 	bl	800bebc <get_sequence_step_timeout>
 800c5c4:	4603      	mov	r3, r0
 800c5c6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800c5ca:	683b      	ldr	r3, [r7, #0]
 800c5cc:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800c5ce:	6979      	ldr	r1, [r7, #20]
 800c5d0:	6a3b      	ldr	r3, [r7, #32]
 800c5d2:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800c5d4:	441a      	add	r2, r3
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c5da:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d103      	bne.n	800c5ea <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	681a      	ldr	r2, [r3, #0]
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c5ea:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	3740      	adds	r7, #64	; 0x40
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
	...

0800c5f8 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b088      	sub	sp, #32
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
 800c600:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c602:	2300      	movs	r3, #0
 800c604:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800c606:	2300      	movs	r3, #0
 800c608:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800c60a:	e0c6      	b.n	800c79a <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800c60c:	697b      	ldr	r3, [r7, #20]
 800c60e:	683a      	ldr	r2, [r7, #0]
 800c610:	4413      	add	r3, r2
 800c612:	781b      	ldrb	r3, [r3, #0]
 800c614:	74fb      	strb	r3, [r7, #19]
		Index++;
 800c616:	697b      	ldr	r3, [r7, #20]
 800c618:	3301      	adds	r3, #1
 800c61a:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800c61c:	7cfb      	ldrb	r3, [r7, #19]
 800c61e:	2bff      	cmp	r3, #255	; 0xff
 800c620:	f040 808d 	bne.w	800c73e <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800c624:	697b      	ldr	r3, [r7, #20]
 800c626:	683a      	ldr	r2, [r7, #0]
 800c628:	4413      	add	r3, r2
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	747b      	strb	r3, [r7, #17]
			Index++;
 800c62e:	697b      	ldr	r3, [r7, #20]
 800c630:	3301      	adds	r3, #1
 800c632:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800c634:	7c7b      	ldrb	r3, [r7, #17]
 800c636:	2b03      	cmp	r3, #3
 800c638:	d87e      	bhi.n	800c738 <VL53L0X_load_tuning_settings+0x140>
 800c63a:	a201      	add	r2, pc, #4	; (adr r2, 800c640 <VL53L0X_load_tuning_settings+0x48>)
 800c63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c640:	0800c651 	.word	0x0800c651
 800c644:	0800c68b 	.word	0x0800c68b
 800c648:	0800c6c5 	.word	0x0800c6c5
 800c64c:	0800c6ff 	.word	0x0800c6ff
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800c650:	697b      	ldr	r3, [r7, #20]
 800c652:	683a      	ldr	r2, [r7, #0]
 800c654:	4413      	add	r3, r2
 800c656:	781b      	ldrb	r3, [r3, #0]
 800c658:	743b      	strb	r3, [r7, #16]
				Index++;
 800c65a:	697b      	ldr	r3, [r7, #20]
 800c65c:	3301      	adds	r3, #1
 800c65e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800c660:	697b      	ldr	r3, [r7, #20]
 800c662:	683a      	ldr	r2, [r7, #0]
 800c664:	4413      	add	r3, r2
 800c666:	781b      	ldrb	r3, [r3, #0]
 800c668:	73fb      	strb	r3, [r7, #15]
				Index++;
 800c66a:	697b      	ldr	r3, [r7, #20]
 800c66c:	3301      	adds	r3, #1
 800c66e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800c670:	7c3b      	ldrb	r3, [r7, #16]
 800c672:	b29b      	uxth	r3, r3
 800c674:	021b      	lsls	r3, r3, #8
 800c676:	b29a      	uxth	r2, r3
 800c678:	7bfb      	ldrb	r3, [r7, #15]
 800c67a:	b29b      	uxth	r3, r3
 800c67c:	4413      	add	r3, r2
 800c67e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	89ba      	ldrh	r2, [r7, #12]
 800c684:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800c688:	e087      	b.n	800c79a <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800c68a:	697b      	ldr	r3, [r7, #20]
 800c68c:	683a      	ldr	r2, [r7, #0]
 800c68e:	4413      	add	r3, r2
 800c690:	781b      	ldrb	r3, [r3, #0]
 800c692:	743b      	strb	r3, [r7, #16]
				Index++;
 800c694:	697b      	ldr	r3, [r7, #20]
 800c696:	3301      	adds	r3, #1
 800c698:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800c69a:	697b      	ldr	r3, [r7, #20]
 800c69c:	683a      	ldr	r2, [r7, #0]
 800c69e:	4413      	add	r3, r2
 800c6a0:	781b      	ldrb	r3, [r3, #0]
 800c6a2:	73fb      	strb	r3, [r7, #15]
				Index++;
 800c6a4:	697b      	ldr	r3, [r7, #20]
 800c6a6:	3301      	adds	r3, #1
 800c6a8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800c6aa:	7c3b      	ldrb	r3, [r7, #16]
 800c6ac:	b29b      	uxth	r3, r3
 800c6ae:	021b      	lsls	r3, r3, #8
 800c6b0:	b29a      	uxth	r2, r3
 800c6b2:	7bfb      	ldrb	r3, [r7, #15]
 800c6b4:	b29b      	uxth	r3, r3
 800c6b6:	4413      	add	r3, r2
 800c6b8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	89ba      	ldrh	r2, [r7, #12]
 800c6be:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800c6c2:	e06a      	b.n	800c79a <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	683a      	ldr	r2, [r7, #0]
 800c6c8:	4413      	add	r3, r2
 800c6ca:	781b      	ldrb	r3, [r3, #0]
 800c6cc:	743b      	strb	r3, [r7, #16]
				Index++;
 800c6ce:	697b      	ldr	r3, [r7, #20]
 800c6d0:	3301      	adds	r3, #1
 800c6d2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800c6d4:	697b      	ldr	r3, [r7, #20]
 800c6d6:	683a      	ldr	r2, [r7, #0]
 800c6d8:	4413      	add	r3, r2
 800c6da:	781b      	ldrb	r3, [r3, #0]
 800c6dc:	73fb      	strb	r3, [r7, #15]
				Index++;
 800c6de:	697b      	ldr	r3, [r7, #20]
 800c6e0:	3301      	adds	r3, #1
 800c6e2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800c6e4:	7c3b      	ldrb	r3, [r7, #16]
 800c6e6:	b29b      	uxth	r3, r3
 800c6e8:	021b      	lsls	r3, r3, #8
 800c6ea:	b29a      	uxth	r2, r3
 800c6ec:	7bfb      	ldrb	r3, [r7, #15]
 800c6ee:	b29b      	uxth	r3, r3
 800c6f0:	4413      	add	r3, r2
 800c6f2:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	89ba      	ldrh	r2, [r7, #12]
 800c6f8:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800c6fc:	e04d      	b.n	800c79a <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800c6fe:	697b      	ldr	r3, [r7, #20]
 800c700:	683a      	ldr	r2, [r7, #0]
 800c702:	4413      	add	r3, r2
 800c704:	781b      	ldrb	r3, [r3, #0]
 800c706:	743b      	strb	r3, [r7, #16]
				Index++;
 800c708:	697b      	ldr	r3, [r7, #20]
 800c70a:	3301      	adds	r3, #1
 800c70c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800c70e:	697b      	ldr	r3, [r7, #20]
 800c710:	683a      	ldr	r2, [r7, #0]
 800c712:	4413      	add	r3, r2
 800c714:	781b      	ldrb	r3, [r3, #0]
 800c716:	73fb      	strb	r3, [r7, #15]
				Index++;
 800c718:	697b      	ldr	r3, [r7, #20]
 800c71a:	3301      	adds	r3, #1
 800c71c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800c71e:	7c3b      	ldrb	r3, [r7, #16]
 800c720:	b29b      	uxth	r3, r3
 800c722:	021b      	lsls	r3, r3, #8
 800c724:	b29a      	uxth	r2, r3
 800c726:	7bfb      	ldrb	r3, [r7, #15]
 800c728:	b29b      	uxth	r3, r3
 800c72a:	4413      	add	r3, r2
 800c72c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	89ba      	ldrh	r2, [r7, #12]
 800c732:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a
				break;
 800c736:	e030      	b.n	800c79a <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c738:	23fc      	movs	r3, #252	; 0xfc
 800c73a:	77fb      	strb	r3, [r7, #31]
 800c73c:	e02d      	b.n	800c79a <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800c73e:	7cfb      	ldrb	r3, [r7, #19]
 800c740:	2b04      	cmp	r3, #4
 800c742:	d828      	bhi.n	800c796 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800c744:	697b      	ldr	r3, [r7, #20]
 800c746:	683a      	ldr	r2, [r7, #0]
 800c748:	4413      	add	r3, r2
 800c74a:	781b      	ldrb	r3, [r3, #0]
 800c74c:	74bb      	strb	r3, [r7, #18]
			Index++;
 800c74e:	697b      	ldr	r3, [r7, #20]
 800c750:	3301      	adds	r3, #1
 800c752:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800c754:	2300      	movs	r3, #0
 800c756:	61bb      	str	r3, [r7, #24]
 800c758:	e00f      	b.n	800c77a <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800c75a:	697b      	ldr	r3, [r7, #20]
 800c75c:	683a      	ldr	r2, [r7, #0]
 800c75e:	4413      	add	r3, r2
 800c760:	7819      	ldrb	r1, [r3, #0]
 800c762:	f107 0208 	add.w	r2, r7, #8
 800c766:	69bb      	ldr	r3, [r7, #24]
 800c768:	4413      	add	r3, r2
 800c76a:	460a      	mov	r2, r1
 800c76c:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800c76e:	697b      	ldr	r3, [r7, #20]
 800c770:	3301      	adds	r3, #1
 800c772:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800c774:	69bb      	ldr	r3, [r7, #24]
 800c776:	3301      	adds	r3, #1
 800c778:	61bb      	str	r3, [r7, #24]
 800c77a:	7cfb      	ldrb	r3, [r7, #19]
 800c77c:	69ba      	ldr	r2, [r7, #24]
 800c77e:	429a      	cmp	r2, r3
 800c780:	dbeb      	blt.n	800c75a <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800c782:	7cfb      	ldrb	r3, [r7, #19]
 800c784:	f107 0208 	add.w	r2, r7, #8
 800c788:	7cb9      	ldrb	r1, [r7, #18]
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f000 ffdc 	bl	800d748 <VL53L0X_WriteMulti>
 800c790:	4603      	mov	r3, r0
 800c792:	77fb      	strb	r3, [r7, #31]
 800c794:	e001      	b.n	800c79a <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c796:	23fc      	movs	r3, #252	; 0xfc
 800c798:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800c79a:	697b      	ldr	r3, [r7, #20]
 800c79c:	683a      	ldr	r2, [r7, #0]
 800c79e:	4413      	add	r3, r2
 800c7a0:	781b      	ldrb	r3, [r3, #0]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d004      	beq.n	800c7b0 <VL53L0X_load_tuning_settings+0x1b8>
 800c7a6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	f43f af2e 	beq.w	800c60c <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c7b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	3720      	adds	r7, #32
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	bd80      	pop	{r7, pc}

0800c7bc <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b088      	sub	sp, #32
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	60f8      	str	r0, [r7, #12]
 800c7c4:	60b9      	str	r1, [r7, #8]
 800c7c6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800c7d2:	f107 0313 	add.w	r3, r7, #19
 800c7d6:	4619      	mov	r1, r3
 800c7d8:	68f8      	ldr	r0, [r7, #12]
 800c7da:	f7fc ffb1 	bl	8009740 <VL53L0X_GetXTalkCompensationEnable>
 800c7de:	4603      	mov	r3, r0
 800c7e0:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800c7e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d111      	bne.n	800c80e <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800c7ea:	7cfb      	ldrb	r3, [r7, #19]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d00e      	beq.n	800c80e <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	6a1b      	ldr	r3, [r3, #32]
 800c7f4:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800c7f6:	68bb      	ldr	r3, [r7, #8]
 800c7f8:	8a9b      	ldrh	r3, [r3, #20]
 800c7fa:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800c7fc:	69bb      	ldr	r3, [r7, #24]
 800c7fe:	fb02 f303 	mul.w	r3, r2, r3
 800c802:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800c804:	697b      	ldr	r3, [r7, #20]
 800c806:	3380      	adds	r3, #128	; 0x80
 800c808:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800c80e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c812:	4618      	mov	r0, r3
 800c814:	3720      	adds	r7, #32
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}

0800c81a <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800c81a:	b580      	push	{r7, lr}
 800c81c:	b086      	sub	sp, #24
 800c81e:	af00      	add	r7, sp, #0
 800c820:	60f8      	str	r0, [r7, #12]
 800c822:	60b9      	str	r1, [r7, #8]
 800c824:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c826:	2300      	movs	r3, #0
 800c828:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800c832:	f107 0310 	add.w	r3, r7, #16
 800c836:	461a      	mov	r2, r3
 800c838:	68b9      	ldr	r1, [r7, #8]
 800c83a:	68f8      	ldr	r0, [r7, #12]
 800c83c:	f7ff ffbe 	bl	800c7bc <VL53L0X_get_total_xtalk_rate>
 800c840:	4603      	mov	r3, r0
 800c842:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800c844:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d105      	bne.n	800c858 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681a      	ldr	r2, [r3, #0]
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	441a      	add	r2, r3
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	601a      	str	r2, [r3, #0]

	return Status;
 800c858:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c85c:	4618      	mov	r0, r3
 800c85e:	3718      	adds	r7, #24
 800c860:	46bd      	mov	sp, r7
 800c862:	bd80      	pop	{r7, pc}

0800c864 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800c864:	b580      	push	{r7, lr}
 800c866:	b09a      	sub	sp, #104	; 0x68
 800c868:	af00      	add	r7, sp, #0
 800c86a:	60f8      	str	r0, [r7, #12]
 800c86c:	60b9      	str	r1, [r7, #8]
 800c86e:	607a      	str	r2, [r7, #4]
 800c870:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800c872:	2312      	movs	r3, #18
 800c874:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800c876:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c87a:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800c87c:	2342      	movs	r3, #66	; 0x42
 800c87e:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800c880:	2306      	movs	r3, #6
 800c882:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800c884:	2307      	movs	r3, #7
 800c886:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c888:	2300      	movs	r3, #0
 800c88a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
	dmaxCalRange_mm =
 800c894:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800c89c:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800c89e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c8a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c8a2:	fb02 f303 	mul.w	r3, r2, r3
 800c8a6:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800c8a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8aa:	3380      	adds	r3, #128	; 0x80
 800c8ac:	0a1b      	lsrs	r3, r3, #8
 800c8ae:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800c8b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c8b4:	fb02 f303 	mul.w	r3, r2, r3
 800c8b8:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d01a      	beq.n	800c8fa <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	029b      	lsls	r3, r3, #10
 800c8c8:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800c8ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c8d0:	4413      	add	r3, r2
 800c8d2:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800c8d4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8dc:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800c8de:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c8e0:	4613      	mov	r3, r2
 800c8e2:	005b      	lsls	r3, r3, #1
 800c8e4:	4413      	add	r3, r2
 800c8e6:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800c8e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c8ea:	fb03 f303 	mul.w	r3, r3, r3
 800c8ee:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800c8f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c8f2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c8f6:	0c1b      	lsrs	r3, r3, #16
 800c8f8:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800c8fe:	fb02 f303 	mul.w	r3, r2, r3
 800c902:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800c904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c906:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c90a:	0c1b      	lsrs	r3, r3, #16
 800c90c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800c90e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c910:	fb03 f303 	mul.w	r3, r3, r3
 800c914:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800c916:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c918:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c91c:	0c1b      	lsrs	r3, r3, #16
 800c91e:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800c920:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c922:	085a      	lsrs	r2, r3, #1
 800c924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c926:	441a      	add	r2, r3
 800c928:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c92a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c92e:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800c930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c932:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c934:	fb02 f303 	mul.w	r3, r2, r3
 800c938:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800c93a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c93c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c940:	d302      	bcc.n	800c948 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800c942:	4b54      	ldr	r3, [pc, #336]	; (800ca94 <VL53L0X_calc_dmax+0x230>)
 800c944:	663b      	str	r3, [r7, #96]	; 0x60
 800c946:	e015      	b.n	800c974 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800c948:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c94a:	085a      	lsrs	r2, r3, #1
 800c94c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c94e:	441a      	add	r2, r3
 800c950:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c952:	fbb2 f3f3 	udiv	r3, r2, r3
 800c956:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800c958:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c95a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c95c:	fb02 f303 	mul.w	r3, r2, r3
 800c960:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800c962:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c964:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c968:	0c1b      	lsrs	r3, r3, #16
 800c96a:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800c96c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c96e:	fb03 f303 	mul.w	r3, r3, r3
 800c972:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800c974:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c976:	039b      	lsls	r3, r3, #14
 800c978:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c97c:	4a46      	ldr	r2, [pc, #280]	; (800ca98 <VL53L0X_calc_dmax+0x234>)
 800c97e:	fba2 2303 	umull	r2, r3, r2, r3
 800c982:	099b      	lsrs	r3, r3, #6
 800c984:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800c986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c988:	fb03 f303 	mul.w	r3, r3, r3
 800c98c:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800c98e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c990:	fb03 f303 	mul.w	r3, r3, r3
 800c994:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800c996:	6a3b      	ldr	r3, [r7, #32]
 800c998:	3308      	adds	r3, #8
 800c99a:	091b      	lsrs	r3, r3, #4
 800c99c:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800c99e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9a0:	6a3b      	ldr	r3, [r7, #32]
 800c9a2:	1ad3      	subs	r3, r2, r3
 800c9a4:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800c9a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9a8:	4613      	mov	r3, r2
 800c9aa:	005b      	lsls	r3, r3, #1
 800c9ac:	4413      	add	r3, r2
 800c9ae:	011b      	lsls	r3, r3, #4
 800c9b0:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800c9b2:	69fb      	ldr	r3, [r7, #28]
 800c9b4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800c9b8:	0b9b      	lsrs	r3, r3, #14
 800c9ba:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800c9bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c9be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c9c0:	4413      	add	r3, r2
 800c9c2:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800c9c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c9c6:	085b      	lsrs	r3, r3, #1
 800c9c8:	69ba      	ldr	r2, [r7, #24]
 800c9ca:	4413      	add	r3, r2
 800c9cc:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800c9ce:	69ba      	ldr	r2, [r7, #24]
 800c9d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c9d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9d6:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800c9d8:	69bb      	ldr	r3, [r7, #24]
 800c9da:	039b      	lsls	r3, r3, #14
 800c9dc:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800c9de:	69fb      	ldr	r3, [r7, #28]
 800c9e0:	085b      	lsrs	r3, r3, #1
 800c9e2:	69ba      	ldr	r2, [r7, #24]
 800c9e4:	4413      	add	r3, r2
 800c9e6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800c9e8:	69ba      	ldr	r2, [r7, #24]
 800c9ea:	69fb      	ldr	r3, [r7, #28]
 800c9ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9f0:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800c9f2:	69bb      	ldr	r3, [r7, #24]
 800c9f4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c9f6:	fb02 f303 	mul.w	r3, r2, r3
 800c9fa:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800c9fc:	69bb      	ldr	r3, [r7, #24]
 800c9fe:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800ca02:	4a25      	ldr	r2, [pc, #148]	; (800ca98 <VL53L0X_calc_dmax+0x234>)
 800ca04:	fba2 2303 	umull	r2, r3, r2, r3
 800ca08:	099b      	lsrs	r3, r3, #6
 800ca0a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800ca0c:	69bb      	ldr	r3, [r7, #24]
 800ca0e:	011b      	lsls	r3, r3, #4
 800ca10:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800ca12:	69bb      	ldr	r3, [r7, #24]
 800ca14:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800ca18:	4a1f      	ldr	r2, [pc, #124]	; (800ca98 <VL53L0X_calc_dmax+0x234>)
 800ca1a:	fba2 2303 	umull	r2, r3, r2, r3
 800ca1e:	099b      	lsrs	r3, r3, #6
 800ca20:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800ca22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ca24:	3380      	adds	r3, #128	; 0x80
 800ca26:	0a1b      	lsrs	r3, r3, #8
 800ca28:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800ca2a:	697b      	ldr	r3, [r7, #20]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d008      	beq.n	800ca42 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800ca30:	697b      	ldr	r3, [r7, #20]
 800ca32:	085a      	lsrs	r2, r3, #1
 800ca34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca36:	441a      	add	r2, r3
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca3e:	65bb      	str	r3, [r7, #88]	; 0x58
 800ca40:	e001      	b.n	800ca46 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800ca42:	2300      	movs	r3, #0
 800ca44:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800ca46:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ca48:	f7fe fc44 	bl	800b2d4 <VL53L0X_isqrt>
 800ca4c:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800ca4e:	69bb      	ldr	r3, [r7, #24]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d008      	beq.n	800ca66 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800ca54:	69bb      	ldr	r3, [r7, #24]
 800ca56:	085a      	lsrs	r2, r3, #1
 800ca58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca5a:	441a      	add	r2, r3
 800ca5c:	69bb      	ldr	r3, [r7, #24]
 800ca5e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca62:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ca64:	e001      	b.n	800ca6a <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800ca66:	2300      	movs	r3, #0
 800ca68:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800ca6a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ca6c:	f7fe fc32 	bl	800b2d4 <VL53L0X_isqrt>
 800ca70:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800ca72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ca74:	693a      	ldr	r2, [r7, #16]
 800ca76:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800ca78:	693a      	ldr	r2, [r7, #16]
 800ca7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ca7c:	429a      	cmp	r2, r3
 800ca7e:	d902      	bls.n	800ca86 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800ca80:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ca82:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ca84:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800ca86:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3768      	adds	r7, #104	; 0x68
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}
 800ca92:	bf00      	nop
 800ca94:	fff00000 	.word	0xfff00000
 800ca98:	10624dd3 	.word	0x10624dd3

0800ca9c <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b0b2      	sub	sp, #200	; 0xc8
 800caa0:	af04      	add	r7, sp, #16
 800caa2:	60f8      	str	r0, [r7, #12]
 800caa4:	60b9      	str	r1, [r7, #8]
 800caa6:	607a      	str	r2, [r7, #4]
 800caa8:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800caaa:	f44f 7348 	mov.w	r3, #800	; 0x320
 800caae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800cab2:	f44f 7316 	mov.w	r3, #600	; 0x258
 800cab6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800caba:	2342      	movs	r3, #66	; 0x42
 800cabc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800cac0:	f241 235c 	movw	r3, #4700	; 0x125c
 800cac4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800cac8:	4b6b      	ldr	r3, [pc, #428]	; (800cc78 <VL53L0X_calc_sigma_estimate+0x1dc>)
 800caca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800cace:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800cad2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800cad6:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800cada:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800cade:	fbb2 f3f3 	udiv	r3, r2, r3
 800cae2:	67fb      	str	r3, [r7, #124]	; 0x7c
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800cae4:	4b65      	ldr	r3, [pc, #404]	; (800cc7c <VL53L0X_calc_sigma_estimate+0x1e0>)
 800cae6:	67bb      	str	r3, [r7, #120]	; 0x78
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800cae8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800caec:	677b      	str	r3, [r7, #116]	; 0x74
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800caee:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800caf2:	673b      	str	r3, [r7, #112]	; 0x70
	const uint32_t cPllPeriod_ps			= 1655;
 800caf4:	f240 6377 	movw	r3, #1655	; 0x677
 800caf8:	66fb      	str	r3, [r7, #108]	; 0x6c
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cafa:	2300      	movs	r3, #0
 800cafc:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
	 *	- SigmaEstEffAmbWidth
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	6a1b      	ldr	r3, [r3, #32]
 800cb04:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800cb06:	68bb      	ldr	r3, [r7, #8]
 800cb08:	691b      	ldr	r3, [r3, #16]
 800cb0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cb0e:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800cb12:	0c1b      	lsrs	r3, r3, #16
 800cb14:	66bb      	str	r3, [r7, #104]	; 0x68

	correctedSignalRate_mcps =
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	68db      	ldr	r3, [r3, #12]
 800cb1a:	667b      	str	r3, [r7, #100]	; 0x64
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800cb1c:	f107 0310 	add.w	r3, r7, #16
 800cb20:	461a      	mov	r2, r3
 800cb22:	68b9      	ldr	r1, [r7, #8]
 800cb24:	68f8      	ldr	r0, [r7, #12]
 800cb26:	f7ff fe78 	bl	800c81a <VL53L0X_get_total_signal_rate>
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800cb30:	f107 0314 	add.w	r3, r7, #20
 800cb34:	461a      	mov	r2, r3
 800cb36:	68b9      	ldr	r1, [r7, #8]
 800cb38:	68f8      	ldr	r0, [r7, #12]
 800cb3a:	f7ff fe3f 	bl	800c7bc <VL53L0X_get_total_xtalk_rate>
 800cb3e:	4603      	mov	r3, r0
 800cb40:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800cb44:	693b      	ldr	r3, [r7, #16]
 800cb46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cb4a:	fb02 f303 	mul.w	r3, r2, r3
 800cb4e:	663b      	str	r3, [r7, #96]	; 0x60
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800cb50:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cb52:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800cb56:	0c1b      	lsrs	r3, r3, #16
 800cb58:	663b      	str	r3, [r7, #96]	; 0x60

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800cb5a:	697b      	ldr	r3, [r7, #20]
 800cb5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cb60:	fb02 f303 	mul.w	r3, r2, r3
 800cb64:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800cb68:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800cb6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cb6e:	429a      	cmp	r2, r3
 800cb70:	d902      	bls.n	800cb78 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800cb72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cb74:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	if (Status == VL53L0X_ERROR_NONE) {
 800cb78:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d164      	bne.n	800cc4a <VL53L0X_calc_sigma_estimate+0x1ae>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800cb86:	65fb      	str	r3, [r7, #92]	; 0x5c
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800cb8e:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800cb92:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800cb96:	461a      	mov	r2, r3
 800cb98:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cb9a:	68f8      	ldr	r0, [r7, #12]
 800cb9c:	f7ff f938 	bl	800be10 <VL53L0X_calc_timeout_mclks>
 800cba0:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800cba8:	653b      	str	r3, [r7, #80]	; 0x50
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800cbb0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800cbb4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cbb8:	461a      	mov	r2, r3
 800cbba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cbbc:	68f8      	ldr	r0, [r7, #12]
 800cbbe:	f7ff f927 	bl	800be10 <VL53L0X_calc_timeout_mclks>
 800cbc2:	64b8      	str	r0, [r7, #72]	; 0x48
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800cbc4:	2303      	movs	r3, #3
 800cbc6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		if (finalRangeVcselPCLKS == 8)
 800cbca:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800cbce:	2b08      	cmp	r3, #8
 800cbd0:	d102      	bne.n	800cbd8 <VL53L0X_calc_sigma_estimate+0x13c>
			vcselWidth = 2;
 800cbd2:	2302      	movs	r3, #2
 800cbd4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800cbd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cbda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cbdc:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800cbde:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800cbe2:	fb02 f303 	mul.w	r3, r2, r3
 800cbe6:	02db      	lsls	r3, r3, #11
 800cbe8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800cbec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cbf0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800cbf4:	4a22      	ldr	r2, [pc, #136]	; (800cc80 <VL53L0X_calc_sigma_estimate+0x1e4>)
 800cbf6:	fba2 2303 	umull	r2, r3, r2, r3
 800cbfa:	099b      	lsrs	r3, r3, #6
 800cbfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us *= cPllPeriod_ps;
 800cc00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cc04:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800cc06:	fb02 f303 	mul.w	r3, r2, r3
 800cc0a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800cc0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cc12:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800cc16:	4a1a      	ldr	r2, [pc, #104]	; (800cc80 <VL53L0X_calc_sigma_estimate+0x1e4>)
 800cc18:	fba2 2303 	umull	r2, r3, r2, r3
 800cc1c:	099b      	lsrs	r3, r3, #6
 800cc1e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	3380      	adds	r3, #128	; 0x80
 800cc26:	0a1b      	lsrs	r3, r3, #8
 800cc28:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800cc2a:	693a      	ldr	r2, [r7, #16]
 800cc2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cc30:	fb02 f303 	mul.w	r3, r2, r3
 800cc34:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800cc38:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800cc3c:	3380      	adds	r3, #128	; 0x80
 800cc3e:	0a1b      	lsrs	r3, r3, #8
 800cc40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800cc44:	693b      	ldr	r3, [r7, #16]
 800cc46:	021b      	lsls	r3, r3, #8
 800cc48:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800cc4a:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d002      	beq.n	800cc58 <VL53L0X_calc_sigma_estimate+0x1bc>
		LOG_FUNCTION_END(Status);
		return Status;
 800cc52:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 800cc56:	e127      	b.n	800cea8 <VL53L0X_calc_sigma_estimate+0x40c>
	}

	if (peakSignalRate_kcps == 0) {
 800cc58:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d112      	bne.n	800cc84 <VL53L0X_calc_sigma_estimate+0x1e8>
		*pSigmaEstimate = cSigmaEstMax;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800cc64:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800cc6c:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		*pDmax_mm = 0;
 800cc70:	683b      	ldr	r3, [r7, #0]
 800cc72:	2200      	movs	r2, #0
 800cc74:	601a      	str	r2, [r3, #0]
 800cc76:	e115      	b.n	800cea4 <VL53L0X_calc_sigma_estimate+0x408>
 800cc78:	028f87ae 	.word	0x028f87ae
 800cc7c:	0006999a 	.word	0x0006999a
 800cc80:	10624dd3 	.word	0x10624dd3
	} else {
		if (vcselTotalEventsRtn < 1)
 800cc84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d102      	bne.n	800cc92 <VL53L0X_calc_sigma_estimate+0x1f6>
			vcselTotalEventsRtn = 1;
 800cc8c:	2301      	movs	r3, #1
 800cc8e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		 * deltaT_ps represents the time of flight in pico secs for the
		 * current range measurement, using the "TOF per mm" constant
		 * (in ps).
		 */

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800cc92:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800cc96:	647b      	str	r3, [r7, #68]	; 0x44

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800cc98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cc9a:	041a      	lsls	r2, r3, #16
 800cc9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cc9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cca2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800cca6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ccaa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ccac:	429a      	cmp	r2, r3
 800ccae:	d902      	bls.n	800ccb6 <VL53L0X_calc_sigma_estimate+0x21a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800ccb0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ccb2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800ccb6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800ccba:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800ccbe:	fb02 f303 	mul.w	r3, r2, r3
 800ccc2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800ccc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ccca:	4613      	mov	r3, r2
 800cccc:	005b      	lsls	r3, r3, #1
 800ccce:	4413      	add	r3, r2
 800ccd0:	009b      	lsls	r3, r3, #2
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f7fe fafe 	bl	800b2d4 <VL53L0X_isqrt>
 800ccd8:	4603      	mov	r3, r0
 800ccda:	005b      	lsls	r3, r3, #1
 800ccdc:	643b      	str	r3, [r7, #64]	; 0x40

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	891b      	ldrh	r3, [r3, #8]
 800cce2:	461a      	mov	r2, r3
 800cce4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cce6:	fb02 f303 	mul.w	r3, r2, r3
 800ccea:	63fb      	str	r3, [r7, #60]	; 0x3c
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800ccec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ccee:	041a      	lsls	r2, r3, #16
 800ccf0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ccf4:	1ad3      	subs	r3, r2, r3
			xTalkCompRate_kcps) + 500)/1000;
 800ccf6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800ccfa:	4a6d      	ldr	r2, [pc, #436]	; (800ceb0 <VL53L0X_calc_sigma_estimate+0x414>)
 800ccfc:	fba2 2303 	umull	r2, r3, r2, r3
 800cd00:	099b      	lsrs	r3, r3, #6
 800cd02:	63bb      	str	r3, [r7, #56]	; 0x38

		/* vcselRate + xtalkCompRate */
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 800cd04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cd06:	041a      	lsls	r2, r3, #16
 800cd08:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800cd0c:	4413      	add	r3, r2
			xTalkCompRate_kcps) + 500)/1000;
 800cd0e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 800cd12:	4a67      	ldr	r2, [pc, #412]	; (800ceb0 <VL53L0X_calc_sigma_estimate+0x414>)
 800cd14:	fba2 2303 	umull	r2, r3, r2, r3
 800cd18:	099b      	lsrs	r3, r3, #6
 800cd1a:	637b      	str	r3, [r7, #52]	; 0x34

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800cd1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd1e:	021b      	lsls	r3, r3, #8
 800cd20:	63bb      	str	r3, [r7, #56]	; 0x38

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800cd22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cd24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd26:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	bfb8      	it	lt
 800cd2e:	425b      	neglt	r3, r3
 800cd30:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800cd32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd34:	021b      	lsls	r3, r3, #8
 800cd36:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint1616/uint32 = FixPoint1616 */
		pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800cd38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800cd3a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800cd3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd42:	62fb      	str	r3, [r7, #44]	; 0x2c
		/*
		 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
		 * values are small enough such that32 bits will not be
		 * exceeded.
		 */
		pwMult *= ((1 << 16) - xTalkCorrection);
 800cd44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd46:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800cd4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd4c:	fb02 f303 	mul.w	r3, r2, r3
 800cd50:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint3232 >> 16) = FixPoint1616 */
		pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800cd52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cd54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cd56:	4413      	add	r3, r2
 800cd58:	0c1b      	lsrs	r3, r3, #16
 800cd5a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
		pwMult += (1 << 16);
 800cd5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd5e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800cd62:	62fb      	str	r3, [r7, #44]	; 0x2c
		/*
		 * At this point the value will be 1.xx, therefore if we square
		 * the value this will exceed 32 bits. To address this perform
		 * a single shift to the right before the multiplication.
		 */
		pwMult >>= 1;
 800cd64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd66:	085b      	lsrs	r3, r3, #1
 800cd68:	62fb      	str	r3, [r7, #44]	; 0x2c
		/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
		pwMult = pwMult * pwMult;
 800cd6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd6c:	fb03 f303 	mul.w	r3, r3, r3
 800cd70:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint3430 >> 14) = Fix1616 */
		pwMult >>= 14;
 800cd72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd74:	0b9b      	lsrs	r3, r3, #14
 800cd76:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800cd78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cd7c:	fb02 f303 	mul.w	r3, r2, r3
 800cd80:	62bb      	str	r3, [r7, #40]	; 0x28

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800cd82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd84:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800cd88:	0c1b      	lsrs	r3, r3, #16
 800cd8a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800cd8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd8e:	fb03 f303 	mul.w	r3, r3, r3
 800cd92:	62bb      	str	r3, [r7, #40]	; 0x28

		sqr2 = sigmaEstimateP2;
 800cd94:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800cd98:	627b      	str	r3, [r7, #36]	; 0x24

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800cd9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd9c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800cda0:	0c1b      	lsrs	r3, r3, #16
 800cda2:	627b      	str	r3, [r7, #36]	; 0x24

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800cda4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cda6:	fb03 f303 	mul.w	r3, r3, r3
 800cdaa:	627b      	str	r3, [r7, #36]	; 0x24

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800cdac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cdae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdb0:	4413      	add	r3, r2
 800cdb2:	623b      	str	r3, [r7, #32]

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800cdb4:	6a38      	ldr	r0, [r7, #32]
 800cdb6:	f7fe fa8d 	bl	800b2d4 <VL53L0X_isqrt>
 800cdba:	61f8      	str	r0, [r7, #28]

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800cdbc:	69fb      	ldr	r3, [r7, #28]
 800cdbe:	041b      	lsls	r3, r3, #16
 800cdc0:	61fb      	str	r3, [r7, #28]
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800cdc2:	69fb      	ldr	r3, [r7, #28]
 800cdc4:	3332      	adds	r3, #50	; 0x32
 800cdc6:	4a3b      	ldr	r2, [pc, #236]	; (800ceb4 <VL53L0X_calc_sigma_estimate+0x418>)
 800cdc8:	fba2 2303 	umull	r2, r3, r2, r3
 800cdcc:	095a      	lsrs	r2, r3, #5
 800cdce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cdd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdd4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800cdd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800cddc:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800cde0:	fb02 f303 	mul.w	r3, r2, r3
 800cde4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800cde8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800cdec:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800cdf0:	3308      	adds	r3, #8
 800cdf2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		sigmaEstRtn		 /= 10000;
 800cdf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800cdfa:	4a2f      	ldr	r2, [pc, #188]	; (800ceb8 <VL53L0X_calc_sigma_estimate+0x41c>)
 800cdfc:	fba2 2303 	umull	r2, r3, r2, r3
 800ce00:	0b5b      	lsrs	r3, r3, #13
 800ce02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800ce06:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800ce0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ce0e:	429a      	cmp	r2, r3
 800ce10:	d903      	bls.n	800ce1a <VL53L0X_calc_sigma_estimate+0x37e>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800ce12:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ce16:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800ce1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800ce1e:	fb03 f303 	mul.w	r3, r3, r3
 800ce22:	62bb      	str	r3, [r7, #40]	; 0x28
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = cSigmaEstRef * cSigmaEstRef;
 800ce24:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ce28:	fb03 f303 	mul.w	r3, r3, r3
 800ce2c:	627b      	str	r3, [r7, #36]	; 0x24

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800ce2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce32:	4413      	add	r3, r2
 800ce34:	4618      	mov	r0, r3
 800ce36:	f7fe fa4d 	bl	800b2d4 <VL53L0X_isqrt>
 800ce3a:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800ce3c:	69bb      	ldr	r3, [r7, #24]
 800ce3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ce42:	fb02 f303 	mul.w	r3, r2, r3
 800ce46:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800ce4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d009      	beq.n	800ce64 <VL53L0X_calc_sigma_estimate+0x3c8>
 800ce50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d005      	beq.n	800ce64 <VL53L0X_calc_sigma_estimate+0x3c8>
 800ce58:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800ce5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ce60:	429a      	cmp	r2, r3
 800ce62:	d903      	bls.n	800ce6c <VL53L0X_calc_sigma_estimate+0x3d0>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800ce64:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ce68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800ce72:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681a      	ldr	r2, [r3, #0]
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		Status = VL53L0X_calc_dmax(
 800ce7e:	6939      	ldr	r1, [r7, #16]
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	9303      	str	r3, [sp, #12]
 800ce84:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ce88:	9302      	str	r3, [sp, #8]
 800ce8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800ce8e:	9301      	str	r3, [sp, #4]
 800ce90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ce92:	9300      	str	r3, [sp, #0]
 800ce94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce96:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ce98:	68f8      	ldr	r0, [r7, #12]
 800ce9a:	f7ff fce3 	bl	800c864 <VL53L0X_calc_dmax>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800cea4:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
}
 800cea8:	4618      	mov	r0, r3
 800ceaa:	37b8      	adds	r7, #184	; 0xb8
 800ceac:	46bd      	mov	sp, r7
 800ceae:	bd80      	pop	{r7, pc}
 800ceb0:	10624dd3 	.word	0x10624dd3
 800ceb4:	51eb851f 	.word	0x51eb851f
 800ceb8:	d1b71759 	.word	0xd1b71759

0800cebc <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800cebc:	b580      	push	{r7, lr}
 800cebe:	b090      	sub	sp, #64	; 0x40
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	60f8      	str	r0, [r7, #12]
 800cec4:	607a      	str	r2, [r7, #4]
 800cec6:	461a      	mov	r2, r3
 800cec8:	460b      	mov	r3, r1
 800ceca:	72fb      	strb	r3, [r7, #11]
 800cecc:	4613      	mov	r3, r2
 800cece:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ced0:	2300      	movs	r3, #0
 800ced2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800ced6:	2300      	movs	r3, #0
 800ced8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800cedc:	2300      	movs	r3, #0
 800cede:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800cee2:	2300      	movs	r3, #0
 800cee4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800cee8:	2300      	movs	r3, #0
 800ceea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800ceee:	2300      	movs	r3, #0
 800cef0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800cef4:	2300      	movs	r3, #0
 800cef6:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800cefa:	2300      	movs	r3, #0
 800cefc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800cf00:	2300      	movs	r3, #0
 800cf02:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800cf06:	2300      	movs	r3, #0
 800cf08:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800cf0e:	7afb      	ldrb	r3, [r7, #11]
 800cf10:	10db      	asrs	r3, r3, #3
 800cf12:	b2db      	uxtb	r3, r3
 800cf14:	f003 030f 	and.w	r3, r3, #15
 800cf18:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800cf1c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d017      	beq.n	800cf54 <VL53L0X_get_pal_range_status+0x98>
 800cf24:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cf28:	2b05      	cmp	r3, #5
 800cf2a:	d013      	beq.n	800cf54 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800cf2c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cf30:	2b07      	cmp	r3, #7
 800cf32:	d00f      	beq.n	800cf54 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800cf34:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cf38:	2b0c      	cmp	r3, #12
 800cf3a:	d00b      	beq.n	800cf54 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800cf3c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cf40:	2b0d      	cmp	r3, #13
 800cf42:	d007      	beq.n	800cf54 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800cf44:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cf48:	2b0e      	cmp	r3, #14
 800cf4a:	d003      	beq.n	800cf54 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800cf4c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cf50:	2b0f      	cmp	r3, #15
 800cf52:	d103      	bne.n	800cf5c <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800cf54:	2301      	movs	r3, #1
 800cf56:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800cf5a:	e002      	b.n	800cf62 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	}

	/* LastSignalRefMcps */
	if (Status == VL53L0X_ERROR_NONE)
 800cf62:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d107      	bne.n	800cf7a <VL53L0X_get_pal_range_status+0xbe>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800cf6a:	2201      	movs	r2, #1
 800cf6c:	21ff      	movs	r1, #255	; 0xff
 800cf6e:	68f8      	ldr	r0, [r7, #12]
 800cf70:	f000 fcba 	bl	800d8e8 <VL53L0X_WrByte>
 800cf74:	4603      	mov	r3, r0
 800cf76:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status == VL53L0X_ERROR_NONE)
 800cf7a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d109      	bne.n	800cf96 <VL53L0X_get_pal_range_status+0xda>
		Status = VL53L0X_RdWord(Dev,
 800cf82:	f107 0316 	add.w	r3, r7, #22
 800cf86:	461a      	mov	r2, r3
 800cf88:	21b6      	movs	r1, #182	; 0xb6
 800cf8a:	68f8      	ldr	r0, [r7, #12]
 800cf8c:	f000 fc38 	bl	800d800 <VL53L0X_RdWord>
 800cf90:	4603      	mov	r3, r0
 800cf92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			&tmpWord);

	LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800cf96:	8afb      	ldrh	r3, [r7, #22]
 800cf98:	025b      	lsls	r3, r3, #9
 800cf9a:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (Status == VL53L0X_ERROR_NONE)
 800cf9c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d107      	bne.n	800cfb4 <VL53L0X_get_pal_range_status+0xf8>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	21ff      	movs	r1, #255	; 0xff
 800cfa8:	68f8      	ldr	r0, [r7, #12]
 800cfaa:	f000 fc9d 	bl	800d8e8 <VL53L0X_WrByte>
 800cfae:	4603      	mov	r3, r0
 800cfb0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cfb8:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800cfbc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d109      	bne.n	800cfd8 <VL53L0X_get_pal_range_status+0x11c>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800cfc4:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800cfc8:	461a      	mov	r2, r3
 800cfca:	2100      	movs	r1, #0
 800cfcc:	68f8      	ldr	r0, [r7, #12]
 800cfce:	f7fc fc8b 	bl	80098e8 <VL53L0X_GetLimitCheckEnable>
 800cfd2:	4603      	mov	r3, r0
 800cfd4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800cfd8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d02e      	beq.n	800d03e <VL53L0X_get_pal_range_status+0x182>
 800cfe0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d12a      	bne.n	800d03e <VL53L0X_get_pal_range_status+0x182>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800cfe8:	f107 0310 	add.w	r3, r7, #16
 800cfec:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800cff0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cff2:	68f8      	ldr	r0, [r7, #12]
 800cff4:	f7ff fd52 	bl	800ca9c <VL53L0X_calc_sigma_estimate>
 800cff8:	4603      	mov	r3, r0
 800cffa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800cffe:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d002:	2b00      	cmp	r3, #0
 800d004:	d103      	bne.n	800d00e <VL53L0X_get_pal_range_status+0x152>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800d006:	693b      	ldr	r3, [r7, #16]
 800d008:	b29a      	uxth	r2, r3
 800d00a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d00c:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800d00e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d012:	2b00      	cmp	r3, #0
 800d014:	d113      	bne.n	800d03e <VL53L0X_get_pal_range_status+0x182>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800d016:	f107 0320 	add.w	r3, r7, #32
 800d01a:	461a      	mov	r2, r3
 800d01c:	2100      	movs	r1, #0
 800d01e:	68f8      	ldr	r0, [r7, #12]
 800d020:	f7fc fce6 	bl	80099f0 <VL53L0X_GetLimitCheckValue>
 800d024:	4603      	mov	r3, r0
 800d026:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800d02a:	6a3b      	ldr	r3, [r7, #32]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d006      	beq.n	800d03e <VL53L0X_get_pal_range_status+0x182>
				(SigmaEstimate > SigmaLimitValue))
 800d030:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d032:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800d034:	429a      	cmp	r2, r3
 800d036:	d902      	bls.n	800d03e <VL53L0X_get_pal_range_status+0x182>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800d038:	2301      	movs	r3, #1
 800d03a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800d03e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d042:	2b00      	cmp	r3, #0
 800d044:	d109      	bne.n	800d05a <VL53L0X_get_pal_range_status+0x19e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800d046:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800d04a:	461a      	mov	r2, r3
 800d04c:	2102      	movs	r1, #2
 800d04e:	68f8      	ldr	r0, [r7, #12]
 800d050:	f7fc fc4a 	bl	80098e8 <VL53L0X_GetLimitCheckEnable>
 800d054:	4603      	mov	r3, r0
 800d056:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800d05a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d017      	beq.n	800d092 <VL53L0X_get_pal_range_status+0x1d6>
 800d062:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d066:	2b00      	cmp	r3, #0
 800d068:	d113      	bne.n	800d092 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800d06a:	f107 031c 	add.w	r3, r7, #28
 800d06e:	461a      	mov	r2, r3
 800d070:	2102      	movs	r1, #2
 800d072:	68f8      	ldr	r0, [r7, #12]
 800d074:	f7fc fcbc 	bl	80099f0 <VL53L0X_GetLimitCheckValue>
 800d078:	4603      	mov	r3, r0
 800d07a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		if ((SignalRefClipValue > 0) &&
 800d07e:	69fb      	ldr	r3, [r7, #28]
 800d080:	2b00      	cmp	r3, #0
 800d082:	d006      	beq.n	800d092 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800d084:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800d086:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d088:	429a      	cmp	r2, r3
 800d08a:	d902      	bls.n	800d092 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800d08c:	2301      	movs	r3, #1
 800d08e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800d092:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d096:	2b00      	cmp	r3, #0
 800d098:	d109      	bne.n	800d0ae <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800d09a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d09e:	461a      	mov	r2, r3
 800d0a0:	2103      	movs	r1, #3
 800d0a2:	68f8      	ldr	r0, [r7, #12]
 800d0a4:	f7fc fc20 	bl	80098e8 <VL53L0X_GetLimitCheckEnable>
 800d0a8:	4603      	mov	r3, r0
 800d0aa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800d0ae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d023      	beq.n	800d0fe <VL53L0X_get_pal_range_status+0x242>
 800d0b6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d11f      	bne.n	800d0fe <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800d0be:	893b      	ldrh	r3, [r7, #8]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d102      	bne.n	800d0ca <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	637b      	str	r3, [r7, #52]	; 0x34
 800d0c8:	e005      	b.n	800d0d6 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	021a      	lsls	r2, r3, #8
 800d0ce:	893b      	ldrh	r3, [r7, #8]
 800d0d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0d4:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800d0d6:	f107 0318 	add.w	r3, r7, #24
 800d0da:	461a      	mov	r2, r3
 800d0dc:	2103      	movs	r1, #3
 800d0de:	68f8      	ldr	r0, [r7, #12]
 800d0e0:	f7fc fc86 	bl	80099f0 <VL53L0X_GetLimitCheckValue>
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800d0ea:	69bb      	ldr	r3, [r7, #24]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d006      	beq.n	800d0fe <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800d0f0:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800d0f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d202      	bcs.n	800d0fe <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800d0f8:	2301      	movs	r3, #1
 800d0fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d0fe:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d102:	2b00      	cmp	r3, #0
 800d104:	d14a      	bne.n	800d19c <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800d106:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800d10a:	2b01      	cmp	r3, #1
 800d10c:	d103      	bne.n	800d116 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800d10e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d110:	22ff      	movs	r2, #255	; 0xff
 800d112:	701a      	strb	r2, [r3, #0]
 800d114:	e042      	b.n	800d19c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800d116:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d11a:	2b01      	cmp	r3, #1
 800d11c:	d007      	beq.n	800d12e <VL53L0X_get_pal_range_status+0x272>
 800d11e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d122:	2b02      	cmp	r3, #2
 800d124:	d003      	beq.n	800d12e <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800d126:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d12a:	2b03      	cmp	r3, #3
 800d12c:	d103      	bne.n	800d136 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800d12e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d130:	2205      	movs	r2, #5
 800d132:	701a      	strb	r2, [r3, #0]
 800d134:	e032      	b.n	800d19c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800d136:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d13a:	2b06      	cmp	r3, #6
 800d13c:	d003      	beq.n	800d146 <VL53L0X_get_pal_range_status+0x28a>
 800d13e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d142:	2b09      	cmp	r3, #9
 800d144:	d103      	bne.n	800d14e <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800d146:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d148:	2204      	movs	r2, #4
 800d14a:	701a      	strb	r2, [r3, #0]
 800d14c:	e026      	b.n	800d19c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800d14e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d152:	2b08      	cmp	r3, #8
 800d154:	d007      	beq.n	800d166 <VL53L0X_get_pal_range_status+0x2aa>
 800d156:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d15a:	2b0a      	cmp	r3, #10
 800d15c:	d003      	beq.n	800d166 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800d15e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800d162:	2b01      	cmp	r3, #1
 800d164:	d103      	bne.n	800d16e <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800d166:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d168:	2203      	movs	r2, #3
 800d16a:	701a      	strb	r2, [r3, #0]
 800d16c:	e016      	b.n	800d19c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800d16e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d172:	2b04      	cmp	r3, #4
 800d174:	d003      	beq.n	800d17e <VL53L0X_get_pal_range_status+0x2c2>
 800d176:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800d17a:	2b01      	cmp	r3, #1
 800d17c:	d103      	bne.n	800d186 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800d17e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d180:	2202      	movs	r2, #2
 800d182:	701a      	strb	r2, [r3, #0]
 800d184:	e00a      	b.n	800d19c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800d186:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800d18a:	2b01      	cmp	r3, #1
 800d18c:	d103      	bne.n	800d196 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800d18e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d190:	2201      	movs	r2, #1
 800d192:	701a      	strb	r2, [r3, #0]
 800d194:	e002      	b.n	800d19c <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800d196:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d198:	2200      	movs	r2, #0
 800d19a:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800d19c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d19e:	781b      	ldrb	r3, [r3, #0]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d102      	bne.n	800d1aa <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800d1a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800d1aa:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800d1ae:	461a      	mov	r2, r3
 800d1b0:	2101      	movs	r1, #1
 800d1b2:	68f8      	ldr	r0, [r7, #12]
 800d1b4:	f7fc fb98 	bl	80098e8 <VL53L0X_GetLimitCheckEnable>
 800d1b8:	4603      	mov	r3, r0
 800d1ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800d1be:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d14f      	bne.n	800d266 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800d1c6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d003      	beq.n	800d1d6 <VL53L0X_get_pal_range_status+0x31a>
 800d1ce:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800d1d2:	2b01      	cmp	r3, #1
 800d1d4:	d103      	bne.n	800d1de <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800d1d6:	2301      	movs	r3, #1
 800d1d8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d1dc:	e002      	b.n	800d1e4 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800d1ea:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800d1ee:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d1f2:	2b04      	cmp	r3, #4
 800d1f4:	d003      	beq.n	800d1fe <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800d1f6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d103      	bne.n	800d206 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800d1fe:	2301      	movs	r3, #1
 800d200:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d204:	e002      	b.n	800d20c <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800d206:	2300      	movs	r3, #0
 800d208:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800d212:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800d216:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d003      	beq.n	800d226 <VL53L0X_get_pal_range_status+0x36a>
 800d21e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800d222:	2b01      	cmp	r3, #1
 800d224:	d103      	bne.n	800d22e <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800d226:	2301      	movs	r3, #1
 800d228:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d22c:	e002      	b.n	800d234 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800d22e:	2300      	movs	r3, #0
 800d230:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800d23a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800d23e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d242:	2b00      	cmp	r3, #0
 800d244:	d003      	beq.n	800d24e <VL53L0X_get_pal_range_status+0x392>
 800d246:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800d24a:	2b01      	cmp	r3, #1
 800d24c:	d103      	bne.n	800d256 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800d24e:	2301      	movs	r3, #1
 800d250:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d254:	e002      	b.n	800d25c <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800d256:	2300      	movs	r3, #0
 800d258:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800d262:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d266:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800d26a:	4618      	mov	r0, r3
 800d26c:	3740      	adds	r7, #64	; 0x40
 800d26e:	46bd      	mov	sp, r7
 800d270:	bd80      	pop	{r7, pc}

0800d272 <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800d272:	b580      	push	{r7, lr}
 800d274:	b086      	sub	sp, #24
 800d276:	af00      	add	r7, sp, #0
 800d278:	60f8      	str	r0, [r7, #12]
 800d27a:	60b9      	str	r1, [r7, #8]
 800d27c:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d27e:	2300      	movs	r3, #0
 800d280:	75fb      	strb	r3, [r7, #23]
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 800d282:	2102      	movs	r1, #2
 800d284:	68f8      	ldr	r0, [r7, #12]
 800d286:	f7fe f899 	bl	800b3bc <VL53L0X_get_info_from_device>
 800d28a:	4603      	mov	r3, r0
 800d28c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE) {
 800d28e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d292:	2b00      	cmp	r3, #0
 800d294:	d11c      	bne.n	800d2d0 <VL53L0X_check_part_used+0x5e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 800d29c:	75bb      	strb	r3, [r7, #22]

	if (ModuleIdInt == 0) {
 800d29e:	7dbb      	ldrb	r3, [r7, #22]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d107      	bne.n	800d2b4 <VL53L0X_check_part_used+0x42>
		*Revision = 0;
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	701a      	strb	r2, [r3, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	3340      	adds	r3, #64	; 0x40
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	701a      	strb	r2, [r3, #0]
 800d2b2:	e00d      	b.n	800d2d0 <VL53L0X_check_part_used+0x5e>
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 800d2ba:	68bb      	ldr	r3, [r7, #8]
 800d2bc:	701a      	strb	r2, [r3, #0]
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	33f3      	adds	r3, #243	; 0xf3
 800d2c2:	613b      	str	r3, [r7, #16]
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	3340      	adds	r3, #64	; 0x40
 800d2c8:	6939      	ldr	r1, [r7, #16]
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	f000 fc4a 	bl	800db64 <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d2d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	3718      	adds	r7, #24
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	bd80      	pop	{r7, pc}

0800d2dc <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800d2dc:	b5b0      	push	{r4, r5, r7, lr}
 800d2de:	b084      	sub	sp, #16
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
 800d2e4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	73fb      	strb	r3, [r7, #15]
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 800d2ea:	f107 030d 	add.w	r3, r7, #13
 800d2ee:	683a      	ldr	r2, [r7, #0]
 800d2f0:	4619      	mov	r1, r3
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f7ff ffbd 	bl	800d272 <VL53L0X_check_part_used>
 800d2f8:	4603      	mov	r3, r0
 800d2fa:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE) {
 800d2fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d300:	2b00      	cmp	r3, #0
 800d302:	d13b      	bne.n	800d37c <VL53L0X_get_device_info+0xa0>
		if (Revision == 0) {
 800d304:	7b7b      	ldrb	r3, [r7, #13]
 800d306:	2b00      	cmp	r3, #0
 800d308:	d108      	bne.n	800d31c <VL53L0X_get_device_info+0x40>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	4a30      	ldr	r2, [pc, #192]	; (800d3d0 <VL53L0X_get_device_info+0xf4>)
 800d30e:	461c      	mov	r4, r3
 800d310:	4613      	mov	r3, r2
 800d312:	cb07      	ldmia	r3!, {r0, r1, r2}
 800d314:	6020      	str	r0, [r4, #0]
 800d316:	6061      	str	r1, [r4, #4]
 800d318:	60a2      	str	r2, [r4, #8]
 800d31a:	e027      	b.n	800d36c <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 800d31c:	7b7b      	ldrb	r3, [r7, #13]
 800d31e:	2b22      	cmp	r3, #34	; 0x22
 800d320:	d80b      	bhi.n	800d33a <VL53L0X_get_device_info+0x5e>
 800d322:	7b7b      	ldrb	r3, [r7, #13]
 800d324:	2b20      	cmp	r3, #32
 800d326:	d008      	beq.n	800d33a <VL53L0X_get_device_info+0x5e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	4a2a      	ldr	r2, [pc, #168]	; (800d3d4 <VL53L0X_get_device_info+0xf8>)
 800d32c:	461c      	mov	r4, r3
 800d32e:	4613      	mov	r3, r2
 800d330:	cb07      	ldmia	r3!, {r0, r1, r2}
 800d332:	6020      	str	r0, [r4, #0]
 800d334:	6061      	str	r1, [r4, #4]
 800d336:	60a2      	str	r2, [r4, #8]
 800d338:	e018      	b.n	800d36c <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 800d33a:	7b7b      	ldrb	r3, [r7, #13]
 800d33c:	2b26      	cmp	r3, #38	; 0x26
 800d33e:	d808      	bhi.n	800d352 <VL53L0X_get_device_info+0x76>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	4a25      	ldr	r2, [pc, #148]	; (800d3d8 <VL53L0X_get_device_info+0xfc>)
 800d344:	461c      	mov	r4, r3
 800d346:	4613      	mov	r3, r2
 800d348:	cb07      	ldmia	r3!, {r0, r1, r2}
 800d34a:	6020      	str	r0, [r4, #0]
 800d34c:	6061      	str	r1, [r4, #4]
 800d34e:	60a2      	str	r2, [r4, #8]
 800d350:	e00c      	b.n	800d36c <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800d352:	683b      	ldr	r3, [r7, #0]
 800d354:	4a21      	ldr	r2, [pc, #132]	; (800d3dc <VL53L0X_get_device_info+0x100>)
 800d356:	461d      	mov	r5, r3
 800d358:	4614      	mov	r4, r2
 800d35a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d35c:	6028      	str	r0, [r5, #0]
 800d35e:	6069      	str	r1, [r5, #4]
 800d360:	60aa      	str	r2, [r5, #8]
 800d362:	60eb      	str	r3, [r5, #12]
 800d364:	6820      	ldr	r0, [r4, #0]
 800d366:	6128      	str	r0, [r5, #16]
 800d368:	7923      	ldrb	r3, [r4, #4]
 800d36a:	752b      	strb	r3, [r5, #20]
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 800d36c:	683b      	ldr	r3, [r7, #0]
 800d36e:	3320      	adds	r3, #32
 800d370:	491b      	ldr	r1, [pc, #108]	; (800d3e0 <VL53L0X_get_device_info+0x104>)
 800d372:	461a      	mov	r2, r3
 800d374:	460b      	mov	r3, r1
 800d376:	cb03      	ldmia	r3!, {r0, r1}
 800d378:	6010      	str	r0, [r2, #0]
 800d37a:	6051      	str	r1, [r2, #4]
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d37c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d108      	bne.n	800d396 <VL53L0X_get_device_info+0xba>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800d384:	683b      	ldr	r3, [r7, #0]
 800d386:	3360      	adds	r3, #96	; 0x60
 800d388:	461a      	mov	r2, r3
 800d38a:	21c0      	movs	r1, #192	; 0xc0
 800d38c:	6878      	ldr	r0, [r7, #4]
 800d38e:	f000 f9b1 	bl	800d6f4 <VL53L0X_RdByte>
 800d392:	4603      	mov	r3, r0
 800d394:	73fb      	strb	r3, [r7, #15]
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d112      	bne.n	800d3c4 <VL53L0X_get_device_info+0xe8>
		Status = VL53L0X_RdByte(Dev,
 800d39e:	f107 030e 	add.w	r3, r7, #14
 800d3a2:	461a      	mov	r2, r3
 800d3a4:	21c2      	movs	r1, #194	; 0xc2
 800d3a6:	6878      	ldr	r0, [r7, #4]
 800d3a8:	f000 f9a4 	bl	800d6f4 <VL53L0X_RdByte>
 800d3ac:	4603      	mov	r3, r0
 800d3ae:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 800d3b0:	683b      	ldr	r3, [r7, #0]
 800d3b2:	2201      	movs	r2, #1
 800d3b4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 800d3b8:	7bbb      	ldrb	r3, [r7, #14]
 800d3ba:	091b      	lsrs	r3, r3, #4
 800d3bc:	b2da      	uxtb	r2, r3
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 800d3be:	683b      	ldr	r3, [r7, #0]
 800d3c0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	}

	return Status;
 800d3c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	3710      	adds	r7, #16
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	bdb0      	pop	{r4, r5, r7, pc}
 800d3d0:	0800e450 	.word	0x0800e450
 800d3d4:	0800e45c 	.word	0x0800e45c
 800d3d8:	0800e468 	.word	0x0800e468
 800d3dc:	0800e474 	.word	0x0800e474
 800d3e0:	0800e48c 	.word	0x0800e48c

0800d3e4 <vl53l0x_init>:
#include "vl53l0x_init.h"

//ContinuousRanging
VL53L0X_Error vl53l0x_init(VL53L0X_DEV pMyDevice, VL53L0X_Version_t *pVersion, VL53L0X_DeviceInfo_t *pDeviceInfo, uint8_t address){
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b088      	sub	sp, #32
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	60f8      	str	r0, [r7, #12]
 800d3ec:	60b9      	str	r1, [r7, #8]
 800d3ee:	607a      	str	r2, [r7, #4]
 800d3f0:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	77fb      	strb	r3, [r7, #31]
    
	int32_t status_int;

    status_int = VL53L0X_GetVersion(pVersion);
 800d3f6:	68b8      	ldr	r0, [r7, #8]
 800d3f8:	f7fb fbc2 	bl	8008b80 <VL53L0X_GetVersion>
 800d3fc:	4603      	mov	r3, r0
 800d3fe:	61bb      	str	r3, [r7, #24]
    if (status_int != 0){
 800d400:	69bb      	ldr	r3, [r7, #24]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d001      	beq.n	800d40a <vl53l0x_init+0x26>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d406:	23ec      	movs	r3, #236	; 0xec
 800d408:	77fb      	strb	r3, [r7, #31]
    }
    HAL_Delay(10);
 800d40a:	200a      	movs	r0, #10
 800d40c:	f7f8 f994 	bl	8005738 <HAL_Delay>


    if(Status == VL53L0X_ERROR_NONE){
 800d410:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d414:	2b00      	cmp	r3, #0
 800d416:	d104      	bne.n	800d422 <vl53l0x_init+0x3e>
    	Status = VL53L0X_DataInit(pMyDevice); // Data initialization
 800d418:	68f8      	ldr	r0, [r7, #12]
 800d41a:	f7fb fc1d 	bl	8008c58 <VL53L0X_DataInit>
 800d41e:	4603      	mov	r3, r0
 800d420:	77fb      	strb	r3, [r7, #31]
    }
    HAL_Delay(10);
 800d422:	200a      	movs	r0, #10
 800d424:	f7f8 f988 	bl	8005738 <HAL_Delay>

    if(Status == VL53L0X_ERROR_NONE){
 800d428:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d10d      	bne.n	800d44c <vl53l0x_init+0x68>
    	HAL_Delay(10);
 800d430:	200a      	movs	r0, #10
 800d432:	f7f8 f981 	bl	8005738 <HAL_Delay>
    	Status = VL53L0X_SetDeviceAddress(pMyDevice, address);
 800d436:	78fb      	ldrb	r3, [r7, #3]
 800d438:	4619      	mov	r1, r3
 800d43a:	68f8      	ldr	r0, [r7, #12]
 800d43c:	f7fb fbf3 	bl	8008c26 <VL53L0X_SetDeviceAddress>
 800d440:	4603      	mov	r3, r0
 800d442:	77fb      	strb	r3, [r7, #31]
    	pMyDevice->I2cDevAddr = address;
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	78fa      	ldrb	r2, [r7, #3]
 800d448:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
    }
    HAL_Delay(10);
 800d44c:	200a      	movs	r0, #10
 800d44e:	f7f8 f973 	bl	8005738 <HAL_Delay>

    if(Status == VL53L0X_ERROR_NONE){
 800d452:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d105      	bne.n	800d466 <vl53l0x_init+0x82>
    	Status = VL53L0X_GetDeviceInfo(pMyDevice, pDeviceInfo);
 800d45a:	6879      	ldr	r1, [r7, #4]
 800d45c:	68f8      	ldr	r0, [r7, #12]
 800d45e:	f7fb fba9 	bl	8008bb4 <VL53L0X_GetDeviceInfo>
 800d462:	4603      	mov	r3, r0
 800d464:	77fb      	strb	r3, [r7, #31]
    }
    HAL_Delay(10);
 800d466:	200a      	movs	r0, #10
 800d468:	f7f8 f966 	bl	8005738 <HAL_Delay>

    if(Status == VL53L0X_ERROR_NONE){
 800d46c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d470:	2b00      	cmp	r3, #0
 800d472:	d104      	bne.n	800d47e <vl53l0x_init+0x9a>
        Status = VL53L0X_StaticInit(pMyDevice); // Device Initialization
 800d474:	68f8      	ldr	r0, [r7, #12]
 800d476:	f7fb fcf9 	bl	8008e6c <VL53L0X_StaticInit>
 800d47a:	4603      	mov	r3, r0
 800d47c:	77fb      	strb	r3, [r7, #31]
    }
    HAL_Delay(10);
 800d47e:	200a      	movs	r0, #10
 800d480:	f7f8 f95a 	bl	8005738 <HAL_Delay>
    uint32_t refSpadCount;
    uint8_t isApertureSpads;
    uint8_t VhvSettings;
    uint8_t PhaseCal;

    if(Status == VL53L0X_ERROR_NONE){
 800d484:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d109      	bne.n	800d4a0 <vl53l0x_init+0xbc>
    	Status = VL53L0X_PerformRefCalibration(pMyDevice, &VhvSettings, &PhaseCal); // Device Initialization
 800d48c:	f107 0211 	add.w	r2, r7, #17
 800d490:	f107 0312 	add.w	r3, r7, #18
 800d494:	4619      	mov	r1, r3
 800d496:	68f8      	ldr	r0, [r7, #12]
 800d498:	f7fc fb9e 	bl	8009bd8 <VL53L0X_PerformRefCalibration>
 800d49c:	4603      	mov	r3, r0
 800d49e:	77fb      	strb	r3, [r7, #31]
    }
    HAL_Delay(10);
 800d4a0:	200a      	movs	r0, #10
 800d4a2:	f7f8 f949 	bl	8005738 <HAL_Delay>

    if(Status == VL53L0X_ERROR_NONE){
 800d4a6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d109      	bne.n	800d4c2 <vl53l0x_init+0xde>
    	Status = VL53L0X_PerformRefSpadManagement(pMyDevice, &refSpadCount, &isApertureSpads); // Device Initialization
 800d4ae:	f107 0213 	add.w	r2, r7, #19
 800d4b2:	f107 0314 	add.w	r3, r7, #20
 800d4b6:	4619      	mov	r1, r3
 800d4b8:	68f8      	ldr	r0, [r7, #12]
 800d4ba:	f7fc ffe5 	bl	800a488 <VL53L0X_PerformRefSpadManagement>
 800d4be:	4603      	mov	r3, r0
 800d4c0:	77fb      	strb	r3, [r7, #31]
    }
    HAL_Delay(10);
 800d4c2:	200a      	movs	r0, #10
 800d4c4:	f7f8 f938 	bl	8005738 <HAL_Delay>

    if(Status == VL53L0X_ERROR_NONE){
 800d4c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d105      	bne.n	800d4dc <vl53l0x_init+0xf8>
        Status = VL53L0X_SetDeviceMode(pMyDevice, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING); // Setup in single ranging mode
 800d4d0:	2101      	movs	r1, #1
 800d4d2:	68f8      	ldr	r0, [r7, #12]
 800d4d4:	f7fb fedc 	bl	8009290 <VL53L0X_SetDeviceMode>
 800d4d8:	4603      	mov	r3, r0
 800d4da:	77fb      	strb	r3, [r7, #31]
    }
    if (Status == VL53L0X_ERROR_NONE) {
 800d4dc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d106      	bne.n	800d4f2 <vl53l0x_init+0x10e>
    	Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pMyDevice, 20000);
 800d4e4:	f644 6120 	movw	r1, #20000	; 0x4e20
 800d4e8:	68f8      	ldr	r0, [r7, #12]
 800d4ea:	f7fb ff2c 	bl	8009346 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	77fb      	strb	r3, [r7, #31]
    }
    if (Status == VL53L0X_ERROR_NONE) {
 800d4f2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d106      	bne.n	800d508 <vl53l0x_init+0x124>
        Status = VL53L0X_SetLimitCheckEnable(pMyDevice,
 800d4fa:	2201      	movs	r2, #1
 800d4fc:	2100      	movs	r1, #0
 800d4fe:	68f8      	ldr	r0, [r7, #12]
 800d500:	f7fc f966 	bl	80097d0 <VL53L0X_SetLimitCheckEnable>
 800d504:	4603      	mov	r3, r0
 800d506:	77fb      	strb	r3, [r7, #31]
        		VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
    }
    if (Status == VL53L0X_ERROR_NONE) {
 800d508:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d106      	bne.n	800d51e <vl53l0x_init+0x13a>
        Status = VL53L0X_SetLimitCheckEnable(pMyDevice,
 800d510:	2201      	movs	r2, #1
 800d512:	2101      	movs	r1, #1
 800d514:	68f8      	ldr	r0, [r7, #12]
 800d516:	f7fc f95b 	bl	80097d0 <VL53L0X_SetLimitCheckEnable>
 800d51a:	4603      	mov	r3, r0
 800d51c:	77fb      	strb	r3, [r7, #31]
        		VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
    }

    if (Status == VL53L0X_ERROR_NONE) {
 800d51e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d107      	bne.n	800d536 <vl53l0x_init+0x152>
        Status = VL53L0X_SetLimitCheckValue(pMyDevice,
 800d526:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d52a:	2101      	movs	r1, #1
 800d52c:	68f8      	ldr	r0, [r7, #12]
 800d52e:	f7fc f9fd 	bl	800992c <VL53L0X_SetLimitCheckValue>
 800d532:	4603      	mov	r3, r0
 800d534:	77fb      	strb	r3, [r7, #31]
        		VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
        		(FixPoint1616_t)(0.25*65536));
	}
    if (Status == VL53L0X_ERROR_NONE) {
 800d536:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d107      	bne.n	800d54e <vl53l0x_init+0x16a>
        Status = VL53L0X_SetLimitCheckValue(pMyDevice,
 800d53e:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 800d542:	2100      	movs	r1, #0
 800d544:	68f8      	ldr	r0, [r7, #12]
 800d546:	f7fc f9f1 	bl	800992c <VL53L0X_SetLimitCheckValue>
 800d54a:	4603      	mov	r3, r0
 800d54c:	77fb      	strb	r3, [r7, #31]
        		VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
        		(FixPoint1616_t)(18*65536));
    }
    if (Status == VL53L0X_ERROR_NONE) {
 800d54e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d106      	bne.n	800d564 <vl53l0x_init+0x180>
          Status = VL53L0X_SetLimitCheckEnable(pMyDevice, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 800d556:	2201      	movs	r2, #1
 800d558:	2101      	movs	r1, #1
 800d55a:	68f8      	ldr	r0, [r7, #12]
 800d55c:	f7fc f938 	bl	80097d0 <VL53L0X_SetLimitCheckEnable>
 800d560:	4603      	mov	r3, r0
 800d562:	77fb      	strb	r3, [r7, #31]
    }
    if (Status == VL53L0X_ERROR_NONE) {
 800d564:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d106      	bne.n	800d57a <vl53l0x_init+0x196>
         Status = VL53L0X_SetLimitCheckValue(pMyDevice,
 800d56c:	4a0c      	ldr	r2, [pc, #48]	; (800d5a0 <vl53l0x_init+0x1bc>)
 800d56e:	2101      	movs	r1, #1
 800d570:	68f8      	ldr	r0, [r7, #12]
 800d572:	f7fc f9db 	bl	800992c <VL53L0X_SetLimitCheckValue>
 800d576:	4603      	mov	r3, r0
 800d578:	77fb      	strb	r3, [r7, #31]
        		  VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1.5*65535);
    }
    HAL_Delay(10);
 800d57a:	200a      	movs	r0, #10
 800d57c:	f7f8 f8dc 	bl	8005738 <HAL_Delay>
    if(Status == VL53L0X_ERROR_NONE){
 800d580:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d584:	2b00      	cmp	r3, #0
 800d586:	d104      	bne.n	800d592 <vl53l0x_init+0x1ae>
    	Status = VL53L0X_StartMeasurement(pMyDevice);
 800d588:	68f8      	ldr	r0, [r7, #12]
 800d58a:	f7fc fba1 	bl	8009cd0 <VL53L0X_StartMeasurement>
 800d58e:	4603      	mov	r3, r0
 800d590:	77fb      	strb	r3, [r7, #31]
    }
    return Status;
 800d592:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d596:	4618      	mov	r0, r3
 800d598:	3720      	adds	r7, #32
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	00017ffe 	.word	0x00017ffe

0800d5a4 <vl53l0x_GetRanging_now>:

VL53L0X_Error vl53l0x_GetRanging_now(VL53L0X_DEV pMyDevice, uint16_t *result) {
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b08c      	sub	sp, #48	; 0x30
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	6078      	str	r0, [r7, #4]
 800d5ac:	6039      	str	r1, [r7, #0]
	VL53L0X_RangingMeasurementData_t RangingMeasurementData;
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData = &RangingMeasurementData;
 800d5ae:	f107 030c 	add.w	r3, r7, #12
 800d5b2:	62bb      	str	r3, [r7, #40]	; 0x28
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	Status = WaitMeasurementDataReady(pMyDevice);
 800d5ba:	6878      	ldr	r0, [r7, #4]
 800d5bc:	f000 f828 	bl	800d610 <WaitMeasurementDataReady>
 800d5c0:	4603      	mov	r3, r0
 800d5c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if(Status == VL53L0X_ERROR_NONE){
 800d5c6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d11a      	bne.n	800d604 <vl53l0x_GetRanging_now+0x60>
		Status = VL53L0X_GetRangingMeasurementData(pMyDevice, pRangingMeasurementData);
 800d5ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f7fc fc49 	bl	8009e68 <VL53L0X_GetRangingMeasurementData>
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		VL53L0X_ClearInterruptMask(pMyDevice, VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY);
 800d5dc:	2104      	movs	r1, #4
 800d5de:	6878      	ldr	r0, [r7, #4]
 800d5e0:	f7fc fef0 	bl	800a3c4 <VL53L0X_ClearInterruptMask>
		VL53L0X_PollingDelay(pMyDevice);
 800d5e4:	6878      	ldr	r0, [r7, #4]
 800d5e6:	f000 fa01 	bl	800d9ec <VL53L0X_PollingDelay>
		if(pRangingMeasurementData->RangeStatus == 0){
 800d5ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5ec:	7e1b      	ldrb	r3, [r3, #24]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d104      	bne.n	800d5fc <vl53l0x_GetRanging_now+0x58>
			*result = pRangingMeasurementData->RangeMilliMeter;
 800d5f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5f4:	891a      	ldrh	r2, [r3, #8]
 800d5f6:	683b      	ldr	r3, [r7, #0]
 800d5f8:	801a      	strh	r2, [r3, #0]
 800d5fa:	e003      	b.n	800d604 <vl53l0x_GetRanging_now+0x60>
		} else {
			*result = 8000;
 800d5fc:	683b      	ldr	r3, [r7, #0]
 800d5fe:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800d602:	801a      	strh	r2, [r3, #0]
		}
	}
	return Status;
 800d604:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d608:	4618      	mov	r0, r3
 800d60a:	3730      	adds	r7, #48	; 0x30
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}

0800d610 <WaitMeasurementDataReady>:
    }

    return Status;
}

VL53L0X_Error WaitMeasurementDataReady(VL53L0X_DEV Dev) {
 800d610:	b580      	push	{r7, lr}
 800d612:	b086      	sub	sp, #24
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d618:	2300      	movs	r3, #0
 800d61a:	75fb      	strb	r3, [r7, #23]
    uint8_t NewDatReady=0;
 800d61c:	2300      	movs	r3, #0
 800d61e:	73fb      	strb	r3, [r7, #15]
    uint32_t LoopNb;

    // Wait until it finished
    // use timeout to avoid deadlock
    if (Status == VL53L0X_ERROR_NONE) {
 800d620:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d11e      	bne.n	800d666 <WaitMeasurementDataReady+0x56>
        LoopNb = 0;
 800d628:	2300      	movs	r3, #0
 800d62a:	613b      	str	r3, [r7, #16]
        do {
            Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDatReady);
 800d62c:	f107 030f 	add.w	r3, r7, #15
 800d630:	4619      	mov	r1, r3
 800d632:	6878      	ldr	r0, [r7, #4]
 800d634:	f7fc fbd8 	bl	8009de8 <VL53L0X_GetMeasurementDataReady>
 800d638:	4603      	mov	r3, r0
 800d63a:	75fb      	strb	r3, [r7, #23]
            if ((NewDatReady == 0x01) || Status != VL53L0X_ERROR_NONE) {
 800d63c:	7bfb      	ldrb	r3, [r7, #15]
 800d63e:	2b01      	cmp	r3, #1
 800d640:	d00c      	beq.n	800d65c <WaitMeasurementDataReady+0x4c>
 800d642:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d108      	bne.n	800d65c <WaitMeasurementDataReady+0x4c>
                break;
            }
            LoopNb = LoopNb + 1;
 800d64a:	693b      	ldr	r3, [r7, #16]
 800d64c:	3301      	adds	r3, #1
 800d64e:	613b      	str	r3, [r7, #16]
            VL53L0X_PollingDelay(Dev);
 800d650:	6878      	ldr	r0, [r7, #4]
 800d652:	f000 f9cb 	bl	800d9ec <VL53L0X_PollingDelay>
        } while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800d656:	693b      	ldr	r3, [r7, #16]
 800d658:	2bc7      	cmp	r3, #199	; 0xc7
 800d65a:	d9e7      	bls.n	800d62c <WaitMeasurementDataReady+0x1c>

        if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800d65c:	693b      	ldr	r3, [r7, #16]
 800d65e:	2bc7      	cmp	r3, #199	; 0xc7
 800d660:	d901      	bls.n	800d666 <WaitMeasurementDataReady+0x56>
            Status = VL53L0X_ERROR_TIME_OUT;
 800d662:	23f9      	movs	r3, #249	; 0xf9
 800d664:	75fb      	strb	r3, [r7, #23]
        }
    }

    return Status;
 800d666:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d66a:	4618      	mov	r0, r3
 800d66c:	3718      	adds	r7, #24
 800d66e:	46bd      	mov	sp, r7
 800d670:	bd80      	pop	{r7, pc}

0800d672 <_I2CWrite>:
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Exported functions --------------------------------------------------------*/
    
int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800d672:	b580      	push	{r7, lr}
 800d674:	b088      	sub	sp, #32
 800d676:	af02      	add	r7, sp, #8
 800d678:	60f8      	str	r0, [r7, #12]
 800d67a:	60b9      	str	r1, [r7, #8]
 800d67c:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	330a      	adds	r3, #10
 800d682:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800d690:	b299      	uxth	r1, r3
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	b29a      	uxth	r2, r3
 800d696:	697b      	ldr	r3, [r7, #20]
 800d698:	9300      	str	r3, [sp, #0]
 800d69a:	4613      	mov	r3, r2
 800d69c:	68ba      	ldr	r2, [r7, #8]
 800d69e:	f7f8 fcb1 	bl	8006004 <HAL_I2C_Master_Transmit>
 800d6a2:	4603      	mov	r3, r0
 800d6a4:	613b      	str	r3, [r7, #16]
    
    return status;
 800d6a6:	693b      	ldr	r3, [r7, #16]
}
 800d6a8:	4618      	mov	r0, r3
 800d6aa:	3718      	adds	r7, #24
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	bd80      	pop	{r7, pc}

0800d6b0 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b088      	sub	sp, #32
 800d6b4:	af02      	add	r7, sp, #8
 800d6b6:	60f8      	str	r0, [r7, #12]
 800d6b8:	60b9      	str	r1, [r7, #8]
 800d6ba:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	330a      	adds	r3, #10
 800d6c0:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800d6ce:	f043 0301 	orr.w	r3, r3, #1
 800d6d2:	b2db      	uxtb	r3, r3
 800d6d4:	b299      	uxth	r1, r3
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	b29a      	uxth	r2, r3
 800d6da:	697b      	ldr	r3, [r7, #20]
 800d6dc:	9300      	str	r3, [sp, #0]
 800d6de:	4613      	mov	r3, r2
 800d6e0:	68ba      	ldr	r2, [r7, #8]
 800d6e2:	f7f8 fd8d 	bl	8006200 <HAL_I2C_Master_Receive>
 800d6e6:	4603      	mov	r3, r0
 800d6e8:	613b      	str	r3, [r7, #16]
    
    return status;
 800d6ea:	693b      	ldr	r3, [r7, #16]
}
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	3718      	adds	r7, #24
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bd80      	pop	{r7, pc}

0800d6f4 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800d6f4:	b580      	push	{r7, lr}
 800d6f6:	b086      	sub	sp, #24
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	60f8      	str	r0, [r7, #12]
 800d6fc:	460b      	mov	r3, r1
 800d6fe:	607a      	str	r2, [r7, #4]
 800d700:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d702:	2300      	movs	r3, #0
 800d704:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800d706:	f107 030b 	add.w	r3, r7, #11
 800d70a:	2201      	movs	r2, #1
 800d70c:	4619      	mov	r1, r3
 800d70e:	68f8      	ldr	r0, [r7, #12]
 800d710:	f7ff ffaf 	bl	800d672 <_I2CWrite>
 800d714:	6138      	str	r0, [r7, #16]
    
    if( status_int ){
 800d716:	693b      	ldr	r3, [r7, #16]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d002      	beq.n	800d722 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d71c:	23ec      	movs	r3, #236	; 0xec
 800d71e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d720:	e00c      	b.n	800d73c <VL53L0X_RdByte+0x48>
    }
    
    status_int = _I2CRead(Dev, data, 1);
 800d722:	2201      	movs	r2, #1
 800d724:	6879      	ldr	r1, [r7, #4]
 800d726:	68f8      	ldr	r0, [r7, #12]
 800d728:	f7ff ffc2 	bl	800d6b0 <_I2CRead>
 800d72c:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 800d72e:	693b      	ldr	r3, [r7, #16]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d002      	beq.n	800d73a <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d734:	23ec      	movs	r3, #236	; 0xec
 800d736:	75fb      	strb	r3, [r7, #23]
 800d738:	e000      	b.n	800d73c <VL53L0X_RdByte+0x48>
    }
done:
 800d73a:	bf00      	nop
    return Status;
 800d73c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d740:	4618      	mov	r0, r3
 800d742:	3718      	adds	r7, #24
 800d744:	46bd      	mov	sp, r7
 800d746:	bd80      	pop	{r7, pc}

0800d748 <VL53L0X_WriteMulti>:

uint8_t _I2CBuffer[64];


// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800d748:	b580      	push	{r7, lr}
 800d74a:	b086      	sub	sp, #24
 800d74c:	af00      	add	r7, sp, #0
 800d74e:	60f8      	str	r0, [r7, #12]
 800d750:	607a      	str	r2, [r7, #4]
 800d752:	603b      	str	r3, [r7, #0]
 800d754:	460b      	mov	r3, r1
 800d756:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d758:	2300      	movs	r3, #0
 800d75a:	75fb      	strb	r3, [r7, #23]
    
    if (count > sizeof(_I2CBuffer) - 1) {
 800d75c:	683b      	ldr	r3, [r7, #0]
 800d75e:	2b3f      	cmp	r3, #63	; 0x3f
 800d760:	d902      	bls.n	800d768 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800d762:	f06f 0303 	mvn.w	r3, #3
 800d766:	e016      	b.n	800d796 <VL53L0X_WriteMulti+0x4e>
    }
    
    _I2CBuffer[0] = index;
 800d768:	4a0d      	ldr	r2, [pc, #52]	; (800d7a0 <VL53L0X_WriteMulti+0x58>)
 800d76a:	7afb      	ldrb	r3, [r7, #11]
 800d76c:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800d76e:	683a      	ldr	r2, [r7, #0]
 800d770:	6879      	ldr	r1, [r7, #4]
 800d772:	480c      	ldr	r0, [pc, #48]	; (800d7a4 <VL53L0X_WriteMulti+0x5c>)
 800d774:	f000 f9c0 	bl	800daf8 <memcpy>
    
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	3301      	adds	r3, #1
 800d77c:	461a      	mov	r2, r3
 800d77e:	4908      	ldr	r1, [pc, #32]	; (800d7a0 <VL53L0X_WriteMulti+0x58>)
 800d780:	68f8      	ldr	r0, [r7, #12]
 800d782:	f7ff ff76 	bl	800d672 <_I2CWrite>
 800d786:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 800d788:	693b      	ldr	r3, [r7, #16]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d001      	beq.n	800d792 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d78e:	23ec      	movs	r3, #236	; 0xec
 800d790:	75fb      	strb	r3, [r7, #23]
    }
    
    return Status;
 800d792:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d796:	4618      	mov	r0, r3
 800d798:	3718      	adds	r7, #24
 800d79a:	46bd      	mov	sp, r7
 800d79c:	bd80      	pop	{r7, pc}
 800d79e:	bf00      	nop
 800d7a0:	20001ff4 	.word	0x20001ff4
 800d7a4:	20001ff5 	.word	0x20001ff5

0800d7a8 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b086      	sub	sp, #24
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	60f8      	str	r0, [r7, #12]
 800d7b0:	607a      	str	r2, [r7, #4]
 800d7b2:	603b      	str	r3, [r7, #0]
 800d7b4:	460b      	mov	r3, r1
 800d7b6:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    
    status_int = _I2CWrite(Dev, &index, 1);
 800d7bc:	f107 030b 	add.w	r3, r7, #11
 800d7c0:	2201      	movs	r2, #1
 800d7c2:	4619      	mov	r1, r3
 800d7c4:	68f8      	ldr	r0, [r7, #12]
 800d7c6:	f7ff ff54 	bl	800d672 <_I2CWrite>
 800d7ca:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d002      	beq.n	800d7d8 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d7d2:	23ec      	movs	r3, #236	; 0xec
 800d7d4:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d7d6:	e00c      	b.n	800d7f2 <VL53L0X_ReadMulti+0x4a>
    }
    
    status_int = _I2CRead(Dev, pdata, count);
 800d7d8:	683a      	ldr	r2, [r7, #0]
 800d7da:	6879      	ldr	r1, [r7, #4]
 800d7dc:	68f8      	ldr	r0, [r7, #12]
 800d7de:	f7ff ff67 	bl	800d6b0 <_I2CRead>
 800d7e2:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 800d7e4:	693b      	ldr	r3, [r7, #16]
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d002      	beq.n	800d7f0 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d7ea:	23ec      	movs	r3, #236	; 0xec
 800d7ec:	75fb      	strb	r3, [r7, #23]
 800d7ee:	e000      	b.n	800d7f2 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800d7f0:	bf00      	nop
    return Status;
 800d7f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	3718      	adds	r7, #24
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	bd80      	pop	{r7, pc}
	...

0800d800 <VL53L0X_RdWord>:


VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800d800:	b580      	push	{r7, lr}
 800d802:	b086      	sub	sp, #24
 800d804:	af00      	add	r7, sp, #0
 800d806:	60f8      	str	r0, [r7, #12]
 800d808:	460b      	mov	r3, r1
 800d80a:	607a      	str	r2, [r7, #4]
 800d80c:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d80e:	2300      	movs	r3, #0
 800d810:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800d812:	f107 030b 	add.w	r3, r7, #11
 800d816:	2201      	movs	r2, #1
 800d818:	4619      	mov	r1, r3
 800d81a:	68f8      	ldr	r0, [r7, #12]
 800d81c:	f7ff ff29 	bl	800d672 <_I2CWrite>
 800d820:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800d822:	693b      	ldr	r3, [r7, #16]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d002      	beq.n	800d82e <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d828:	23ec      	movs	r3, #236	; 0xec
 800d82a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d82c:	e017      	b.n	800d85e <VL53L0X_RdWord+0x5e>
    }
    
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800d82e:	2202      	movs	r2, #2
 800d830:	490e      	ldr	r1, [pc, #56]	; (800d86c <VL53L0X_RdWord+0x6c>)
 800d832:	68f8      	ldr	r0, [r7, #12]
 800d834:	f7ff ff3c 	bl	800d6b0 <_I2CRead>
 800d838:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d002      	beq.n	800d846 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d840:	23ec      	movs	r3, #236	; 0xec
 800d842:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d844:	e00b      	b.n	800d85e <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800d846:	4b09      	ldr	r3, [pc, #36]	; (800d86c <VL53L0X_RdWord+0x6c>)
 800d848:	781b      	ldrb	r3, [r3, #0]
 800d84a:	b29b      	uxth	r3, r3
 800d84c:	021b      	lsls	r3, r3, #8
 800d84e:	b29a      	uxth	r2, r3
 800d850:	4b06      	ldr	r3, [pc, #24]	; (800d86c <VL53L0X_RdWord+0x6c>)
 800d852:	785b      	ldrb	r3, [r3, #1]
 800d854:	b29b      	uxth	r3, r3
 800d856:	4413      	add	r3, r2
 800d858:	b29a      	uxth	r2, r3
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	801a      	strh	r2, [r3, #0]
done:
    return Status;
 800d85e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d862:	4618      	mov	r0, r3
 800d864:	3718      	adds	r7, #24
 800d866:	46bd      	mov	sp, r7
 800d868:	bd80      	pop	{r7, pc}
 800d86a:	bf00      	nop
 800d86c:	20001ff4 	.word	0x20001ff4

0800d870 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800d870:	b580      	push	{r7, lr}
 800d872:	b086      	sub	sp, #24
 800d874:	af00      	add	r7, sp, #0
 800d876:	60f8      	str	r0, [r7, #12]
 800d878:	460b      	mov	r3, r1
 800d87a:	607a      	str	r2, [r7, #4]
 800d87c:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d87e:	2300      	movs	r3, #0
 800d880:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800d882:	f107 030b 	add.w	r3, r7, #11
 800d886:	2201      	movs	r2, #1
 800d888:	4619      	mov	r1, r3
 800d88a:	68f8      	ldr	r0, [r7, #12]
 800d88c:	f7ff fef1 	bl	800d672 <_I2CWrite>
 800d890:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 800d892:	693b      	ldr	r3, [r7, #16]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d002      	beq.n	800d89e <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d898:	23ec      	movs	r3, #236	; 0xec
 800d89a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d89c:	e01b      	b.n	800d8d6 <VL53L0X_RdDWord+0x66>
    }
    
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800d89e:	2204      	movs	r2, #4
 800d8a0:	4910      	ldr	r1, [pc, #64]	; (800d8e4 <VL53L0X_RdDWord+0x74>)
 800d8a2:	68f8      	ldr	r0, [r7, #12]
 800d8a4:	f7ff ff04 	bl	800d6b0 <_I2CRead>
 800d8a8:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 800d8aa:	693b      	ldr	r3, [r7, #16]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d002      	beq.n	800d8b6 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d8b0:	23ec      	movs	r3, #236	; 0xec
 800d8b2:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d8b4:	e00f      	b.n	800d8d6 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800d8b6:	4b0b      	ldr	r3, [pc, #44]	; (800d8e4 <VL53L0X_RdDWord+0x74>)
 800d8b8:	781b      	ldrb	r3, [r3, #0]
 800d8ba:	061a      	lsls	r2, r3, #24
 800d8bc:	4b09      	ldr	r3, [pc, #36]	; (800d8e4 <VL53L0X_RdDWord+0x74>)
 800d8be:	785b      	ldrb	r3, [r3, #1]
 800d8c0:	041b      	lsls	r3, r3, #16
 800d8c2:	441a      	add	r2, r3
 800d8c4:	4b07      	ldr	r3, [pc, #28]	; (800d8e4 <VL53L0X_RdDWord+0x74>)
 800d8c6:	789b      	ldrb	r3, [r3, #2]
 800d8c8:	021b      	lsls	r3, r3, #8
 800d8ca:	4413      	add	r3, r2
 800d8cc:	4a05      	ldr	r2, [pc, #20]	; (800d8e4 <VL53L0X_RdDWord+0x74>)
 800d8ce:	78d2      	ldrb	r2, [r2, #3]
 800d8d0:	441a      	add	r2, r3
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	601a      	str	r2, [r3, #0]

done:
    return Status;
 800d8d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	3718      	adds	r7, #24
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	bd80      	pop	{r7, pc}
 800d8e2:	bf00      	nop
 800d8e4:	20001ff4 	.word	0x20001ff4

0800d8e8 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b084      	sub	sp, #16
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
 800d8f0:	460b      	mov	r3, r1
 800d8f2:	70fb      	strb	r3, [r7, #3]
 800d8f4:	4613      	mov	r3, r2
 800d8f6:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800d8fc:	4a0b      	ldr	r2, [pc, #44]	; (800d92c <VL53L0X_WrByte+0x44>)
 800d8fe:	78fb      	ldrb	r3, [r7, #3]
 800d900:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800d902:	4a0a      	ldr	r2, [pc, #40]	; (800d92c <VL53L0X_WrByte+0x44>)
 800d904:	78bb      	ldrb	r3, [r7, #2]
 800d906:	7053      	strb	r3, [r2, #1]

    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800d908:	2202      	movs	r2, #2
 800d90a:	4908      	ldr	r1, [pc, #32]	; (800d92c <VL53L0X_WrByte+0x44>)
 800d90c:	6878      	ldr	r0, [r7, #4]
 800d90e:	f7ff feb0 	bl	800d672 <_I2CWrite>
 800d912:	60b8      	str	r0, [r7, #8]
    
    if (status_int != 0) {
 800d914:	68bb      	ldr	r3, [r7, #8]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d001      	beq.n	800d91e <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d91a:	23ec      	movs	r3, #236	; 0xec
 800d91c:	73fb      	strb	r3, [r7, #15]
    }
    
    return Status;
 800d91e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d922:	4618      	mov	r0, r3
 800d924:	3710      	adds	r7, #16
 800d926:	46bd      	mov	sp, r7
 800d928:	bd80      	pop	{r7, pc}
 800d92a:	bf00      	nop
 800d92c:	20001ff4 	.word	0x20001ff4

0800d930 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800d930:	b580      	push	{r7, lr}
 800d932:	b084      	sub	sp, #16
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
 800d938:	460b      	mov	r3, r1
 800d93a:	70fb      	strb	r3, [r7, #3]
 800d93c:	4613      	mov	r3, r2
 800d93e:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d940:	2300      	movs	r3, #0
 800d942:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800d944:	4a0e      	ldr	r2, [pc, #56]	; (800d980 <VL53L0X_WrWord+0x50>)
 800d946:	78fb      	ldrb	r3, [r7, #3]
 800d948:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800d94a:	883b      	ldrh	r3, [r7, #0]
 800d94c:	0a1b      	lsrs	r3, r3, #8
 800d94e:	b29b      	uxth	r3, r3
 800d950:	b2da      	uxtb	r2, r3
 800d952:	4b0b      	ldr	r3, [pc, #44]	; (800d980 <VL53L0X_WrWord+0x50>)
 800d954:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800d956:	883b      	ldrh	r3, [r7, #0]
 800d958:	b2da      	uxtb	r2, r3
 800d95a:	4b09      	ldr	r3, [pc, #36]	; (800d980 <VL53L0X_WrWord+0x50>)
 800d95c:	709a      	strb	r2, [r3, #2]

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800d95e:	2203      	movs	r2, #3
 800d960:	4907      	ldr	r1, [pc, #28]	; (800d980 <VL53L0X_WrWord+0x50>)
 800d962:	6878      	ldr	r0, [r7, #4]
 800d964:	f7ff fe85 	bl	800d672 <_I2CWrite>
 800d968:	60b8      	str	r0, [r7, #8]
    
    if (status_int != 0) {
 800d96a:	68bb      	ldr	r3, [r7, #8]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d001      	beq.n	800d974 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d970:	23ec      	movs	r3, #236	; 0xec
 800d972:	73fb      	strb	r3, [r7, #15]
    }
    
    return Status;
 800d974:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d978:	4618      	mov	r0, r3
 800d97a:	3710      	adds	r7, #16
 800d97c:	46bd      	mov	sp, r7
 800d97e:	bd80      	pop	{r7, pc}
 800d980:	20001ff4 	.word	0x20001ff4

0800d984 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800d984:	b580      	push	{r7, lr}
 800d986:	b084      	sub	sp, #16
 800d988:	af00      	add	r7, sp, #0
 800d98a:	6078      	str	r0, [r7, #4]
 800d98c:	4608      	mov	r0, r1
 800d98e:	4611      	mov	r1, r2
 800d990:	461a      	mov	r2, r3
 800d992:	4603      	mov	r3, r0
 800d994:	70fb      	strb	r3, [r7, #3]
 800d996:	460b      	mov	r3, r1
 800d998:	70bb      	strb	r3, [r7, #2]
 800d99a:	4613      	mov	r3, r2
 800d99c:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d99e:	2300      	movs	r3, #0
 800d9a0:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800d9a2:	f107 020e 	add.w	r2, r7, #14
 800d9a6:	78fb      	ldrb	r3, [r7, #3]
 800d9a8:	4619      	mov	r1, r3
 800d9aa:	6878      	ldr	r0, [r7, #4]
 800d9ac:	f7ff fea2 	bl	800d6f4 <VL53L0X_RdByte>
 800d9b0:	4603      	mov	r3, r0
 800d9b2:	73fb      	strb	r3, [r7, #15]
    
    if (Status) {
 800d9b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d110      	bne.n	800d9de <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    
    data = (data & AndData) | OrData;
 800d9bc:	7bba      	ldrb	r2, [r7, #14]
 800d9be:	78bb      	ldrb	r3, [r7, #2]
 800d9c0:	4013      	ands	r3, r2
 800d9c2:	b2da      	uxtb	r2, r3
 800d9c4:	787b      	ldrb	r3, [r7, #1]
 800d9c6:	4313      	orrs	r3, r2
 800d9c8:	b2db      	uxtb	r3, r3
 800d9ca:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800d9cc:	7bba      	ldrb	r2, [r7, #14]
 800d9ce:	78fb      	ldrb	r3, [r7, #3]
 800d9d0:	4619      	mov	r1, r3
 800d9d2:	6878      	ldr	r0, [r7, #4]
 800d9d4:	f7ff ff88 	bl	800d8e8 <VL53L0X_WrByte>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	73fb      	strb	r3, [r7, #15]
 800d9dc:	e000      	b.n	800d9e0 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800d9de:	bf00      	nop
done:
    return Status;
 800d9e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	3710      	adds	r7, #16
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	bd80      	pop	{r7, pc}

0800d9ec <VL53L0X_PollingDelay>:
    }

    return Status;
}

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800d9ec:	b580      	push	{r7, lr}
 800d9ee:	b084      	sub	sp, #16
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800d9f8:	2002      	movs	r0, #2
 800d9fa:	f7f7 fe9d 	bl	8005738 <HAL_Delay>
    return status;
 800d9fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800da02:	4618      	mov	r0, r3
 800da04:	3710      	adds	r7, #16
 800da06:	46bd      	mov	sp, r7
 800da08:	bd80      	pop	{r7, pc}
	...

0800da0c <round>:
 800da0c:	b538      	push	{r3, r4, r5, lr}
 800da0e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800da12:	f2a5 32ff 	subw	r2, r5, #1023	; 0x3ff
 800da16:	2a13      	cmp	r2, #19
 800da18:	460b      	mov	r3, r1
 800da1a:	4684      	mov	ip, r0
 800da1c:	468e      	mov	lr, r1
 800da1e:	4604      	mov	r4, r0
 800da20:	dc20      	bgt.n	800da64 <round+0x58>
 800da22:	2a00      	cmp	r2, #0
 800da24:	db0e      	blt.n	800da44 <round+0x38>
 800da26:	491e      	ldr	r1, [pc, #120]	; (800daa0 <round+0x94>)
 800da28:	4111      	asrs	r1, r2
 800da2a:	ea03 0001 	and.w	r0, r3, r1
 800da2e:	4320      	orrs	r0, r4
 800da30:	d015      	beq.n	800da5e <round+0x52>
 800da32:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800da36:	fa43 f202 	asr.w	r2, r3, r2
 800da3a:	4496      	add	lr, r2
 800da3c:	2400      	movs	r4, #0
 800da3e:	ea2e 0e01 	bic.w	lr, lr, r1
 800da42:	e00a      	b.n	800da5a <round+0x4e>
 800da44:	3201      	adds	r2, #1
 800da46:	bf14      	ite	ne
 800da48:	2400      	movne	r4, #0
 800da4a:	2400      	moveq	r4, #0
 800da4c:	f001 4e00 	and.w	lr, r1, #2147483648	; 0x80000000
 800da50:	bf04      	itt	eq
 800da52:	f04e 5e7f 	orreq.w	lr, lr, #1069547520	; 0x3fc00000
 800da56:	f44e 1e40 	orreq.w	lr, lr, #3145728	; 0x300000
 800da5a:	4673      	mov	r3, lr
 800da5c:	46a4      	mov	ip, r4
 800da5e:	4660      	mov	r0, ip
 800da60:	4619      	mov	r1, r3
 800da62:	bd38      	pop	{r3, r4, r5, pc}
 800da64:	2a33      	cmp	r2, #51	; 0x33
 800da66:	dd08      	ble.n	800da7a <round+0x6e>
 800da68:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800da6c:	d1f7      	bne.n	800da5e <round+0x52>
 800da6e:	4602      	mov	r2, r0
 800da70:	f7f2 fc28 	bl	80002c4 <__adddf3>
 800da74:	4684      	mov	ip, r0
 800da76:	460b      	mov	r3, r1
 800da78:	e7f1      	b.n	800da5e <round+0x52>
 800da7a:	f04f 31ff 	mov.w	r1, #4294967295
 800da7e:	f2a5 4513 	subw	r5, r5, #1043	; 0x413
 800da82:	fa21 f505 	lsr.w	r5, r1, r5
 800da86:	4228      	tst	r0, r5
 800da88:	d0e9      	beq.n	800da5e <round+0x52>
 800da8a:	2301      	movs	r3, #1
 800da8c:	f1c2 0233 	rsb	r2, r2, #51	; 0x33
 800da90:	fa03 f202 	lsl.w	r2, r3, r2
 800da94:	1884      	adds	r4, r0, r2
 800da96:	bf28      	it	cs
 800da98:	449e      	addcs	lr, r3
 800da9a:	ea24 0405 	bic.w	r4, r4, r5
 800da9e:	e7dc      	b.n	800da5a <round+0x4e>
 800daa0:	000fffff 	.word	0x000fffff

0800daa4 <__errno>:
 800daa4:	4b01      	ldr	r3, [pc, #4]	; (800daac <__errno+0x8>)
 800daa6:	6818      	ldr	r0, [r3, #0]
 800daa8:	4770      	bx	lr
 800daaa:	bf00      	nop
 800daac:	200002f8 	.word	0x200002f8

0800dab0 <__libc_init_array>:
 800dab0:	b570      	push	{r4, r5, r6, lr}
 800dab2:	2600      	movs	r6, #0
 800dab4:	4d0c      	ldr	r5, [pc, #48]	; (800dae8 <__libc_init_array+0x38>)
 800dab6:	4c0d      	ldr	r4, [pc, #52]	; (800daec <__libc_init_array+0x3c>)
 800dab8:	1b64      	subs	r4, r4, r5
 800daba:	10a4      	asrs	r4, r4, #2
 800dabc:	42a6      	cmp	r6, r4
 800dabe:	d109      	bne.n	800dad4 <__libc_init_array+0x24>
 800dac0:	f000 fca4 	bl	800e40c <_init>
 800dac4:	2600      	movs	r6, #0
 800dac6:	4d0a      	ldr	r5, [pc, #40]	; (800daf0 <__libc_init_array+0x40>)
 800dac8:	4c0a      	ldr	r4, [pc, #40]	; (800daf4 <__libc_init_array+0x44>)
 800daca:	1b64      	subs	r4, r4, r5
 800dacc:	10a4      	asrs	r4, r4, #2
 800dace:	42a6      	cmp	r6, r4
 800dad0:	d105      	bne.n	800dade <__libc_init_array+0x2e>
 800dad2:	bd70      	pop	{r4, r5, r6, pc}
 800dad4:	f855 3b04 	ldr.w	r3, [r5], #4
 800dad8:	4798      	blx	r3
 800dada:	3601      	adds	r6, #1
 800dadc:	e7ee      	b.n	800dabc <__libc_init_array+0xc>
 800dade:	f855 3b04 	ldr.w	r3, [r5], #4
 800dae2:	4798      	blx	r3
 800dae4:	3601      	adds	r6, #1
 800dae6:	e7f2      	b.n	800dace <__libc_init_array+0x1e>
 800dae8:	0800e9ec 	.word	0x0800e9ec
 800daec:	0800e9ec 	.word	0x0800e9ec
 800daf0:	0800e9ec 	.word	0x0800e9ec
 800daf4:	0800e9f0 	.word	0x0800e9f0

0800daf8 <memcpy>:
 800daf8:	440a      	add	r2, r1
 800dafa:	4291      	cmp	r1, r2
 800dafc:	f100 33ff 	add.w	r3, r0, #4294967295
 800db00:	d100      	bne.n	800db04 <memcpy+0xc>
 800db02:	4770      	bx	lr
 800db04:	b510      	push	{r4, lr}
 800db06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db0a:	4291      	cmp	r1, r2
 800db0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db10:	d1f9      	bne.n	800db06 <memcpy+0xe>
 800db12:	bd10      	pop	{r4, pc}

0800db14 <memset>:
 800db14:	4603      	mov	r3, r0
 800db16:	4402      	add	r2, r0
 800db18:	4293      	cmp	r3, r2
 800db1a:	d100      	bne.n	800db1e <memset+0xa>
 800db1c:	4770      	bx	lr
 800db1e:	f803 1b01 	strb.w	r1, [r3], #1
 800db22:	e7f9      	b.n	800db18 <memset+0x4>

0800db24 <siprintf>:
 800db24:	b40e      	push	{r1, r2, r3}
 800db26:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800db2a:	b500      	push	{lr}
 800db2c:	b09c      	sub	sp, #112	; 0x70
 800db2e:	ab1d      	add	r3, sp, #116	; 0x74
 800db30:	9002      	str	r0, [sp, #8]
 800db32:	9006      	str	r0, [sp, #24]
 800db34:	9107      	str	r1, [sp, #28]
 800db36:	9104      	str	r1, [sp, #16]
 800db38:	4808      	ldr	r0, [pc, #32]	; (800db5c <siprintf+0x38>)
 800db3a:	4909      	ldr	r1, [pc, #36]	; (800db60 <siprintf+0x3c>)
 800db3c:	f853 2b04 	ldr.w	r2, [r3], #4
 800db40:	9105      	str	r1, [sp, #20]
 800db42:	6800      	ldr	r0, [r0, #0]
 800db44:	a902      	add	r1, sp, #8
 800db46:	9301      	str	r3, [sp, #4]
 800db48:	f000 f94e 	bl	800dde8 <_svfiprintf_r>
 800db4c:	2200      	movs	r2, #0
 800db4e:	9b02      	ldr	r3, [sp, #8]
 800db50:	701a      	strb	r2, [r3, #0]
 800db52:	b01c      	add	sp, #112	; 0x70
 800db54:	f85d eb04 	ldr.w	lr, [sp], #4
 800db58:	b003      	add	sp, #12
 800db5a:	4770      	bx	lr
 800db5c:	200002f8 	.word	0x200002f8
 800db60:	ffff0208 	.word	0xffff0208

0800db64 <strcpy>:
 800db64:	4603      	mov	r3, r0
 800db66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db6a:	f803 2b01 	strb.w	r2, [r3], #1
 800db6e:	2a00      	cmp	r2, #0
 800db70:	d1f9      	bne.n	800db66 <strcpy+0x2>
 800db72:	4770      	bx	lr

0800db74 <__retarget_lock_acquire_recursive>:
 800db74:	4770      	bx	lr

0800db76 <__retarget_lock_release_recursive>:
 800db76:	4770      	bx	lr

0800db78 <_free_r>:
 800db78:	b538      	push	{r3, r4, r5, lr}
 800db7a:	4605      	mov	r5, r0
 800db7c:	2900      	cmp	r1, #0
 800db7e:	d040      	beq.n	800dc02 <_free_r+0x8a>
 800db80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db84:	1f0c      	subs	r4, r1, #4
 800db86:	2b00      	cmp	r3, #0
 800db88:	bfb8      	it	lt
 800db8a:	18e4      	addlt	r4, r4, r3
 800db8c:	f000 fbfa 	bl	800e384 <__malloc_lock>
 800db90:	4a1c      	ldr	r2, [pc, #112]	; (800dc04 <_free_r+0x8c>)
 800db92:	6813      	ldr	r3, [r2, #0]
 800db94:	b933      	cbnz	r3, 800dba4 <_free_r+0x2c>
 800db96:	6063      	str	r3, [r4, #4]
 800db98:	6014      	str	r4, [r2, #0]
 800db9a:	4628      	mov	r0, r5
 800db9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dba0:	f000 bbf6 	b.w	800e390 <__malloc_unlock>
 800dba4:	42a3      	cmp	r3, r4
 800dba6:	d908      	bls.n	800dbba <_free_r+0x42>
 800dba8:	6820      	ldr	r0, [r4, #0]
 800dbaa:	1821      	adds	r1, r4, r0
 800dbac:	428b      	cmp	r3, r1
 800dbae:	bf01      	itttt	eq
 800dbb0:	6819      	ldreq	r1, [r3, #0]
 800dbb2:	685b      	ldreq	r3, [r3, #4]
 800dbb4:	1809      	addeq	r1, r1, r0
 800dbb6:	6021      	streq	r1, [r4, #0]
 800dbb8:	e7ed      	b.n	800db96 <_free_r+0x1e>
 800dbba:	461a      	mov	r2, r3
 800dbbc:	685b      	ldr	r3, [r3, #4]
 800dbbe:	b10b      	cbz	r3, 800dbc4 <_free_r+0x4c>
 800dbc0:	42a3      	cmp	r3, r4
 800dbc2:	d9fa      	bls.n	800dbba <_free_r+0x42>
 800dbc4:	6811      	ldr	r1, [r2, #0]
 800dbc6:	1850      	adds	r0, r2, r1
 800dbc8:	42a0      	cmp	r0, r4
 800dbca:	d10b      	bne.n	800dbe4 <_free_r+0x6c>
 800dbcc:	6820      	ldr	r0, [r4, #0]
 800dbce:	4401      	add	r1, r0
 800dbd0:	1850      	adds	r0, r2, r1
 800dbd2:	4283      	cmp	r3, r0
 800dbd4:	6011      	str	r1, [r2, #0]
 800dbd6:	d1e0      	bne.n	800db9a <_free_r+0x22>
 800dbd8:	6818      	ldr	r0, [r3, #0]
 800dbda:	685b      	ldr	r3, [r3, #4]
 800dbdc:	4401      	add	r1, r0
 800dbde:	6011      	str	r1, [r2, #0]
 800dbe0:	6053      	str	r3, [r2, #4]
 800dbe2:	e7da      	b.n	800db9a <_free_r+0x22>
 800dbe4:	d902      	bls.n	800dbec <_free_r+0x74>
 800dbe6:	230c      	movs	r3, #12
 800dbe8:	602b      	str	r3, [r5, #0]
 800dbea:	e7d6      	b.n	800db9a <_free_r+0x22>
 800dbec:	6820      	ldr	r0, [r4, #0]
 800dbee:	1821      	adds	r1, r4, r0
 800dbf0:	428b      	cmp	r3, r1
 800dbf2:	bf01      	itttt	eq
 800dbf4:	6819      	ldreq	r1, [r3, #0]
 800dbf6:	685b      	ldreq	r3, [r3, #4]
 800dbf8:	1809      	addeq	r1, r1, r0
 800dbfa:	6021      	streq	r1, [r4, #0]
 800dbfc:	6063      	str	r3, [r4, #4]
 800dbfe:	6054      	str	r4, [r2, #4]
 800dc00:	e7cb      	b.n	800db9a <_free_r+0x22>
 800dc02:	bd38      	pop	{r3, r4, r5, pc}
 800dc04:	20002038 	.word	0x20002038

0800dc08 <sbrk_aligned>:
 800dc08:	b570      	push	{r4, r5, r6, lr}
 800dc0a:	4e0e      	ldr	r6, [pc, #56]	; (800dc44 <sbrk_aligned+0x3c>)
 800dc0c:	460c      	mov	r4, r1
 800dc0e:	6831      	ldr	r1, [r6, #0]
 800dc10:	4605      	mov	r5, r0
 800dc12:	b911      	cbnz	r1, 800dc1a <sbrk_aligned+0x12>
 800dc14:	f000 fb7e 	bl	800e314 <_sbrk_r>
 800dc18:	6030      	str	r0, [r6, #0]
 800dc1a:	4621      	mov	r1, r4
 800dc1c:	4628      	mov	r0, r5
 800dc1e:	f000 fb79 	bl	800e314 <_sbrk_r>
 800dc22:	1c43      	adds	r3, r0, #1
 800dc24:	d00a      	beq.n	800dc3c <sbrk_aligned+0x34>
 800dc26:	1cc4      	adds	r4, r0, #3
 800dc28:	f024 0403 	bic.w	r4, r4, #3
 800dc2c:	42a0      	cmp	r0, r4
 800dc2e:	d007      	beq.n	800dc40 <sbrk_aligned+0x38>
 800dc30:	1a21      	subs	r1, r4, r0
 800dc32:	4628      	mov	r0, r5
 800dc34:	f000 fb6e 	bl	800e314 <_sbrk_r>
 800dc38:	3001      	adds	r0, #1
 800dc3a:	d101      	bne.n	800dc40 <sbrk_aligned+0x38>
 800dc3c:	f04f 34ff 	mov.w	r4, #4294967295
 800dc40:	4620      	mov	r0, r4
 800dc42:	bd70      	pop	{r4, r5, r6, pc}
 800dc44:	2000203c 	.word	0x2000203c

0800dc48 <_malloc_r>:
 800dc48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc4c:	1ccd      	adds	r5, r1, #3
 800dc4e:	f025 0503 	bic.w	r5, r5, #3
 800dc52:	3508      	adds	r5, #8
 800dc54:	2d0c      	cmp	r5, #12
 800dc56:	bf38      	it	cc
 800dc58:	250c      	movcc	r5, #12
 800dc5a:	2d00      	cmp	r5, #0
 800dc5c:	4607      	mov	r7, r0
 800dc5e:	db01      	blt.n	800dc64 <_malloc_r+0x1c>
 800dc60:	42a9      	cmp	r1, r5
 800dc62:	d905      	bls.n	800dc70 <_malloc_r+0x28>
 800dc64:	230c      	movs	r3, #12
 800dc66:	2600      	movs	r6, #0
 800dc68:	603b      	str	r3, [r7, #0]
 800dc6a:	4630      	mov	r0, r6
 800dc6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc70:	4e2e      	ldr	r6, [pc, #184]	; (800dd2c <_malloc_r+0xe4>)
 800dc72:	f000 fb87 	bl	800e384 <__malloc_lock>
 800dc76:	6833      	ldr	r3, [r6, #0]
 800dc78:	461c      	mov	r4, r3
 800dc7a:	bb34      	cbnz	r4, 800dcca <_malloc_r+0x82>
 800dc7c:	4629      	mov	r1, r5
 800dc7e:	4638      	mov	r0, r7
 800dc80:	f7ff ffc2 	bl	800dc08 <sbrk_aligned>
 800dc84:	1c43      	adds	r3, r0, #1
 800dc86:	4604      	mov	r4, r0
 800dc88:	d14d      	bne.n	800dd26 <_malloc_r+0xde>
 800dc8a:	6834      	ldr	r4, [r6, #0]
 800dc8c:	4626      	mov	r6, r4
 800dc8e:	2e00      	cmp	r6, #0
 800dc90:	d140      	bne.n	800dd14 <_malloc_r+0xcc>
 800dc92:	6823      	ldr	r3, [r4, #0]
 800dc94:	4631      	mov	r1, r6
 800dc96:	4638      	mov	r0, r7
 800dc98:	eb04 0803 	add.w	r8, r4, r3
 800dc9c:	f000 fb3a 	bl	800e314 <_sbrk_r>
 800dca0:	4580      	cmp	r8, r0
 800dca2:	d13a      	bne.n	800dd1a <_malloc_r+0xd2>
 800dca4:	6821      	ldr	r1, [r4, #0]
 800dca6:	3503      	adds	r5, #3
 800dca8:	1a6d      	subs	r5, r5, r1
 800dcaa:	f025 0503 	bic.w	r5, r5, #3
 800dcae:	3508      	adds	r5, #8
 800dcb0:	2d0c      	cmp	r5, #12
 800dcb2:	bf38      	it	cc
 800dcb4:	250c      	movcc	r5, #12
 800dcb6:	4638      	mov	r0, r7
 800dcb8:	4629      	mov	r1, r5
 800dcba:	f7ff ffa5 	bl	800dc08 <sbrk_aligned>
 800dcbe:	3001      	adds	r0, #1
 800dcc0:	d02b      	beq.n	800dd1a <_malloc_r+0xd2>
 800dcc2:	6823      	ldr	r3, [r4, #0]
 800dcc4:	442b      	add	r3, r5
 800dcc6:	6023      	str	r3, [r4, #0]
 800dcc8:	e00e      	b.n	800dce8 <_malloc_r+0xa0>
 800dcca:	6822      	ldr	r2, [r4, #0]
 800dccc:	1b52      	subs	r2, r2, r5
 800dcce:	d41e      	bmi.n	800dd0e <_malloc_r+0xc6>
 800dcd0:	2a0b      	cmp	r2, #11
 800dcd2:	d916      	bls.n	800dd02 <_malloc_r+0xba>
 800dcd4:	1961      	adds	r1, r4, r5
 800dcd6:	42a3      	cmp	r3, r4
 800dcd8:	6025      	str	r5, [r4, #0]
 800dcda:	bf18      	it	ne
 800dcdc:	6059      	strne	r1, [r3, #4]
 800dcde:	6863      	ldr	r3, [r4, #4]
 800dce0:	bf08      	it	eq
 800dce2:	6031      	streq	r1, [r6, #0]
 800dce4:	5162      	str	r2, [r4, r5]
 800dce6:	604b      	str	r3, [r1, #4]
 800dce8:	4638      	mov	r0, r7
 800dcea:	f104 060b 	add.w	r6, r4, #11
 800dcee:	f000 fb4f 	bl	800e390 <__malloc_unlock>
 800dcf2:	f026 0607 	bic.w	r6, r6, #7
 800dcf6:	1d23      	adds	r3, r4, #4
 800dcf8:	1af2      	subs	r2, r6, r3
 800dcfa:	d0b6      	beq.n	800dc6a <_malloc_r+0x22>
 800dcfc:	1b9b      	subs	r3, r3, r6
 800dcfe:	50a3      	str	r3, [r4, r2]
 800dd00:	e7b3      	b.n	800dc6a <_malloc_r+0x22>
 800dd02:	6862      	ldr	r2, [r4, #4]
 800dd04:	42a3      	cmp	r3, r4
 800dd06:	bf0c      	ite	eq
 800dd08:	6032      	streq	r2, [r6, #0]
 800dd0a:	605a      	strne	r2, [r3, #4]
 800dd0c:	e7ec      	b.n	800dce8 <_malloc_r+0xa0>
 800dd0e:	4623      	mov	r3, r4
 800dd10:	6864      	ldr	r4, [r4, #4]
 800dd12:	e7b2      	b.n	800dc7a <_malloc_r+0x32>
 800dd14:	4634      	mov	r4, r6
 800dd16:	6876      	ldr	r6, [r6, #4]
 800dd18:	e7b9      	b.n	800dc8e <_malloc_r+0x46>
 800dd1a:	230c      	movs	r3, #12
 800dd1c:	4638      	mov	r0, r7
 800dd1e:	603b      	str	r3, [r7, #0]
 800dd20:	f000 fb36 	bl	800e390 <__malloc_unlock>
 800dd24:	e7a1      	b.n	800dc6a <_malloc_r+0x22>
 800dd26:	6025      	str	r5, [r4, #0]
 800dd28:	e7de      	b.n	800dce8 <_malloc_r+0xa0>
 800dd2a:	bf00      	nop
 800dd2c:	20002038 	.word	0x20002038

0800dd30 <__ssputs_r>:
 800dd30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd34:	688e      	ldr	r6, [r1, #8]
 800dd36:	4682      	mov	sl, r0
 800dd38:	429e      	cmp	r6, r3
 800dd3a:	460c      	mov	r4, r1
 800dd3c:	4690      	mov	r8, r2
 800dd3e:	461f      	mov	r7, r3
 800dd40:	d838      	bhi.n	800ddb4 <__ssputs_r+0x84>
 800dd42:	898a      	ldrh	r2, [r1, #12]
 800dd44:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dd48:	d032      	beq.n	800ddb0 <__ssputs_r+0x80>
 800dd4a:	6825      	ldr	r5, [r4, #0]
 800dd4c:	6909      	ldr	r1, [r1, #16]
 800dd4e:	3301      	adds	r3, #1
 800dd50:	eba5 0901 	sub.w	r9, r5, r1
 800dd54:	6965      	ldr	r5, [r4, #20]
 800dd56:	444b      	add	r3, r9
 800dd58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dd5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dd60:	106d      	asrs	r5, r5, #1
 800dd62:	429d      	cmp	r5, r3
 800dd64:	bf38      	it	cc
 800dd66:	461d      	movcc	r5, r3
 800dd68:	0553      	lsls	r3, r2, #21
 800dd6a:	d531      	bpl.n	800ddd0 <__ssputs_r+0xa0>
 800dd6c:	4629      	mov	r1, r5
 800dd6e:	f7ff ff6b 	bl	800dc48 <_malloc_r>
 800dd72:	4606      	mov	r6, r0
 800dd74:	b950      	cbnz	r0, 800dd8c <__ssputs_r+0x5c>
 800dd76:	230c      	movs	r3, #12
 800dd78:	f04f 30ff 	mov.w	r0, #4294967295
 800dd7c:	f8ca 3000 	str.w	r3, [sl]
 800dd80:	89a3      	ldrh	r3, [r4, #12]
 800dd82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd86:	81a3      	strh	r3, [r4, #12]
 800dd88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd8c:	464a      	mov	r2, r9
 800dd8e:	6921      	ldr	r1, [r4, #16]
 800dd90:	f7ff feb2 	bl	800daf8 <memcpy>
 800dd94:	89a3      	ldrh	r3, [r4, #12]
 800dd96:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dd9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd9e:	81a3      	strh	r3, [r4, #12]
 800dda0:	6126      	str	r6, [r4, #16]
 800dda2:	444e      	add	r6, r9
 800dda4:	6026      	str	r6, [r4, #0]
 800dda6:	463e      	mov	r6, r7
 800dda8:	6165      	str	r5, [r4, #20]
 800ddaa:	eba5 0509 	sub.w	r5, r5, r9
 800ddae:	60a5      	str	r5, [r4, #8]
 800ddb0:	42be      	cmp	r6, r7
 800ddb2:	d900      	bls.n	800ddb6 <__ssputs_r+0x86>
 800ddb4:	463e      	mov	r6, r7
 800ddb6:	4632      	mov	r2, r6
 800ddb8:	4641      	mov	r1, r8
 800ddba:	6820      	ldr	r0, [r4, #0]
 800ddbc:	f000 fac8 	bl	800e350 <memmove>
 800ddc0:	68a3      	ldr	r3, [r4, #8]
 800ddc2:	2000      	movs	r0, #0
 800ddc4:	1b9b      	subs	r3, r3, r6
 800ddc6:	60a3      	str	r3, [r4, #8]
 800ddc8:	6823      	ldr	r3, [r4, #0]
 800ddca:	4433      	add	r3, r6
 800ddcc:	6023      	str	r3, [r4, #0]
 800ddce:	e7db      	b.n	800dd88 <__ssputs_r+0x58>
 800ddd0:	462a      	mov	r2, r5
 800ddd2:	f000 fae3 	bl	800e39c <_realloc_r>
 800ddd6:	4606      	mov	r6, r0
 800ddd8:	2800      	cmp	r0, #0
 800ddda:	d1e1      	bne.n	800dda0 <__ssputs_r+0x70>
 800dddc:	4650      	mov	r0, sl
 800ddde:	6921      	ldr	r1, [r4, #16]
 800dde0:	f7ff feca 	bl	800db78 <_free_r>
 800dde4:	e7c7      	b.n	800dd76 <__ssputs_r+0x46>
	...

0800dde8 <_svfiprintf_r>:
 800dde8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddec:	4698      	mov	r8, r3
 800ddee:	898b      	ldrh	r3, [r1, #12]
 800ddf0:	4607      	mov	r7, r0
 800ddf2:	061b      	lsls	r3, r3, #24
 800ddf4:	460d      	mov	r5, r1
 800ddf6:	4614      	mov	r4, r2
 800ddf8:	b09d      	sub	sp, #116	; 0x74
 800ddfa:	d50e      	bpl.n	800de1a <_svfiprintf_r+0x32>
 800ddfc:	690b      	ldr	r3, [r1, #16]
 800ddfe:	b963      	cbnz	r3, 800de1a <_svfiprintf_r+0x32>
 800de00:	2140      	movs	r1, #64	; 0x40
 800de02:	f7ff ff21 	bl	800dc48 <_malloc_r>
 800de06:	6028      	str	r0, [r5, #0]
 800de08:	6128      	str	r0, [r5, #16]
 800de0a:	b920      	cbnz	r0, 800de16 <_svfiprintf_r+0x2e>
 800de0c:	230c      	movs	r3, #12
 800de0e:	603b      	str	r3, [r7, #0]
 800de10:	f04f 30ff 	mov.w	r0, #4294967295
 800de14:	e0d1      	b.n	800dfba <_svfiprintf_r+0x1d2>
 800de16:	2340      	movs	r3, #64	; 0x40
 800de18:	616b      	str	r3, [r5, #20]
 800de1a:	2300      	movs	r3, #0
 800de1c:	9309      	str	r3, [sp, #36]	; 0x24
 800de1e:	2320      	movs	r3, #32
 800de20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800de24:	2330      	movs	r3, #48	; 0x30
 800de26:	f04f 0901 	mov.w	r9, #1
 800de2a:	f8cd 800c 	str.w	r8, [sp, #12]
 800de2e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800dfd4 <_svfiprintf_r+0x1ec>
 800de32:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800de36:	4623      	mov	r3, r4
 800de38:	469a      	mov	sl, r3
 800de3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de3e:	b10a      	cbz	r2, 800de44 <_svfiprintf_r+0x5c>
 800de40:	2a25      	cmp	r2, #37	; 0x25
 800de42:	d1f9      	bne.n	800de38 <_svfiprintf_r+0x50>
 800de44:	ebba 0b04 	subs.w	fp, sl, r4
 800de48:	d00b      	beq.n	800de62 <_svfiprintf_r+0x7a>
 800de4a:	465b      	mov	r3, fp
 800de4c:	4622      	mov	r2, r4
 800de4e:	4629      	mov	r1, r5
 800de50:	4638      	mov	r0, r7
 800de52:	f7ff ff6d 	bl	800dd30 <__ssputs_r>
 800de56:	3001      	adds	r0, #1
 800de58:	f000 80aa 	beq.w	800dfb0 <_svfiprintf_r+0x1c8>
 800de5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de5e:	445a      	add	r2, fp
 800de60:	9209      	str	r2, [sp, #36]	; 0x24
 800de62:	f89a 3000 	ldrb.w	r3, [sl]
 800de66:	2b00      	cmp	r3, #0
 800de68:	f000 80a2 	beq.w	800dfb0 <_svfiprintf_r+0x1c8>
 800de6c:	2300      	movs	r3, #0
 800de6e:	f04f 32ff 	mov.w	r2, #4294967295
 800de72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de76:	f10a 0a01 	add.w	sl, sl, #1
 800de7a:	9304      	str	r3, [sp, #16]
 800de7c:	9307      	str	r3, [sp, #28]
 800de7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800de82:	931a      	str	r3, [sp, #104]	; 0x68
 800de84:	4654      	mov	r4, sl
 800de86:	2205      	movs	r2, #5
 800de88:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de8c:	4851      	ldr	r0, [pc, #324]	; (800dfd4 <_svfiprintf_r+0x1ec>)
 800de8e:	f000 fa51 	bl	800e334 <memchr>
 800de92:	9a04      	ldr	r2, [sp, #16]
 800de94:	b9d8      	cbnz	r0, 800dece <_svfiprintf_r+0xe6>
 800de96:	06d0      	lsls	r0, r2, #27
 800de98:	bf44      	itt	mi
 800de9a:	2320      	movmi	r3, #32
 800de9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dea0:	0711      	lsls	r1, r2, #28
 800dea2:	bf44      	itt	mi
 800dea4:	232b      	movmi	r3, #43	; 0x2b
 800dea6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800deaa:	f89a 3000 	ldrb.w	r3, [sl]
 800deae:	2b2a      	cmp	r3, #42	; 0x2a
 800deb0:	d015      	beq.n	800dede <_svfiprintf_r+0xf6>
 800deb2:	4654      	mov	r4, sl
 800deb4:	2000      	movs	r0, #0
 800deb6:	f04f 0c0a 	mov.w	ip, #10
 800deba:	9a07      	ldr	r2, [sp, #28]
 800debc:	4621      	mov	r1, r4
 800debe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dec2:	3b30      	subs	r3, #48	; 0x30
 800dec4:	2b09      	cmp	r3, #9
 800dec6:	d94e      	bls.n	800df66 <_svfiprintf_r+0x17e>
 800dec8:	b1b0      	cbz	r0, 800def8 <_svfiprintf_r+0x110>
 800deca:	9207      	str	r2, [sp, #28]
 800decc:	e014      	b.n	800def8 <_svfiprintf_r+0x110>
 800dece:	eba0 0308 	sub.w	r3, r0, r8
 800ded2:	fa09 f303 	lsl.w	r3, r9, r3
 800ded6:	4313      	orrs	r3, r2
 800ded8:	46a2      	mov	sl, r4
 800deda:	9304      	str	r3, [sp, #16]
 800dedc:	e7d2      	b.n	800de84 <_svfiprintf_r+0x9c>
 800dede:	9b03      	ldr	r3, [sp, #12]
 800dee0:	1d19      	adds	r1, r3, #4
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	9103      	str	r1, [sp, #12]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	bfbb      	ittet	lt
 800deea:	425b      	neglt	r3, r3
 800deec:	f042 0202 	orrlt.w	r2, r2, #2
 800def0:	9307      	strge	r3, [sp, #28]
 800def2:	9307      	strlt	r3, [sp, #28]
 800def4:	bfb8      	it	lt
 800def6:	9204      	strlt	r2, [sp, #16]
 800def8:	7823      	ldrb	r3, [r4, #0]
 800defa:	2b2e      	cmp	r3, #46	; 0x2e
 800defc:	d10c      	bne.n	800df18 <_svfiprintf_r+0x130>
 800defe:	7863      	ldrb	r3, [r4, #1]
 800df00:	2b2a      	cmp	r3, #42	; 0x2a
 800df02:	d135      	bne.n	800df70 <_svfiprintf_r+0x188>
 800df04:	9b03      	ldr	r3, [sp, #12]
 800df06:	3402      	adds	r4, #2
 800df08:	1d1a      	adds	r2, r3, #4
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	9203      	str	r2, [sp, #12]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	bfb8      	it	lt
 800df12:	f04f 33ff 	movlt.w	r3, #4294967295
 800df16:	9305      	str	r3, [sp, #20]
 800df18:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800dfd8 <_svfiprintf_r+0x1f0>
 800df1c:	2203      	movs	r2, #3
 800df1e:	4650      	mov	r0, sl
 800df20:	7821      	ldrb	r1, [r4, #0]
 800df22:	f000 fa07 	bl	800e334 <memchr>
 800df26:	b140      	cbz	r0, 800df3a <_svfiprintf_r+0x152>
 800df28:	2340      	movs	r3, #64	; 0x40
 800df2a:	eba0 000a 	sub.w	r0, r0, sl
 800df2e:	fa03 f000 	lsl.w	r0, r3, r0
 800df32:	9b04      	ldr	r3, [sp, #16]
 800df34:	3401      	adds	r4, #1
 800df36:	4303      	orrs	r3, r0
 800df38:	9304      	str	r3, [sp, #16]
 800df3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df3e:	2206      	movs	r2, #6
 800df40:	4826      	ldr	r0, [pc, #152]	; (800dfdc <_svfiprintf_r+0x1f4>)
 800df42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800df46:	f000 f9f5 	bl	800e334 <memchr>
 800df4a:	2800      	cmp	r0, #0
 800df4c:	d038      	beq.n	800dfc0 <_svfiprintf_r+0x1d8>
 800df4e:	4b24      	ldr	r3, [pc, #144]	; (800dfe0 <_svfiprintf_r+0x1f8>)
 800df50:	bb1b      	cbnz	r3, 800df9a <_svfiprintf_r+0x1b2>
 800df52:	9b03      	ldr	r3, [sp, #12]
 800df54:	3307      	adds	r3, #7
 800df56:	f023 0307 	bic.w	r3, r3, #7
 800df5a:	3308      	adds	r3, #8
 800df5c:	9303      	str	r3, [sp, #12]
 800df5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df60:	4433      	add	r3, r6
 800df62:	9309      	str	r3, [sp, #36]	; 0x24
 800df64:	e767      	b.n	800de36 <_svfiprintf_r+0x4e>
 800df66:	460c      	mov	r4, r1
 800df68:	2001      	movs	r0, #1
 800df6a:	fb0c 3202 	mla	r2, ip, r2, r3
 800df6e:	e7a5      	b.n	800debc <_svfiprintf_r+0xd4>
 800df70:	2300      	movs	r3, #0
 800df72:	f04f 0c0a 	mov.w	ip, #10
 800df76:	4619      	mov	r1, r3
 800df78:	3401      	adds	r4, #1
 800df7a:	9305      	str	r3, [sp, #20]
 800df7c:	4620      	mov	r0, r4
 800df7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df82:	3a30      	subs	r2, #48	; 0x30
 800df84:	2a09      	cmp	r2, #9
 800df86:	d903      	bls.n	800df90 <_svfiprintf_r+0x1a8>
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d0c5      	beq.n	800df18 <_svfiprintf_r+0x130>
 800df8c:	9105      	str	r1, [sp, #20]
 800df8e:	e7c3      	b.n	800df18 <_svfiprintf_r+0x130>
 800df90:	4604      	mov	r4, r0
 800df92:	2301      	movs	r3, #1
 800df94:	fb0c 2101 	mla	r1, ip, r1, r2
 800df98:	e7f0      	b.n	800df7c <_svfiprintf_r+0x194>
 800df9a:	ab03      	add	r3, sp, #12
 800df9c:	9300      	str	r3, [sp, #0]
 800df9e:	462a      	mov	r2, r5
 800dfa0:	4638      	mov	r0, r7
 800dfa2:	4b10      	ldr	r3, [pc, #64]	; (800dfe4 <_svfiprintf_r+0x1fc>)
 800dfa4:	a904      	add	r1, sp, #16
 800dfa6:	f3af 8000 	nop.w
 800dfaa:	1c42      	adds	r2, r0, #1
 800dfac:	4606      	mov	r6, r0
 800dfae:	d1d6      	bne.n	800df5e <_svfiprintf_r+0x176>
 800dfb0:	89ab      	ldrh	r3, [r5, #12]
 800dfb2:	065b      	lsls	r3, r3, #25
 800dfb4:	f53f af2c 	bmi.w	800de10 <_svfiprintf_r+0x28>
 800dfb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dfba:	b01d      	add	sp, #116	; 0x74
 800dfbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfc0:	ab03      	add	r3, sp, #12
 800dfc2:	9300      	str	r3, [sp, #0]
 800dfc4:	462a      	mov	r2, r5
 800dfc6:	4638      	mov	r0, r7
 800dfc8:	4b06      	ldr	r3, [pc, #24]	; (800dfe4 <_svfiprintf_r+0x1fc>)
 800dfca:	a904      	add	r1, sp, #16
 800dfcc:	f000 f87c 	bl	800e0c8 <_printf_i>
 800dfd0:	e7eb      	b.n	800dfaa <_svfiprintf_r+0x1c2>
 800dfd2:	bf00      	nop
 800dfd4:	0800e9b8 	.word	0x0800e9b8
 800dfd8:	0800e9be 	.word	0x0800e9be
 800dfdc:	0800e9c2 	.word	0x0800e9c2
 800dfe0:	00000000 	.word	0x00000000
 800dfe4:	0800dd31 	.word	0x0800dd31

0800dfe8 <_printf_common>:
 800dfe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfec:	4616      	mov	r6, r2
 800dfee:	4699      	mov	r9, r3
 800dff0:	688a      	ldr	r2, [r1, #8]
 800dff2:	690b      	ldr	r3, [r1, #16]
 800dff4:	4607      	mov	r7, r0
 800dff6:	4293      	cmp	r3, r2
 800dff8:	bfb8      	it	lt
 800dffa:	4613      	movlt	r3, r2
 800dffc:	6033      	str	r3, [r6, #0]
 800dffe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e002:	460c      	mov	r4, r1
 800e004:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e008:	b10a      	cbz	r2, 800e00e <_printf_common+0x26>
 800e00a:	3301      	adds	r3, #1
 800e00c:	6033      	str	r3, [r6, #0]
 800e00e:	6823      	ldr	r3, [r4, #0]
 800e010:	0699      	lsls	r1, r3, #26
 800e012:	bf42      	ittt	mi
 800e014:	6833      	ldrmi	r3, [r6, #0]
 800e016:	3302      	addmi	r3, #2
 800e018:	6033      	strmi	r3, [r6, #0]
 800e01a:	6825      	ldr	r5, [r4, #0]
 800e01c:	f015 0506 	ands.w	r5, r5, #6
 800e020:	d106      	bne.n	800e030 <_printf_common+0x48>
 800e022:	f104 0a19 	add.w	sl, r4, #25
 800e026:	68e3      	ldr	r3, [r4, #12]
 800e028:	6832      	ldr	r2, [r6, #0]
 800e02a:	1a9b      	subs	r3, r3, r2
 800e02c:	42ab      	cmp	r3, r5
 800e02e:	dc28      	bgt.n	800e082 <_printf_common+0x9a>
 800e030:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e034:	1e13      	subs	r3, r2, #0
 800e036:	6822      	ldr	r2, [r4, #0]
 800e038:	bf18      	it	ne
 800e03a:	2301      	movne	r3, #1
 800e03c:	0692      	lsls	r2, r2, #26
 800e03e:	d42d      	bmi.n	800e09c <_printf_common+0xb4>
 800e040:	4649      	mov	r1, r9
 800e042:	4638      	mov	r0, r7
 800e044:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e048:	47c0      	blx	r8
 800e04a:	3001      	adds	r0, #1
 800e04c:	d020      	beq.n	800e090 <_printf_common+0xa8>
 800e04e:	6823      	ldr	r3, [r4, #0]
 800e050:	68e5      	ldr	r5, [r4, #12]
 800e052:	f003 0306 	and.w	r3, r3, #6
 800e056:	2b04      	cmp	r3, #4
 800e058:	bf18      	it	ne
 800e05a:	2500      	movne	r5, #0
 800e05c:	6832      	ldr	r2, [r6, #0]
 800e05e:	f04f 0600 	mov.w	r6, #0
 800e062:	68a3      	ldr	r3, [r4, #8]
 800e064:	bf08      	it	eq
 800e066:	1aad      	subeq	r5, r5, r2
 800e068:	6922      	ldr	r2, [r4, #16]
 800e06a:	bf08      	it	eq
 800e06c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e070:	4293      	cmp	r3, r2
 800e072:	bfc4      	itt	gt
 800e074:	1a9b      	subgt	r3, r3, r2
 800e076:	18ed      	addgt	r5, r5, r3
 800e078:	341a      	adds	r4, #26
 800e07a:	42b5      	cmp	r5, r6
 800e07c:	d11a      	bne.n	800e0b4 <_printf_common+0xcc>
 800e07e:	2000      	movs	r0, #0
 800e080:	e008      	b.n	800e094 <_printf_common+0xac>
 800e082:	2301      	movs	r3, #1
 800e084:	4652      	mov	r2, sl
 800e086:	4649      	mov	r1, r9
 800e088:	4638      	mov	r0, r7
 800e08a:	47c0      	blx	r8
 800e08c:	3001      	adds	r0, #1
 800e08e:	d103      	bne.n	800e098 <_printf_common+0xb0>
 800e090:	f04f 30ff 	mov.w	r0, #4294967295
 800e094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e098:	3501      	adds	r5, #1
 800e09a:	e7c4      	b.n	800e026 <_printf_common+0x3e>
 800e09c:	2030      	movs	r0, #48	; 0x30
 800e09e:	18e1      	adds	r1, r4, r3
 800e0a0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e0a4:	1c5a      	adds	r2, r3, #1
 800e0a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e0aa:	4422      	add	r2, r4
 800e0ac:	3302      	adds	r3, #2
 800e0ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e0b2:	e7c5      	b.n	800e040 <_printf_common+0x58>
 800e0b4:	2301      	movs	r3, #1
 800e0b6:	4622      	mov	r2, r4
 800e0b8:	4649      	mov	r1, r9
 800e0ba:	4638      	mov	r0, r7
 800e0bc:	47c0      	blx	r8
 800e0be:	3001      	adds	r0, #1
 800e0c0:	d0e6      	beq.n	800e090 <_printf_common+0xa8>
 800e0c2:	3601      	adds	r6, #1
 800e0c4:	e7d9      	b.n	800e07a <_printf_common+0x92>
	...

0800e0c8 <_printf_i>:
 800e0c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e0cc:	7e0f      	ldrb	r7, [r1, #24]
 800e0ce:	4691      	mov	r9, r2
 800e0d0:	2f78      	cmp	r7, #120	; 0x78
 800e0d2:	4680      	mov	r8, r0
 800e0d4:	460c      	mov	r4, r1
 800e0d6:	469a      	mov	sl, r3
 800e0d8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e0da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e0de:	d807      	bhi.n	800e0f0 <_printf_i+0x28>
 800e0e0:	2f62      	cmp	r7, #98	; 0x62
 800e0e2:	d80a      	bhi.n	800e0fa <_printf_i+0x32>
 800e0e4:	2f00      	cmp	r7, #0
 800e0e6:	f000 80d9 	beq.w	800e29c <_printf_i+0x1d4>
 800e0ea:	2f58      	cmp	r7, #88	; 0x58
 800e0ec:	f000 80a4 	beq.w	800e238 <_printf_i+0x170>
 800e0f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e0f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e0f8:	e03a      	b.n	800e170 <_printf_i+0xa8>
 800e0fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e0fe:	2b15      	cmp	r3, #21
 800e100:	d8f6      	bhi.n	800e0f0 <_printf_i+0x28>
 800e102:	a101      	add	r1, pc, #4	; (adr r1, 800e108 <_printf_i+0x40>)
 800e104:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e108:	0800e161 	.word	0x0800e161
 800e10c:	0800e175 	.word	0x0800e175
 800e110:	0800e0f1 	.word	0x0800e0f1
 800e114:	0800e0f1 	.word	0x0800e0f1
 800e118:	0800e0f1 	.word	0x0800e0f1
 800e11c:	0800e0f1 	.word	0x0800e0f1
 800e120:	0800e175 	.word	0x0800e175
 800e124:	0800e0f1 	.word	0x0800e0f1
 800e128:	0800e0f1 	.word	0x0800e0f1
 800e12c:	0800e0f1 	.word	0x0800e0f1
 800e130:	0800e0f1 	.word	0x0800e0f1
 800e134:	0800e283 	.word	0x0800e283
 800e138:	0800e1a5 	.word	0x0800e1a5
 800e13c:	0800e265 	.word	0x0800e265
 800e140:	0800e0f1 	.word	0x0800e0f1
 800e144:	0800e0f1 	.word	0x0800e0f1
 800e148:	0800e2a5 	.word	0x0800e2a5
 800e14c:	0800e0f1 	.word	0x0800e0f1
 800e150:	0800e1a5 	.word	0x0800e1a5
 800e154:	0800e0f1 	.word	0x0800e0f1
 800e158:	0800e0f1 	.word	0x0800e0f1
 800e15c:	0800e26d 	.word	0x0800e26d
 800e160:	682b      	ldr	r3, [r5, #0]
 800e162:	1d1a      	adds	r2, r3, #4
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	602a      	str	r2, [r5, #0]
 800e168:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e16c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e170:	2301      	movs	r3, #1
 800e172:	e0a4      	b.n	800e2be <_printf_i+0x1f6>
 800e174:	6820      	ldr	r0, [r4, #0]
 800e176:	6829      	ldr	r1, [r5, #0]
 800e178:	0606      	lsls	r6, r0, #24
 800e17a:	f101 0304 	add.w	r3, r1, #4
 800e17e:	d50a      	bpl.n	800e196 <_printf_i+0xce>
 800e180:	680e      	ldr	r6, [r1, #0]
 800e182:	602b      	str	r3, [r5, #0]
 800e184:	2e00      	cmp	r6, #0
 800e186:	da03      	bge.n	800e190 <_printf_i+0xc8>
 800e188:	232d      	movs	r3, #45	; 0x2d
 800e18a:	4276      	negs	r6, r6
 800e18c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e190:	230a      	movs	r3, #10
 800e192:	485e      	ldr	r0, [pc, #376]	; (800e30c <_printf_i+0x244>)
 800e194:	e019      	b.n	800e1ca <_printf_i+0x102>
 800e196:	680e      	ldr	r6, [r1, #0]
 800e198:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e19c:	602b      	str	r3, [r5, #0]
 800e19e:	bf18      	it	ne
 800e1a0:	b236      	sxthne	r6, r6
 800e1a2:	e7ef      	b.n	800e184 <_printf_i+0xbc>
 800e1a4:	682b      	ldr	r3, [r5, #0]
 800e1a6:	6820      	ldr	r0, [r4, #0]
 800e1a8:	1d19      	adds	r1, r3, #4
 800e1aa:	6029      	str	r1, [r5, #0]
 800e1ac:	0601      	lsls	r1, r0, #24
 800e1ae:	d501      	bpl.n	800e1b4 <_printf_i+0xec>
 800e1b0:	681e      	ldr	r6, [r3, #0]
 800e1b2:	e002      	b.n	800e1ba <_printf_i+0xf2>
 800e1b4:	0646      	lsls	r6, r0, #25
 800e1b6:	d5fb      	bpl.n	800e1b0 <_printf_i+0xe8>
 800e1b8:	881e      	ldrh	r6, [r3, #0]
 800e1ba:	2f6f      	cmp	r7, #111	; 0x6f
 800e1bc:	bf0c      	ite	eq
 800e1be:	2308      	moveq	r3, #8
 800e1c0:	230a      	movne	r3, #10
 800e1c2:	4852      	ldr	r0, [pc, #328]	; (800e30c <_printf_i+0x244>)
 800e1c4:	2100      	movs	r1, #0
 800e1c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e1ca:	6865      	ldr	r5, [r4, #4]
 800e1cc:	2d00      	cmp	r5, #0
 800e1ce:	bfa8      	it	ge
 800e1d0:	6821      	ldrge	r1, [r4, #0]
 800e1d2:	60a5      	str	r5, [r4, #8]
 800e1d4:	bfa4      	itt	ge
 800e1d6:	f021 0104 	bicge.w	r1, r1, #4
 800e1da:	6021      	strge	r1, [r4, #0]
 800e1dc:	b90e      	cbnz	r6, 800e1e2 <_printf_i+0x11a>
 800e1de:	2d00      	cmp	r5, #0
 800e1e0:	d04d      	beq.n	800e27e <_printf_i+0x1b6>
 800e1e2:	4615      	mov	r5, r2
 800e1e4:	fbb6 f1f3 	udiv	r1, r6, r3
 800e1e8:	fb03 6711 	mls	r7, r3, r1, r6
 800e1ec:	5dc7      	ldrb	r7, [r0, r7]
 800e1ee:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e1f2:	4637      	mov	r7, r6
 800e1f4:	42bb      	cmp	r3, r7
 800e1f6:	460e      	mov	r6, r1
 800e1f8:	d9f4      	bls.n	800e1e4 <_printf_i+0x11c>
 800e1fa:	2b08      	cmp	r3, #8
 800e1fc:	d10b      	bne.n	800e216 <_printf_i+0x14e>
 800e1fe:	6823      	ldr	r3, [r4, #0]
 800e200:	07de      	lsls	r6, r3, #31
 800e202:	d508      	bpl.n	800e216 <_printf_i+0x14e>
 800e204:	6923      	ldr	r3, [r4, #16]
 800e206:	6861      	ldr	r1, [r4, #4]
 800e208:	4299      	cmp	r1, r3
 800e20a:	bfde      	ittt	le
 800e20c:	2330      	movle	r3, #48	; 0x30
 800e20e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e212:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e216:	1b52      	subs	r2, r2, r5
 800e218:	6122      	str	r2, [r4, #16]
 800e21a:	464b      	mov	r3, r9
 800e21c:	4621      	mov	r1, r4
 800e21e:	4640      	mov	r0, r8
 800e220:	f8cd a000 	str.w	sl, [sp]
 800e224:	aa03      	add	r2, sp, #12
 800e226:	f7ff fedf 	bl	800dfe8 <_printf_common>
 800e22a:	3001      	adds	r0, #1
 800e22c:	d14c      	bne.n	800e2c8 <_printf_i+0x200>
 800e22e:	f04f 30ff 	mov.w	r0, #4294967295
 800e232:	b004      	add	sp, #16
 800e234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e238:	4834      	ldr	r0, [pc, #208]	; (800e30c <_printf_i+0x244>)
 800e23a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e23e:	6829      	ldr	r1, [r5, #0]
 800e240:	6823      	ldr	r3, [r4, #0]
 800e242:	f851 6b04 	ldr.w	r6, [r1], #4
 800e246:	6029      	str	r1, [r5, #0]
 800e248:	061d      	lsls	r5, r3, #24
 800e24a:	d514      	bpl.n	800e276 <_printf_i+0x1ae>
 800e24c:	07df      	lsls	r7, r3, #31
 800e24e:	bf44      	itt	mi
 800e250:	f043 0320 	orrmi.w	r3, r3, #32
 800e254:	6023      	strmi	r3, [r4, #0]
 800e256:	b91e      	cbnz	r6, 800e260 <_printf_i+0x198>
 800e258:	6823      	ldr	r3, [r4, #0]
 800e25a:	f023 0320 	bic.w	r3, r3, #32
 800e25e:	6023      	str	r3, [r4, #0]
 800e260:	2310      	movs	r3, #16
 800e262:	e7af      	b.n	800e1c4 <_printf_i+0xfc>
 800e264:	6823      	ldr	r3, [r4, #0]
 800e266:	f043 0320 	orr.w	r3, r3, #32
 800e26a:	6023      	str	r3, [r4, #0]
 800e26c:	2378      	movs	r3, #120	; 0x78
 800e26e:	4828      	ldr	r0, [pc, #160]	; (800e310 <_printf_i+0x248>)
 800e270:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e274:	e7e3      	b.n	800e23e <_printf_i+0x176>
 800e276:	0659      	lsls	r1, r3, #25
 800e278:	bf48      	it	mi
 800e27a:	b2b6      	uxthmi	r6, r6
 800e27c:	e7e6      	b.n	800e24c <_printf_i+0x184>
 800e27e:	4615      	mov	r5, r2
 800e280:	e7bb      	b.n	800e1fa <_printf_i+0x132>
 800e282:	682b      	ldr	r3, [r5, #0]
 800e284:	6826      	ldr	r6, [r4, #0]
 800e286:	1d18      	adds	r0, r3, #4
 800e288:	6961      	ldr	r1, [r4, #20]
 800e28a:	6028      	str	r0, [r5, #0]
 800e28c:	0635      	lsls	r5, r6, #24
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	d501      	bpl.n	800e296 <_printf_i+0x1ce>
 800e292:	6019      	str	r1, [r3, #0]
 800e294:	e002      	b.n	800e29c <_printf_i+0x1d4>
 800e296:	0670      	lsls	r0, r6, #25
 800e298:	d5fb      	bpl.n	800e292 <_printf_i+0x1ca>
 800e29a:	8019      	strh	r1, [r3, #0]
 800e29c:	2300      	movs	r3, #0
 800e29e:	4615      	mov	r5, r2
 800e2a0:	6123      	str	r3, [r4, #16]
 800e2a2:	e7ba      	b.n	800e21a <_printf_i+0x152>
 800e2a4:	682b      	ldr	r3, [r5, #0]
 800e2a6:	2100      	movs	r1, #0
 800e2a8:	1d1a      	adds	r2, r3, #4
 800e2aa:	602a      	str	r2, [r5, #0]
 800e2ac:	681d      	ldr	r5, [r3, #0]
 800e2ae:	6862      	ldr	r2, [r4, #4]
 800e2b0:	4628      	mov	r0, r5
 800e2b2:	f000 f83f 	bl	800e334 <memchr>
 800e2b6:	b108      	cbz	r0, 800e2bc <_printf_i+0x1f4>
 800e2b8:	1b40      	subs	r0, r0, r5
 800e2ba:	6060      	str	r0, [r4, #4]
 800e2bc:	6863      	ldr	r3, [r4, #4]
 800e2be:	6123      	str	r3, [r4, #16]
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e2c6:	e7a8      	b.n	800e21a <_printf_i+0x152>
 800e2c8:	462a      	mov	r2, r5
 800e2ca:	4649      	mov	r1, r9
 800e2cc:	4640      	mov	r0, r8
 800e2ce:	6923      	ldr	r3, [r4, #16]
 800e2d0:	47d0      	blx	sl
 800e2d2:	3001      	adds	r0, #1
 800e2d4:	d0ab      	beq.n	800e22e <_printf_i+0x166>
 800e2d6:	6823      	ldr	r3, [r4, #0]
 800e2d8:	079b      	lsls	r3, r3, #30
 800e2da:	d413      	bmi.n	800e304 <_printf_i+0x23c>
 800e2dc:	68e0      	ldr	r0, [r4, #12]
 800e2de:	9b03      	ldr	r3, [sp, #12]
 800e2e0:	4298      	cmp	r0, r3
 800e2e2:	bfb8      	it	lt
 800e2e4:	4618      	movlt	r0, r3
 800e2e6:	e7a4      	b.n	800e232 <_printf_i+0x16a>
 800e2e8:	2301      	movs	r3, #1
 800e2ea:	4632      	mov	r2, r6
 800e2ec:	4649      	mov	r1, r9
 800e2ee:	4640      	mov	r0, r8
 800e2f0:	47d0      	blx	sl
 800e2f2:	3001      	adds	r0, #1
 800e2f4:	d09b      	beq.n	800e22e <_printf_i+0x166>
 800e2f6:	3501      	adds	r5, #1
 800e2f8:	68e3      	ldr	r3, [r4, #12]
 800e2fa:	9903      	ldr	r1, [sp, #12]
 800e2fc:	1a5b      	subs	r3, r3, r1
 800e2fe:	42ab      	cmp	r3, r5
 800e300:	dcf2      	bgt.n	800e2e8 <_printf_i+0x220>
 800e302:	e7eb      	b.n	800e2dc <_printf_i+0x214>
 800e304:	2500      	movs	r5, #0
 800e306:	f104 0619 	add.w	r6, r4, #25
 800e30a:	e7f5      	b.n	800e2f8 <_printf_i+0x230>
 800e30c:	0800e9c9 	.word	0x0800e9c9
 800e310:	0800e9da 	.word	0x0800e9da

0800e314 <_sbrk_r>:
 800e314:	b538      	push	{r3, r4, r5, lr}
 800e316:	2300      	movs	r3, #0
 800e318:	4d05      	ldr	r5, [pc, #20]	; (800e330 <_sbrk_r+0x1c>)
 800e31a:	4604      	mov	r4, r0
 800e31c:	4608      	mov	r0, r1
 800e31e:	602b      	str	r3, [r5, #0]
 800e320:	f7f5 ffac 	bl	800427c <_sbrk>
 800e324:	1c43      	adds	r3, r0, #1
 800e326:	d102      	bne.n	800e32e <_sbrk_r+0x1a>
 800e328:	682b      	ldr	r3, [r5, #0]
 800e32a:	b103      	cbz	r3, 800e32e <_sbrk_r+0x1a>
 800e32c:	6023      	str	r3, [r4, #0]
 800e32e:	bd38      	pop	{r3, r4, r5, pc}
 800e330:	20002040 	.word	0x20002040

0800e334 <memchr>:
 800e334:	4603      	mov	r3, r0
 800e336:	b510      	push	{r4, lr}
 800e338:	b2c9      	uxtb	r1, r1
 800e33a:	4402      	add	r2, r0
 800e33c:	4293      	cmp	r3, r2
 800e33e:	4618      	mov	r0, r3
 800e340:	d101      	bne.n	800e346 <memchr+0x12>
 800e342:	2000      	movs	r0, #0
 800e344:	e003      	b.n	800e34e <memchr+0x1a>
 800e346:	7804      	ldrb	r4, [r0, #0]
 800e348:	3301      	adds	r3, #1
 800e34a:	428c      	cmp	r4, r1
 800e34c:	d1f6      	bne.n	800e33c <memchr+0x8>
 800e34e:	bd10      	pop	{r4, pc}

0800e350 <memmove>:
 800e350:	4288      	cmp	r0, r1
 800e352:	b510      	push	{r4, lr}
 800e354:	eb01 0402 	add.w	r4, r1, r2
 800e358:	d902      	bls.n	800e360 <memmove+0x10>
 800e35a:	4284      	cmp	r4, r0
 800e35c:	4623      	mov	r3, r4
 800e35e:	d807      	bhi.n	800e370 <memmove+0x20>
 800e360:	1e43      	subs	r3, r0, #1
 800e362:	42a1      	cmp	r1, r4
 800e364:	d008      	beq.n	800e378 <memmove+0x28>
 800e366:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e36a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e36e:	e7f8      	b.n	800e362 <memmove+0x12>
 800e370:	4601      	mov	r1, r0
 800e372:	4402      	add	r2, r0
 800e374:	428a      	cmp	r2, r1
 800e376:	d100      	bne.n	800e37a <memmove+0x2a>
 800e378:	bd10      	pop	{r4, pc}
 800e37a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e37e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e382:	e7f7      	b.n	800e374 <memmove+0x24>

0800e384 <__malloc_lock>:
 800e384:	4801      	ldr	r0, [pc, #4]	; (800e38c <__malloc_lock+0x8>)
 800e386:	f7ff bbf5 	b.w	800db74 <__retarget_lock_acquire_recursive>
 800e38a:	bf00      	nop
 800e38c:	20002034 	.word	0x20002034

0800e390 <__malloc_unlock>:
 800e390:	4801      	ldr	r0, [pc, #4]	; (800e398 <__malloc_unlock+0x8>)
 800e392:	f7ff bbf0 	b.w	800db76 <__retarget_lock_release_recursive>
 800e396:	bf00      	nop
 800e398:	20002034 	.word	0x20002034

0800e39c <_realloc_r>:
 800e39c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3a0:	4680      	mov	r8, r0
 800e3a2:	4614      	mov	r4, r2
 800e3a4:	460e      	mov	r6, r1
 800e3a6:	b921      	cbnz	r1, 800e3b2 <_realloc_r+0x16>
 800e3a8:	4611      	mov	r1, r2
 800e3aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e3ae:	f7ff bc4b 	b.w	800dc48 <_malloc_r>
 800e3b2:	b92a      	cbnz	r2, 800e3c0 <_realloc_r+0x24>
 800e3b4:	f7ff fbe0 	bl	800db78 <_free_r>
 800e3b8:	4625      	mov	r5, r4
 800e3ba:	4628      	mov	r0, r5
 800e3bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3c0:	f000 f81b 	bl	800e3fa <_malloc_usable_size_r>
 800e3c4:	4284      	cmp	r4, r0
 800e3c6:	4607      	mov	r7, r0
 800e3c8:	d802      	bhi.n	800e3d0 <_realloc_r+0x34>
 800e3ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e3ce:	d812      	bhi.n	800e3f6 <_realloc_r+0x5a>
 800e3d0:	4621      	mov	r1, r4
 800e3d2:	4640      	mov	r0, r8
 800e3d4:	f7ff fc38 	bl	800dc48 <_malloc_r>
 800e3d8:	4605      	mov	r5, r0
 800e3da:	2800      	cmp	r0, #0
 800e3dc:	d0ed      	beq.n	800e3ba <_realloc_r+0x1e>
 800e3de:	42bc      	cmp	r4, r7
 800e3e0:	4622      	mov	r2, r4
 800e3e2:	4631      	mov	r1, r6
 800e3e4:	bf28      	it	cs
 800e3e6:	463a      	movcs	r2, r7
 800e3e8:	f7ff fb86 	bl	800daf8 <memcpy>
 800e3ec:	4631      	mov	r1, r6
 800e3ee:	4640      	mov	r0, r8
 800e3f0:	f7ff fbc2 	bl	800db78 <_free_r>
 800e3f4:	e7e1      	b.n	800e3ba <_realloc_r+0x1e>
 800e3f6:	4635      	mov	r5, r6
 800e3f8:	e7df      	b.n	800e3ba <_realloc_r+0x1e>

0800e3fa <_malloc_usable_size_r>:
 800e3fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e3fe:	1f18      	subs	r0, r3, #4
 800e400:	2b00      	cmp	r3, #0
 800e402:	bfbc      	itt	lt
 800e404:	580b      	ldrlt	r3, [r1, r0]
 800e406:	18c0      	addlt	r0, r0, r3
 800e408:	4770      	bx	lr
	...

0800e40c <_init>:
 800e40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e40e:	bf00      	nop
 800e410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e412:	bc08      	pop	{r3}
 800e414:	469e      	mov	lr, r3
 800e416:	4770      	bx	lr

0800e418 <_fini>:
 800e418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e41a:	bf00      	nop
 800e41c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e41e:	bc08      	pop	{r3}
 800e420:	469e      	mov	lr, r3
 800e422:	4770      	bx	lr
