Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Mar 26 18:06:14 2025
| Host             : DESKTOP-8PN6IMS running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7vx690tffg1927-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 13.534       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 12.810       |
| Device Static (W)        | 0.724        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 73.5         |
| Junction Temperature (C) | 36.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.562 |      277 |       --- |             --- |
| Slice Logic              |     0.140 |   133417 |       --- |             --- |
|   LUT as Logic           |     0.092 |    45751 |    433200 |           10.56 |
|   Register               |     0.017 |    62834 |    866400 |            7.25 |
|   LUT as Distributed RAM |     0.012 |     1560 |    174200 |            0.90 |
|   LUT as Shift Register  |     0.009 |     2304 |    174200 |            1.32 |
|   CARRY4                 |     0.009 |     3010 |    108300 |            2.78 |
|   F7/F8 Muxes            |    <0.001 |     1738 |    433200 |            0.40 |
|   Others                 |    <0.001 |     6630 |       --- |             --- |
| Signals                  |     0.335 |   102611 |       --- |             --- |
| Block RAM                |     1.225 |    880.5 |      1470 |           59.90 |
| MMCM                     |     0.213 |        2 |        20 |           10.00 |
| I/O                      |     0.130 |       83 |       600 |           13.83 |
| GTH                      |    10.206 |       64 |       --- |             --- |
| Static Power             |     0.724 |          |           |                 |
| Total                    |    13.534 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.256 |       3.925 |      0.331 |
| Vccaux    |       1.800 |     0.197 |       0.140 |      0.057 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.047 |       0.046 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.147 |       0.102 |      0.046 |
| MGTAVcc   |       1.000 |     6.279 |       6.121 |      0.158 |
| MGTAVtt   |       1.200 |     1.734 |       1.693 |      0.041 |
| MGTVccaux |       1.800 |     0.165 |       0.164 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| ad1_ref_clk_p                                                                              | ad1_ref_clk_p                                                        |             4.0 |
| ad2_ref_clk_p                                                                              | ad2_ref_clk_p                                                        |             4.0 |
| ad3_ref_clk_p                                                                              | ad3_ref_clk_p                                                        |             4.0 |
| ad4_ref_clk_p                                                                              | ad4_ref_clk_p                                                        |             4.0 |
| clk_out1_clk_wiz_0                                                                         | u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0                 |            10.0 |
| clk_out1_gt_clk                                                                            | u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk          |             4.0 |
| clk_out2_clk_wiz_0                                                                         | u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0                 |            10.0 |
| clkfbout_clk_wiz_0                                                                         | u_clock_module/da_clk_moudle/inst/clkfbout_clk_wiz_0                 |            10.0 |
| clkfbout_gt_clk                                                                            | u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkfbout_gt_clk          |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| fpga_clk2_p                                                                                | fpga_clk2_p                                                          |             8.0 |
| fpga_clk_100m_p                                                                            | fpga_clk_100m_p                                                      |            10.0 |
| fpga_mgtq110_refclkp                                                                       | fpga_mgtq110_refclkp                                                 |             4.0 |
| fpga_mgtq112_refclkp                                                                       | fpga_mgtq112_refclkp                                                 |             4.0 |
| fpga_mgtq116_refclkp                                                                       | fpga_mgtq116_refclkp                                                 |             4.0 |
| fpga_mgtq118_refclkp                                                                       | fpga_mgtq118_refclkp                                                 |             4.0 |
| glblclk_p                                                                                  | glblclk_p                                                            |             8.0 |
| u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                         | u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                    |            33.3 |
| u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                       | u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            |            33.3 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| top                             |    12.810 |
|   dbg_hub                       |     0.004 |
|     inst                        |     0.004 |
|       BSCANID.u_xsdbm_id        |     0.004 |
|   int_dac_top                   |     5.436 |
|     top_dac1_int                |     1.358 |
|       i_jesd204_1_support_block |     1.007 |
|       my_sine_gen               |     0.342 |
|     top_dac2_int                |     1.353 |
|       i_jesd204_1_support_block |     1.007 |
|       my_sine_gen               |     0.337 |
|     top_dac3_int                |     1.355 |
|       i_jesd204_1_support_block |     1.007 |
|       my_sine_gen               |     0.339 |
|     top_dac4_int                |     1.353 |
|       i_jesd204_1_support_block |     1.007 |
|       my_sine_gen               |     0.337 |
|   my_vio                        |     0.004 |
|     inst                        |     0.004 |
|       PROBE_OUT_ALL_INST        |     0.002 |
|       U_XSDB_SLAVE              |     0.001 |
|   u1_ADC_wrapper                |     0.089 |
|     ADC_i                       |     0.089 |
|       ada16d6000_1              |     0.005 |
|       adc1_spi                  |     0.003 |
|       adc2_spi                  |     0.003 |
|       adc3_spi                  |     0.003 |
|       adc_lmx2592               |     0.005 |
|       axi_lite_spi_0            |     0.003 |
|       ctrl_204b_0               |     0.010 |
|       dac_lmx2592               |     0.005 |
|       lmk04828_spi              |     0.005 |
|       microblaze_0              |     0.023 |
|       microblaze_0_axi_periph   |     0.005 |
|       microblaze_0_local_memory |     0.011 |
|       vio_0                     |     0.002 |
|   u2_adc_top                    |     6.851 |
|     i_shared_clocks             |     0.112 |
|       u_gtglb_clk               |     0.112 |
|     u1_adc_module               |     1.655 |
|       u_adc_jesd204b            |     1.639 |
|     u2_adc_module               |     1.651 |
|       u_adc_jesd204b            |     1.635 |
|     u3_adc_module               |     1.651 |
|       u_adc_jesd204b            |     1.635 |
|     u4_adc_module               |     1.781 |
|       u_adc_jesd204b            |     1.764 |
|   u3_adc_analysis               |     0.136 |
|     adc_en                      |     0.002 |
|       inst                      |     0.002 |
|     ila_adc_256_inst            |     0.094 |
|       inst                      |     0.094 |
|     u_adc1_fifo                 |     0.001 |
|       U0                        |     0.001 |
|     u_adc2_fifo                 |     0.001 |
|       U0                        |     0.001 |
|     u_adc3_fifo                 |     0.001 |
|       U0                        |     0.001 |
|     u_adc4_fifo                 |     0.036 |
|       U0                        |     0.036 |
|   u_clock_module                |     0.112 |
|     da_clk_moudle               |     0.109 |
|       inst                      |     0.109 |
|   u_ila_0                       |     0.006 |
|     inst                        |     0.006 |
|       ila_core_inst             |     0.006 |
|   u_ila_1                       |     0.144 |
|     inst                        |     0.144 |
|       ila_core_inst             |     0.144 |
|   u_ila_2                       |     0.010 |
|     inst                        |     0.010 |
|       ila_core_inst             |     0.010 |
|   u_ila_3                       |     0.009 |
|     inst                        |     0.009 |
|       ila_core_inst             |     0.009 |
+---------------------------------+-----------+


