INFO: Performing automated altera bitfile generation...
make[1]: Entering directory '/home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox'
===========================================================
  Prepare project or1420SingleCore 
===========================================================
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jun  4 18:29:08 2024
Info: Command: quartus_sh --prepare -f "Cyclone IV E" -d EP4CE30F23C8 -t or1420SingleCore or1420SingleCore
Info: Quartus(args): -f {Cyclone IV E} -d EP4CE30F23C8 -t or1420SingleCore or1420SingleCore
Info: /opt/intelFPGA-lite/18.1/quartus/common/tcl/internal/qsh_prepare.tcl version #1
Info (23030): Evaluation of Tcl script /opt/intelFPGA-lite/18.1/quartus/common/tcl/internal/qsh_prepare.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 750 megabytes
    Info: Processing ended: Tue Jun  4 18:29:08 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
===> Add : ../../../modules/bios/verilog/bios1_rom.v 
===> Add : ../../../modules/bios/verilog/bios.v 
===> Add : ../../../modules/bus_arbiter/verilog/busArbiter.v 
===> Add : ../../../modules/bus_arbiter/verilog/queueMemory.v 
===> Add : ../../../modules/hdmi_720p/font/ami386__8x8.v 
===> Add : ../../../modules/hdmi_720p/verilog/graphicsController.v 
===> Add : ../../../modules/hdmi_720p/verilog/hdmi_720p.v 
===> Add : ../../../modules/hdmi_720p/verilog/ram2kdp.v 
===> Add : ../../../modules/hdmi_720p/verilog/ram4kdp.v 
===> Add : ../../../modules/hdmi_720p/verilog/textController.v 
===> Add : ../../../modules/hdmi_720p/verilog/tmds_encoder.v 
===> Add : ../../../modules/hdmi_720p/verilog/screens.v 
===> Add : ../../../modules/spi/verilog/spiShiftSingle.v 
===> Add : ../../../modules/spi/verilog/spiShiftQuad.v 
===> Add : ../../../modules/spi/verilog/spiBus.v 
===> Add : ../../../modules/i2c/verilog/i2cMaster.v 
===> Add : ../../../modules/i2c/verilog/i2cCustomInstr.v 
===> Add : ../../../modules/profileCi/verilog/counter.v 
===> Add : ../../../modules/profileCi/verilog/profileCi.v 
===> Add : ../../../modules/grayscaleCi/verilog/rgb565Grayscale.v 
===> Add : ../../../modules/grayscaleCi/verilog/rgb565ISE.v 
===> Add : ../../../modules/gpio/verilog/gpio.v 
===> Add : ../../../modules/ramDmaCi/verilog/dualPortSSram.v 
===> Add : ../../../modules/ramDmaCi/verilog/ramDmaCi.v 
===> Add : ../../../modules/camera/verilog/camera.v 
===> Add : ../../../modules/delay/verilog/delayIse.v 
===> Add : ../../../modules/swapbyteIse/verilog/swapByteIse.v 
===> Add : ../../../modules/uart/verilog/baudGenerator.v 
===> Add : ../../../modules/uart/verilog/uartFifoMemory.v 
===> Add : ../../../modules/uart/verilog/uartRx.v 
===> Add : ../../../modules/uart/verilog/uartTx.v 
===> Add : ../../../modules/uart/verilog/uartRxFifo.v 
===> Add : ../../../modules/uart/verilog/uartTxFifo.v 
===> Add : ../../../modules/uart/verilog/uartBus.v 
===> Add : ../../../modules/or1420/verilog/adder.v 
===> Add : ../../../modules/or1420/verilog/dCacheSpm.v 
===> Add : ../../../modules/or1420/verilog/dCache.v 
===> Add : ../../../modules/or1420/verilog/decodeStage.v 
===> Add : ../../../modules/or1420/verilog/executeStage.v 
===> Add : ../../../modules/or1420/verilog/fetchStage.v 
===> Add : ../../../modules/or1420/verilog/logicUnit.v 
===> Add : ../../../modules/or1420/verilog/lutram_32x1.v 
===> Add : ../../../modules/or1420/verilog/memoryStage.v 
===> Add : ../../../modules/or1420/verilog/multiplier.v 
===> Add : ../../../modules/or1420/verilog/or1420Top.v 
===> Add : ../../../modules/or1420/verilog/regiserFile.v 
===> Add : ../../../modules/or1420/verilog/shifter.v 
===> Add : ../../../modules/or1420/verilog/sprUnit.v 
===> Add : ../../../modules/sdram/verilog/sdramFifo.v 
===> Add : ../../../modules/sdram/verilog/sdram.v 
===> Add : ../../../modules/support/verilog/decimalCounter.v 
===> Add : ../../../modules/support/verilog/processorId.v 
===> Add : ../../../modules/support/verilog/synchroFlop.v 
===> Add : ../../../modules/support/verilog/sram_16x32_dp_ar.v 
===> Add : ../../../modules/support/verilog/sram_32x32_dp_ar.v 
===> Add : ../../../modules/support/verilog/sram_512x32_dp.v 
===> Add : ../../../modules/support/verilog/sram_512x32.v 
===> Add : ../../../modules/support/verilog/sram_1024x16_dp.v 
===> Add : ../../../modules/support/verilog/sram2048x8Dp.v 
===> Add : ../../../modules/sobel/sobel.v 
===> Add : ../../../modules/sobel/edge_detection.v 
===> Add : ../verilog/or1420SingleCore.v 
************************************************************
===> Add : ../config/project.qsf 
************************************************************
quartus_sh --determine_smart_action or1420SingleCore > smart.log
===========================================================
  Mapping 
===========================================================
quartus_map --family="Cyclone IV E" or1420SingleCore
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jun  4 18:29:09 2024
Info: Command: quartus_map --family="Cyclone IV E" or1420SingleCore
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bios/verilog/bios1_rom.v
    Info (12023): Found entity 1: biosRom File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bios/verilog/bios1_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bios/verilog/bios.v
    Info (12023): Found entity 1: bios File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bios/verilog/bios.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bus_arbiter/verilog/busArbiter.v
    Info (12023): Found entity 1: busArbiter File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bus_arbiter/verilog/busArbiter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bus_arbiter/verilog/queueMemory.v
    Info (12023): Found entity 1: queueMemory File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bus_arbiter/verilog/queueMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/font/ami386__8x8.v
    Info (12023): Found entity 1: charRom File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/font/ami386__8x8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/graphicsController.v
    Info (12023): Found entity 1: graphicsController File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/graphicsController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/hdmi_720p.v
    Info (12023): Found entity 1: hdmi_720p File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/hdmi_720p.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/ram2kdp.v
    Info (12023): Found entity 1: dualPortRam2k File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/ram2kdp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/ram4kdp.v
    Info (12023): Found entity 1: dualPortRam4k File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/ram4kdp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/textController.v
    Info (12023): Found entity 1: textController File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/textController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/tmds_encoder.v
    Info (12023): Found entity 1: tmdsEncoder File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/tmds_encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/screens.v
    Info (12023): Found entity 1: screens File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/screens.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/spi/verilog/spiShiftSingle.v
    Info (12023): Found entity 1: spiShiftSingle File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/spi/verilog/spiShiftSingle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/spi/verilog/spiShiftQuad.v
    Info (12023): Found entity 1: spiShiftQuad File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/spi/verilog/spiShiftQuad.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/spi/verilog/spiBus.v
    Info (12023): Found entity 1: spiBus File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/spi/verilog/spiBus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/i2c/verilog/i2cMaster.v
    Info (12023): Found entity 1: i2cMaster File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/i2c/verilog/i2cMaster.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/i2c/verilog/i2cCustomInstr.v
    Info (12023): Found entity 1: i2cCustomInstr File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/i2c/verilog/i2cCustomInstr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/profileCi/verilog/counter.v
    Info (12023): Found entity 1: counter File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/profileCi/verilog/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/profileCi/verilog/profileCi.v
    Info (12023): Found entity 1: profileCi File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/profileCi/verilog/profileCi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/grayscaleCi/verilog/rgb565Grayscale.v
    Info (12023): Found entity 1: rgb565Grayscale File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/grayscaleCi/verilog/rgb565Grayscale.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/grayscaleCi/verilog/rgb565ISE.v
    Info (12023): Found entity 1: rgb565GrayscaleIse File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/grayscaleCi/verilog/rgb565ISE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/gpio/verilog/gpio.v
    Info (12023): Found entity 1: gpio File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/gpio/verilog/gpio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/ramDmaCi/verilog/dualPortSSram.v
    Info (12023): Found entity 1: dualPortSSRAM File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/ramDmaCi/verilog/dualPortSSram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/ramDmaCi/verilog/ramDmaCi.v
    Info (12023): Found entity 1: ramDmaCi File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/ramDmaCi/verilog/ramDmaCi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/camera/verilog/camera.v
    Info (12023): Found entity 1: camera File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/camera/verilog/camera.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/delay/verilog/delayIse.v
    Info (12023): Found entity 1: delayIse File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/delay/verilog/delayIse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/swapbyteIse/verilog/swapByteIse.v
    Info (12023): Found entity 1: swapByte File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/swapbyteIse/verilog/swapByteIse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/baudGenerator.v
    Info (12023): Found entity 1: baudGenerator File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/baudGenerator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartFifoMemory.v
    Info (12023): Found entity 1: uartFifoMemory File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartFifoMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartRx.v
    Info (12023): Found entity 1: uartRx File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartRx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartTx.v
    Info (12023): Found entity 1: uartTx File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartTx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartRxFifo.v
    Info (12023): Found entity 1: uartRxFifo File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartRxFifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartTxFifo.v
    Info (12023): Found entity 1: uartTxFifo File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartTxFifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartBus.v
    Info (12023): Found entity 1: uartBus File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartBus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/adder.v
    Info (12023): Found entity 1: adder File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/dCacheSpm.v
    Info (12023): Found entity 1: dCacheSpm File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/dCacheSpm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/dCache.v
    Info (12023): Found entity 1: dCache File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/dCache.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/decodeStage.v
    Info (12023): Found entity 1: decodeStage File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/decodeStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/executeStage.v
    Info (12023): Found entity 1: executeStage File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/executeStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/fetchStage.v
    Info (12023): Found entity 1: fetchStage File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/fetchStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/logicUnit.v
    Info (12023): Found entity 1: logicUnit File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/logicUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v
    Info (12023): Found entity 1: lutRam32x1 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/memoryStage.v
    Info (12023): Found entity 1: memoryStage File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/memoryStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/multiplier.v
    Info (12023): Found entity 1: multiplier File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/or1420Top.v
    Info (12023): Found entity 1: or1420Top File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/or1420Top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/regiserFile.v
    Info (12023): Found entity 1: registerFile File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/regiserFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/shifter.v
    Info (12023): Found entity 1: shifter File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/sprUnit.v
    Info (12023): Found entity 1: sprUnit File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/sprUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sdram/verilog/sdramFifo.v
    Info (12023): Found entity 1: sdramFifo File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sdram/verilog/sdramFifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sdram/verilog/sdram.v
    Info (12023): Found entity 1: sdramController File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sdram/verilog/sdram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/decimalCounter.v
    Info (12023): Found entity 1: decimalCounter File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/decimalCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/processorId.v
    Info (12023): Found entity 1: processorId File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/processorId.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/synchroFlop.v
    Info (12023): Found entity 1: synchroFlop File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/synchroFlop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram_16x32_dp_ar.v
    Info (12023): Found entity 1: sram16x32DpAr File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram_16x32_dp_ar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram_32x32_dp_ar.v
    Info (12023): Found entity 1: sram32x32DpAr File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram_32x32_dp_ar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram_512x32_dp.v
    Info (12023): Found entity 1: sram512X32Dp File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram_512x32_dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram_512x32.v
    Info (12023): Found entity 1: sram512X32 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram_512x32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram_1024x16_dp.v
    Info (12023): Found entity 1: sram1024X16Dp File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram_1024x16_dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram2048x8Dp.v
    Info (12023): Found entity 1: sram2048X8Dp File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/sram2048x8Dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sobel/sobel.v
    Info (12023): Found entity 1: sobel File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sobel/sobel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sobel/edge_detection.v
    Info (12023): Found entity 1: edge_detection File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sobel/edge_detection.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v
    Info (12023): Found entity 1: or1420SingleCore File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 1
Info (12127): Elaborating entity "or1420SingleCore" for the top level hierarchy
Warning (10858): Verilog HDL warning at or1420SingleCore.v(318): object s_profileResult used but never assigned File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 318
Warning (10858): Verilog HDL warning at or1420SingleCore.v(330): object s_profileDone used but never assigned File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 330
Warning (10030): Net "s_profileResult" at or1420SingleCore.v(318) has no driver or initial value, using a default initial value '0' File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 318
Warning (10030): Net "s_profileDone" at or1420SingleCore.v(330) has no driver or initial value, using a default initial value '0' File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 330
Info (12128): Elaborating entity "altpll" for hierarchy "altpll:altpll_component" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 176
Info (12130): Elaborated megafunction instantiation "altpll:altpll_component" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 176
Info (12133): Instantiated megafunction "altpll:altpll_component" with the following parameter: File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 176
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "16"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "99"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "8"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "99"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "16"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "99"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "8"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "99"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=test"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/test_altpll.v
    Info (12023): Found entity 1: test_altpll File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/test_altpll.v Line: 31
Info (12128): Elaborating entity "test_altpll" for hierarchy "altpll:altpll_component|test_altpll:auto_generated" File: /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "uartBus" for hierarchy "uartBus:uart1" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 271
Info (10264): Verilog HDL Case Statement information at uartBus.v(61): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartBus.v Line: 61
Info (12128): Elaborating entity "baudGenerator" for hierarchy "uartBus:uart1|baudGenerator:bdg" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartBus.v Line: 122
Info (12128): Elaborating entity "uartTxFifo" for hierarchy "uartBus:uart1|uartTxFifo:TXF" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartBus.v Line: 137
Info (12128): Elaborating entity "uartFifoMemory" for hierarchy "uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartTxFifo.v Line: 37
Info (12128): Elaborating entity "uartTx" for hierarchy "uartBus:uart1|uartTx:TXC" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartBus.v Line: 147
Info (12128): Elaborating entity "uartRxFifo" for hierarchy "uartBus:uart1|uartRxFifo:RXF" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartBus.v Line: 184
Info (12128): Elaborating entity "uartRx" for hierarchy "uartBus:uart1|uartRx:RXC" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartBus.v Line: 197
Info (10264): Verilog HDL Case Statement information at uartRx.v(94): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/uart/verilog/uartRx.v Line: 94
Info (12128): Elaborating entity "sdramController" for hierarchy "sdramController:sdram" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 312
Warning (10230): Verilog HDL assignment warning at sdram.v(44): truncated value with size 32 to match size of target (14) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sdram/verilog/sdram.v Line: 44
Warning (10230): Verilog HDL assignment warning at sdram.v(46): truncated value with size 32 to match size of target (14) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sdram/verilog/sdram.v Line: 46
Warning (10230): Verilog HDL assignment warning at sdram.v(47): truncated value with size 32 to match size of target (14) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sdram/verilog/sdram.v Line: 47
Info (10264): Verilog HDL Case Statement information at sdram.v(195): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sdram/verilog/sdram.v Line: 195
Info (12128): Elaborating entity "sdramFifo" for hierarchy "sdramController:sdram|sdramFifo:buffer" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sdram/verilog/sdram.v Line: 122
Info (12128): Elaborating entity "sram512X32Dp" for hierarchy "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sdram/verilog/sdramFifo.v Line: 42
Info (12128): Elaborating entity "or1420Top" for hierarchy "or1420Top:cpu1" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 368
Info (12128): Elaborating entity "fetchStage" for hierarchy "or1420Top:cpu1|fetchStage:fetch" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/or1420Top.v Line: 74
Info (10264): Verilog HDL Case Statement information at fetchStage.v(164): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/fetchStage.v Line: 164
Info (10264): Verilog HDL Case Statement information at fetchStage.v(191): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/fetchStage.v Line: 191
Info (12128): Elaborating entity "decodeStage" for hierarchy "or1420Top:cpu1|decodeStage:decode" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/or1420Top.v Line: 150
Info (12128): Elaborating entity "executeStage" for hierarchy "or1420Top:cpu1|executeStage:exe" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/or1420Top.v Line: 212
Info (10264): Verilog HDL Case Statement information at executeStage.v(132): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/executeStage.v Line: 132
Info (12128): Elaborating entity "adder" for hierarchy "or1420Top:cpu1|executeStage:exe|adder:addSub" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/executeStage.v Line: 181
Info (12128): Elaborating entity "logicUnit" for hierarchy "or1420Top:cpu1|executeStage:exe|logicUnit:logicU" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/executeStage.v Line: 186
Info (12128): Elaborating entity "multiplier" for hierarchy "or1420Top:cpu1|executeStage:exe|multiplier:mul" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/executeStage.v Line: 191
Info (12128): Elaborating entity "shifter" for hierarchy "or1420Top:cpu1|executeStage:exe|shifter:shift" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/executeStage.v Line: 197
Info (12128): Elaborating entity "sprUnit" for hierarchy "or1420Top:cpu1|sprUnit:sprs" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/or1420Top.v Line: 228
Info (12128): Elaborating entity "memoryStage" for hierarchy "or1420Top:cpu1|memoryStage:mem" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/or1420Top.v Line: 246
Info (12128): Elaborating entity "registerFile" for hierarchy "or1420Top:cpu1|registerFile:regs" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/or1420Top.v Line: 269
Info (12128): Elaborating entity "lutRam32x1" for hierarchy "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[0].ram1" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/regiserFile.v Line: 26
Info (12128): Elaborating entity "dCache" for hierarchy "or1420Top:cpu1|dCache:loadStore" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/or1420Top.v Line: 306
Info (10264): Verilog HDL Case Statement information at dCache.v(100): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/dCache.v Line: 100
Info (10264): Verilog HDL Case Statement information at dCache.v(130): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/dCache.v Line: 130
Info (10264): Verilog HDL Case Statement information at dCache.v(162): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/dCache.v Line: 162
Info (10264): Verilog HDL Case Statement information at dCache.v(182): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/dCache.v Line: 182
Info (10264): Verilog HDL Case Statement information at dCache.v(209): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/dCache.v Line: 209
Info (12128): Elaborating entity "dCacheSpm" for hierarchy "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/dCache.v Line: 153
Info (12128): Elaborating entity "processorId" for hierarchy "processorId:cpuFreq" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 389
Warning (10230): Verilog HDL assignment warning at processorId.v(28): truncated value with size 32 to match size of target (16) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/processorId.v Line: 28
Info (12128): Elaborating entity "synchroFlop" for hierarchy "processorId:cpuFreq|synchroFlop:msync" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/processorId.v Line: 42
Info (12128): Elaborating entity "decimalCounter" for hierarchy "processorId:cpuFreq|decimalCounter:cnt[0].dcount" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/support/verilog/processorId.v Line: 56
Info (12128): Elaborating entity "swapByte" for hierarchy "swapByte:ise1" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 403
Info (12128): Elaborating entity "i2cCustomInstr" for hierarchy "i2cCustomInstr:i2cm" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 421
Info (12128): Elaborating entity "i2cMaster" for hierarchy "i2cCustomInstr:i2cm|i2cMaster:master" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/i2c/verilog/i2cCustomInstr.v Line: 49
Warning (10230): Verilog HDL assignment warning at i2cMaster.v(92): truncated value with size 32 to match size of target (6) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/i2c/verilog/i2cMaster.v Line: 92
Info (10264): Verilog HDL Case Statement information at i2cMaster.v(113): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/i2c/verilog/i2cMaster.v Line: 113
Info (10264): Verilog HDL Case Statement information at i2cMaster.v(170): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/i2c/verilog/i2cMaster.v Line: 170
Info (12128): Elaborating entity "delayIse" for hierarchy "delayIse:delayMicro" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 439
Warning (10230): Verilog HDL assignment warning at delayIse.v(49): truncated value with size 32 to match size of target (4) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/delay/verilog/delayIse.v Line: 49
Info (12128): Elaborating entity "edge_detection" for hierarchy "edge_detection:sobel" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 448
Info (10264): Verilog HDL Case Statement information at edge_detection.v(79): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sobel/edge_detection.v Line: 79
Info (12128): Elaborating entity "sobel" for hierarchy "edge_detection:sobel|sobel:sobel_module" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sobel/edge_detection.v Line: 56
Warning (10230): Verilog HDL assignment warning at sobel.v(21): truncated value with size 32 to match size of target (11) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sobel/sobel.v Line: 21
Warning (10230): Verilog HDL assignment warning at sobel.v(22): truncated value with size 32 to match size of target (11) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/sobel/sobel.v Line: 22
Info (12128): Elaborating entity "rgb565GrayscaleIse" for hierarchy "rgb565GrayscaleIse:converter" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 461
Info (12128): Elaborating entity "rgb565Grayscale" for hierarchy "rgb565GrayscaleIse:converter|rgb565Grayscale:pixel1" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/grayscaleCi/verilog/rgb565ISE.v Line: 18
Warning (10230): Verilog HDL assignment warning at rgb565Grayscale.v(20): truncated value with size 14 to match size of target (13) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/grayscaleCi/verilog/rgb565Grayscale.v Line: 20
Info (12128): Elaborating entity "ramDmaCi" for hierarchy "ramDmaCi:ramDma" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 496
Info (10264): Verilog HDL Case Statement information at ramDmaCi.v(131): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/ramDmaCi/verilog/ramDmaCi.v Line: 131
Info (12128): Elaborating entity "dualPortSSRAM" for hierarchy "ramDmaCi:ramDma|dualPortSSRAM:memory" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/ramDmaCi/verilog/ramDmaCi.v Line: 100
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:sevenSegDipSwitch" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 525
Info (12128): Elaborating entity "camera" for hierarchy "camera:camIf" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 562
Warning (10036): Verilog HDL or VHDL warning at camera.v(168): object "s_pixelWord1" assigned a value but never read File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/camera/verilog/camera.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at camera.v(169): object "s_pixelWord2" assigned a value but never read File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/camera/verilog/camera.v Line: 169
Warning (10230): Verilog HDL assignment warning at camera.v(75): truncated value with size 32 to match size of target (17) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/camera/verilog/camera.v Line: 75
Info (10264): Verilog HDL Case Statement information at camera.v(235): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/camera/verilog/camera.v Line: 235
Info (12128): Elaborating entity "dualPortRam2k" for hierarchy "camera:camIf|dualPortRam2k:lineBuffer" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/camera/verilog/camera.v Line: 211
Info (12128): Elaborating entity "screens" for hierarchy "screens:hdmi" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 630
Warning (10230): Verilog HDL assignment warning at screens.v(306): truncated value with size 32 to match size of target (8) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/screens.v Line: 306
Info (12128): Elaborating entity "hdmi_720p" for hierarchy "screens:hdmi|hdmi_720p:generator" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/screens.v Line: 116
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(113): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/hdmi_720p.v Line: 113
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(123): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/hdmi_720p.v Line: 123
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(155): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/hdmi_720p.v Line: 155
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(165): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/hdmi_720p.v Line: 165
Info (12128): Elaborating entity "textController" for hierarchy "screens:hdmi|textController:textC1" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/screens.v Line: 192
Info (12128): Elaborating entity "textController" for hierarchy "screens:hdmi|textController:textC2" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/screens.v Line: 222
Info (12128): Elaborating entity "dualPortRam4k" for hierarchy "screens:hdmi|dualPortRam4k:asciiRam1" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/screens.v Line: 241
Info (12128): Elaborating entity "charRom" for hierarchy "screens:hdmi|charRom:asciiRom" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/screens.v Line: 260
Info (12128): Elaborating entity "graphicsController" for hierarchy "screens:hdmi|graphicsController:graphics" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/screens.v Line: 373
Info (10264): Verilog HDL Case Statement information at graphicsController.v(148): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/graphicsController.v Line: 148
Info (12128): Elaborating entity "spiBus" for hierarchy "spiBus:flash" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 666
Info (12128): Elaborating entity "spiShiftQuad" for hierarchy "spiBus:flash|spiShiftQuad:quad" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/spi/verilog/spiBus.v Line: 143
Info (12128): Elaborating entity "spiShiftSingle" for hierarchy "spiBus:flash|spiShiftSingle:single" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/spi/verilog/spiBus.v Line: 174
Info (10264): Verilog HDL Case Statement information at spiShiftSingle.v(190): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/spi/verilog/spiShiftSingle.v Line: 190
Info (10264): Verilog HDL Case Statement information at spiShiftSingle.v(244): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/spi/verilog/spiShiftSingle.v Line: 244
Info (10264): Verilog HDL Case Statement information at spiShiftSingle.v(243): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/spi/verilog/spiShiftSingle.v Line: 243
Info (12128): Elaborating entity "bios" for hierarchy "bios:start" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 688
Info (10264): Verilog HDL Case Statement information at bios.v(78): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bios/verilog/bios.v Line: 78
Info (12128): Elaborating entity "biosRom" for hierarchy "bios:start|biosRom:rom" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bios/verilog/bios.v Line: 99
Info (12128): Elaborating entity "busArbiter" for hierarchy "busArbiter:arbiter" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 723
Info (10264): Verilog HDL Case Statement information at busArbiter.v(40): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bus_arbiter/verilog/busArbiter.v Line: 40
Info (12128): Elaborating entity "queueMemory" for hierarchy "busArbiter:arbiter|queueMemory:queue" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/bus_arbiter/verilog/busArbiter.v Line: 125
Warning (276020): Inferred RAM node "uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ramDmaCi:ramDma|dualPortSSRAM:memory|memoryContent_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "camera:camIf|dualPortRam2k:lineBuffer|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "screens:hdmi|dualPortRam2k:LineBuffer2|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "screens:hdmi|dualPortRam2k:LineBuffer1|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "screens:hdmi|dualPortRam4k:asciiRam1|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "screens:hdmi|dualPortRam4k:asciiRam2|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 65 instances of uninferred RAM logic
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[1].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[0].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[12].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[10].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[2].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[1].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[0].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[2].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[30].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[29].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[27].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[26].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[25].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[24].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[23].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[21].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[20].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[19].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[18].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[17].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[14].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[12].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[10].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[8].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[7].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[6].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[5].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[4].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[30].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[29].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[27].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[26].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[25].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[24].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[23].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[21].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[20].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[19].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[18].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[17].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[14].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[8].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[7].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[6].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[5].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[4].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276007): RAM logic "or1420Top:cpu1|fetchStage:fetch|s_tagMemory" is uninferred due to asynchronous read logic File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/fetchStage.v Line: 83
Info (19000): Inferred 17 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "busArbiter:arbiter|queueMemory:queue|s_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ramDmaCi:ramDma|dualPortSSRAM:memory|memoryContent_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1420Top:cpu1|fetchStage:fetch|s_dataMemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "camera:camIf|dualPortRam2k:lineBuffer|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bios:start|biosRom:rom|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "screens:hdmi|charRom:asciiRom|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "screens:hdmi|dualPortRam2k:LineBuffer2|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 28
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 28
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "screens:hdmi|dualPortRam2k:LineBuffer1|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 28
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 28
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "screens:hdmi|dualPortRam4k:asciiRam1|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "screens:hdmi|dualPortRam4k:asciiRam2|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "or1420Top:cpu1|executeStage:exe|multiplier:mul|Mult0" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/multiplier.v Line: 5
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "screens:hdmi|textController:textC1|Mult0" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/textController.v Line: 242
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "screens:hdmi|textController:textC1|Mult2" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/textController.v Line: 243
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "screens:hdmi|textController:textC1|Mult1" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/textController.v Line: 243
Info (12130): Elaborated megafunction instantiation "uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0"
Info (12133): Instantiated megafunction "uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf
    Info (12023): Found entity 1: altsyncram_u9c1 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/altsyncram_u9c1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0"
Info (12133): Instantiated megafunction "busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_epg1.tdf
    Info (12023): Found entity 1: altsyncram_epg1 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/altsyncram_epg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0"
Info (12133): Instantiated megafunction "ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m9n1.tdf
    Info (12023): Found entity 1: altsyncram_m9n1 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/altsyncram_m9n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0"
Info (12133): Instantiated megafunction "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9f81.tdf
    Info (12023): Found entity 1: altsyncram_9f81 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/altsyncram_9f81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0"
Info (12133): Instantiated megafunction "or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nd81.tdf
    Info (12023): Found entity 1: altsyncram_nd81 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/altsyncram_nd81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf
    Info (12023): Found entity 1: altsyncram_23d1 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/altsyncram_23d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "bios:start|biosRom:rom|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "bios:start|biosRom:rom|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5r71.tdf
    Info (12023): Found entity 1: altsyncram_5r71 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/altsyncram_5r71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ul71.tdf
    Info (12023): Found entity 1: altsyncram_ul71 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/altsyncram_ul71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "28"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "28"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3d1.tdf
    Info (12023): Found entity 1: altsyncram_c3d1 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/altsyncram_c3d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_svg1.tdf
    Info (12023): Found entity 1: altsyncram_svg1 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/altsyncram_svg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g6d1.tdf
    Info (12023): Found entity 1: altsyncram_g6d1 File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/altsyncram_g6d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/multiplier.v Line: 5
Info (12133): Instantiated megafunction "or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0" with the following parameter: File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/or1420/verilog/multiplier.v Line: 5
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/mult_7dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "screens:hdmi|textController:textC1|lpm_mult:Mult0" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/textController.v Line: 242
Info (12133): Instantiated megafunction "screens:hdmi|textController:textC1|lpm_mult:Mult0" with the following parameter: File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/textController.v Line: 242
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6at.tdf
    Info (12023): Found entity 1: mult_6at File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/mult_6at.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "screens:hdmi|textController:textC1|lpm_mult:Mult2" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/textController.v Line: 243
Info (12133): Instantiated megafunction "screens:hdmi|textController:textC1|lpm_mult:Mult2" with the following parameter: File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/modules/hdmi_720p/verilog/textController.v Line: 243
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4at.tdf
    Info (12023): Found entity 1: mult_4at File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/mult_4at.tdf Line: 29
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/mult_7dt.tdf Line: 91
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 153 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/or1420SingleCore.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 16073 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 21 bidirectional pins
    Info (21061): Implemented 15659 logic cells
    Info (21064): Implemented 291 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 1089 megabytes
    Info: Processing ended: Tue Jun  4 18:29:50 2024
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:50
echo done > fit.chg
===========================================================
  Fitter 
===========================================================
quartus_fit --part=EP4CE30F23C8 --set=FITTER_EFFORT="STANDARD FIT" --set=SMART_RECOMPILE=ON --set=CYCLONE_OPTIMIZATION_TECHNIQUE=SPEED --set=RESERVE_ALL_UNUSED_PINS="AS INPUT TRI-STATED" --set=MUX_RESTRUCTURE=OFF --set=PHYSICAL_SYNTHESIS_REGISTER_RETIMING=ON --set=PHYSICAL_SYNTHESIS_EFFORT=EXTRA --set=FMAX_REQUIREMENT="80 MHz" --set=RESERVE_NCEO_AFTER_CONFIGURATION="USE AS REGULAR IO" --set=CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION="USE AS REGULAR IO" or1420SingleCore
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jun  4 18:29:50 2024
Info: Command: quartus_fit --part=EP4CE30F23C8 --set="FITTER_EFFORT=STANDARD FIT" --set=SMART_RECOMPILE=ON --set=CYCLONE_OPTIMIZATION_TECHNIQUE=SPEED --set="RESERVE_ALL_UNUSED_PINS=AS INPUT TRI-STATED" --set=MUX_RESTRUCTURE=OFF --set=PHYSICAL_SYNTHESIS_REGISTER_RETIMING=ON --set=PHYSICAL_SYNTHESIS_EFFORT=EXTRA --set="FMAX_REQUIREMENT=80 MHz" --set="RESERVE_NCEO_AFTER_CONFIGURATION=USE AS REGULAR IO" --set="CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION=USE AS REGULAR IO" or1420SingleCore
Info: qfit2_default_script.tcl version: #1
Info: Project  = or1420SingleCore
Info: Revision = or1420SingleCore
Warning (20006): Ignored CHIP section -- assignment RESERVE_ALL_UNUSED_PINS will be made in the DEFAULT_DEVICE_OPTIONS section
Warning (20006): Ignored CLOCK section -- assignment FMAX_REQUIREMENT will be made in the DEFAULT_TIMING_REQUIREMENTS section
Warning (20006): Ignored CHIP section -- assignment RESERVE_NCEO_AFTER_CONFIGURATION will be made in the DEFAULT_DEVICE_OPTIONS section
Warning (20006): Ignored CHIP section -- assignment CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION will be made in the DEFAULT_DEVICE_OPTIONS section
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE30F23C8 for design "or1420SingleCore"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "altpll:altpll_component|test_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/test_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 99, clock division of 16, and phase shift of 0 degrees (0 ps) for altpll:altpll_component|test_altpll:auto_generated|wire_pll1_clk[0] port File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/test_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 99, clock division of 8, and phase shift of 0 degrees (0 ps) for altpll:altpll_component|test_altpll:auto_generated|wire_pll1_clk[1] port File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/test_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 99, clock division of 16, and phase shift of 0 degrees (0 ps) for altpll:altpll_component|test_altpll:auto_generated|wire_pll1_clk[2] port File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/test_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 99, clock division of 8, and phase shift of 0 degrees (0 ps) for altpll:altpll_component|test_altpll:auto_generated|wire_pll1_clk[3] port File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/test_altpll.v Line: 51
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23C8 is compatible
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE55F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 32 pins of 113 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: '../scripts/clocks_sdc.tcl'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[2]} {altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[3]} {altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   13.467 altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    6.733 altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   13.467 altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    6.733 altpll_component|auto_generated|pll1|clk[3]
    Info (332111):   83.333         clk1
    Info (332111):   20.000         clk2
Info (176353): Automatically promoted node altpll:altpll_component|test_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/test_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node altpll:altpll_component|test_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C3 of PLL_2) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/test_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node altpll:altpll_component|test_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_2) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/test_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node altpll:altpll_component|test_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C2 of PLL_2) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/test_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node clock12MHz~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node camPclk~input (placed in PIN Y13 (DIFFIO_B32n, DQS4B/CQ5B,DPCLK4)) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node clock50MHz~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node nReset~input (placed in PIN AA11 (CLK15, DIFFCLK_6p)) File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/verilog/or1420SingleCore.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altpll:altpll_component|test_altpll:auto_generated|locked  File: /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/db/test_altpll.v Line: 40
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
    Extra Info (176218): Packed 7 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 7 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 8 input, 24 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  31 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  30 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 24 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:14
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:30
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32
Info (170194): Fitter routing operations ending: elapsed time is 00:00:29
Info (11888): Total time spent on timing analysis during the Fitter is 15.33 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Info (144001): Generated suppressed messages file /home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox/or1420SingleCore.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1744 megabytes
    Info: Processing ended: Tue Jun  4 18:31:26 2024
    Info: Elapsed time: 00:01:36
    Info: Total CPU time (on all processors): 00:02:42
echo done > asm.chg
echo done > sta.chg
===========================================================
  Assembling 
===========================================================
quartus_asm  or1420SingleCore
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jun  4 18:31:27 2024
Info: Command: quartus_asm or1420SingleCore
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 845 megabytes
    Info: Processing ended: Tue Jun  4 18:31:29 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
===========================================================
  Creating .rbf file 
===========================================================
quartus_cpf -c or1420SingleCore.sof or1420SingleCore.rbf
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jun  4 18:31:29 2024
Info: Command: quartus_cpf -c or1420SingleCore.sof or1420SingleCore.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 437 megabytes
    Info: Processing ended: Tue Jun  4 18:31:29 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
===========================================================
  TimeQuest Timing Analyzer 
===========================================================
quartus_sta  or1420SingleCore 
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jun  4 18:31:30 2024
Info: Command: quartus_sta or1420SingleCore
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: '../scripts/clocks_sdc.tcl'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[2]} {altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[3]} {altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.493             -71.888 clk2 
    Info (332119):    -3.985             -35.713 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.656             -17.932 clk1 
    Info (332119):    -0.457              -2.778 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.483               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.911               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.407               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.451               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.452               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.464               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.760               0.000 clk2 
    Info (332119):     0.934               0.000 clk1 
Info (332146): Worst-case recovery slack is -5.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.374             -12.558 clk1 
    Info (332119):    -4.289              -4.289 clk2 
    Info (332119):    -4.172              -4.172 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.878               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.837               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.358               0.000 clk2 
    Info (332119):     2.565               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.619               0.000 clk1 
Info (332146): Worst-case minimum pulse width slack is 3.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.057               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.059               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.293               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.421               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.756               0.000 clk2 
    Info (332119):    41.424               0.000 clk1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.488             -71.808 clk2 
    Info (332119):    -3.690             -18.001 clk1 
    Info (332119):    -3.485              -9.213 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.523               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.947               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.124               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.380               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.400               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.415               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.704               0.000 clk2 
    Info (332119):     0.859               0.000 clk1 
Info (332146): Worst-case recovery slack is -5.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.197             -12.343 clk1 
    Info (332119):    -4.273              -4.273 clk2 
    Info (332119):    -3.584              -3.584 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.278               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.654               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.287               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.347               0.000 clk2 
    Info (332119):     2.590               0.000 clk1 
Info (332146): Worst-case minimum pulse width slack is 3.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.060               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.063               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.305               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.426               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.749               0.000 clk2 
    Info (332119):    41.414               0.000 clk1 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.065             -33.040 clk2 
    Info (332119):    -1.971              -3.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.236              -5.922 clk1 
    Info (332119):     4.061               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.746               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.881               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.186               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.193               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.303               0.000 clk2 
    Info (332119):     0.347               0.000 clk1 
Info (332146): Worst-case recovery slack is -2.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.152              -4.490 clk1 
    Info (332119):    -1.958              -1.958 clk2 
    Info (332119):    -1.603              -1.603 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    11.341               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.783
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.783               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.843               0.000 clk2 
    Info (332119):     0.918               0.000 clk1 
    Info (332119):     1.067               0.000 altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.150               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.150               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.483               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.485               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.446               0.000 clk2 
    Info (332119):    41.111               0.000 clk1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1040 megabytes
    Info: Processing ended: Tue Jun  4 18:31:37 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:10
make[1]: Leaving directory '/home/vroduit/Desktop/CS-476-Embedded-Systems/project/steps/2_sobel_ci/systems/singleCore/sandbox'
****************************************************************************
INFO: copy the files sandbox/or1420SingleCore.cfg and sandbox/or1420SingleCore.rbf to your local machine. Execute "openocd -f or1420SingleCore.cfg" to download the bit-file to your board
****************************************************************************
