#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 25 15:46:12 2022
# Process ID: 21164
# Current directory: D:/Vivado/Projects/project4/Group_8_Task_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18308 D:\Vivado\Projects\project4\Group_8_Task_3\mips.xpr
# Log file: D:/Vivado/Projects/project4/Group_8_Task_3/vivado.log
# Journal file: D:/Vivado/Projects/project4/Group_8_Task_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Projects/project4/Group_8_Task_3/mips.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivado/Projects/Group_8_Task_3/Group_8_Task_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'mips_mux_3_0' generated file not found 'd:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0_1/mips_mux_3_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mips_mux_3_0' generated file not found 'd:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0_1/mips_mux_3_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mips_mux_3_0' generated file not found 'd:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0_1/mips_mux_3_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mips_mux_3_0' generated file not found 'd:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0_1/mips_mux_3_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mips_mux_3_0' generated file not found 'd:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0_1/mips_mux_3_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1188.605 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd}
Reading block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:module_ref:jmpMod:1.0 - jmpMod_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_3
Adding component instance block -- xilinx.com:module_ref:andGate:1.0 - andGate_0
Adding component instance block -- xilinx.com:module_ref:ifPipeline:1.0 - ifPipeline_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_5
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_1
Adding component instance block -- xilinx.com:module_ref:idPipeline:1.0 - idPipeline_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_6
Adding component instance block -- xilinx.com:module_ref:forwardUnit2:1.0 - forwardUnit2_0
Adding component instance block -- xilinx.com:module_ref:exPipeline:1.0 - exPipeline_0
Adding component instance block -- xilinx.com:module_ref:memPipeline:1.0 - memPipeline_0
Adding component instance block -- xilinx.com:module_ref:forwardingUnit:1.0 - forwardingUnit_0
Adding component instance block -- xilinx.com:module_ref:regFileForwarding:1.0 - regFileForwarding_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_7
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_8
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Successfully read diagram <mips> from block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1188.605 ; gain = 0.000
regenerate_bd_layout -routing
close [ open D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v w ]
add_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets DataPath/exPipeline_0_o_pcSrc]
startgroup
connect_bd_net [get_bd_pins DataPath/idPipeline_0/o_pcSrc] [get_bd_pins DataPath/andGate_0/pcSrc]
endgroup
disconnect_bd_net /DataPath/idPipeline_0_o_pcSrc [get_bd_pins DataPath/exPipeline_0/i_pcSrc]
delete_bd_objs [get_bd_nets DataPath/exPipeline_0_o_braddr]
connect_bd_net [get_bd_pins DataPath/adder_1/adderOut] [get_bd_pins DataPath/mux_4/in1]
disconnect_bd_net /DataPath/adder_1_adderOut [get_bd_pins DataPath/exPipeline_0/i_braddr]
delete_bd_objs [get_bd_nets DataPath/exPipeline_0_o_ogaddr]
connect_bd_net [get_bd_pins DataPath/mux_4/in0] [get_bd_pins DataPath/idPipeline_0/o_ogaddr]
disconnect_bd_net /DataPath/idPipeline_0_o_ogaddr [get_bd_pins DataPath/exPipeline_0/i_ogaddr]
update_module_reference mips_exPipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_exPipeline_0_0 from exPipeline_v1_0 1.0 to exPipeline_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'i_braddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'i_ogaddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'i_pcSrc'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'o_braddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'o_ogaddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'o_pcSrc'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_exPipeline_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_exPipeline_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1188.605 ; gain = 0.000
update_module_reference mips_ifPipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_ifPipeline_0_0 from ifPipeline_v1_0 1.0 to ifPipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_opCode'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_opCode'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_ifPipeline_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_ifPipeline_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference mips_idPipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_idPipeline_0_0 from idPipeline_v1_0 1.0 to idPipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_branchEn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_branchEn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_idPipeline_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_idPipeline_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1188.605 ; gain = 0.000
update_module_reference mips_exPipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_exPipeline_0_0 from exPipeline_v1_0 1.0 to exPipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_branchEn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_branchEn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_exPipeline_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_exPipeline_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1188.605 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {2 1003 1164} [get_bd_cells xlslice_0]
move_bd_cells [get_bd_cells DataPath] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins DataPath/instructionMemory_0/instruction] [get_bd_pins DataPath/xlslice_6/Din]
startgroup
set_property -dict [list CONFIG.DIN_TO {26} CONFIG.DIN_FROM {31} CONFIG.DOUT_WIDTH {6}] [get_bd_cells DataPath/xlslice_6]
endgroup
create_bd_cell -type module -reference controlHazard DataPath/controlHazard_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins DataPath/xlslice_6/Dout] [get_bd_pins DataPath/controlHazard_0/opCode]
connect_bd_net [get_bd_pins DataPath/controlHazard_0/en] [get_bd_pins DataPath/idPipeline_0/i_branchEn]
connect_bd_net [get_bd_pins DataPath/idPipeline_0/o_branchEn] [get_bd_pins DataPath/exPipeline_0/i_branchEn]
connect_bd_net [get_bd_pins DataPath/exPipeline_0/o_branchEn] [get_bd_pins DataPath/controlHazard_0/en_mem]
disconnect_bd_net /DataPath/i_clk_0_1 [get_bd_pins DataPath/ifPipeline_0/i_clk]
connect_bd_net [get_bd_pins DataPath/in_clock] [get_bd_pins DataPath/ifPipeline_0/i_clk]
delete_bd_objs [get_bd_nets DataPath/xlslice_6_Dout]
connect_bd_net [get_bd_pins DataPath/xlslice_6/Dout] [get_bd_pins DataPath/ifPipeline_0/i_opCode]
connect_bd_net [get_bd_pins DataPath/ifPipeline_0/o_opCode] [get_bd_pins DataPath/controlHazard_0/opCode]
disconnect_bd_net /DataPath/xlconstant_1_dout [get_bd_pins DataPath/ifPipeline_0/en]
connect_bd_net [get_bd_pins DataPath/ifPipeline_0/en] [get_bd_pins DataPath/controlHazard_0/en]
save_bd_design
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
close_bd_design [get_bd_designs mips]
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_compile_order -fileset sources_1
update_module_reference mips_instructionMemory_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:module_ref:jmpMod:1.0 - jmpMod_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_3
Adding component instance block -- xilinx.com:module_ref:andGate:1.0 - andGate_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_5
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_6
Adding component instance block -- xilinx.com:module_ref:forwardUnit2:1.0 - forwardUnit2_0
Adding component instance block -- xilinx.com:module_ref:memPipeline:1.0 - memPipeline_0
Adding component instance block -- xilinx.com:module_ref:forwardingUnit:1.0 - forwardingUnit_0
Adding component instance block -- xilinx.com:module_ref:regFileForwarding:1.0 - regFileForwarding_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_7
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_8
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:module_ref:ifPipeline:1.0 - ifPipeline_0
Adding component instance block -- xilinx.com:module_ref:idPipeline:1.0 - idPipeline_0
Adding component instance block -- xilinx.com:module_ref:exPipeline:1.0 - exPipeline_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:module_ref:controlHazard:1.0 - controlHazard_0
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Successfully read diagram <mips> from block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_instructionMemory_0_0 from instructionMemory_v1_0 1.0 to instructionMemory_v1_0 1.0
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 1188.605 ; gain = 0.000
close_bd_design [get_bd_designs mips]
generate_target Simulation [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd]
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/ifPipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/idPipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/exPipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/instructionMemory_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/controlHazard_0 .
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1188.605 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -directory D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files -ipstatic_source_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/modelsim} {questa=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/questa} {riviera=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/jmpMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpMod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/ifPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/idPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/exPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/memPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFileForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_jmpMod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_3_0_1/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ifPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_idPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardUnit2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_exPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_memPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardingUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileForwarding_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1188.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.controlHazard
Compiling module xil_defaultlib.mips_controlHazard_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.exPipeline
Compiling module xil_defaultlib.mips_exPipeline_0_0
Compiling module xil_defaultlib.forwardUnit2
Compiling module xil_defaultlib.mips_forwardUnit2_0_0
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.mips_forwardingUnit_0_0
Compiling module xil_defaultlib.idPipeline
Compiling module xil_defaultlib.mips_idPipeline_0_0
Compiling module xil_defaultlib.ifPipeline
Compiling module xil_defaultlib.mips_ifPipeline_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.jmpMod
Compiling module xil_defaultlib.mips_jmpMod_0_0
Compiling module xil_defaultlib.memPipeline
Compiling module xil_defaultlib.mips_memPipeline_0_0
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mips_mux4_1_0_0
Compiling module xil_defaultlib.mips_mux4_1_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_4_0
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_6_0
Compiling module xil_defaultlib.mips_mux_7_0
Compiling module xil_defaultlib.mips_mux_8_0
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileForwarding
Compiling module xil_defaultlib.mips_regFileForwarding_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_3
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1188.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:19 . Memory (MB): peak = 1194.809 ; gain = 6.203
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd]
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
export_ip_user_files -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -directory D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files -ipstatic_source_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/modelsim} {questa=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/questa} {riviera=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/jmpMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpMod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/ifPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/idPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/exPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/memPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFileForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_jmpMod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_3_0_1/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ifPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_idPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardUnit2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_exPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_memPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardingUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileForwarding_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2071.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.controlHazard
Compiling module xil_defaultlib.mips_controlHazard_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.exPipeline
Compiling module xil_defaultlib.mips_exPipeline_0_0
Compiling module xil_defaultlib.forwardUnit2
Compiling module xil_defaultlib.mips_forwardUnit2_0_0
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.mips_forwardingUnit_0_0
Compiling module xil_defaultlib.idPipeline
Compiling module xil_defaultlib.mips_idPipeline_0_0
Compiling module xil_defaultlib.ifPipeline
Compiling module xil_defaultlib.mips_ifPipeline_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.jmpMod
Compiling module xil_defaultlib.mips_jmpMod_0_0
Compiling module xil_defaultlib.memPipeline
Compiling module xil_defaultlib.mips_memPipeline_0_0
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mips_mux4_1_0_0
Compiling module xil_defaultlib.mips_mux4_1_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_4_0
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_6_0
Compiling module xil_defaultlib.mips_mux_7_0
Compiling module xil_defaultlib.mips_mux_8_0
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileForwarding
Compiling module xil_defaultlib.mips_regFileForwarding_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_3
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2071.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:08 . Memory (MB): peak = 2071.414 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
save_wave_config {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd]
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
export_ip_user_files -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -directory D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files -ipstatic_source_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/modelsim} {questa=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/questa} {riviera=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/jmpMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpMod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/ifPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/idPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/exPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/memPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFileForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_jmpMod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_3_0_1/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ifPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_idPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardUnit2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_exPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_memPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardingUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileForwarding_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.controlHazard
Compiling module xil_defaultlib.mips_controlHazard_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.exPipeline
Compiling module xil_defaultlib.mips_exPipeline_0_0
Compiling module xil_defaultlib.forwardUnit2
Compiling module xil_defaultlib.mips_forwardUnit2_0_0
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.mips_forwardingUnit_0_0
Compiling module xil_defaultlib.idPipeline
Compiling module xil_defaultlib.mips_idPipeline_0_0
Compiling module xil_defaultlib.ifPipeline
Compiling module xil_defaultlib.mips_ifPipeline_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.jmpMod
Compiling module xil_defaultlib.mips_jmpMod_0_0
Compiling module xil_defaultlib.memPipeline
Compiling module xil_defaultlib.mips_memPipeline_0_0
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mips_mux4_1_0_0
Compiling module xil_defaultlib.mips_mux4_1_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_4_0
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_6_0
Compiling module xil_defaultlib.mips_mux_7_0
Compiling module xil_defaultlib.mips_mux_8_0
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileForwarding
Compiling module xil_defaultlib.mips_regFileForwarding_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_3
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2125.816 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd}
Reading block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:module_ref:jmpMod:1.0 - jmpMod_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_3
Adding component instance block -- xilinx.com:module_ref:andGate:1.0 - andGate_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_5
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_6
Adding component instance block -- xilinx.com:module_ref:forwardUnit2:1.0 - forwardUnit2_0
Adding component instance block -- xilinx.com:module_ref:memPipeline:1.0 - memPipeline_0
Adding component instance block -- xilinx.com:module_ref:forwardingUnit:1.0 - forwardingUnit_0
Adding component instance block -- xilinx.com:module_ref:regFileForwarding:1.0 - regFileForwarding_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_7
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_8
Adding component instance block -- xilinx.com:module_ref:ifPipeline:1.0 - ifPipeline_0
Adding component instance block -- xilinx.com:module_ref:idPipeline:1.0 - idPipeline_0
Adding component instance block -- xilinx.com:module_ref:exPipeline:1.0 - exPipeline_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:module_ref:controlHazard:1.0 - controlHazard_0
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Successfully read diagram <mips> from block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>
regenerate_bd_layout -routing
update_module_reference mips_controlHazard_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_controlHazard_0_0 from controlHazard_v1_0 1.0 to controlHazard_v1_0 1.0
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
regenerate_bd_layout -routing
update_module_reference mips_controlLogic_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_controlLogic_0_0 from controlLogic_v1_0 1.0 to controlLogic_v1_0 1.0
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2125.816 ; gain = 0.000
update_module_reference mips_idPipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_idPipeline_0_0 from idPipeline_v1_0 1.0 to idPipeline_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'i_pcSrc'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'o_pcSrc'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_bneSrc'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_bneSrc'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_idPipeline_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'i_pcSrc' is not found on the upgraded version of the cell '/DataPath/idPipeline_0'. Its connection to the net 'ifPipeline_0_o_pcSrc' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'o_pcSrc' is not found on the upgraded version of the cell '/DataPath/idPipeline_0'. Its connection to the net 'idPipeline_0_o_pcSrc' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_idPipeline_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <idPipeline_0_o_pcSrc> has no source
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2125.816 ; gain = 0.000
update_module_reference mips_ifPipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_ifPipeline_0_0 from ifPipeline_v1_0 1.0 to ifPipeline_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'i_pcSrc'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'o_pcSrc'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_bneSrc'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_bneSrc'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_ifPipeline_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'i_pcSrc' is not found on the upgraded version of the cell '/DataPath/ifPipeline_0'. Its connection to the net 'ctrl3_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'o_pcSrc' is not found on the upgraded version of the cell '/DataPath/ifPipeline_0'. Its connection to the net 'ifPipeline_0_o_pcSrc' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_ifPipeline_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <ifPipeline_0_o_pcSrc> has no source
WARNING: [BD 41-597] NET <idPipeline_0_o_pcSrc> has no source
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2125.816 ; gain = 0.000
connect_bd_net [get_bd_pins DataPath/ctrl4] [get_bd_pins DataPath/ifPipeline_0/i_bneSrc]
disconnect_bd_net /DataPath/ctrl4_1 [get_bd_pins DataPath/mux_5/ctrl]
connect_bd_net [get_bd_pins DataPath/ifPipeline_0/o_bneSrc] [get_bd_pins DataPath/idPipeline_0/i_bneSrc]
update_module_reference mips_andGate_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_andGate_0_0 from andGate_v1_0 1.0 to andGate_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pcSrc'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bneSrc'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_andGate_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'pcSrc' is not found on the upgraded version of the cell '/DataPath/andGate_0'. Its connection to the net 'idPipeline_0_o_pcSrc' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_andGate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <ifPipeline_0_o_pcSrc> has no source
WARNING: [BD 41-597] NET <idPipeline_0_o_pcSrc> has no source
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
connect_bd_net [get_bd_pins DataPath/idPipeline_0/o_bneSrc] [get_bd_pins DataPath/andGate_0/bneSrc]
delete_bd_objs [get_bd_nets DataPath/ctrl3_1]
connect_bd_net [get_bd_pins DataPath/ctrl3] [get_bd_pins DataPath/mux_5/ctrl]
delete_bd_objs [get_bd_nets DataPath/mux_4_muxOut]
delete_bd_objs [get_bd_nets DataPath/mux_3_muxOut]
connect_bd_net [get_bd_pins DataPath/jmpMod_0/JumpAddress] [get_bd_pins DataPath/mux_5/in1]
connect_bd_net [get_bd_pins DataPath/mux_5/in0] [get_bd_pins DataPath/mux_4/muxOut]
disconnect_bd_net /DataPath/jmpMod_0_JumpAddress [get_bd_pins DataPath/mux_3/in0]
disconnect_bd_net /DataPath/adder_0_adderOut [get_bd_pins DataPath/mux_3/in1]
move_bd_cells [get_bd_cells /] [get_bd_cells DataPath/mux_3]
delete_bd_objs [get_bd_cells mux_3]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
update_module_reference mips_andGate_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_andGate_0_0 from andGate_v1_0 1.0 to andGate_v1_0 1.0
WARNING: [BD 41-597] NET <ifPipeline_0_o_pcSrc> has no source
WARNING: [BD 41-597] NET <idPipeline_0_o_pcSrc> has no source
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 2125.816 ; gain = 0.000
close_bd_design [get_bd_designs mips]
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
generate_target Simulation [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd]
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/andGate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/ifPipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/idPipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controlLogic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/controlHazard_0 .
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
export_ip_user_files -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -directory D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files -ipstatic_source_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/modelsim} {questa=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/questa} {riviera=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/jmpMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpMod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/ifPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/idPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/exPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/memPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFileForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_jmpMod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ifPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_idPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardUnit2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_exPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_memPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardingUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileForwarding_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.controlHazard
Compiling module xil_defaultlib.mips_controlHazard_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.exPipeline
Compiling module xil_defaultlib.mips_exPipeline_0_0
Compiling module xil_defaultlib.forwardUnit2
Compiling module xil_defaultlib.mips_forwardUnit2_0_0
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.mips_forwardingUnit_0_0
Compiling module xil_defaultlib.idPipeline
Compiling module xil_defaultlib.mips_idPipeline_0_0
Compiling module xil_defaultlib.ifPipeline
Compiling module xil_defaultlib.mips_ifPipeline_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.jmpMod
Compiling module xil_defaultlib.mips_jmpMod_0_0
Compiling module xil_defaultlib.memPipeline
Compiling module xil_defaultlib.mips_memPipeline_0_0
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mips_mux4_1_0_0
Compiling module xil_defaultlib.mips_mux4_1_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_4_0
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_6_0
Compiling module xil_defaultlib.mips_mux_7_0
Compiling module xil_defaultlib.mips_mux_8_0
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileForwarding
Compiling module xil_defaultlib.mips_regFileForwarding_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_3
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:09 . Memory (MB): peak = 2125.816 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd}
Reading block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:module_ref:jmpMod:1.0 - jmpMod_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_5
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_6
Adding component instance block -- xilinx.com:module_ref:forwardUnit2:1.0 - forwardUnit2_0
Adding component instance block -- xilinx.com:module_ref:memPipeline:1.0 - memPipeline_0
Adding component instance block -- xilinx.com:module_ref:forwardingUnit:1.0 - forwardingUnit_0
Adding component instance block -- xilinx.com:module_ref:regFileForwarding:1.0 - regFileForwarding_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_7
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_8
Adding component instance block -- xilinx.com:module_ref:exPipeline:1.0 - exPipeline_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:module_ref:controlHazard:1.0 - controlHazard_0
Adding component instance block -- xilinx.com:module_ref:idPipeline:1.0 - idPipeline_0
Adding component instance block -- xilinx.com:module_ref:ifPipeline:1.0 - ifPipeline_0
Adding component instance block -- xilinx.com:module_ref:andGate:1.0 - andGate_0
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Successfully read diagram <mips> from block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>
update_module_reference mips_controlLogic_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_controlLogic_0_0 from controlLogic_v1_0 1.0 to controlLogic_v1_0 1.0
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 2125.816 ; gain = 0.000
close_bd_design [get_bd_designs mips]
generate_target Simulation [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd]
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block controlLogic_0 .
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
export_ip_user_files -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -directory D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files -ipstatic_source_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/modelsim} {questa=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/questa} {riviera=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/jmpMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpMod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/ifPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/idPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/exPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/memPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFileForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_jmpMod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ifPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_idPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardUnit2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_exPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_memPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardingUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileForwarding_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.controlHazard
Compiling module xil_defaultlib.mips_controlHazard_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.exPipeline
Compiling module xil_defaultlib.mips_exPipeline_0_0
Compiling module xil_defaultlib.forwardUnit2
Compiling module xil_defaultlib.mips_forwardUnit2_0_0
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.mips_forwardingUnit_0_0
Compiling module xil_defaultlib.idPipeline
Compiling module xil_defaultlib.mips_idPipeline_0_0
Compiling module xil_defaultlib.ifPipeline
Compiling module xil_defaultlib.mips_ifPipeline_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.jmpMod
Compiling module xil_defaultlib.mips_jmpMod_0_0
Compiling module xil_defaultlib.memPipeline
Compiling module xil_defaultlib.mips_memPipeline_0_0
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mips_mux4_1_0_0
Compiling module xil_defaultlib.mips_mux4_1_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_4_0
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_6_0
Compiling module xil_defaultlib.mips_mux_7_0
Compiling module xil_defaultlib.mips_mux_8_0
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileForwarding
Compiling module xil_defaultlib.mips_regFileForwarding_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_3
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 2125.816 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
save_wave_config {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd}
Reading block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:module_ref:jmpMod:1.0 - jmpMod_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_5
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_6
Adding component instance block -- xilinx.com:module_ref:forwardUnit2:1.0 - forwardUnit2_0
Adding component instance block -- xilinx.com:module_ref:memPipeline:1.0 - memPipeline_0
Adding component instance block -- xilinx.com:module_ref:forwardingUnit:1.0 - forwardingUnit_0
Adding component instance block -- xilinx.com:module_ref:regFileForwarding:1.0 - regFileForwarding_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_7
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_8
Adding component instance block -- xilinx.com:module_ref:exPipeline:1.0 - exPipeline_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:module_ref:controlHazard:1.0 - controlHazard_0
Adding component instance block -- xilinx.com:module_ref:idPipeline:1.0 - idPipeline_0
Adding component instance block -- xilinx.com:module_ref:ifPipeline:1.0 - ifPipeline_0
Adding component instance block -- xilinx.com:module_ref:andGate:1.0 - andGate_0
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Successfully read diagram <mips> from block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>
disconnect_bd_net /DataPath/adder_0_adderOut [get_bd_pins DataPath/ifPipeline_0/i_ogaddr]
delete_bd_objs [get_bd_nets DataPath/ifPipeline_0_o_ogaddr]
connect_bd_net [get_bd_pins DataPath/ifPipeline_0/i_ogaddr] [get_bd_pins DataPath/adder_0/adderOut]
connect_bd_net [get_bd_pins DataPath/ifPipeline_0/o_ogaddr] [get_bd_pins DataPath/idPipeline_0/i_ogaddr]
disconnect_bd_net /DataPath/idPipeline_0_o_ogaddr [get_bd_pins DataPath/mux_4/in0]
connect_bd_net [get_bd_pins DataPath/adder_0/adderOut] [get_bd_pins DataPath/mux_4/in0]
save_bd_design
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
regenerate_bd_layout -routing
regenerate_bd_layout -routing
close_bd_design [get_bd_designs mips]
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
generate_target Simulation [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd]
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
export_ip_user_files -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -directory D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files -ipstatic_source_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/modelsim} {questa=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/questa} {riviera=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/jmpMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpMod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/ifPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/idPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/exPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/memPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFileForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_jmpMod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ifPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_idPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardUnit2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_exPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_memPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardingUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileForwarding_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.controlHazard
Compiling module xil_defaultlib.mips_controlHazard_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.exPipeline
Compiling module xil_defaultlib.mips_exPipeline_0_0
Compiling module xil_defaultlib.forwardUnit2
Compiling module xil_defaultlib.mips_forwardUnit2_0_0
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.mips_forwardingUnit_0_0
Compiling module xil_defaultlib.idPipeline
Compiling module xil_defaultlib.mips_idPipeline_0_0
Compiling module xil_defaultlib.ifPipeline
Compiling module xil_defaultlib.mips_ifPipeline_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.jmpMod
Compiling module xil_defaultlib.mips_jmpMod_0_0
Compiling module xil_defaultlib.memPipeline
Compiling module xil_defaultlib.mips_memPipeline_0_0
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mips_mux4_1_0_0
Compiling module xil_defaultlib.mips_mux4_1_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_4_0
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_6_0
Compiling module xil_defaultlib.mips_mux_7_0
Compiling module xil_defaultlib.mips_mux_8_0
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileForwarding
Compiling module xil_defaultlib.mips_regFileForwarding_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_3
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2125.816 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
open_bd_design {D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd}
Reading block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:module_ref:jmpMod:1.0 - jmpMod_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_5
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_6
Adding component instance block -- xilinx.com:module_ref:forwardUnit2:1.0 - forwardUnit2_0
Adding component instance block -- xilinx.com:module_ref:memPipeline:1.0 - memPipeline_0
Adding component instance block -- xilinx.com:module_ref:forwardingUnit:1.0 - forwardingUnit_0
Adding component instance block -- xilinx.com:module_ref:regFileForwarding:1.0 - regFileForwarding_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_7
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_8
Adding component instance block -- xilinx.com:module_ref:exPipeline:1.0 - exPipeline_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:module_ref:controlHazard:1.0 - controlHazard_0
Adding component instance block -- xilinx.com:module_ref:idPipeline:1.0 - idPipeline_0
Adding component instance block -- xilinx.com:module_ref:ifPipeline:1.0 - ifPipeline_0
Adding component instance block -- xilinx.com:module_ref:andGate:1.0 - andGate_0
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Successfully read diagram <mips> from block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>
regenerate_bd_layout -routing
disconnect_bd_net /DataPath/adder_0_adderOut [get_bd_pins DataPath/mux_4/in0]
connect_bd_net [get_bd_pins DataPath/mux_4/in0] [get_bd_pins DataPath/adder_0/adderOut]
update_module_reference mips_controlLogic_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_controlLogic_0_0 from controlLogic_v1_0 1.0 to controlLogic_v1_0 1.0
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2125.816 ; gain = 0.000
update_module_reference mips_idPipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [Common 17-365] Interrupt caught but 'update_module_reference' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-1972] Upgraded mips_idPipeline_0_0 from idPipeline_v1_0 1.0 to idPipeline_v1_0 1.0
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
INFO: [Common 17-681] Processing pending cancel.
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2125.816 ; gain = 0.000
update_module_reference mips_ifPipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_ifPipeline_0_0 from ifPipeline_v1_0 1.0 to ifPipeline_v1_0 1.0
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2125.816 ; gain = 0.000
regenerate_bd_layout -routing
regenerate_bd_layout -routing
close_bd_design [get_bd_designs mips]
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd]
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/ifPipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/idPipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controlLogic_0 .
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
export_ip_user_files -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -directory D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files -ipstatic_source_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/modelsim} {questa=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/questa} {riviera=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/jmpMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpMod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/ifPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/idPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/exPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/memPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFileForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_jmpMod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ifPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_idPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardUnit2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_exPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_memPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardingUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileForwarding_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.controlHazard
Compiling module xil_defaultlib.mips_controlHazard_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.exPipeline
Compiling module xil_defaultlib.mips_exPipeline_0_0
Compiling module xil_defaultlib.forwardUnit2
Compiling module xil_defaultlib.mips_forwardUnit2_0_0
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.mips_forwardingUnit_0_0
Compiling module xil_defaultlib.idPipeline
Compiling module xil_defaultlib.mips_idPipeline_0_0
Compiling module xil_defaultlib.ifPipeline
Compiling module xil_defaultlib.mips_ifPipeline_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.jmpMod
Compiling module xil_defaultlib.mips_jmpMod_0_0
Compiling module xil_defaultlib.memPipeline
Compiling module xil_defaultlib.mips_memPipeline_0_0
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mips_mux4_1_0_0
Compiling module xil_defaultlib.mips_mux4_1_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_4_0
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_6_0
Compiling module xil_defaultlib.mips_mux_7_0
Compiling module xil_defaultlib.mips_mux_8_0
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileForwarding
Compiling module xil_defaultlib.mips_regFileForwarding_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_3
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:01 . Memory (MB): peak = 2125.816 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
save_wave_config {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd]
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
export_ip_user_files -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -directory D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files -ipstatic_source_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/modelsim} {questa=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/questa} {riviera=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/jmpMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpMod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/ifPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/idPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/exPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/memPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFileForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_jmpMod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ifPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_idPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardUnit2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_exPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_memPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardingUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileForwarding_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.controlHazard
Compiling module xil_defaultlib.mips_controlHazard_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.exPipeline
Compiling module xil_defaultlib.mips_exPipeline_0_0
Compiling module xil_defaultlib.forwardUnit2
Compiling module xil_defaultlib.mips_forwardUnit2_0_0
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.mips_forwardingUnit_0_0
Compiling module xil_defaultlib.idPipeline
Compiling module xil_defaultlib.mips_idPipeline_0_0
Compiling module xil_defaultlib.ifPipeline
Compiling module xil_defaultlib.mips_ifPipeline_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.jmpMod
Compiling module xil_defaultlib.mips_jmpMod_0_0
Compiling module xil_defaultlib.memPipeline
Compiling module xil_defaultlib.mips_memPipeline_0_0
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mips_mux4_1_0_0
Compiling module xil_defaultlib.mips_mux4_1_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_4_0
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_6_0
Compiling module xil_defaultlib.mips_mux_7_0
Compiling module xil_defaultlib.mips_mux_8_0
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileForwarding
Compiling module xil_defaultlib.mips_regFileForwarding_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_3
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:03 . Memory (MB): peak = 2125.816 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
save_wave_config {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd]
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
export_ip_user_files -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -directory D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files -ipstatic_source_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/modelsim} {questa=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/questa} {riviera=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/jmpMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpMod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/ifPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/idPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/exPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/memPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFileForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_jmpMod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ifPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_idPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardUnit2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_exPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_memPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardingUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileForwarding_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.controlHazard
Compiling module xil_defaultlib.mips_controlHazard_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.exPipeline
Compiling module xil_defaultlib.mips_exPipeline_0_0
Compiling module xil_defaultlib.forwardUnit2
Compiling module xil_defaultlib.mips_forwardUnit2_0_0
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.mips_forwardingUnit_0_0
Compiling module xil_defaultlib.idPipeline
Compiling module xil_defaultlib.mips_idPipeline_0_0
Compiling module xil_defaultlib.ifPipeline
Compiling module xil_defaultlib.mips_ifPipeline_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.jmpMod
Compiling module xil_defaultlib.mips_jmpMod_0_0
Compiling module xil_defaultlib.memPipeline
Compiling module xil_defaultlib.mips_memPipeline_0_0
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mips_mux4_1_0_0
Compiling module xil_defaultlib.mips_mux4_1_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_4_0
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_6_0
Compiling module xil_defaultlib.mips_mux_7_0
Compiling module xil_defaultlib.mips_mux_8_0
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileForwarding
Compiling module xil_defaultlib.mips_regFileForwarding_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_3
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:05 . Memory (MB): peak = 2125.816 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
open_bd_design {D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd}
Reading block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:module_ref:jmpMod:1.0 - jmpMod_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_5
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_6
Adding component instance block -- xilinx.com:module_ref:forwardUnit2:1.0 - forwardUnit2_0
Adding component instance block -- xilinx.com:module_ref:memPipeline:1.0 - memPipeline_0
Adding component instance block -- xilinx.com:module_ref:forwardingUnit:1.0 - forwardingUnit_0
Adding component instance block -- xilinx.com:module_ref:regFileForwarding:1.0 - regFileForwarding_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_7
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_8
Adding component instance block -- xilinx.com:module_ref:exPipeline:1.0 - exPipeline_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:module_ref:controlHazard:1.0 - controlHazard_0
Adding component instance block -- xilinx.com:module_ref:andGate:1.0 - andGate_0
Adding component instance block -- xilinx.com:module_ref:idPipeline:1.0 - idPipeline_0
Adding component instance block -- xilinx.com:module_ref:ifPipeline:1.0 - ifPipeline_0
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Successfully read diagram <mips> from block design file <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>
update_module_reference mips_instructionMemory_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_instructionMemory_0_0 from instructionMemory_v1_0 1.0 to instructionMemory_v1_0 1.0
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2125.816 ; gain = 0.000
update_module_reference mips_programCounter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/Projects/project4/Group_8_Task_3/mips.runs/mips_programCounter_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded mips_programCounter_0_0 from programCounter_v1_0 1.0 to programCounter_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_programCounter_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_programCounter_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2125.816 ; gain = 0.000
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins DataPath/programCounter_0/en] [get_bd_pins DataPath/controlHazard_0/en]
save_bd_design
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
close_bd_design [get_bd_designs mips]
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd]
Wrote  : <D:\Vivado\Projects\project4\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/programCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath/instructionMemory_0 .
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
export_ip_user_files -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd] -directory D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files -ipstatic_source_dir D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/modelsim} {questa=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/questa} {riviera=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Projects/project4/Group_8_Task_3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/jmpMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpMod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/ifPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/idPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/exPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/memPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/regFileForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_jmpMod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ifPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_idPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardUnit2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_exPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_memPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardingUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileForwarding_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/project4/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/Projects/project4/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.controlHazard
Compiling module xil_defaultlib.mips_controlHazard_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.exPipeline
Compiling module xil_defaultlib.mips_exPipeline_0_0
Compiling module xil_defaultlib.forwardUnit2
Compiling module xil_defaultlib.mips_forwardUnit2_0_0
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.mips_forwardingUnit_0_0
Compiling module xil_defaultlib.idPipeline
Compiling module xil_defaultlib.mips_idPipeline_0_0
Compiling module xil_defaultlib.ifPipeline
Compiling module xil_defaultlib.mips_ifPipeline_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.jmpMod
Compiling module xil_defaultlib.mips_jmpMod_0_0
Compiling module xil_defaultlib.memPipeline
Compiling module xil_defaultlib.mips_memPipeline_0_0
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mips_mux4_1_0_0
Compiling module xil_defaultlib.mips_mux4_1_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_4_0
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_6_0
Compiling module xil_defaultlib.mips_mux_7_0
Compiling module xil_defaultlib.mips_mux_8_0
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileForwarding
Compiling module xil_defaultlib.mips_regFileForwarding_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_3
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Projects/project4/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:05 . Memory (MB): peak = 2125.816 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
save_wave_config {D:/Vivado/Projects/project4/Group_8_Task_3/mips_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 20:15:32 2022...
