{"sha": "b6f98991b147726e8bd883ab66d188e90cfb12c3", "node_id": "C_kwDOANBUbNoAKGI2Zjk4OTkxYjE0NzcyNmU4YmQ4ODNhYjY2ZDE4OGU5MGNmYjEyYzM", "commit": {"author": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2023-02-23T00:17:57Z"}, "committer": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2023-02-23T00:17:57Z"}, "message": "Daily bump.", "tree": {"sha": "902ace4e63eb9e896bf37685fd5926c4bb7ec77d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/902ace4e63eb9e896bf37685fd5926c4bb7ec77d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b6f98991b147726e8bd883ab66d188e90cfb12c3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b6f98991b147726e8bd883ab66d188e90cfb12c3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b6f98991b147726e8bd883ab66d188e90cfb12c3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b6f98991b147726e8bd883ab66d188e90cfb12c3/comments", "author": null, "committer": null, "parents": [{"sha": "1370014f2ea02ec185cf1199027575916f79fe63", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1370014f2ea02ec185cf1199027575916f79fe63", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1370014f2ea02ec185cf1199027575916f79fe63"}], "stats": {"total": 768, "additions": 767, "deletions": 1}, "files": [{"sha": "6829f48084c9338d64ebeb00229963887b4cbb3d", "filename": "contrib/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b6f98991b147726e8bd883ab66d188e90cfb12c3/contrib%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b6f98991b147726e8bd883ab66d188e90cfb12c3/contrib%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/contrib%2FChangeLog?ref=b6f98991b147726e8bd883ab66d188e90cfb12c3", "patch": "@@ -1,3 +1,7 @@\n+2023-02-22  Thomas Schwinge  <thomas@codesourcery.com>\n+\n+\t* config-list.mk (LIST): Clarify i686-symbolics-gnu to i686-gnu.\n+\n 2023-02-17  Petr Sumbera  <petr.sumbera@oracle.com>\n \n \t* make_sunver.pl: Escape brace."}, {"sha": "429cddab618d749b05701a0b0b94beab90fe8f3f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 339, "deletions": 0, "changes": 339, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b6f98991b147726e8bd883ab66d188e90cfb12c3", "patch": "@@ -1,3 +1,342 @@\n+2023-02-22  Andrew Stubbs  <ams@codesourcery.com>\n+\n+\t* internal-fn.cc (expand_MASK_CALL): New.\n+\t* internal-fn.def (MASK_CALL): New.\n+\t* internal-fn.h (expand_MASK_CALL): New prototype.\n+\t* omp-simd-clone.cc (simd_clone_adjust_argument_types): Set vector_type\n+\tfor mask arguments also.\n+\t* tree-if-conv.cc: Include cgraph.h.\n+\t(if_convertible_stmt_p): Do if conversions for calls to SIMD calls.\n+\t(predicate_statements): Convert functions to IFN_MASK_CALL.\n+\t* tree-vect-loop.cc (vect_get_datarefs_in_loop): Recognise\n+\tIFN_MASK_CALL as a SIMD function call.\n+\t* tree-vect-stmts.cc (vectorizable_simd_clone_call): Handle\n+\tIFN_MASK_CALL as an inbranch SIMD function call.\n+\tGenerate the mask vector arguments.\n+\n+2023-02-22  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* config/riscv/riscv-vector-builtins-bases.cc (class reducop): New class.\n+\t(class widen_reducop): Ditto.\n+\t(class freducop): Ditto.\n+\t(class widen_freducop): Ditto.\n+\t(BASE): Ditto.\n+\t* config/riscv/riscv-vector-builtins-bases.h: Ditto.\n+\t* config/riscv/riscv-vector-builtins-functions.def (vredsum): Add reduction support.\n+\t(vredmaxu): Ditto.\n+\t(vredmax): Ditto.\n+\t(vredminu): Ditto.\n+\t(vredmin): Ditto.\n+\t(vredand): Ditto.\n+\t(vredor): Ditto.\n+\t(vredxor): Ditto.\n+\t(vwredsum): Ditto.\n+\t(vwredsumu): Ditto.\n+\t(vfredusum): Ditto.\n+\t(vfredosum): Ditto.\n+\t(vfredmax): Ditto.\n+\t(vfredmin): Ditto.\n+\t(vfwredosum): Ditto.\n+\t(vfwredusum): Ditto.\n+\t* config/riscv/riscv-vector-builtins-shapes.cc (struct reduc_alu_def): Ditto.\n+\t(SHAPE): Ditto.\n+\t* config/riscv/riscv-vector-builtins-shapes.h: Ditto.\n+\t* config/riscv/riscv-vector-builtins-types.def (DEF_RVV_WI_OPS): New macro.\n+\t(DEF_RVV_WU_OPS): Ditto.\n+\t(DEF_RVV_WF_OPS): Ditto.\n+\t(vint8mf8_t): Ditto.\n+\t(vint8mf4_t): Ditto.\n+\t(vint8mf2_t): Ditto.\n+\t(vint8m1_t): Ditto.\n+\t(vint8m2_t): Ditto.\n+\t(vint8m4_t): Ditto.\n+\t(vint8m8_t): Ditto.\n+\t(vint16mf4_t): Ditto.\n+\t(vint16mf2_t): Ditto.\n+\t(vint16m1_t): Ditto.\n+\t(vint16m2_t): Ditto.\n+\t(vint16m4_t): Ditto.\n+\t(vint16m8_t): Ditto.\n+\t(vint32mf2_t): Ditto.\n+\t(vint32m1_t): Ditto.\n+\t(vint32m2_t): Ditto.\n+\t(vint32m4_t): Ditto.\n+\t(vint32m8_t): Ditto.\n+\t(vuint8mf8_t): Ditto.\n+\t(vuint8mf4_t): Ditto.\n+\t(vuint8mf2_t): Ditto.\n+\t(vuint8m1_t): Ditto.\n+\t(vuint8m2_t): Ditto.\n+\t(vuint8m4_t): Ditto.\n+\t(vuint8m8_t): Ditto.\n+\t(vuint16mf4_t): Ditto.\n+\t(vuint16mf2_t): Ditto.\n+\t(vuint16m1_t): Ditto.\n+\t(vuint16m2_t): Ditto.\n+\t(vuint16m4_t): Ditto.\n+\t(vuint16m8_t): Ditto.\n+\t(vuint32mf2_t): Ditto.\n+\t(vuint32m1_t): Ditto.\n+\t(vuint32m2_t): Ditto.\n+\t(vuint32m4_t): Ditto.\n+\t(vuint32m8_t): Ditto.\n+\t(vfloat32mf2_t): Ditto.\n+\t(vfloat32m1_t): Ditto.\n+\t(vfloat32m2_t): Ditto.\n+\t(vfloat32m4_t): Ditto.\n+\t(vfloat32m8_t): Ditto.\n+\t* config/riscv/riscv-vector-builtins.cc (DEF_RVV_WI_OPS): Ditto.\n+\t(DEF_RVV_WU_OPS): Ditto.\n+\t(DEF_RVV_WF_OPS): Ditto.\n+\t(required_extensions_p): Add reduction support.\n+\t(rvv_arg_type_info::get_base_vector_type): Ditto.\n+\t(rvv_arg_type_info::get_tree_type): Ditto.\n+\t* config/riscv/riscv-vector-builtins.h (enum rvv_base_type): Ditto.\n+\t* config/riscv/riscv.md: Ditto.\n+\t* config/riscv/vector-iterators.md (minu): Ditto.\n+\t* config/riscv/vector.md (@pred_reduc_<reduc><mode><vlmul1>): New patern.\n+\t(@pred_reduc_<reduc><mode><vlmul1_zve32>): Ditto.\n+\t(@pred_widen_reduc_plus<v_su><mode><vwlmul1>): Ditto.\n+\t(@pred_widen_reduc_plus<v_su><mode><vwlmul1_zve32>):Ditto.\n+\t(@pred_reduc_plus<order><mode><vlmul1>): Ditto.\n+\t(@pred_reduc_plus<order><mode><vlmul1_zve32>): Ditto.\n+\t(@pred_widen_reduc_plus<order><mode><vwlmul1>): Ditto.\n+\n+2023-02-22  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* config/riscv/iterators.md: New iterator.\n+\t* config/riscv/riscv-vector-builtins-bases.cc (class widen_binop): New class.\n+\t(enum ternop_type): New enum.\n+\t(class vmacc): New class.\n+\t(class imac): Ditto.\n+\t(class vnmsac): Ditto.\n+\t(enum widen_ternop_type): New enum.\n+\t(class vmadd): Ditto.\n+\t(class vnmsub): Ditto.\n+\t(class iwmac): Ditto.\n+\t(class vwmacc): Ditto.\n+\t(class vwmaccu): Ditto.\n+\t(class vwmaccsu): Ditto.\n+\t(class vwmaccus): Ditto.\n+\t(class reverse_binop): Ditto.\n+\t(class vfmacc): Ditto.\n+\t(class vfnmsac): Ditto.\n+\t(class vfmadd): Ditto.\n+\t(class vfnmsub): Ditto.\n+\t(class vfnmacc): Ditto.\n+\t(class vfmsac): Ditto.\n+\t(class vfnmadd): Ditto.\n+\t(class vfmsub): Ditto.\n+\t(class vfwmacc): Ditto.\n+\t(class vfwnmacc): Ditto.\n+\t(class vfwmsac): Ditto.\n+\t(class vfwnmsac): Ditto.\n+\t(class float_misc): Ditto.\n+\t(class fcmp): Ditto.\n+\t(class vfclass): Ditto.\n+\t(class vfcvt_x): Ditto.\n+\t(class vfcvt_rtz_x): Ditto.\n+\t(class vfcvt_f): Ditto.\n+\t(class vfwcvt_x): Ditto.\n+\t(class vfwcvt_rtz_x): Ditto.\n+\t(class vfwcvt_f): Ditto.\n+\t(class vfncvt_x): Ditto.\n+\t(class vfncvt_rtz_x): Ditto.\n+\t(class vfncvt_f): Ditto.\n+\t(class vfncvt_rod_f): Ditto.\n+\t(BASE): Ditto.\n+\t* config/riscv/riscv-vector-builtins-bases.h:\n+\t* config/riscv/riscv-vector-builtins-functions.def (vzext): Ditto.\n+\t(vsext): Ditto.\n+\t(vfadd): Ditto.\n+\t(vfsub): Ditto.\n+\t(vfrsub): Ditto.\n+\t(vfwadd): Ditto.\n+\t(vfwsub): Ditto.\n+\t(vfmul): Ditto.\n+\t(vfdiv): Ditto.\n+\t(vfrdiv): Ditto.\n+\t(vfwmul): Ditto.\n+\t(vfmacc): Ditto.\n+\t(vfnmsac): Ditto.\n+\t(vfmadd): Ditto.\n+\t(vfnmsub): Ditto.\n+\t(vfnmacc): Ditto.\n+\t(vfmsac): Ditto.\n+\t(vfnmadd): Ditto.\n+\t(vfmsub): Ditto.\n+\t(vfwmacc): Ditto.\n+\t(vfwnmacc): Ditto.\n+\t(vfwmsac): Ditto.\n+\t(vfwnmsac): Ditto.\n+\t(vfsqrt): Ditto.\n+\t(vfrsqrt7): Ditto.\n+\t(vfrec7): Ditto.\n+\t(vfmin): Ditto.\n+\t(vfmax): Ditto.\n+\t(vfsgnj): Ditto.\n+\t(vfsgnjn): Ditto.\n+\t(vfsgnjx): Ditto.\n+\t(vfneg): Ditto.\n+\t(vfabs): Ditto.\n+\t(vmfeq): Ditto.\n+\t(vmfne): Ditto.\n+\t(vmflt): Ditto.\n+\t(vmfle): Ditto.\n+\t(vmfgt): Ditto.\n+\t(vmfge): Ditto.\n+\t(vfclass): Ditto.\n+\t(vfmerge): Ditto.\n+\t(vfmv_v): Ditto.\n+\t(vfcvt_x): Ditto.\n+\t(vfcvt_xu): Ditto.\n+\t(vfcvt_rtz_x): Ditto.\n+\t(vfcvt_rtz_xu): Ditto.\n+\t(vfcvt_f): Ditto.\n+\t(vfwcvt_x): Ditto.\n+\t(vfwcvt_xu): Ditto.\n+\t(vfwcvt_rtz_x): Ditto.\n+\t(vfwcvt_rtz_xu): Ditto.\n+\t(vfwcvt_f): Ditto.\n+\t(vfncvt_x): Ditto.\n+\t(vfncvt_xu): Ditto.\n+\t(vfncvt_rtz_x): Ditto.\n+\t(vfncvt_rtz_xu): Ditto.\n+\t(vfncvt_f): Ditto.\n+\t(vfncvt_rod_f): Ditto.\n+\t* config/riscv/riscv-vector-builtins-shapes.cc (struct alu_def): Ditto.\n+\t(struct move_def): Ditto.\n+\t* config/riscv/riscv-vector-builtins-types.def (DEF_RVV_WEXTF_OPS): New macro.\n+\t(DEF_RVV_CONVERT_I_OPS): Ditto.\n+\t(DEF_RVV_CONVERT_U_OPS): Ditto.\n+\t(DEF_RVV_WCONVERT_I_OPS): Ditto.\n+\t(DEF_RVV_WCONVERT_U_OPS): Ditto.\n+\t(DEF_RVV_WCONVERT_F_OPS): Ditto.\n+\t(vfloat64m1_t): Ditto.\n+\t(vfloat64m2_t): Ditto.\n+\t(vfloat64m4_t): Ditto.\n+\t(vfloat64m8_t): Ditto.\n+\t(vint32mf2_t): Ditto.\n+\t(vint32m1_t): Ditto.\n+\t(vint32m2_t): Ditto.\n+\t(vint32m4_t): Ditto.\n+\t(vint32m8_t): Ditto.\n+\t(vint64m1_t): Ditto.\n+\t(vint64m2_t): Ditto.\n+\t(vint64m4_t): Ditto.\n+\t(vint64m8_t): Ditto.\n+\t(vuint32mf2_t): Ditto.\n+\t(vuint32m1_t): Ditto.\n+\t(vuint32m2_t): Ditto.\n+\t(vuint32m4_t): Ditto.\n+\t(vuint32m8_t): Ditto.\n+\t(vuint64m1_t): Ditto.\n+\t(vuint64m2_t): Ditto.\n+\t(vuint64m4_t): Ditto.\n+\t(vuint64m8_t): Ditto.\n+\t* config/riscv/riscv-vector-builtins.cc (DEF_RVV_CONVERT_I_OPS): Ditto.\n+\t(DEF_RVV_CONVERT_U_OPS): Ditto.\n+\t(DEF_RVV_WCONVERT_I_OPS): Ditto.\n+\t(DEF_RVV_WCONVERT_U_OPS): Ditto.\n+\t(DEF_RVV_WCONVERT_F_OPS): Ditto.\n+\t(DEF_RVV_F_OPS): Ditto.\n+\t(DEF_RVV_WEXTF_OPS): Ditto.\n+\t(required_extensions_p): Adjust for floating-point support.\n+\t(check_required_extensions): Ditto.\n+\t(unsigned_base_type_p): Ditto.\n+\t(get_mode_for_bitsize): Ditto.\n+\t(rvv_arg_type_info::get_base_vector_type): Ditto.\n+\t(rvv_arg_type_info::get_tree_type): Ditto.\n+\t* config/riscv/riscv-vector-builtins.def (v_f): New define.\n+\t(f): New define.\n+\t(f_v): New define.\n+\t(xu_v): New define.\n+\t(f_w): New define.\n+\t(xu_w): New define.\n+\t* config/riscv/riscv-vector-builtins.h (enum rvv_base_type): New enum.\n+\t(function_expander::arg_mode): New function.\n+\t* config/riscv/vector-iterators.md (sof): New iterator.\n+\t(vfrecp): Ditto.\n+\t(copysign): Ditto.\n+\t(n): Ditto.\n+\t(msac): Ditto.\n+\t(msub): Ditto.\n+\t(fixuns_trunc): Ditto.\n+\t(floatuns): Ditto.\n+\t* config/riscv/vector.md (@pred_broadcast<mode>): New pattern.\n+\t(@pred_<optab><mode>): Ditto.\n+\t(@pred_<optab><mode>_scalar): Ditto.\n+\t(@pred_<optab><mode>_reverse_scalar): Ditto.\n+\t(@pred_<copysign><mode>): Ditto.\n+\t(@pred_<copysign><mode>_scalar): Ditto.\n+\t(@pred_mul_<optab><mode>): Ditto.\n+\t(pred_mul_<optab><mode>_undef_merge): Ditto.\n+\t(*pred_<madd_nmsub><mode>): Ditto.\n+\t(*pred_<macc_nmsac><mode>): Ditto.\n+\t(*pred_mul_<optab><mode>): Ditto.\n+\t(@pred_mul_<optab><mode>_scalar): Ditto.\n+\t(*pred_mul_<optab><mode>_undef_merge_scalar): Ditto.\n+\t(*pred_<madd_nmsub><mode>_scalar): Ditto.\n+\t(*pred_<macc_nmsac><mode>_scalar): Ditto.\n+\t(*pred_mul_<optab><mode>_scalar): Ditto.\n+\t(@pred_neg_mul_<optab><mode>): Ditto.\n+\t(pred_neg_mul_<optab><mode>_undef_merge): Ditto.\n+\t(*pred_<nmadd_msub><mode>): Ditto.\n+\t(*pred_<nmacc_msac><mode>): Ditto.\n+\t(*pred_neg_mul_<optab><mode>): Ditto.\n+\t(@pred_neg_mul_<optab><mode>_scalar): Ditto.\n+\t(*pred_neg_mul_<optab><mode>_undef_merge_scalar): Ditto.\n+\t(*pred_<nmadd_msub><mode>_scalar): Ditto.\n+\t(*pred_<nmacc_msac><mode>_scalar): Ditto.\n+\t(*pred_neg_mul_<optab><mode>_scalar): Ditto.\n+\t(@pred_<misc_op><mode>): Ditto.\n+\t(@pred_class<mode>): Ditto.\n+\t(@pred_dual_widen_<optab><mode>): Ditto.\n+\t(@pred_dual_widen_<optab><mode>_scalar): Ditto.\n+\t(@pred_single_widen_<plus_minus:optab><mode>): Ditto.\n+\t(@pred_single_widen_<plus_minus:optab><mode>_scalar): Ditto.\n+\t(@pred_widen_mul_<optab><mode>): Ditto.\n+\t(@pred_widen_mul_<optab><mode>_scalar): Ditto.\n+\t(@pred_widen_neg_mul_<optab><mode>): Ditto.\n+\t(@pred_widen_neg_mul_<optab><mode>_scalar): Ditto.\n+\t(@pred_cmp<mode>): Ditto.\n+\t(*pred_cmp<mode>): Ditto.\n+\t(*pred_cmp<mode>_narrow): Ditto.\n+\t(@pred_cmp<mode>_scalar): Ditto.\n+\t(*pred_cmp<mode>_scalar): Ditto.\n+\t(*pred_cmp<mode>_scalar_narrow): Ditto.\n+\t(@pred_eqne<mode>_scalar): Ditto.\n+\t(*pred_eqne<mode>_scalar): Ditto.\n+\t(*pred_eqne<mode>_scalar_narrow): Ditto.\n+\t(@pred_merge<mode>_scalar): Ditto.\n+\t(@pred_fcvt_x<v_su>_f<mode>): Ditto.\n+\t(@pred_<fix_cvt><mode>): Ditto.\n+\t(@pred_<float_cvt><mode>): Ditto.\n+\t(@pred_widen_fcvt_x<v_su>_f<mode>): Ditto.\n+\t(@pred_widen_<fix_cvt><mode>): Ditto.\n+\t(@pred_widen_<float_cvt><mode>): Ditto.\n+\t(@pred_extend<mode>): Ditto.\n+\t(@pred_narrow_fcvt_x<v_su>_f<mode>): Ditto.\n+\t(@pred_narrow_<fix_cvt><mode>): Ditto.\n+\t(@pred_narrow_<float_cvt><mode>): Ditto.\n+\t(@pred_trunc<mode>): Ditto.\n+\t(@pred_rod_trunc<mode>): Ditto.\n+\n+2023-02-22  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR middle-end/106258\n+\t* cgraph.cc (cgraph_edge::redirect_call_stmt_to_callee,\n+\tcgraph_update_edges_for_call_stmt_node, cgraph_node::verify_node):\n+\tHandle BUILT_IN_UNREACHABLE_TRAP like BUILT_IN_UNREACHABLE.\n+\t* cgraphclones.cc (cgraph_node::create_clone): Likewise.\n+\n+2023-02-22  Thomas Schwinge  <thomas@codesourcery.com>\n+\n+\t* common.opt (-Wcomplain-wrong-lang): New.\n+\t* doc/invoke.texi (-Wno-complain-wrong-lang): Document it.\n+\t* opts-common.cc (prune_options): Handle it.\n+\t* opts-global.cc (complain_wrong_lang): Use it.\n+\n 2023-02-21  David Malcolm  <dmalcolm@redhat.com>\n \n \tPR analyzer/108830"}, {"sha": "40fc33749430b5acde57e237e86d6f63a7def295", "filename": "gcc/DATESTAMP", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2FDATESTAMP", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2FDATESTAMP", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FDATESTAMP?ref=b6f98991b147726e8bd883ab66d188e90cfb12c3", "patch": "@@ -1 +1 @@\n-20230222\n+20230223"}, {"sha": "c0e8cdfff190165b9b6f953b5657a7b36b81fa71", "filename": "gcc/c-family/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2Fc-family%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2Fc-family%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fc-family%2FChangeLog?ref=b6f98991b147726e8bd883ab66d188e90cfb12c3", "patch": "@@ -1,3 +1,10 @@\n+2023-02-22  Marek Polacek  <polacek@redhat.com>\n+\n+\tPR c/108880\n+\t* c-gimplify.cc (c_genericize_control_stmt) <case STATEMENT_LIST>: Pass\n+\tpset to walk_tree_1.\n+\t(c_genericize): Call walk_tree with an explicit pset.\n+\n 2023-02-18  Martin Uecker  <uecker@tugraz.at>\n \n \tPR c/105660"}, {"sha": "5cca97e7c461fafbbb53ee5dbaefb5d2494ed846", "filename": "gcc/fortran/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2Ffortran%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2Ffortran%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ffortran%2FChangeLog?ref=b6f98991b147726e8bd883ab66d188e90cfb12c3", "patch": "@@ -1,3 +1,9 @@\n+2023-02-22  Harald Anlauf  <anlauf@gmx.de>\n+\n+\tPR fortran/96024\n+\t* resolve.cc (resolve_component): The type of a CHARACTER length\n+\texpression must be INTEGER.\n+\n 2023-02-21  Harald Anlauf  <anlauf@gmx.de>\n \n \tPR fortran/96025"}, {"sha": "72c172e703140802f0eed96c91d738287b2c5b67", "filename": "gcc/rust/ChangeLog", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2Frust%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2Frust%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Frust%2FChangeLog?ref=b6f98991b147726e8bd883ab66d188e90cfb12c3", "patch": "@@ -1,3 +1,17 @@\n+2023-02-22  Thomas Schwinge  <thomas@codesourcery.com>\n+\n+\t* rust-lang.cc (grs_langhook_type_for_mode): Also consider all\n+\t'int_n' modes/types.\n+\n+2023-02-22  Thomas Schwinge  <thomas@codesourcery.com>\n+\n+\t* rust-lang.cc (grs_langhook_init): Do not initialize\n+\tvoid_list_node.\n+\n+2023-02-22  Thomas Schwinge  <thomas@codesourcery.com>\n+\n+\t* config-lang.in (target_libs): Remove.\n+\n 2023-02-21  Raiki Tamura  <tamaron1203@gmail.com>\n \n \t* backend/rust-builtins.cc (BuiltinsContext::setup_math_fns): New functions."}, {"sha": "ad95bd9ea5c48c0c3850d5c630fe6f8429e8e636", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 356, "deletions": 0, "changes": 356, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b6f98991b147726e8bd883ab66d188e90cfb12c3/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=b6f98991b147726e8bd883ab66d188e90cfb12c3", "patch": "@@ -1,3 +1,359 @@\n+2023-02-22  Marek Polacek  <polacek@redhat.com>\n+\n+\tPR c/108880\n+\t* c-c++-common/ubsan/pr108880.c: New test.\n+\n+2023-02-22  Harald Anlauf  <anlauf@gmx.de>\n+\n+\tPR fortran/96024\n+\t* gfortran.dg/pr96024.f90: New test.\n+\n+2023-02-22  Alexandre Oliva  <oliva@adacore.com>\n+\n+\t* g++.dg/modules/modules.exp: Override unsupported to update\n+\tmodule_do, and test it after dg-test.\n+\n+2023-02-22  Alexandre Oliva  <oliva@adacore.com>\n+\n+\t* gcc.target/arm/aes-fuse-1.c: Switch to -mcpu=cortex-a53.\n+\t* gcc.target/arm/aes-fuse-2.c: Likewise.\n+\n+2023-02-22  Alexandre Oliva  <oliva@adacore.com>\n+\n+\t* gcc.dg/debug/ctf/ctf-complex-1.c: Do not test whether I is\n+\tusable in initializers.\n+\n+2023-02-22  Alexandre Oliva  <oliva@adacore.com>\n+\n+\t* gcc.dg/torture/fp-uint64-convert-double-1.c: XFAIL on all of\n+\tarm-*-*.\n+\t* gcc.dg/torture/fp-uint64-convert-double-2.c: Likewise.\n+\n+2023-02-22  Alexandre Oliva  <oliva@adacore.com>\n+\n+\t* gcc.target/arm/asm-flag-4.c: Match quotes around \"asm\" in\n+\tmessage.\n+\n+2023-02-22  Alexandre Oliva  <oliva@adacore.com>\n+\n+\t* g++.dg/warn/Waddress-5.C: Tolerate extra -Waddress warning.\n+\n+2023-02-22  Andrew Stubbs  <ams@codesourcery.com>\n+\n+\t* gcc.dg/vect/vect-simd-clone-16.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-16b.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-16c.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-16d.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-16e.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-16f.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-17.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-17b.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-17c.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-17d.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-17e.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-17f.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-18.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-18b.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-18c.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-18d.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-18e.c: New test.\n+\t* gcc.dg/vect/vect-simd-clone-18f.c: New test.\n+\n+2023-02-22  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/ternop_vv_constraint-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vv_constraint-4.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vv_constraint-5.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vv_constraint-6.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vx_constraint-8.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vx_constraint-9.c: New test.\n+\n+2023-02-22  Kito Cheng  <kito.cheng@sifive.com>\n+\n+\t* gcc.target/riscv/_Float16-zhinxmin-1.c: Tweak test\n+\tcondition.\n+\n+2023-02-22  Kito Cheng  <kito.cheng@sifive.com>\n+\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-1.c: Filter out '-Oz'.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-10.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-11.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-12.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-13.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-14.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-15.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-16.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-7.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-8.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_multiple-9.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-1.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-10.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-11.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-13.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-14.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-16.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-23.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-27.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-30.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-38.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-41.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-42.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-43.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-44.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-45.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-48.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-5.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-50.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-51.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-6.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-65.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-66.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-67.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-68.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-69.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-70.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-71.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-73.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-74.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-75.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-8.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_bb_prop-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_bb_prop-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_bb_prop-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_conflict-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_conflict-5.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_loop_invariant-12.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_loop_invariant-13.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_loop_invariant-14.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_loop_invariant-15.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_loop_invariant-16.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_switch-5.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_switch-6.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_switch-7.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_switch-8.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/imm_switch-9.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-1.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-10.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-11.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-12.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-13.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-14.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-15.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-16.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-17.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-18.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-19.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-20.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-21.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-22.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-23.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-24.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-25.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-26.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-27.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-28.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-29.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-30.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-31.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-32.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-33.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-34.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-35.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-36.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-37.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-38.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-39.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-40.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-41.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-42.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-43.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-44.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-45.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-46.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-6.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-7.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-8.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-9.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-1.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-10.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-11.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-12.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-13.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-14.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-15.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-16.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-17.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-18.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-19.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-20.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-21.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-22.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-23.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-24.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-25.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-26.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-27.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-28.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-5.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-6.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-7.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-8.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-9.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_call-1.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_call-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_call-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_call-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_complex_loop-1.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_complex_loop-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-1.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-10.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-11.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-12.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-5.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-6.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-7.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-8.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_conflict-9.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-1.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-10.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-11.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-12.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-13.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-14.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-15.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-16.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-17.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-18.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-19.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-20.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-21.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-22.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-23.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-24.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-25.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-26.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-27.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-28.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-5.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-6.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-7.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-8.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_miss_default-9.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-1.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-10.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-11.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-12.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-13.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-14.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-15.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-16.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-17.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-18.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-19.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-20.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-21.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-22.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-23.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-24.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-25.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-26.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-27.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-28.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-5.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-6.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-7.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-8.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_phi-9.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_single_block-19.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_single_vtype-1.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_single_vtype-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_single_vtype-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_single_vtype-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_single_vtype-5.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_single_vtype-6.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_single_vtype-7.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_single_vtype-8.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-1.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-10.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-11.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-12.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-13.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-14.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-15.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-16.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-5.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-6.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-7.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-8.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-9.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vsetvl-16.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vsetvl-2.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vsetvl-3.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vsetvl-4.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vsetvl-5.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vsetvl-6.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vsetvl-7.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vsetvl-8.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vsetvlmax-1.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vsetvlmax-14.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vsetvlmax-18.c: Ditto.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_single_block-17.c: Filter\n+\tout -Oz and -Og -g.\n+\t* gcc.target/riscv/rvv/vsetvl/vlmax_single_block-18.c: Ditto.\n+\n+2023-02-22  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR middle-end/106258\n+\t* g++.dg/ipa/pr106258.C: New test.\n+\n+2023-02-22  Thomas Schwinge  <thomas@codesourcery.com>\n+\n+\t* gcc.dg/Wcomplain-wrong-lang-1.c: New.\n+\t* gcc.dg/Wcomplain-wrong-lang-2.c: Likewise.\n+\t* gcc.dg/Wcomplain-wrong-lang-3.c: Likewise.\n+\t* gcc.dg/Wcomplain-wrong-lang-4.c: Likewise.\n+\t* gcc.dg/Wcomplain-wrong-lang-5.c: Likewise.\n+\t* lib/target-supports.exp (check_compile): Use\n+\t'-Wno-complain-wrong-lang'.\n+\t* g++.dg/abi/empty12.C: Likewise.\n+\t* g++.dg/abi/empty13.C: Likewise.\n+\t* g++.dg/abi/empty14.C: Likewise.\n+\t* g++.dg/abi/empty15.C: Likewise.\n+\t* g++.dg/abi/empty16.C: Likewise.\n+\t* g++.dg/abi/empty17.C: Likewise.\n+\t* g++.dg/abi/empty18.C: Likewise.\n+\t* g++.dg/abi/empty19.C: Likewise.\n+\t* g++.dg/abi/empty22.C: Likewise.\n+\t* g++.dg/abi/empty25.C: Likewise.\n+\t* g++.dg/abi/empty26.C: Likewise.\n+\t* gfortran.dg/bind-c-contiguous-1.f90: Likewise.\n+\t* gfortran.dg/bind-c-contiguous-4.f90: Likewise.\n+\t* gfortran.dg/bind-c-contiguous-5.f90: Likewise.\n+\n 2023-02-21  David Malcolm  <dmalcolm@redhat.com>\n \n \tPR analyzer/108830"}, {"sha": "bf1a4cd926d0dea3f17e6ac8e0881c0c3027269c", "filename": "libgomp/ChangeLog", "status": "modified", "additions": 23, "deletions": 0, "changes": 23, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b6f98991b147726e8bd883ab66d188e90cfb12c3/libgomp%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b6f98991b147726e8bd883ab66d188e90cfb12c3/libgomp%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgomp%2FChangeLog?ref=b6f98991b147726e8bd883ab66d188e90cfb12c3", "patch": "@@ -1,3 +1,26 @@\n+2023-02-22  Thomas Schwinge  <thomas@codesourcery.com>\n+\n+\t* testsuite/libgomp.fortran/alloc-10.f90: Use\n+\t'-Wno-complain-wrong-lang'.\n+\t* testsuite/libgomp.fortran/alloc-11.f90: Likewise.\n+\t* testsuite/libgomp.fortran/alloc-7.f90: Likewise.\n+\t* testsuite/libgomp.fortran/alloc-9.f90: Likewise.\n+\t* testsuite/libgomp.fortran/allocate-1.f90: Likewise.\n+\t* testsuite/libgomp.fortran/depend-4.f90: Likewise.\n+\t* testsuite/libgomp.fortran/depend-5.f90: Likewise.\n+\t* testsuite/libgomp.fortran/depend-6.f90: Likewise.\n+\t* testsuite/libgomp.fortran/depend-7.f90: Likewise.\n+\t* testsuite/libgomp.fortran/depend-inoutset-1.f90: Likewise.\n+\t* testsuite/libgomp.fortran/examples-4/declare_target-1.f90:\n+\tLikewise.\n+\t* testsuite/libgomp.fortran/examples-4/declare_target-2.f90:\n+\tLikewise.\n+\t* testsuite/libgomp.fortran/order-reproducible-1.f90: Likewise.\n+\t* testsuite/libgomp.fortran/order-reproducible-2.f90: Likewise.\n+\t* testsuite/libgomp.oacc-fortran/parallel-dims.f90: Likewise.\n+\t* testsuite/libgomp.fortran/task-detach-6.f90: Remove left-over\n+\t'dg-prune-output'.\n+\n 2023-02-16  Jakub Jelinek  <jakub@redhat.com>\n \n \t* libgomp.texi: Fix typos - theads -> threads."}, {"sha": "eec06fdc86394b2b3f269bb69d19aca07801f311", "filename": "libstdc++-v3/ChangeLog", "status": "modified", "additions": 17, "deletions": 0, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b6f98991b147726e8bd883ab66d188e90cfb12c3/libstdc%2B%2B-v3%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b6f98991b147726e8bd883ab66d188e90cfb12c3/libstdc%2B%2B-v3%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libstdc%2B%2B-v3%2FChangeLog?ref=b6f98991b147726e8bd883ab66d188e90cfb12c3", "patch": "@@ -1,3 +1,20 @@\n+2023-02-22  Alexandre Oliva  <oliva@adacore.com>\n+\n+\t* src/c++11/shared_ptr.cc (__gnu_internal::get_mutex):\n+\tAvoid destruction of the mutex pool.\n+\n+2023-02-22  Alexandre Oliva  <oliva@adacore.com>\n+\n+\t* testsuite/27_io/basic_ofstream/open/char/noreplace.cc: xfail\n+\ton vxworks.\n+\t* testsuite/27_io/basic_ofstream/open/wchar_t/noreplace.cc:\n+\tLikewise.\n+\n+2023-02-22  Alexandre Oliva  <oliva@adacore.com>\n+\n+\t* testsuite/17_intro/names.cc: Undef func on vxworks >= 7 in\n+\tkernel mode.\n+\n 2023-02-20  Andreas Schwab  <schwab@linux-m68k.org>\n \n \t* config/abi/post/m68k-linux-gnu/baseline_symbols.txt: Update."}]}