// Seed: 3718875611
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input logic id_4
);
  logic id_5;
  reg   id_6;
  assign id_3 = 1;
  logic id_7 = ~id_6;
  type_18(
      id_1, 1'h0, 1'b0
  );
  always @(negedge id_7) begin
    id_6 <= id_0;
  end
  logic id_8;
  assign id_3 = 1;
  defparam id_9.id_10 = id_6;
  type_20 id_11 (
      .id_0(id_3),
      .id_1(1),
      .id_2(1),
      .id_3(),
      .id_4(1),
      .id_5(id_4)
  );
endmodule
