Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MultiCPU_SIM_behav --prj F:/VivadoWork/MultiCPU/MultiCPU.sim/sim_1/behav/MultiCPU_SIM.prj xil_defaultlib.MultiCPU_SIM xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/OutputFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunction
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/WriteRegMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteRegMux
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/WriteDataMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteDataMux
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/PCAddImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddImm
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/PCAddFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddFour
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/NextPCSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPCSelect
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/DBMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBMux
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/ALUoutDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/ALUMux.v:35]
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/MultiCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCPU
INFO: [VRFC 10-165] Analyzing Verilog file "F:/VivadoWork/MultiCPU/MultiCPU.srcs/sim_1/new/MultiCPU_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCPU_SIM
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/VivadoWork/MultiCPU/MultiCPU.srcs/sources_1/new/ALUMux.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAddFour
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.WriteRegMux
Compiling module xil_defaultlib.WriteDataMux
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.OutputFunction
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DBMux
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.PCAddImm
Compiling module xil_defaultlib.NextPCSelect
Compiling module xil_defaultlib.MultiCPU
Compiling module xil_defaultlib.MultiCPU_SIM
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MultiCPU_SIM_behav
