// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "10/20/2016 01:43:12"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module completeDataPath (
	pc_reg_crtl,
	address_crtl,
	counter_clr,
	r7_select,
	counter_enable,
	store_crtl,
	load_crtl,
	wren,
	rden,
	B_sel_Rb,
	ir_crtl,
	mem_data_crtl,
	mem_data_in_mux_ctrl,
	reg_data_crtl,
	reg_sel_crtl,
	regWrite,
	reg_A_sel,
	reg_A_crtl,
	reg_B_crtl,
	alu_a_sel,
	alu_b_sel,
	alu_reg_crtl,
	enable_carry,
	enable_zero,
	pc_source_crtl,
	reset,
	ir_toFSM,
	clock,
	carry,
	zero,
	add_signal);
input 	pc_reg_crtl;
input 	address_crtl;
input 	counter_clr;
input 	r7_select;
input 	counter_enable;
input 	store_crtl;
input 	load_crtl;
input 	wren;
input 	rden;
input 	B_sel_Rb;
input 	ir_crtl;
input 	mem_data_crtl;
input 	mem_data_in_mux_ctrl;
input 	[1:0] reg_data_crtl;
input 	[1:0] reg_sel_crtl;
input 	regWrite;
input 	reg_A_sel;
input 	reg_A_crtl;
input 	reg_B_crtl;
input 	[1:0] alu_a_sel;
input 	[1:0] alu_b_sel;
input 	alu_reg_crtl;
input 	enable_carry;
input 	enable_zero;
input 	pc_source_crtl;
input 	reset;
output 	[3:0] ir_toFSM;
input 	clock;
output 	carry;
output 	zero;
input 	add_signal;

// Design Ports Information
// ir_toFSM[0]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir_toFSM[1]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir_toFSM[2]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir_toFSM[3]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// carry	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_signal	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir_crtl	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_carry	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_sel[0]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_sel[1]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_sel[1]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_sel[0]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_zero	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// store_crtl	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rden	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load_crtl	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in_mux_ctrl	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_crtl	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_A_sel	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_A_crtl	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_source_crtl	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_data_crtl[1]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_data_crtl[0]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_sel_crtl[1]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_sel_crtl[0]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_reg_crtl	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_sel_Rb	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_B_crtl	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// counter_clr	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// counter_enable	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_reg_crtl	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWrite	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r7_select	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_crtl	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("completeDataPath_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \ir_toFSM[0]~output_o ;
wire \ir_toFSM[1]~output_o ;
wire \ir_toFSM[2]~output_o ;
wire \ir_toFSM[3]~output_o ;
wire \carry~output_o ;
wire \zero~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \wren~input_o ;
wire \count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \counter_clr~input_o ;
wire \counter_clr~inputclkctrl_outclk ;
wire \counter_enable~input_o ;
wire \count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \load_crtl~input_o ;
wire \rden~input_o ;
wire \comb~1_combout ;
wire \alu_b_sel[0]~input_o ;
wire \alu_b_sel[1]~input_o ;
wire \ALU_register|data~0_combout ;
wire \alu_reg_crtl~input_o ;
wire \ALU_register|dataOut[0]~0_combout ;
wire \pc_source_crtl~input_o ;
wire \PC|dataOut[0]~14_combout ;
wire \reg_data_crtl[1]~input_o ;
wire \mem_data_crtl~input_o ;
wire \Memory_data|dataOut[0]~0_combout ;
wire \reg_data_crtl[0]~input_o ;
wire \rf_data_mux|output[0]~21_combout ;
wire \rf_data_mux|output[0]~22_combout ;
wire \count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \reg_sel_crtl[0]~input_o ;
wire \reg_sel_crtl[1]~input_o ;
wire \address_crtl~input_o ;
wire \alu_a_sel[1]~input_o ;
wire \Register_A|dataOut[3]~feeder_combout ;
wire \Register_A|dataOut[4]~feeder_combout ;
wire \Register_A|dataOut[1]~feeder_combout ;
wire \Register_A|dataOut[2]~feeder_combout ;
wire \rf_data_mux|output[2]~19_combout ;
wire \rf_data_mux|output[2]~20_combout ;
wire \RF|register0|data~13_combout ;
wire \PC|dataOut[3]~12_combout ;
wire \mem_data_in_mux_ctrl~input_o ;
wire \rf_data_mux|output[4]~15_combout ;
wire \rf_data_mux|output[4]~16_combout ;
wire \RF|register0|data~11_combout ;
wire \rf_in_sel|output[0]~5_combout ;
wire \regWrite~input_o ;
wire \comb~4_combout ;
wire \B_sel_Rb~input_o ;
wire \RB_B_mux|output[2]~1_combout ;
wire \RB_B_mux|output[0]~2_combout ;
wire \rf_data_mux|output[6]~11_combout ;
wire \alu_a_sel[0]~input_o ;
wire \rf_in_sel|output[2]~3_combout ;
wire \rf_in_sel|output[1]~0_combout ;
wire \RF|register2|dataOut[7]~0_combout ;
wire \RF|register1|dataOut[15]~0_combout ;
wire \RF|register3|dataOut[0]~0_combout ;
wire \RF|register2|dataOut[7]~1_combout ;
wire \RF|muxA|output[6]~45_combout ;
wire \RF|muxA|output~1_combout ;
wire \RF|muxA|output[6]~44_combout ;
wire \PC|dataOut[6]~9_combout ;
wire \pc_reg_crtl~input_o ;
wire \PC|dataOut[2]~18_combout ;
wire \r7_select~input_o ;
wire \RF|register7|data~9_combout ;
wire \RF|register7|dataOut[8]~0_combout ;
wire \RF|register6|dataOut[6]~feeder_combout ;
wire \RF|register6|dataOut[7]~0_combout ;
wire \RF|muxA|output~9_combout ;
wire \RF|muxA|output~10_combout ;
wire \RF|muxA|output[6]~47_combout ;
wire \RF|muxA|output~6_combout ;
wire \RF|muxA|output~7_combout ;
wire \RF|register5|dataOut[1]~0_combout ;
wire \RF|register4|dataOut[11]~0_combout ;
wire \RF|register5|dataOut[1]~1_combout ;
wire \RF|muxA|output[6]~46_combout ;
wire \reg_A_sel~input_o ;
wire \reg_A_crtl~input_o ;
wire \Register_A|dataOut[1]~17_combout ;
wire \alu_A_mux|output~18_combout ;
wire \alu_A_mux|output~19_combout ;
wire \alu_B_mux|output~10_combout ;
wire \alu_B_mux|output~11_combout ;
wire \alu_B_mux|output~12_combout ;
wire \Register_A|dataOut[5]~feeder_combout ;
wire \rf_data_mux|output[5]~13_combout ;
wire \rf_data_mux|output[5]~14_combout ;
wire \RF|register0|data~10_combout ;
wire \RF|muxA|output[5]~50_combout ;
wire \RF|muxA|output[5]~48_combout ;
wire \RF|muxA|output[5]~49_combout ;
wire \RF|register7|data~10_combout ;
wire \RF|muxA|output[5]~51_combout ;
wire \alu_A_mux|output~20_combout ;
wire \alu_A_mux|output~21_combout ;
wire \alu_B_mux|output~14_combout ;
wire \alu_B_mux|output~15_combout ;
wire \alu_B_mux|output~17_combout ;
wire \alu_B_mux|output~16_combout ;
wire \RF|muxb|output~3_combout ;
wire \RF|muxb|output[2]~57_combout ;
wire \PC|dataOut[2]~13_combout ;
wire \RF|register7|data~13_combout ;
wire \RF|register6|dataOut[2]~feeder_combout ;
wire \RF|muxb|output~10_combout ;
wire \RF|muxb|output~9_combout ;
wire \RF|muxb|output[2]~59_combout ;
wire \RF|muxb|output~1_combout ;
wire \RF|muxb|output~0_combout ;
wire \RF|muxb|output[2]~56_combout ;
wire \RF|muxb|output~6_combout ;
wire \RF|muxb|output~7_combout ;
wire \RF|muxb|output[2]~58_combout ;
wire \reg_B_crtl~input_o ;
wire \Register_B|dataOut[7]~0_combout ;
wire \alu_B_mux|output~19_combout ;
wire \alu_A_mux|output~26_combout ;
wire \alu_A_mux|output~27_combout ;
wire \rf_data_mux|output[1]~23_combout ;
wire \rf_data_mux|output[1]~24_combout ;
wire \RF|register0|data~15_combout ;
wire \RF|muxb|output[1]~65_combout ;
wire \RF|register7|data~15_combout ;
wire \RF|register6|dataOut[1]~feeder_combout ;
wire \RF|muxb|output[1]~67_combout ;
wire \RF|muxb|output[1]~66_combout ;
wire \RF|muxb|output[1]~64_combout ;
wire \alu_B_mux|output~21_combout ;
wire \alu_A_mux|output~28_combout ;
wire \alu_A_mux|output~29_combout ;
wire \alu_A_mux|output~30_combout ;
wire \alu_A_mux|output~31_combout ;
wire \ALU_1|add1|adder5|adder2|cout~0_combout ;
wire \ALU_1|add1|adder5|adder3|cout~0_combout ;
wire \ALU_1|add1|adder5|adder4|cout~0_combout ;
wire \ALU_1|add1|adder6|adder1|cout~0_combout ;
wire \ALU_1|add1|adder6|adder2|cout~0_combout ;
wire \ALU_1|add1|adder6|adder3|s~combout ;
wire \ALU_1|rc[6]~8_combout ;
wire \add_signal~input_o ;
wire \alu_B_mux|output~8_combout ;
wire \ALU_register|data~14_combout ;
wire \PC|dataOut[7]~8_combout ;
wire \rf_data_mux|output[7]~9_combout ;
wire \rf_data_mux|output[7]~10_combout ;
wire \alu_A_mux|output~16_combout ;
wire \alu_A_mux|output~17_combout ;
wire \RF|register0|data~8_combout ;
wire \RF|muxb|output[7]~37_combout ;
wire \RF|muxb|output[7]~38_combout ;
wire \RF|muxb|output[7]~36_combout ;
wire \RF|register7|data~8_combout ;
wire \RF|muxb|output[7]~39_combout ;
wire \alu_B_mux|output~9_combout ;
wire \ALU_1|rc[7]~7_combout ;
wire \ALU_1|add1|adder6|adder3|cout~0_combout ;
wire \ALU_1|add1|adder6|adder4|s~combout ;
wire \Register_A|dataOut[7]~8_combout ;
wire \RF|muxA|output[7]~42_combout ;
wire \RF|muxA|output[7]~43_combout ;
wire \RF|muxA|output[7]~40_combout ;
wire \RF|muxA|output[7]~41_combout ;
wire \regA_regB_mem_data_in|output[7]~8_combout ;
wire \alu_B_mux|output~0_combout ;
wire \PC|dataOut[8]~7_combout ;
wire \RF|muxA|output[8]~38_combout ;
wire \RF|muxA|output[8]~37_combout ;
wire \RF|muxA|output[8]~36_combout ;
wire \RF|register7|data~7_combout ;
wire \RF|muxA|output[8]~39_combout ;
wire \alu_A_mux|output~14_combout ;
wire \alu_A_mux|output~15_combout ;
wire \alu_B_mux|output~7_combout ;
wire \ALU_1|rc[8]~6_combout ;
wire \ALU_1|add1|adder6|adder4|cout~0_combout ;
wire \ALU_1|add1|adder7|adder1|s~combout ;
wire \Register_A|dataOut[8]~7_combout ;
wire \ALU_register|data~13_combout ;
wire \rf_data_mux|output[8]~7_combout ;
wire \rf_data_mux|output[8]~8_combout ;
wire \RF|register0|data~7_combout ;
wire \RF|muxb|output[8]~33_combout ;
wire \RF|muxb|output[8]~35_combout ;
wire \RF|muxb|output[8]~32_combout ;
wire \RF|muxb|output[8]~34_combout ;
wire \regA_regB_mem_data_in|output[8]~6_combout ;
wire \RF|muxA|output[9]~32_combout ;
wire \RF|muxA|output[9]~33_combout ;
wire \RF|muxA|output[9]~34_combout ;
wire \PC|dataOut[9]~6_combout ;
wire \RF|register7|data~6_combout ;
wire \RF|muxA|output[9]~35_combout ;
wire \alu_A_mux|output~12_combout ;
wire \alu_A_mux|output~13_combout ;
wire \alu_B_mux|output~6_combout ;
wire \ALU_1|rc[9]~5_combout ;
wire \ALU_1|add1|adder7|adder1|cout~0_combout ;
wire \ALU_1|add1|adder7|adder2|s~combout ;
wire \Register_A|dataOut[9]~6_combout ;
wire \ALU_register|data~12_combout ;
wire \rf_data_mux|output~6_combout ;
wire \RF|register0|data~6_combout ;
wire \RF|muxb|output[9]~29_combout ;
wire \RF|muxb|output[9]~30_combout ;
wire \RF|muxb|output[9]~28_combout ;
wire \RF|muxb|output[9]~31_combout ;
wire \regA_regB_mem_data_in|output[9]~14_combout ;
wire \RF|muxA|output[10]~28_combout ;
wire \PC|dataOut[10]~5_combout ;
wire \RF|register7|data~5_combout ;
wire \RF|muxA|output[10]~31_combout ;
wire \RF|muxA|output[10]~30_combout ;
wire \RF|muxA|output[10]~29_combout ;
wire \alu_A_mux|output~10_combout ;
wire \alu_A_mux|output~11_combout ;
wire \alu_B_mux|output~5_combout ;
wire \ALU_1|rc[10]~4_combout ;
wire \ALU_1|add1|adder7|adder2|cout~0_combout ;
wire \ALU_1|add1|adder7|adder3|s~combout ;
wire \Register_A|dataOut[10]~5_combout ;
wire \ALU_register|data~11_combout ;
wire \rf_data_mux|output~5_combout ;
wire \RF|register0|data~5_combout ;
wire \RF|register6|dataOut[10]~feeder_combout ;
wire \RF|muxb|output[10]~27_combout ;
wire \RF|muxb|output[10]~25_combout ;
wire \RF|muxb|output[10]~24_combout ;
wire \RF|muxb|output[10]~26_combout ;
wire \regA_regB_mem_data_in|output[10]~13_combout ;
wire \ALU_register|data~10_combout ;
wire \rf_data_mux|output~4_combout ;
wire \RF|register0|data~4_combout ;
wire \RF|muxb|output[11]~20_combout ;
wire \RF|register6|dataOut[11]~feeder_combout ;
wire \PC|dataOut[11]~4_combout ;
wire \RF|register7|data~4_combout ;
wire \RF|muxb|output[11]~23_combout ;
wire \RF|muxb|output[11]~22_combout ;
wire \RF|muxb|output[11]~21_combout ;
wire \alu_B_mux|output~4_combout ;
wire \alu_A_mux|output~8_combout ;
wire \alu_A_mux|output~9_combout ;
wire \Register_A|dataOut[11]~20_combout ;
wire \ALU_1|add1|adder7|adder3|cout~0_combout ;
wire \Register_A|dataOut[11]~4_combout ;
wire \Register_A|dataOut[11]~feeder_combout ;
wire \RF|muxA|output[11]~27_combout ;
wire \RF|muxA|output[11]~26_combout ;
wire \RF|muxA|output[11]~25_combout ;
wire \RF|muxA|output[11]~24_combout ;
wire \regA_regB_mem_data_in|output[11]~15_combout ;
wire \alu_B_mux|output~3_combout ;
wire \PC|dataOut[12]~3_combout ;
wire \Register_A|dataOut[12]~feeder_combout ;
wire \RF|muxA|output[12]~22_combout ;
wire \RF|muxA|output[12]~21_combout ;
wire \RF|register7|data~3_combout ;
wire \RF|muxA|output[12]~23_combout ;
wire \RF|muxA|output[12]~20_combout ;
wire \alu_A_mux|output~6_combout ;
wire \alu_A_mux|output~7_combout ;
wire \Register_A|dataOut[12]~19_combout ;
wire \ALU_1|add1|adder7|adder4|cout~0_combout ;
wire \Register_A|dataOut[12]~3_combout ;
wire \ALU_register|data~9_combout ;
wire \rf_data_mux|output~3_combout ;
wire \RF|register0|data~3_combout ;
wire \RF|muxb|output[12]~17_combout ;
wire \RF|muxb|output[12]~18_combout ;
wire \RF|muxb|output[12]~16_combout ;
wire \RF|muxb|output[12]~19_combout ;
wire \regA_regB_mem_data_in|output[12]~0_combout ;
wire \alu_B_mux|output~2_combout ;
wire \Register_A|dataOut[13]~feeder_combout ;
wire \RF|muxA|output[13]~17_combout ;
wire \RF|muxA|output[13]~16_combout ;
wire \RF|muxA|output[13]~18_combout ;
wire \PC|dataOut[13]~2_combout ;
wire \RF|register7|data~2_combout ;
wire \RF|register6|dataOut[13]~feeder_combout ;
wire \RF|muxA|output[13]~19_combout ;
wire \alu_A_mux|output~4_combout ;
wire \alu_A_mux|output~5_combout ;
wire \Register_A|dataOut[13]~18_combout ;
wire \ALU_1|add1|adder8|adder1|cout~0_combout ;
wire \Register_A|dataOut[13]~2_combout ;
wire \ALU_register|data~8_combout ;
wire \rf_data_mux|output~2_combout ;
wire \RF|register0|data~2_combout ;
wire \RF|muxb|output[13]~13_combout ;
wire \RF|muxb|output[13]~12_combout ;
wire \RF|muxb|output[13]~14_combout ;
wire \RF|muxb|output[13]~15_combout ;
wire \regA_regB_mem_data_in|output[13]~1_combout ;
wire \PC|dataOut[14]~19_combout ;
wire \PC|dataOut[14]~1_combout ;
wire \PC|dataOut[14]~feeder_combout ;
wire \alu_A_mux|output~2_combout ;
wire \alu_A_mux|output~3_combout ;
wire \ALU_1|add1|adder8|adder2|cout~0_combout ;
wire \ALU_1|add1|adder8|adder3|s~combout ;
wire \ALU_register|data~7_combout ;
wire \alu_B_mux|output~22_combout ;
wire \PC|dataOut[15]~20_combout ;
wire \alu_A_mux|output~32_combout ;
wire \ALU_1|sub1|rc[15]~4_combout ;
wire \ALU_1|add1|adder8|adder3|cout~0_combout ;
wire \ALU_1|add1|adder8|adder4|s~combout ;
wire \PC|dataOut[15]~0_combout ;
wire \PC|dataOut[15]~feeder_combout ;
wire \Register_A|dataOut[15]~feeder_combout ;
wire \RF|register7|data~0_combout ;
wire \RF|muxA|output[15]~11_combout ;
wire \RF|muxA|output[15]~2_combout ;
wire \RF|muxA|output[15]~5_combout ;
wire \RF|muxA|output[15]~8_combout ;
wire \alu_A_mux|output~0_combout ;
wire \alu_A_mux|output~1_combout ;
wire \Register_A|dataOut[15]~16_combout ;
wire \Register_A|dataOut[15]~0_combout ;
wire \ALU_register|data~6_combout ;
wire \rf_data_mux|output~0_combout ;
wire \RF|register0|data~0_combout ;
wire \RF|muxb|output[15]~69_combout ;
wire \RF|muxb|output[15]~68_combout ;
wire \RF|muxb|output[15]~71_combout ;
wire \RF|muxb|output[15]~70_combout ;
wire \regA_regB_mem_data_in|output[15]~3_combout ;
wire \IR|data~2_combout ;
wire \rf_data_mux|output~1_combout ;
wire \RF|register0|data~1_combout ;
wire \RF|muxb|output[14]~8_combout ;
wire \RF|muxb|output[14]~2_combout ;
wire \RF|muxb|output[14]~5_combout ;
wire \RF|register7|data~1_combout ;
wire \RF|muxb|output[14]~11_combout ;
wire \alu_B_mux|output~1_combout ;
wire \ALU_1|rc[14]~3_combout ;
wire \Register_A|dataOut[14]~1_combout ;
wire \RF|muxA|output[14]~13_combout ;
wire \RF|muxA|output[14]~12_combout ;
wire \RF|muxA|output[14]~14_combout ;
wire \RF|muxA|output[14]~15_combout ;
wire \regA_regB_mem_data_in|output[14]~2_combout ;
wire \IR|data~3_combout ;
wire \ir_crtl~input_o ;
wire \IR|dataOut[2]~0_combout ;
wire \ALU_1|reg1|data~0_combout ;
wire \ALU_1|carry_var~0_combout ;
wire \ALU_1|rc[15]~1_combout ;
wire \Register_A|dataOut[6]~9_combout ;
wire \ALU_register|data~15_combout ;
wire \rf_data_mux|output[6]~12_combout ;
wire \RF|register0|data~9_combout ;
wire \RF|muxb|output[6]~40_combout ;
wire \RF|muxb|output[6]~42_combout ;
wire \RF|muxb|output[6]~41_combout ;
wire \RF|muxb|output[6]~43_combout ;
wire \regA_regB_mem_data_in|output[6]~9_combout ;
wire \IR|data~8_combout ;
wire \RB_B_mux|output[1]~0_combout ;
wire \RF|muxb|output~4_combout ;
wire \RF|muxb|output[5]~45_combout ;
wire \RF|muxb|output[5]~46_combout ;
wire \RF|muxb|output[5]~47_combout ;
wire \RF|muxb|output[5]~44_combout ;
wire \regA_regB_mem_data_in|output[5]~7_combout ;
wire \IR|data~9_combout ;
wire \rf_in_sel|output[0]~4_combout ;
wire \RF|register0|dataOut[5]~1_combout ;
wire \RF|register0|dataOut[5]~2_combout ;
wire \RF|muxb|output[4]~48_combout ;
wire \RF|muxb|output[4]~49_combout ;
wire \RF|muxb|output[4]~50_combout ;
wire \PC|dataOut[4]~11_combout ;
wire \RF|register7|data~11_combout ;
wire \RF|muxb|output[4]~51_combout ;
wire \regA_regB_mem_data_in|output[4]~10_combout ;
wire \IR|data~11_combout ;
wire \rf_data_mux|output[3]~17_combout ;
wire \rf_data_mux|output[3]~18_combout ;
wire \RF|register7|data~12_combout ;
wire \RF|register0|data~12_combout ;
wire \RF|register6|dataOut[3]~feeder_combout ;
wire \RF|muxb|output[3]~55_combout ;
wire \RF|muxb|output[3]~52_combout ;
wire \RF|muxb|output[3]~53_combout ;
wire \RF|muxb|output[3]~54_combout ;
wire \regA_regB_mem_data_in|output[3]~11_combout ;
wire \IR|data~10_combout ;
wire \rf_in_sel|output[1]~1_combout ;
wire \RF|register0|dataOut[5]~0_combout ;
wire \RF|register1|dataOut[15]~1_combout ;
wire \RF|muxA|output[2]~60_combout ;
wire \RF|muxA|output[2]~61_combout ;
wire \RF|muxA|output[2]~62_combout ;
wire \RF|muxA|output[2]~63_combout ;
wire \regA_regB_mem_data_in|output[2]~12_combout ;
wire \IR|data~13_combout ;
wire \RF|muxA|output~4_combout ;
wire \RF|muxA|output[1]~69_combout ;
wire \RF|muxA|output[1]~68_combout ;
wire \RF|muxA|output[1]~70_combout ;
wire \RF|muxA|output[1]~71_combout ;
wire \regA_regB_mem_data_in|output[1]~5_combout ;
wire \IR|data~7_combout ;
wire \alu_B_mux|output~13_combout ;
wire \ALU_1|rc[5]~9_combout ;
wire \ALU_1|add1|adder6|adder2|s~combout ;
wire \Register_A|dataOut[5]~10_combout ;
wire \ALU_register|data~5_combout ;
wire \PC|dataOut[5]~10_combout ;
wire \adress_mux|output[5]~5_combout ;
wire \IR|data~15_combout ;
wire \RF|muxA|output~3_combout ;
wire \RF|muxA|output[4]~53_combout ;
wire \RF|muxA|output[4]~54_combout ;
wire \RF|muxA|output[4]~52_combout ;
wire \RF|muxA|output[4]~55_combout ;
wire \alu_A_mux|output~22_combout ;
wire \alu_A_mux|output~23_combout ;
wire \ALU_1|rc[4]~10_combout ;
wire \ALU_1|add1|adder6|adder1|s~combout ;
wire \Register_A|dataOut[4]~11_combout ;
wire \ALU_register|data~4_combout ;
wire \adress_mux|output[4]~4_combout ;
wire \IR|data~14_combout ;
wire \RF|muxA|output~0_combout ;
wire \RF|muxA|output[3]~56_combout ;
wire \RF|muxA|output[3]~57_combout ;
wire \RF|muxA|output[3]~58_combout ;
wire \RF|muxA|output[3]~59_combout ;
wire \alu_A_mux|output~24_combout ;
wire \alu_A_mux|output~25_combout ;
wire \ALU_1|add1|adder5|adder4|s~combout ;
wire \ALU_1|rc[3]~11_combout ;
wire \Register_A|dataOut[3]~12_combout ;
wire \ALU_register|data~3_combout ;
wire \adress_mux|output[3]~3_combout ;
wire \IR|data~12_combout ;
wire \alu_B_mux|output~18_combout ;
wire \ALU_1|add1|adder5|adder3|s~combout ;
wire \ALU_1|rc[2]~12_combout ;
wire \Register_A|dataOut[2]~13_combout ;
wire \ALU_register|data~2_combout ;
wire \adress_mux|output[2]~2_combout ;
wire \IR|data~1_combout ;
wire \ALU_1|rc[15]~0_combout ;
wire \ALU_1|rc[15]~2_combout ;
wire \ALU_1|rc[1]~14_combout ;
wire \ALU_1|add1|adder5|adder2|s~combout ;
wire \Register_A|dataOut[1]~15_combout ;
wire \ALU_register|data~1_combout ;
wire \PC|dataOut[1]~15_combout ;
wire \adress_mux|output[1]~1_combout ;
wire \IR|data~6_combout ;
wire \rf_in_sel|output[2]~2_combout ;
wire \comb~2_combout ;
wire \comb~3_combout ;
wire \adress_mux|output[0]~0_combout ;
wire \IR|data~4_combout ;
wire \RF|register0|data~14_combout ;
wire \RF|muxb|output[0]~61_combout ;
wire \RF|muxb|output[0]~62_combout ;
wire \RF|muxb|output[0]~60_combout ;
wire \RF|register6|dataOut[0]~feeder_combout ;
wire \RF|register7|data~14_combout ;
wire \RF|muxb|output[0]~63_combout ;
wire \alu_B_mux|output[0]~20_combout ;
wire \ALU_1|add1|adder5|adder1|s~0_combout ;
wire \ALU_1|rc[0]~13_combout ;
wire \Register_A|dataOut[0]~14_combout ;
wire \Register_A|dataOut[0]~feeder_combout ;
wire \RF|muxA|output[0]~64_combout ;
wire \RF|muxA|output[0]~66_combout ;
wire \RF|muxA|output[0]~65_combout ;
wire \RF|muxA|output[0]~67_combout ;
wire \regA_regB_mem_data_in|output[0]~4_combout ;
wire \IR|data~5_combout ;
wire \cntr_mux|output[0]~1_combout ;
wire \cntr_mux|output[0]~0_combout ;
wire \cntr_mux|output[0]~2_combout ;
wire \cntr_mux|output[0]~3_combout ;
wire \cntr_mux|output[0]~4_combout ;
wire \cntr_mux|output[0]~5_combout ;
wire \store_crtl~input_o ;
wire \comb~0_combout ;
wire \IR|data~0_combout ;
wire \ALU_1|reg2|data~10_combout ;
wire \ALU_1|reg2|data~11_combout ;
wire \ALU_1|reg2|data~12_combout ;
wire \ALU_1|reg2|data~13_combout ;
wire \ALU_1|reg2|data~5_combout ;
wire \ALU_1|reg2|data~6_combout ;
wire \ALU_1|reg2|data~3_combout ;
wire \ALU_1|reg2|data~4_combout ;
wire \ALU_1|reg2|data~1_combout ;
wire \ALU_1|reg2|data~2_combout ;
wire \ALU_1|reg2|data~7_combout ;
wire \ALU_1|reg2|data~8_combout ;
wire \ALU_1|reg2|data~9_combout ;
wire \ALU_1|reg2|data~16_combout ;
wire \ALU_1|reg2|data~14_combout ;
wire \ALU_1|reg2|data~15_combout ;
wire \ALU_1|reg2|data~17_combout ;
wire \ALU_1|reg2|data~18_combout ;
wire \ALU_1|sub1|rc[12]~3_combout ;
wire \ALU_1|reg2|data~22_combout ;
wire \ALU_1|sub1|rc[10]~2_combout ;
wire \ALU_1|reg2|data~21_combout ;
wire \ALU_1|sub1|rc[8]~1_combout ;
wire \ALU_1|reg2|data~20_combout ;
wire \ALU_1|sub1|rc[6]~0_combout ;
wire \ALU_1|reg2|data~19_combout ;
wire \ALU_1|reg2|data~23_combout ;
wire \ALU_1|reg2|data~24_combout ;
wire \ALU_1|reg2|data~25_combout ;
wire \ALU_1|reg2|data~26_combout ;
wire \ALU_1|sub1|rc[4]~6_combout ;
wire \ALU_1|sub1|rc[5]~7_combout ;
wire \ALU_1|sub1|rc[2]~5_combout ;
wire \ALU_1|reg2|data~27_combout ;
wire \ALU_1|reg2|data~28_combout ;
wire \ALU_1|reg2|data~29_combout ;
wire \enable_zero~input_o ;
wire \ALU_1|reg2|data~0_combout ;
wire \ALU_1|add1|adder8|adder2|s~combout ;
wire \ALU_1|reg2|data~30_combout ;
wire \ALU_1|add1|adder7|adder4|s~combout ;
wire \alu_B_mux|output~23_combout ;
wire \ALU_1|sub1|rc[9]~8_combout ;
wire \ALU_1|reg2|data~31_combout ;
wire \ALU_1|add1|adder8|adder1|s~combout ;
wire \ALU_1|reg2|data~32_combout ;
wire \ALU_1|reg2|data~33_combout ;
wire \ALU_1|reg2|data~34_combout ;
wire \ALU_1|reg2|data~35_combout ;
wire \ALU_1|reg2|data~36_combout ;
wire \ALU_1|reg2|data~37_combout ;
wire \ALU_1|reg2|data~q ;
wire \ALU_1|temp_carry_en~0_combout ;
wire \enable_carry~input_o ;
wire \ALU_1|reg1|data~1_combout ;
wire \ALU_1|reg1|data~2_combout ;
wire \ALU_1|reg1|data~3_combout ;
wire \ALU_1|reg1|data~q ;
wire \ALU_1|carry_flag~0_combout ;
wire \ALU_1|zero_flag~0_combout ;
wire \ALU_1|zero_flag~1_combout ;
wire \ALU_1|zero_flag~2_combout ;
wire \ALU_1|zero_flag~3_combout ;
wire [15:0] \Register_A|dataOut ;
wire [15:0] \PC|dataOut ;
wire [15:0] \Register_B|dataOut ;
wire [15:0] \RF|register1|dataOut ;
wire [15:0] \RAM|altsyncram_component|auto_generated|q_a ;
wire [15:0] \RF|register7|dataOut ;
wire [15:0] \IR|dataOut ;
wire [15:0] \ALU_register|dataOut ;
wire [2:0] \count|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [15:0] \RF|register0|dataOut ;
wire [15:0] \RF|register2|dataOut ;
wire [15:0] \RF|register3|dataOut ;
wire [15:0] \RF|register4|dataOut ;
wire [15:0] \RF|register5|dataOut ;
wire [15:0] \RF|register6|dataOut ;
wire [15:0] \RF|muxA|output ;
wire [15:0] \Memory_data|dataOut ;
wire [15:0] \RF|muxb|output ;

wire [17:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \RAM|altsyncram_component|auto_generated|q_a [0] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [1] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RAM|altsyncram_component|auto_generated|q_a [2] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RAM|altsyncram_component|auto_generated|q_a [3] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RAM|altsyncram_component|auto_generated|q_a [4] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RAM|altsyncram_component|auto_generated|q_a [5] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RAM|altsyncram_component|auto_generated|q_a [6] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RAM|altsyncram_component|auto_generated|q_a [7] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \RAM|altsyncram_component|auto_generated|q_a [8] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \RAM|altsyncram_component|auto_generated|q_a [9] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \RAM|altsyncram_component|auto_generated|q_a [10] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \RAM|altsyncram_component|auto_generated|q_a [11] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \RAM|altsyncram_component|auto_generated|q_a [12] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \RAM|altsyncram_component|auto_generated|q_a [13] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \RAM|altsyncram_component|auto_generated|q_a [14] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \RAM|altsyncram_component|auto_generated|q_a [15] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \ir_toFSM[0]~output (
	.i(\IR|dataOut [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_toFSM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_toFSM[0]~output .bus_hold = "false";
defparam \ir_toFSM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \ir_toFSM[1]~output (
	.i(\IR|dataOut [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_toFSM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_toFSM[1]~output .bus_hold = "false";
defparam \ir_toFSM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \ir_toFSM[2]~output (
	.i(\IR|dataOut [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_toFSM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_toFSM[2]~output .bus_hold = "false";
defparam \ir_toFSM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \ir_toFSM[3]~output (
	.i(\IR|dataOut [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_toFSM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_toFSM[3]~output .bus_hold = "false";
defparam \ir_toFSM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \carry~output (
	.i(\ALU_1|carry_flag~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\carry~output_o ),
	.obar());
// synopsys translate_off
defparam \carry~output .bus_hold = "false";
defparam \carry~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \zero~output (
	.i(\ALU_1|zero_flag~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero~output_o ),
	.obar());
// synopsys translate_off
defparam \zero~output .bus_hold = "false";
defparam \zero~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $ (VCC)
// \count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \counter_clr~input (
	.i(counter_clr),
	.ibar(gnd),
	.o(\counter_clr~input_o ));
// synopsys translate_off
defparam \counter_clr~input .bus_hold = "false";
defparam \counter_clr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \counter_clr~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\counter_clr~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\counter_clr~inputclkctrl_outclk ));
// synopsys translate_off
defparam \counter_clr~inputclkctrl .clock_type = "global clock";
defparam \counter_clr~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \counter_enable~input (
	.i(counter_enable),
	.ibar(gnd),
	.o(\counter_enable~input_o ));
// synopsys translate_off
defparam \counter_enable~input .bus_hold = "false";
defparam \counter_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\counter_clr~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (!\count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\counter_clr~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \load_crtl~input (
	.i(load_crtl),
	.ibar(gnd),
	.o(\load_crtl~input_o ));
// synopsys translate_off
defparam \load_crtl~input .bus_hold = "false";
defparam \load_crtl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N15
cycloneive_io_ibuf \rden~input (
	.i(rden),
	.ibar(gnd),
	.o(\rden~input_o ));
// synopsys translate_off
defparam \rden~input .bus_hold = "false";
defparam \rden~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (\rden~input_o  & ((\load_crtl~input_o ) # (\cntr_mux|output[0]~5_combout )))

	.dataa(gnd),
	.datab(\load_crtl~input_o ),
	.datac(\cntr_mux|output[0]~5_combout ),
	.datad(\rden~input_o ),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'hFC00;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \alu_b_sel[0]~input (
	.i(alu_b_sel[0]),
	.ibar(gnd),
	.o(\alu_b_sel[0]~input_o ));
// synopsys translate_off
defparam \alu_b_sel[0]~input .bus_hold = "false";
defparam \alu_b_sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \alu_b_sel[1]~input (
	.i(alu_b_sel[1]),
	.ibar(gnd),
	.o(\alu_b_sel[1]~input_o ));
// synopsys translate_off
defparam \alu_b_sel[1]~input .bus_hold = "false";
defparam \alu_b_sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \ALU_register|data~0 (
// Equation(s):
// \ALU_register|data~0_combout  = (!\reset~input_o  & \Register_A|dataOut[0]~14_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Register_A|dataOut[0]~14_combout ),
	.cin(gnd),
	.combout(\ALU_register|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~0 .lut_mask = 16'h3300;
defparam \ALU_register|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \alu_reg_crtl~input (
	.i(alu_reg_crtl),
	.ibar(gnd),
	.o(\alu_reg_crtl~input_o ));
// synopsys translate_off
defparam \alu_reg_crtl~input .bus_hold = "false";
defparam \alu_reg_crtl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \ALU_register|dataOut[0]~0 (
// Equation(s):
// \ALU_register|dataOut[0]~0_combout  = (\reset~input_o ) # (\alu_reg_crtl~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\alu_reg_crtl~input_o ),
	.cin(gnd),
	.combout(\ALU_register|dataOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|dataOut[0]~0 .lut_mask = 16'hFFF0;
defparam \ALU_register|dataOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \ALU_register|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[0] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \pc_source_crtl~input (
	.i(pc_source_crtl),
	.ibar(gnd),
	.o(\pc_source_crtl~input_o ));
// synopsys translate_off
defparam \pc_source_crtl~input .bus_hold = "false";
defparam \pc_source_crtl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \PC|dataOut[0]~14 (
// Equation(s):
// \PC|dataOut[0]~14_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [0])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[0]~14_combout )))

	.dataa(\pc_source_crtl~input_o ),
	.datab(\ALU_register|dataOut [0]),
	.datac(gnd),
	.datad(\Register_A|dataOut[0]~14_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[0]~14 .lut_mask = 16'hDD88;
defparam \PC|dataOut[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N8
cycloneive_io_ibuf \reg_data_crtl[1]~input (
	.i(reg_data_crtl[1]),
	.ibar(gnd),
	.o(\reg_data_crtl[1]~input_o ));
// synopsys translate_off
defparam \reg_data_crtl[1]~input .bus_hold = "false";
defparam \reg_data_crtl[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \mem_data_crtl~input (
	.i(mem_data_crtl),
	.ibar(gnd),
	.o(\mem_data_crtl~input_o ));
// synopsys translate_off
defparam \mem_data_crtl~input .bus_hold = "false";
defparam \mem_data_crtl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \Memory_data|dataOut[0]~0 (
// Equation(s):
// \Memory_data|dataOut[0]~0_combout  = (\reset~input_o ) # (\mem_data_crtl~input_o )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\mem_data_crtl~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Memory_data|dataOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_data|dataOut[0]~0 .lut_mask = 16'hFCFC;
defparam \Memory_data|dataOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \Memory_data|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[0] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N1
cycloneive_io_ibuf \reg_data_crtl[0]~input (
	.i(reg_data_crtl[0]),
	.ibar(gnd),
	.o(\reg_data_crtl[0]~input_o ));
// synopsys translate_off
defparam \reg_data_crtl[0]~input .bus_hold = "false";
defparam \reg_data_crtl[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \rf_data_mux|output[0]~21 (
// Equation(s):
// \rf_data_mux|output[0]~21_combout  = (!\reg_data_crtl[1]~input_o  & ((\reg_data_crtl[0]~input_o  & (\IR|dataOut [0])) # (!\reg_data_crtl[0]~input_o  & ((\Memory_data|dataOut [0])))))

	.dataa(\IR|dataOut [0]),
	.datab(\Memory_data|dataOut [0]),
	.datac(\reg_data_crtl[1]~input_o ),
	.datad(\reg_data_crtl[0]~input_o ),
	.cin(gnd),
	.combout(\rf_data_mux|output[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[0]~21 .lut_mask = 16'h0A0C;
defparam \rf_data_mux|output[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \rf_data_mux|output[0]~22 (
// Equation(s):
// \rf_data_mux|output[0]~22_combout  = (\rf_data_mux|output[0]~21_combout ) # ((\reg_data_crtl[1]~input_o  & (\ALU_register|dataOut [0] & !\reg_data_crtl[0]~input_o )))

	.dataa(\reg_data_crtl[1]~input_o ),
	.datab(\rf_data_mux|output[0]~21_combout ),
	.datac(\ALU_register|dataOut [0]),
	.datad(\reg_data_crtl[0]~input_o ),
	.cin(gnd),
	.combout(\rf_data_mux|output[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[0]~22 .lut_mask = 16'hCCEC;
defparam \rf_data_mux|output[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = \count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $ (!\count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT )

	.dataa(gnd),
	.datab(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(\count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout());
// synopsys translate_off
defparam \count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hC3C3;
defparam \count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\counter_clr~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \reg_sel_crtl[0]~input (
	.i(reg_sel_crtl[0]),
	.ibar(gnd),
	.o(\reg_sel_crtl[0]~input_o ));
// synopsys translate_off
defparam \reg_sel_crtl[0]~input .bus_hold = "false";
defparam \reg_sel_crtl[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \reg_sel_crtl[1]~input (
	.i(reg_sel_crtl[1]),
	.ibar(gnd),
	.o(\reg_sel_crtl[1]~input_o ));
// synopsys translate_off
defparam \reg_sel_crtl[1]~input .bus_hold = "false";
defparam \reg_sel_crtl[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \address_crtl~input (
	.i(address_crtl),
	.ibar(gnd),
	.o(\address_crtl~input_o ));
// synopsys translate_off
defparam \address_crtl~input .bus_hold = "false";
defparam \address_crtl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N8
cycloneive_io_ibuf \alu_a_sel[1]~input (
	.i(alu_a_sel[1]),
	.ibar(gnd),
	.o(\alu_a_sel[1]~input_o ));
// synopsys translate_off
defparam \alu_a_sel[1]~input .bus_hold = "false";
defparam \alu_a_sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \Register_A|dataOut[3]~feeder (
// Equation(s):
// \Register_A|dataOut[3]~feeder_combout  = \Register_A|dataOut[3]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_A|dataOut[3]~12_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[3]~feeder .lut_mask = 16'hFF00;
defparam \Register_A|dataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \Register_A|dataOut[4]~feeder (
// Equation(s):
// \Register_A|dataOut[4]~feeder_combout  = \Register_A|dataOut[4]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_A|dataOut[4]~11_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[4]~feeder .lut_mask = 16'hFF00;
defparam \Register_A|dataOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \Register_A|dataOut[1]~feeder (
// Equation(s):
// \Register_A|dataOut[1]~feeder_combout  = \Register_A|dataOut[1]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_A|dataOut[1]~15_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Register_A|dataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \Register_A|dataOut[2]~feeder (
// Equation(s):
// \Register_A|dataOut[2]~feeder_combout  = \Register_A|dataOut[2]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_A|dataOut[2]~13_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[2]~feeder .lut_mask = 16'hFF00;
defparam \Register_A|dataOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \Memory_data|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[2] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \rf_data_mux|output[2]~19 (
// Equation(s):
// \rf_data_mux|output[2]~19_combout  = (!\reg_data_crtl[1]~input_o  & ((\reg_data_crtl[0]~input_o  & (\IR|dataOut [2])) # (!\reg_data_crtl[0]~input_o  & ((\Memory_data|dataOut [2])))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\IR|dataOut [2]),
	.datac(\reg_data_crtl[1]~input_o ),
	.datad(\Memory_data|dataOut [2]),
	.cin(gnd),
	.combout(\rf_data_mux|output[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[2]~19 .lut_mask = 16'h0D08;
defparam \rf_data_mux|output[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \rf_data_mux|output[2]~20 (
// Equation(s):
// \rf_data_mux|output[2]~20_combout  = (\rf_data_mux|output[2]~19_combout ) # ((!\reg_data_crtl[0]~input_o  & (\ALU_register|dataOut [2] & \reg_data_crtl[1]~input_o )))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\ALU_register|dataOut [2]),
	.datac(\reg_data_crtl[1]~input_o ),
	.datad(\rf_data_mux|output[2]~19_combout ),
	.cin(gnd),
	.combout(\rf_data_mux|output[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[2]~20 .lut_mask = 16'hFF40;
defparam \rf_data_mux|output[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \RF|register0|data~13 (
// Equation(s):
// \RF|register0|data~13_combout  = (!\reset~input_o  & \rf_data_mux|output[2]~20_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rf_data_mux|output[2]~20_combout ),
	.cin(gnd),
	.combout(\RF|register0|data~13_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~13 .lut_mask = 16'h5500;
defparam \RF|register0|data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \PC|dataOut[3]~12 (
// Equation(s):
// \PC|dataOut[3]~12_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [3])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[3]~12_combout )))

	.dataa(\ALU_register|dataOut [3]),
	.datab(\pc_source_crtl~input_o ),
	.datac(gnd),
	.datad(\Register_A|dataOut[3]~12_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[3]~12 .lut_mask = 16'hBB88;
defparam \PC|dataOut[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \mem_data_in_mux_ctrl~input (
	.i(mem_data_in_mux_ctrl),
	.ibar(gnd),
	.o(\mem_data_in_mux_ctrl~input_o ));
// synopsys translate_off
defparam \mem_data_in_mux_ctrl~input .bus_hold = "false";
defparam \mem_data_in_mux_ctrl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \Memory_data|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[4] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \rf_data_mux|output[4]~15 (
// Equation(s):
// \rf_data_mux|output[4]~15_combout  = (!\reg_data_crtl[1]~input_o  & ((\reg_data_crtl[0]~input_o  & ((\IR|dataOut [4]))) # (!\reg_data_crtl[0]~input_o  & (\Memory_data|dataOut [4]))))

	.dataa(\Memory_data|dataOut [4]),
	.datab(\IR|dataOut [4]),
	.datac(\reg_data_crtl[0]~input_o ),
	.datad(\reg_data_crtl[1]~input_o ),
	.cin(gnd),
	.combout(\rf_data_mux|output[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[4]~15 .lut_mask = 16'h00CA;
defparam \rf_data_mux|output[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \rf_data_mux|output[4]~16 (
// Equation(s):
// \rf_data_mux|output[4]~16_combout  = (\rf_data_mux|output[4]~15_combout ) # ((!\reg_data_crtl[0]~input_o  & (\ALU_register|dataOut [4] & \reg_data_crtl[1]~input_o )))

	.dataa(\rf_data_mux|output[4]~15_combout ),
	.datab(\reg_data_crtl[0]~input_o ),
	.datac(\ALU_register|dataOut [4]),
	.datad(\reg_data_crtl[1]~input_o ),
	.cin(gnd),
	.combout(\rf_data_mux|output[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[4]~16 .lut_mask = 16'hBAAA;
defparam \rf_data_mux|output[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \RF|register0|data~11 (
// Equation(s):
// \RF|register0|data~11_combout  = (!\reset~input_o  & \rf_data_mux|output[4]~16_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\rf_data_mux|output[4]~16_combout ),
	.cin(gnd),
	.combout(\RF|register0|data~11_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~11 .lut_mask = 16'h3300;
defparam \RF|register0|data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \rf_in_sel|output[0]~5 (
// Equation(s):
// \rf_in_sel|output[0]~5_combout  = (\reg_sel_crtl[0]~input_o  & ((\reg_sel_crtl[1]~input_o  & ((\IR|dataOut [3]))) # (!\reg_sel_crtl[1]~input_o  & (\IR|dataOut [9]))))

	.dataa(\reg_sel_crtl[1]~input_o ),
	.datab(\reg_sel_crtl[0]~input_o ),
	.datac(\IR|dataOut [9]),
	.datad(\IR|dataOut [3]),
	.cin(gnd),
	.combout(\rf_in_sel|output[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rf_in_sel|output[0]~5 .lut_mask = 16'hC840;
defparam \rf_in_sel|output[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \regWrite~input (
	.i(regWrite),
	.ibar(gnd),
	.o(\regWrite~input_o ));
// synopsys translate_off
defparam \regWrite~input .bus_hold = "false";
defparam \regWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = (\regWrite~input_o  & ((\load_crtl~input_o ) # (\cntr_mux|output[0]~5_combout )))

	.dataa(gnd),
	.datab(\regWrite~input_o ),
	.datac(\load_crtl~input_o ),
	.datad(\cntr_mux|output[0]~5_combout ),
	.cin(gnd),
	.combout(\comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb~4 .lut_mask = 16'hCCC0;
defparam \comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \B_sel_Rb~input (
	.i(B_sel_Rb),
	.ibar(gnd),
	.o(\B_sel_Rb~input_o ));
// synopsys translate_off
defparam \B_sel_Rb~input .bus_hold = "false";
defparam \B_sel_Rb~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \RB_B_mux|output[2]~1 (
// Equation(s):
// \RB_B_mux|output[2]~1_combout  = (\B_sel_Rb~input_o  & (\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])) # (!\B_sel_Rb~input_o  & ((\IR|dataOut [8])))

	.dataa(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(\B_sel_Rb~input_o ),
	.datac(gnd),
	.datad(\IR|dataOut [8]),
	.cin(gnd),
	.combout(\RB_B_mux|output[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB_B_mux|output[2]~1 .lut_mask = 16'hBB88;
defparam \RB_B_mux|output[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \RB_B_mux|output[0]~2 (
// Equation(s):
// \RB_B_mux|output[0]~2_combout  = (\B_sel_Rb~input_o  & (\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])) # (!\B_sel_Rb~input_o  & ((\IR|dataOut [6])))

	.dataa(gnd),
	.datab(\B_sel_Rb~input_o ),
	.datac(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\IR|dataOut [6]),
	.cin(gnd),
	.combout(\RB_B_mux|output[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB_B_mux|output[0]~2 .lut_mask = 16'hF3C0;
defparam \RB_B_mux|output[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \Memory_data|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[6] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \rf_data_mux|output[6]~11 (
// Equation(s):
// \rf_data_mux|output[6]~11_combout  = (!\reg_data_crtl[1]~input_o  & ((\reg_data_crtl[0]~input_o  & (\IR|dataOut [6])) # (!\reg_data_crtl[0]~input_o  & ((\Memory_data|dataOut [6])))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\reg_data_crtl[1]~input_o ),
	.datac(\IR|dataOut [6]),
	.datad(\Memory_data|dataOut [6]),
	.cin(gnd),
	.combout(\rf_data_mux|output[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[6]~11 .lut_mask = 16'h3120;
defparam \rf_data_mux|output[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N1
cycloneive_io_ibuf \alu_a_sel[0]~input (
	.i(alu_a_sel[0]),
	.ibar(gnd),
	.o(\alu_a_sel[0]~input_o ));
// synopsys translate_off
defparam \alu_a_sel[0]~input .bus_hold = "false";
defparam \alu_a_sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \rf_in_sel|output[2]~3 (
// Equation(s):
// \rf_in_sel|output[2]~3_combout  = (\reg_sel_crtl[0]~input_o  & ((\reg_sel_crtl[1]~input_o  & ((\IR|dataOut [5]))) # (!\reg_sel_crtl[1]~input_o  & (\IR|dataOut [11]))))

	.dataa(\IR|dataOut [11]),
	.datab(\reg_sel_crtl[1]~input_o ),
	.datac(\IR|dataOut [5]),
	.datad(\reg_sel_crtl[0]~input_o ),
	.cin(gnd),
	.combout(\rf_in_sel|output[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf_in_sel|output[2]~3 .lut_mask = 16'hE200;
defparam \rf_in_sel|output[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \rf_in_sel|output[1]~0 (
// Equation(s):
// \rf_in_sel|output[1]~0_combout  = (!\reg_sel_crtl[0]~input_o  & ((\reg_sel_crtl[1]~input_o  & ((\IR|dataOut [7]))) # (!\reg_sel_crtl[1]~input_o  & (\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))))

	.dataa(\reg_sel_crtl[0]~input_o ),
	.datab(\reg_sel_crtl[1]~input_o ),
	.datac(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\IR|dataOut [7]),
	.cin(gnd),
	.combout(\rf_in_sel|output[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf_in_sel|output[1]~0 .lut_mask = 16'h5410;
defparam \rf_in_sel|output[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \RF|register2|dataOut[7]~0 (
// Equation(s):
// \RF|register2|dataOut[7]~0_combout  = (!\rf_in_sel|output[2]~3_combout  & (!\rf_in_sel|output[2]~2_combout  & ((\rf_in_sel|output[1]~1_combout ) # (\rf_in_sel|output[1]~0_combout ))))

	.dataa(\rf_in_sel|output[1]~1_combout ),
	.datab(\rf_in_sel|output[2]~3_combout ),
	.datac(\rf_in_sel|output[2]~2_combout ),
	.datad(\rf_in_sel|output[1]~0_combout ),
	.cin(gnd),
	.combout(\RF|register2|dataOut[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register2|dataOut[7]~0 .lut_mask = 16'h0302;
defparam \RF|register2|dataOut[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \RF|register1|dataOut[15]~0 (
// Equation(s):
// \RF|register1|dataOut[15]~0_combout  = (\comb~4_combout  & ((\rf_in_sel|output[0]~4_combout ) # (\rf_in_sel|output[0]~5_combout )))

	.dataa(\comb~4_combout ),
	.datab(\rf_in_sel|output[0]~4_combout ),
	.datac(\rf_in_sel|output[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF|register1|dataOut[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register1|dataOut[15]~0 .lut_mask = 16'hA8A8;
defparam \RF|register1|dataOut[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \RF|register3|dataOut[0]~0 (
// Equation(s):
// \RF|register3|dataOut[0]~0_combout  = (\reset~input_o ) # ((\RF|register2|dataOut[7]~0_combout  & \RF|register1|dataOut[15]~0_combout ))

	.dataa(gnd),
	.datab(\RF|register2|dataOut[7]~0_combout ),
	.datac(\reset~input_o ),
	.datad(\RF|register1|dataOut[15]~0_combout ),
	.cin(gnd),
	.combout(\RF|register3|dataOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register3|dataOut[0]~0 .lut_mask = 16'hFCF0;
defparam \RF|register3|dataOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \RF|register3|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[6] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \RF|register2|dataOut[7]~1 (
// Equation(s):
// \RF|register2|dataOut[7]~1_combout  = (\reset~input_o ) # ((\RF|register0|dataOut[5]~1_combout  & \RF|register2|dataOut[7]~0_combout ))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\RF|register0|dataOut[5]~1_combout ),
	.datad(\RF|register2|dataOut[7]~0_combout ),
	.cin(gnd),
	.combout(\RF|register2|dataOut[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register2|dataOut[7]~1 .lut_mask = 16'hFAAA;
defparam \RF|register2|dataOut[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \RF|register2|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[6] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \RF|muxA|output[6]~45 (
// Equation(s):
// \RF|muxA|output[6]~45_combout  = (\RF|register3|dataOut [6] & ((\RF|muxA|output~3_combout ) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [6])))) # (!\RF|register3|dataOut [6] & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [6])))

	.dataa(\RF|register3|dataOut [6]),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [6]),
	.datad(\RF|muxA|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[6]~45 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \RF|register1|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[6] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \RF|muxA|output~1 (
// Equation(s):
// \RF|muxA|output~1_combout  = (\IR|dataOut [11]) # ((\IR|dataOut [9]) # (\IR|dataOut [10]))

	.dataa(\IR|dataOut [11]),
	.datab(gnd),
	.datac(\IR|dataOut [9]),
	.datad(\IR|dataOut [10]),
	.cin(gnd),
	.combout(\RF|muxA|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output~1 .lut_mask = 16'hFFFA;
defparam \RF|muxA|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \RF|muxA|output[6]~44 (
// Equation(s):
// \RF|muxA|output[6]~44_combout  = (\RF|muxA|output~0_combout  & ((\RF|register1|dataOut [6]) # ((\RF|register0|dataOut [6] & !\RF|muxA|output~1_combout )))) # (!\RF|muxA|output~0_combout  & (((\RF|register0|dataOut [6] & !\RF|muxA|output~1_combout ))))

	.dataa(\RF|muxA|output~0_combout ),
	.datab(\RF|register1|dataOut [6]),
	.datac(\RF|register0|dataOut [6]),
	.datad(\RF|muxA|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[6]~44 .lut_mask = 16'h88F8;
defparam \RF|muxA|output[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \PC|dataOut[6]~9 (
// Equation(s):
// \PC|dataOut[6]~9_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [6])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[6]~9_combout )))

	.dataa(\pc_source_crtl~input_o ),
	.datab(\ALU_register|dataOut [6]),
	.datac(gnd),
	.datad(\Register_A|dataOut[6]~9_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[6]~9 .lut_mask = 16'hDD88;
defparam \PC|dataOut[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N1
cycloneive_io_ibuf \pc_reg_crtl~input (
	.i(pc_reg_crtl),
	.ibar(gnd),
	.o(\pc_reg_crtl~input_o ));
// synopsys translate_off
defparam \pc_reg_crtl~input .bus_hold = "false";
defparam \pc_reg_crtl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \PC|dataOut[2]~18 (
// Equation(s):
// \PC|dataOut[2]~18_combout  = (\reset~input_o ) # (\pc_reg_crtl~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\pc_reg_crtl~input_o ),
	.cin(gnd),
	.combout(\PC|dataOut[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[2]~18 .lut_mask = 16'hFFF0;
defparam \PC|dataOut[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \PC|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[6]~9_combout ),
	.asdata(\rf_data_mux|output[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[6] .is_wysiwyg = "true";
defparam \PC|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \r7_select~input (
	.i(r7_select),
	.ibar(gnd),
	.o(\r7_select~input_o ));
// synopsys translate_off
defparam \r7_select~input .bus_hold = "false";
defparam \r7_select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \RF|register7|data~9 (
// Equation(s):
// \RF|register7|data~9_combout  = (\r7_select~input_o  & (\PC|dataOut [6])) # (!\r7_select~input_o  & ((\rf_data_mux|output[6]~12_combout )))

	.dataa(gnd),
	.datab(\PC|dataOut [6]),
	.datac(\r7_select~input_o ),
	.datad(\rf_data_mux|output[6]~12_combout ),
	.cin(gnd),
	.combout(\RF|register7|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~9 .lut_mask = 16'hCFC0;
defparam \RF|register7|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneive_lcell_comb \RF|register7|dataOut[8]~0 (
// Equation(s):
// \RF|register7|dataOut[8]~0_combout  = (\reset~input_o ) # ((\RF|register1|dataOut[15]~0_combout  & \comb~2_combout ))

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\RF|register1|dataOut[15]~0_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\RF|register7|dataOut[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|dataOut[8]~0 .lut_mask = 16'hFCCC;
defparam \RF|register7|dataOut[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \RF|register7|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[6] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \RF|register6|dataOut[6]~feeder (
// Equation(s):
// \RF|register6|dataOut[6]~feeder_combout  = \RF|register0|data~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF|register0|data~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF|register6|dataOut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register6|dataOut[6]~feeder .lut_mask = 16'hF0F0;
defparam \RF|register6|dataOut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \RF|register6|dataOut[7]~0 (
// Equation(s):
// \RF|register6|dataOut[7]~0_combout  = (\reset~input_o ) # ((\RF|register0|dataOut[5]~1_combout  & \comb~2_combout ))

	.dataa(\RF|register0|dataOut[5]~1_combout ),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\RF|register6|dataOut[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register6|dataOut[7]~0 .lut_mask = 16'hEECC;
defparam \RF|register6|dataOut[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \RF|register6|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register6|dataOut[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[6] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \RF|muxA|output~9 (
// Equation(s):
// \RF|muxA|output~9_combout  = (\IR|dataOut [11] & (\IR|dataOut [10] & \IR|dataOut [9]))

	.dataa(\IR|dataOut [11]),
	.datab(gnd),
	.datac(\IR|dataOut [10]),
	.datad(\IR|dataOut [9]),
	.cin(gnd),
	.combout(\RF|muxA|output~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output~9 .lut_mask = 16'hA000;
defparam \RF|muxA|output~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \RF|muxA|output~10 (
// Equation(s):
// \RF|muxA|output~10_combout  = (\IR|dataOut [9] & (\IR|dataOut [11] & !\IR|dataOut [10]))

	.dataa(gnd),
	.datab(\IR|dataOut [9]),
	.datac(\IR|dataOut [11]),
	.datad(\IR|dataOut [10]),
	.cin(gnd),
	.combout(\RF|muxA|output~10_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output~10 .lut_mask = 16'h00C0;
defparam \RF|muxA|output~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \RF|muxA|output[6]~47 (
// Equation(s):
// \RF|muxA|output[6]~47_combout  = (\RF|register7|dataOut [6] & ((\RF|muxA|output~9_combout ) # ((\RF|register6|dataOut [6] & \RF|muxA|output~10_combout )))) # (!\RF|register7|dataOut [6] & (\RF|register6|dataOut [6] & ((\RF|muxA|output~10_combout ))))

	.dataa(\RF|register7|dataOut [6]),
	.datab(\RF|register6|dataOut [6]),
	.datac(\RF|muxA|output~9_combout ),
	.datad(\RF|muxA|output~10_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[6]~47 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \RF|muxA|output~6 (
// Equation(s):
// \RF|muxA|output~6_combout  = (!\IR|dataOut [9] & (\IR|dataOut [11] & \IR|dataOut [10]))

	.dataa(\IR|dataOut [9]),
	.datab(gnd),
	.datac(\IR|dataOut [11]),
	.datad(\IR|dataOut [10]),
	.cin(gnd),
	.combout(\RF|muxA|output~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output~6 .lut_mask = 16'h5000;
defparam \RF|muxA|output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \RF|muxA|output~7 (
// Equation(s):
// \RF|muxA|output~7_combout  = (\IR|dataOut [11] & (!\IR|dataOut [9] & !\IR|dataOut [10]))

	.dataa(\IR|dataOut [11]),
	.datab(gnd),
	.datac(\IR|dataOut [9]),
	.datad(\IR|dataOut [10]),
	.cin(gnd),
	.combout(\RF|muxA|output~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output~7 .lut_mask = 16'h000A;
defparam \RF|muxA|output~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \RF|register5|dataOut[1]~0 (
// Equation(s):
// \RF|register5|dataOut[1]~0_combout  = (!\rf_in_sel|output[1]~1_combout  & (!\rf_in_sel|output[1]~0_combout  & ((\rf_in_sel|output[2]~3_combout ) # (\rf_in_sel|output[2]~2_combout ))))

	.dataa(\rf_in_sel|output[1]~1_combout ),
	.datab(\rf_in_sel|output[2]~3_combout ),
	.datac(\rf_in_sel|output[2]~2_combout ),
	.datad(\rf_in_sel|output[1]~0_combout ),
	.cin(gnd),
	.combout(\RF|register5|dataOut[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register5|dataOut[1]~0 .lut_mask = 16'h0054;
defparam \RF|register5|dataOut[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \RF|register4|dataOut[11]~0 (
// Equation(s):
// \RF|register4|dataOut[11]~0_combout  = (\reset~input_o ) # ((\RF|register5|dataOut[1]~0_combout  & \RF|register0|dataOut[5]~1_combout ))

	.dataa(\RF|register5|dataOut[1]~0_combout ),
	.datab(gnd),
	.datac(\RF|register0|dataOut[5]~1_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\RF|register4|dataOut[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register4|dataOut[11]~0 .lut_mask = 16'hFFA0;
defparam \RF|register4|dataOut[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \RF|register4|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[6] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \RF|register5|dataOut[1]~1 (
// Equation(s):
// \RF|register5|dataOut[1]~1_combout  = (\reset~input_o ) # ((\RF|register5|dataOut[1]~0_combout  & \RF|register1|dataOut[15]~0_combout ))

	.dataa(\RF|register5|dataOut[1]~0_combout ),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\RF|register1|dataOut[15]~0_combout ),
	.cin(gnd),
	.combout(\RF|register5|dataOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register5|dataOut[1]~1 .lut_mask = 16'hEECC;
defparam \RF|register5|dataOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \RF|register5|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[6] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \RF|muxA|output[6]~46 (
// Equation(s):
// \RF|muxA|output[6]~46_combout  = (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [6]) # ((\RF|muxA|output~7_combout  & \RF|register4|dataOut [6])))) # (!\RF|muxA|output~6_combout  & (\RF|muxA|output~7_combout  & (\RF|register4|dataOut [6])))

	.dataa(\RF|muxA|output~6_combout ),
	.datab(\RF|muxA|output~7_combout ),
	.datac(\RF|register4|dataOut [6]),
	.datad(\RF|register5|dataOut [6]),
	.cin(gnd),
	.combout(\RF|muxA|output[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[6]~46 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \RF|muxA|output[6] (
// Equation(s):
// \RF|muxA|output [6] = (\RF|muxA|output[6]~45_combout ) # ((\RF|muxA|output[6]~44_combout ) # ((\RF|muxA|output[6]~47_combout ) # (\RF|muxA|output[6]~46_combout )))

	.dataa(\RF|muxA|output[6]~45_combout ),
	.datab(\RF|muxA|output[6]~44_combout ),
	.datac(\RF|muxA|output[6]~47_combout ),
	.datad(\RF|muxA|output[6]~46_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [6]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[6] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \reg_A_sel~input (
	.i(reg_A_sel),
	.ibar(gnd),
	.o(\reg_A_sel~input_o ));
// synopsys translate_off
defparam \reg_A_sel~input .bus_hold = "false";
defparam \reg_A_sel~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \reg_A_crtl~input (
	.i(reg_A_crtl),
	.ibar(gnd),
	.o(\reg_A_crtl~input_o ));
// synopsys translate_off
defparam \reg_A_crtl~input .bus_hold = "false";
defparam \reg_A_crtl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \Register_A|dataOut[1]~17 (
// Equation(s):
// \Register_A|dataOut[1]~17_combout  = (\reg_A_crtl~input_o ) # (\reset~input_o )

	.dataa(gnd),
	.datab(\reg_A_crtl~input_o ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_A|dataOut[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[1]~17 .lut_mask = 16'hFCFC;
defparam \Register_A|dataOut[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \Register_A|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[6]~9_combout ),
	.asdata(\RF|muxA|output [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[6] .is_wysiwyg = "true";
defparam \Register_A|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \alu_A_mux|output~18 (
// Equation(s):
// \alu_A_mux|output~18_combout  = (!\alu_a_sel[0]~input_o  & ((\alu_a_sel[1]~input_o  & (\Register_A|dataOut [6])) # (!\alu_a_sel[1]~input_o  & ((\PC|dataOut [6])))))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\Register_A|dataOut [6]),
	.datad(\PC|dataOut [6]),
	.cin(gnd),
	.combout(\alu_A_mux|output~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~18 .lut_mask = 16'h3120;
defparam \alu_A_mux|output~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \alu_A_mux|output~19 (
// Equation(s):
// \alu_A_mux|output~19_combout  = (\alu_A_mux|output~18_combout ) # ((!\alu_a_sel[1]~input_o  & (\alu_a_sel[0]~input_o  & \IR|dataOut [5])))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\IR|dataOut [5]),
	.datad(\alu_A_mux|output~18_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~19 .lut_mask = 16'hFF40;
defparam \alu_A_mux|output~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \alu_B_mux|output~10 (
// Equation(s):
// \alu_B_mux|output~10_combout  = (\IR|dataOut [6] & (!\alu_b_sel[1]~input_o  & \alu_b_sel[0]~input_o ))

	.dataa(\IR|dataOut [6]),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\alu_b_sel[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_B_mux|output~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~10 .lut_mask = 16'h2020;
defparam \alu_B_mux|output~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \alu_B_mux|output~11 (
// Equation(s):
// \alu_B_mux|output~11_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & ((\IR|dataOut [5]))) # (!\alu_b_sel[1]~input_o  & (\Register_B|dataOut [6]))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\Register_B|dataOut [6]),
	.datad(\IR|dataOut [5]),
	.cin(gnd),
	.combout(\alu_B_mux|output~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~11 .lut_mask = 16'h5410;
defparam \alu_B_mux|output~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \alu_B_mux|output~12 (
// Equation(s):
// \alu_B_mux|output~12_combout  = (\alu_b_sel[0]~input_o  & (!\alu_b_sel[1]~input_o  & \IR|dataOut [5]))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(gnd),
	.datad(\IR|dataOut [5]),
	.cin(gnd),
	.combout(\alu_B_mux|output~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~12 .lut_mask = 16'h2200;
defparam \alu_B_mux|output~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \Register_A|dataOut[5]~feeder (
// Equation(s):
// \Register_A|dataOut[5]~feeder_combout  = \Register_A|dataOut[5]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_A|dataOut[5]~10_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \Register_A|dataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \Memory_data|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[5] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \rf_data_mux|output[5]~13 (
// Equation(s):
// \rf_data_mux|output[5]~13_combout  = (!\reg_data_crtl[1]~input_o  & ((\reg_data_crtl[0]~input_o  & ((\IR|dataOut [5]))) # (!\reg_data_crtl[0]~input_o  & (\Memory_data|dataOut [5]))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\Memory_data|dataOut [5]),
	.datac(\IR|dataOut [5]),
	.datad(\reg_data_crtl[1]~input_o ),
	.cin(gnd),
	.combout(\rf_data_mux|output[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[5]~13 .lut_mask = 16'h00E4;
defparam \rf_data_mux|output[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \rf_data_mux|output[5]~14 (
// Equation(s):
// \rf_data_mux|output[5]~14_combout  = (\rf_data_mux|output[5]~13_combout ) # ((!\reg_data_crtl[0]~input_o  & (\ALU_register|dataOut [5] & \reg_data_crtl[1]~input_o )))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\ALU_register|dataOut [5]),
	.datac(\reg_data_crtl[1]~input_o ),
	.datad(\rf_data_mux|output[5]~13_combout ),
	.cin(gnd),
	.combout(\rf_data_mux|output[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[5]~14 .lut_mask = 16'hFF40;
defparam \rf_data_mux|output[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \RF|register0|data~10 (
// Equation(s):
// \RF|register0|data~10_combout  = (\rf_data_mux|output[5]~14_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rf_data_mux|output[5]~14_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\RF|register0|data~10_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~10 .lut_mask = 16'h00F0;
defparam \RF|register0|data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \RF|register4|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[5] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \RF|register5|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[5] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \RF|muxA|output[5]~50 (
// Equation(s):
// \RF|muxA|output[5]~50_combout  = (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [5]) # ((\RF|muxA|output~7_combout  & \RF|register4|dataOut [5])))) # (!\RF|muxA|output~6_combout  & (\RF|muxA|output~7_combout  & (\RF|register4|dataOut [5])))

	.dataa(\RF|muxA|output~6_combout ),
	.datab(\RF|muxA|output~7_combout ),
	.datac(\RF|register4|dataOut [5]),
	.datad(\RF|register5|dataOut [5]),
	.cin(gnd),
	.combout(\RF|muxA|output[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[5]~50 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \RF|register1|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[5] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \RF|register0|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[5] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \RF|muxA|output[5]~48 (
// Equation(s):
// \RF|muxA|output[5]~48_combout  = (\RF|muxA|output~0_combout  & ((\RF|register1|dataOut [5]) # ((\RF|register0|dataOut [5] & !\RF|muxA|output~1_combout )))) # (!\RF|muxA|output~0_combout  & (((\RF|register0|dataOut [5] & !\RF|muxA|output~1_combout ))))

	.dataa(\RF|muxA|output~0_combout ),
	.datab(\RF|register1|dataOut [5]),
	.datac(\RF|register0|dataOut [5]),
	.datad(\RF|muxA|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[5]~48 .lut_mask = 16'h88F8;
defparam \RF|muxA|output[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \RF|register2|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[5] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \RF|register3|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[5] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \RF|muxA|output[5]~49 (
// Equation(s):
// \RF|muxA|output[5]~49_combout  = (\RF|muxA|output~3_combout  & ((\RF|register3|dataOut [5]) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [5])))) # (!\RF|muxA|output~3_combout  & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [5])))

	.dataa(\RF|muxA|output~3_combout ),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [5]),
	.datad(\RF|register3|dataOut [5]),
	.cin(gnd),
	.combout(\RF|muxA|output[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[5]~49 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \RF|register7|data~10 (
// Equation(s):
// \RF|register7|data~10_combout  = (\r7_select~input_o  & ((\PC|dataOut [5]))) # (!\r7_select~input_o  & (\rf_data_mux|output[5]~14_combout ))

	.dataa(gnd),
	.datab(\r7_select~input_o ),
	.datac(\rf_data_mux|output[5]~14_combout ),
	.datad(\PC|dataOut [5]),
	.cin(gnd),
	.combout(\RF|register7|data~10_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~10 .lut_mask = 16'hFC30;
defparam \RF|register7|data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \RF|register7|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[5] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N19
dffeas \RF|register6|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[5] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \RF|muxA|output[5]~51 (
// Equation(s):
// \RF|muxA|output[5]~51_combout  = (\RF|muxA|output~10_combout  & ((\RF|register6|dataOut [5]) # ((\RF|register7|dataOut [5] & \RF|muxA|output~9_combout )))) # (!\RF|muxA|output~10_combout  & (\RF|register7|dataOut [5] & (\RF|muxA|output~9_combout )))

	.dataa(\RF|muxA|output~10_combout ),
	.datab(\RF|register7|dataOut [5]),
	.datac(\RF|muxA|output~9_combout ),
	.datad(\RF|register6|dataOut [5]),
	.cin(gnd),
	.combout(\RF|muxA|output[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[5]~51 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \RF|muxA|output[5] (
// Equation(s):
// \RF|muxA|output [5] = (\RF|muxA|output[5]~50_combout ) # ((\RF|muxA|output[5]~48_combout ) # ((\RF|muxA|output[5]~49_combout ) # (\RF|muxA|output[5]~51_combout )))

	.dataa(\RF|muxA|output[5]~50_combout ),
	.datab(\RF|muxA|output[5]~48_combout ),
	.datac(\RF|muxA|output[5]~49_combout ),
	.datad(\RF|muxA|output[5]~51_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [5]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[5] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \Register_A|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[5]~feeder_combout ),
	.asdata(\RF|muxA|output [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[5] .is_wysiwyg = "true";
defparam \Register_A|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \alu_A_mux|output~20 (
// Equation(s):
// \alu_A_mux|output~20_combout  = (!\alu_a_sel[0]~input_o  & ((\alu_a_sel[1]~input_o  & (\Register_A|dataOut [5])) # (!\alu_a_sel[1]~input_o  & ((\PC|dataOut [5])))))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\alu_a_sel[1]~input_o ),
	.datac(\Register_A|dataOut [5]),
	.datad(\PC|dataOut [5]),
	.cin(gnd),
	.combout(\alu_A_mux|output~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~20 .lut_mask = 16'h5140;
defparam \alu_A_mux|output~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \alu_A_mux|output~21 (
// Equation(s):
// \alu_A_mux|output~21_combout  = (\alu_A_mux|output~20_combout ) # ((\alu_a_sel[0]~input_o  & (\IR|dataOut [5] & !\alu_a_sel[1]~input_o )))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\IR|dataOut [5]),
	.datac(\alu_a_sel[1]~input_o ),
	.datad(\alu_A_mux|output~20_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~21 .lut_mask = 16'hFF08;
defparam \alu_A_mux|output~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \alu_B_mux|output~14 (
// Equation(s):
// \alu_B_mux|output~14_combout  = (!\alu_b_sel[1]~input_o  & (\IR|dataOut [4] & \alu_b_sel[0]~input_o ))

	.dataa(gnd),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\IR|dataOut [4]),
	.datad(\alu_b_sel[0]~input_o ),
	.cin(gnd),
	.combout(\alu_B_mux|output~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~14 .lut_mask = 16'h3000;
defparam \alu_B_mux|output~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \alu_B_mux|output~15 (
// Equation(s):
// \alu_B_mux|output~15_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & (\IR|dataOut [4])) # (!\alu_b_sel[1]~input_o  & ((\Register_B|dataOut [4])))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\IR|dataOut [4]),
	.datad(\Register_B|dataOut [4]),
	.cin(gnd),
	.combout(\alu_B_mux|output~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~15 .lut_mask = 16'h5140;
defparam \alu_B_mux|output~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \alu_B_mux|output~17 (
// Equation(s):
// \alu_B_mux|output~17_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & ((\IR|dataOut [3]))) # (!\alu_b_sel[1]~input_o  & (\Register_B|dataOut [3]))))

	.dataa(\alu_b_sel[1]~input_o ),
	.datab(\alu_b_sel[0]~input_o ),
	.datac(\Register_B|dataOut [3]),
	.datad(\IR|dataOut [3]),
	.cin(gnd),
	.combout(\alu_B_mux|output~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~17 .lut_mask = 16'h3210;
defparam \alu_B_mux|output~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \alu_B_mux|output~16 (
// Equation(s):
// \alu_B_mux|output~16_combout  = (!\alu_b_sel[1]~input_o  & (\alu_b_sel[0]~input_o  & \IR|dataOut [3]))

	.dataa(\alu_b_sel[1]~input_o ),
	.datab(gnd),
	.datac(\alu_b_sel[0]~input_o ),
	.datad(\IR|dataOut [3]),
	.cin(gnd),
	.combout(\alu_B_mux|output~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~16 .lut_mask = 16'h5000;
defparam \alu_B_mux|output~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \RF|register2|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[2] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \RF|muxb|output~3 (
// Equation(s):
// \RF|muxb|output~3_combout  = (!\RB_B_mux|output[2]~1_combout  & (\RB_B_mux|output[0]~2_combout  & !\RB_B_mux|output[1]~0_combout ))

	.dataa(gnd),
	.datab(\RB_B_mux|output[2]~1_combout ),
	.datac(\RB_B_mux|output[0]~2_combout ),
	.datad(\RB_B_mux|output[1]~0_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output~3 .lut_mask = 16'h0030;
defparam \RF|muxb|output~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \RF|register3|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[2] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \RF|muxb|output[2]~57 (
// Equation(s):
// \RF|muxb|output[2]~57_combout  = (\RF|register2|dataOut [2] & ((\RF|muxb|output~3_combout ) # ((\RF|register3|dataOut [2] & \RF|muxb|output~4_combout )))) # (!\RF|register2|dataOut [2] & (((\RF|register3|dataOut [2] & \RF|muxb|output~4_combout ))))

	.dataa(\RF|register2|dataOut [2]),
	.datab(\RF|muxb|output~3_combout ),
	.datac(\RF|register3|dataOut [2]),
	.datad(\RF|muxb|output~4_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[2]~57 .lut_mask = 16'hF888;
defparam \RF|muxb|output[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \PC|dataOut[2]~13 (
// Equation(s):
// \PC|dataOut[2]~13_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [2])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[2]~13_combout )))

	.dataa(\pc_source_crtl~input_o ),
	.datab(\ALU_register|dataOut [2]),
	.datac(gnd),
	.datad(\Register_A|dataOut[2]~13_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[2]~13 .lut_mask = 16'hDD88;
defparam \PC|dataOut[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \PC|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[2]~13_combout ),
	.asdata(\rf_data_mux|output[2]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[2] .is_wysiwyg = "true";
defparam \PC|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \RF|register7|data~13 (
// Equation(s):
// \RF|register7|data~13_combout  = (\r7_select~input_o  & (\PC|dataOut [2])) # (!\r7_select~input_o  & ((\rf_data_mux|output[2]~20_combout )))

	.dataa(\PC|dataOut [2]),
	.datab(\r7_select~input_o ),
	.datac(\rf_data_mux|output[2]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF|register7|data~13_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~13 .lut_mask = 16'hB8B8;
defparam \RF|register7|data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \RF|register7|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[2] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \RF|register6|dataOut[2]~feeder (
// Equation(s):
// \RF|register6|dataOut[2]~feeder_combout  = \RF|register0|data~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF|register0|data~13_combout ),
	.cin(gnd),
	.combout(\RF|register6|dataOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register6|dataOut[2]~feeder .lut_mask = 16'hFF00;
defparam \RF|register6|dataOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N31
dffeas \RF|register6|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register6|dataOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[2] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \RF|muxb|output~10 (
// Equation(s):
// \RF|muxb|output~10_combout  = (\RB_B_mux|output[2]~1_combout  & (\RB_B_mux|output[0]~2_combout  & \RB_B_mux|output[1]~0_combout ))

	.dataa(gnd),
	.datab(\RB_B_mux|output[2]~1_combout ),
	.datac(\RB_B_mux|output[0]~2_combout ),
	.datad(\RB_B_mux|output[1]~0_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output~10_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output~10 .lut_mask = 16'hC000;
defparam \RF|muxb|output~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \RF|muxb|output~9 (
// Equation(s):
// \RF|muxb|output~9_combout  = (\RB_B_mux|output[2]~1_combout  & (\RB_B_mux|output[0]~2_combout  & !\RB_B_mux|output[1]~0_combout ))

	.dataa(gnd),
	.datab(\RB_B_mux|output[2]~1_combout ),
	.datac(\RB_B_mux|output[0]~2_combout ),
	.datad(\RB_B_mux|output[1]~0_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output~9 .lut_mask = 16'h00C0;
defparam \RF|muxb|output~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \RF|muxb|output[2]~59 (
// Equation(s):
// \RF|muxb|output[2]~59_combout  = (\RF|register7|dataOut [2] & ((\RF|muxb|output~10_combout ) # ((\RF|register6|dataOut [2] & \RF|muxb|output~9_combout )))) # (!\RF|register7|dataOut [2] & (\RF|register6|dataOut [2] & ((\RF|muxb|output~9_combout ))))

	.dataa(\RF|register7|dataOut [2]),
	.datab(\RF|register6|dataOut [2]),
	.datac(\RF|muxb|output~10_combout ),
	.datad(\RF|muxb|output~9_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[2]~59 .lut_mask = 16'hECA0;
defparam \RF|muxb|output[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \RF|muxb|output~1 (
// Equation(s):
// \RF|muxb|output~1_combout  = (\RB_B_mux|output[2]~1_combout ) # ((\RB_B_mux|output[1]~0_combout ) # (\RB_B_mux|output[0]~2_combout ))

	.dataa(gnd),
	.datab(\RB_B_mux|output[2]~1_combout ),
	.datac(\RB_B_mux|output[1]~0_combout ),
	.datad(\RB_B_mux|output[0]~2_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output~1 .lut_mask = 16'hFFFC;
defparam \RF|muxb|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \RF|muxb|output~0 (
// Equation(s):
// \RF|muxb|output~0_combout  = (!\RB_B_mux|output[2]~1_combout  & (\RB_B_mux|output[1]~0_combout  & !\RB_B_mux|output[0]~2_combout ))

	.dataa(gnd),
	.datab(\RB_B_mux|output[2]~1_combout ),
	.datac(\RB_B_mux|output[1]~0_combout ),
	.datad(\RB_B_mux|output[0]~2_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output~0 .lut_mask = 16'h0030;
defparam \RF|muxb|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \RF|register0|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[2] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \RF|muxb|output[2]~56 (
// Equation(s):
// \RF|muxb|output[2]~56_combout  = (\RF|muxb|output~1_combout  & (\RF|muxb|output~0_combout  & (\RF|register1|dataOut [2]))) # (!\RF|muxb|output~1_combout  & ((\RF|register0|dataOut [2]) # ((\RF|muxb|output~0_combout  & \RF|register1|dataOut [2]))))

	.dataa(\RF|muxb|output~1_combout ),
	.datab(\RF|muxb|output~0_combout ),
	.datac(\RF|register1|dataOut [2]),
	.datad(\RF|register0|dataOut [2]),
	.cin(gnd),
	.combout(\RF|muxb|output[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[2]~56 .lut_mask = 16'hD5C0;
defparam \RF|muxb|output[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \RF|register4|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[2] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \RF|muxb|output~6 (
// Equation(s):
// \RF|muxb|output~6_combout  = (\RB_B_mux|output[2]~1_combout  & (!\RB_B_mux|output[0]~2_combout  & !\RB_B_mux|output[1]~0_combout ))

	.dataa(gnd),
	.datab(\RB_B_mux|output[2]~1_combout ),
	.datac(\RB_B_mux|output[0]~2_combout ),
	.datad(\RB_B_mux|output[1]~0_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output~6 .lut_mask = 16'h000C;
defparam \RF|muxb|output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \RF|register5|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[2] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \RF|muxb|output~7 (
// Equation(s):
// \RF|muxb|output~7_combout  = (\RB_B_mux|output[2]~1_combout  & (!\RB_B_mux|output[0]~2_combout  & \RB_B_mux|output[1]~0_combout ))

	.dataa(gnd),
	.datab(\RB_B_mux|output[2]~1_combout ),
	.datac(\RB_B_mux|output[0]~2_combout ),
	.datad(\RB_B_mux|output[1]~0_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output~7 .lut_mask = 16'h0C00;
defparam \RF|muxb|output~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \RF|muxb|output[2]~58 (
// Equation(s):
// \RF|muxb|output[2]~58_combout  = (\RF|register4|dataOut [2] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [2] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [2] & (((\RF|register5|dataOut [2] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [2]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [2]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[2]~58 .lut_mask = 16'hF888;
defparam \RF|muxb|output[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \RF|muxb|output[2] (
// Equation(s):
// \RF|muxb|output [2] = (\RF|muxb|output[2]~57_combout ) # ((\RF|muxb|output[2]~59_combout ) # ((\RF|muxb|output[2]~56_combout ) # (\RF|muxb|output[2]~58_combout )))

	.dataa(\RF|muxb|output[2]~57_combout ),
	.datab(\RF|muxb|output[2]~59_combout ),
	.datac(\RF|muxb|output[2]~56_combout ),
	.datad(\RF|muxb|output[2]~58_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [2]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[2] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \reg_B_crtl~input (
	.i(reg_B_crtl),
	.ibar(gnd),
	.o(\reg_B_crtl~input_o ));
// synopsys translate_off
defparam \reg_B_crtl~input .bus_hold = "false";
defparam \reg_B_crtl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \Register_B|dataOut[7]~0 (
// Equation(s):
// \Register_B|dataOut[7]~0_combout  = (\reg_B_crtl~input_o ) # (\reset~input_o )

	.dataa(\reg_B_crtl~input_o ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_B|dataOut[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Register_B|dataOut[7]~0 .lut_mask = 16'hFAFA;
defparam \Register_B|dataOut[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \Register_B|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[2] .is_wysiwyg = "true";
defparam \Register_B|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \alu_B_mux|output~19 (
// Equation(s):
// \alu_B_mux|output~19_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & ((\IR|dataOut [2]))) # (!\alu_b_sel[1]~input_o  & (\Register_B|dataOut [2]))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\Register_B|dataOut [2]),
	.datad(\IR|dataOut [2]),
	.cin(gnd),
	.combout(\alu_B_mux|output~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~19 .lut_mask = 16'h5410;
defparam \alu_B_mux|output~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \alu_A_mux|output~26 (
// Equation(s):
// \alu_A_mux|output~26_combout  = (!\alu_a_sel[1]~input_o  & ((\alu_a_sel[0]~input_o  & (\IR|dataOut [2])) # (!\alu_a_sel[0]~input_o  & ((\PC|dataOut [2])))))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\alu_a_sel[1]~input_o ),
	.datac(\IR|dataOut [2]),
	.datad(\PC|dataOut [2]),
	.cin(gnd),
	.combout(\alu_A_mux|output~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~26 .lut_mask = 16'h3120;
defparam \alu_A_mux|output~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \alu_A_mux|output~27 (
// Equation(s):
// \alu_A_mux|output~27_combout  = (\alu_A_mux|output~26_combout ) # ((!\alu_a_sel[0]~input_o  & (\alu_a_sel[1]~input_o  & \Register_A|dataOut [2])))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\alu_a_sel[1]~input_o ),
	.datac(\Register_A|dataOut [2]),
	.datad(\alu_A_mux|output~26_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~27 .lut_mask = 16'hFF40;
defparam \alu_A_mux|output~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \Memory_data|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[1] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \rf_data_mux|output[1]~23 (
// Equation(s):
// \rf_data_mux|output[1]~23_combout  = (!\reg_data_crtl[1]~input_o  & ((\reg_data_crtl[0]~input_o  & (\IR|dataOut [1])) # (!\reg_data_crtl[0]~input_o  & ((\Memory_data|dataOut [1])))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\IR|dataOut [1]),
	.datac(\Memory_data|dataOut [1]),
	.datad(\reg_data_crtl[1]~input_o ),
	.cin(gnd),
	.combout(\rf_data_mux|output[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[1]~23 .lut_mask = 16'h00D8;
defparam \rf_data_mux|output[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \rf_data_mux|output[1]~24 (
// Equation(s):
// \rf_data_mux|output[1]~24_combout  = (\rf_data_mux|output[1]~23_combout ) # ((\reg_data_crtl[1]~input_o  & (\ALU_register|dataOut [1] & !\reg_data_crtl[0]~input_o )))

	.dataa(\reg_data_crtl[1]~input_o ),
	.datab(\rf_data_mux|output[1]~23_combout ),
	.datac(\ALU_register|dataOut [1]),
	.datad(\reg_data_crtl[0]~input_o ),
	.cin(gnd),
	.combout(\rf_data_mux|output[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[1]~24 .lut_mask = 16'hCCEC;
defparam \rf_data_mux|output[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \RF|register0|data~15 (
// Equation(s):
// \RF|register0|data~15_combout  = (\rf_data_mux|output[1]~24_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rf_data_mux|output[1]~24_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\RF|register0|data~15_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~15 .lut_mask = 16'h00F0;
defparam \RF|register0|data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \RF|register3|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[1] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \RF|register2|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[1] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \RF|muxb|output[1]~65 (
// Equation(s):
// \RF|muxb|output[1]~65_combout  = (\RF|muxb|output~4_combout  & ((\RF|register3|dataOut [1]) # ((\RF|muxb|output~3_combout  & \RF|register2|dataOut [1])))) # (!\RF|muxb|output~4_combout  & (\RF|muxb|output~3_combout  & ((\RF|register2|dataOut [1]))))

	.dataa(\RF|muxb|output~4_combout ),
	.datab(\RF|muxb|output~3_combout ),
	.datac(\RF|register3|dataOut [1]),
	.datad(\RF|register2|dataOut [1]),
	.cin(gnd),
	.combout(\RF|muxb|output[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[1]~65 .lut_mask = 16'hECA0;
defparam \RF|muxb|output[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \RF|register7|data~15 (
// Equation(s):
// \RF|register7|data~15_combout  = (\r7_select~input_o  & (\PC|dataOut [1])) # (!\r7_select~input_o  & ((\rf_data_mux|output[1]~24_combout )))

	.dataa(\r7_select~input_o ),
	.datab(gnd),
	.datac(\PC|dataOut [1]),
	.datad(\rf_data_mux|output[1]~24_combout ),
	.cin(gnd),
	.combout(\RF|register7|data~15_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~15 .lut_mask = 16'hF5A0;
defparam \RF|register7|data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \RF|register7|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[1] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \RF|register6|dataOut[1]~feeder (
// Equation(s):
// \RF|register6|dataOut[1]~feeder_combout  = \RF|register0|data~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF|register0|data~15_combout ),
	.cin(gnd),
	.combout(\RF|register6|dataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register6|dataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \RF|register6|dataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \RF|register6|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register6|dataOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[1] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \RF|muxb|output[1]~67 (
// Equation(s):
// \RF|muxb|output[1]~67_combout  = (\RF|register7|dataOut [1] & ((\RF|muxb|output~10_combout ) # ((\RF|muxb|output~9_combout  & \RF|register6|dataOut [1])))) # (!\RF|register7|dataOut [1] & (\RF|muxb|output~9_combout  & ((\RF|register6|dataOut [1]))))

	.dataa(\RF|register7|dataOut [1]),
	.datab(\RF|muxb|output~9_combout ),
	.datac(\RF|muxb|output~10_combout ),
	.datad(\RF|register6|dataOut [1]),
	.cin(gnd),
	.combout(\RF|muxb|output[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[1]~67 .lut_mask = 16'hECA0;
defparam \RF|muxb|output[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \RF|register5|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[1] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \RF|register4|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[1] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \RF|muxb|output[1]~66 (
// Equation(s):
// \RF|muxb|output[1]~66_combout  = (\RF|muxb|output~7_combout  & ((\RF|register5|dataOut [1]) # ((\RF|muxb|output~6_combout  & \RF|register4|dataOut [1])))) # (!\RF|muxb|output~7_combout  & (\RF|muxb|output~6_combout  & ((\RF|register4|dataOut [1]))))

	.dataa(\RF|muxb|output~7_combout ),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [1]),
	.datad(\RF|register4|dataOut [1]),
	.cin(gnd),
	.combout(\RF|muxb|output[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[1]~66 .lut_mask = 16'hECA0;
defparam \RF|muxb|output[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \RF|register0|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[1] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \RF|register1|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[1] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \RF|muxb|output[1]~64 (
// Equation(s):
// \RF|muxb|output[1]~64_combout  = (\RF|register0|dataOut [1] & (((\RF|muxb|output~0_combout  & \RF|register1|dataOut [1])) # (!\RF|muxb|output~1_combout ))) # (!\RF|register0|dataOut [1] & (\RF|muxb|output~0_combout  & (\RF|register1|dataOut [1])))

	.dataa(\RF|register0|dataOut [1]),
	.datab(\RF|muxb|output~0_combout ),
	.datac(\RF|register1|dataOut [1]),
	.datad(\RF|muxb|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[1]~64_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[1]~64 .lut_mask = 16'hC0EA;
defparam \RF|muxb|output[1]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \RF|muxb|output[1] (
// Equation(s):
// \RF|muxb|output [1] = (\RF|muxb|output[1]~65_combout ) # ((\RF|muxb|output[1]~67_combout ) # ((\RF|muxb|output[1]~66_combout ) # (\RF|muxb|output[1]~64_combout )))

	.dataa(\RF|muxb|output[1]~65_combout ),
	.datab(\RF|muxb|output[1]~67_combout ),
	.datac(\RF|muxb|output[1]~66_combout ),
	.datad(\RF|muxb|output[1]~64_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [1]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[1] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \Register_B|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[1] .is_wysiwyg = "true";
defparam \Register_B|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \alu_B_mux|output~21 (
// Equation(s):
// \alu_B_mux|output~21_combout  = (\alu_b_sel[0]~input_o  & (!\alu_b_sel[1]~input_o  & (\IR|dataOut [1]))) # (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & (\IR|dataOut [1])) # (!\alu_b_sel[1]~input_o  & ((\Register_B|dataOut [1])))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\IR|dataOut [1]),
	.datad(\Register_B|dataOut [1]),
	.cin(gnd),
	.combout(\alu_B_mux|output~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~21 .lut_mask = 16'h7160;
defparam \alu_B_mux|output~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \alu_A_mux|output~28 (
// Equation(s):
// \alu_A_mux|output~28_combout  = (!\alu_a_sel[1]~input_o  & ((\alu_a_sel[0]~input_o  & (\IR|dataOut [0])) # (!\alu_a_sel[0]~input_o  & ((\PC|dataOut [0])))))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\alu_a_sel[1]~input_o ),
	.datac(\IR|dataOut [0]),
	.datad(\PC|dataOut [0]),
	.cin(gnd),
	.combout(\alu_A_mux|output~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~28 .lut_mask = 16'h3120;
defparam \alu_A_mux|output~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \alu_A_mux|output~29 (
// Equation(s):
// \alu_A_mux|output~29_combout  = (\alu_A_mux|output~28_combout ) # ((!\alu_a_sel[0]~input_o  & (\alu_a_sel[1]~input_o  & \Register_A|dataOut [0])))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\alu_a_sel[1]~input_o ),
	.datac(\Register_A|dataOut [0]),
	.datad(\alu_A_mux|output~28_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~29 .lut_mask = 16'hFF40;
defparam \alu_A_mux|output~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \alu_A_mux|output~30 (
// Equation(s):
// \alu_A_mux|output~30_combout  = (!\alu_a_sel[1]~input_o  & ((\alu_a_sel[0]~input_o  & (\IR|dataOut [1])) # (!\alu_a_sel[0]~input_o  & ((\PC|dataOut [1])))))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\IR|dataOut [1]),
	.datad(\PC|dataOut [1]),
	.cin(gnd),
	.combout(\alu_A_mux|output~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~30 .lut_mask = 16'h5140;
defparam \alu_A_mux|output~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \alu_A_mux|output~31 (
// Equation(s):
// \alu_A_mux|output~31_combout  = (\alu_A_mux|output~30_combout ) # ((!\alu_a_sel[0]~input_o  & (\alu_a_sel[1]~input_o  & \Register_A|dataOut [1])))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\alu_a_sel[1]~input_o ),
	.datac(\Register_A|dataOut [1]),
	.datad(\alu_A_mux|output~30_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~31 .lut_mask = 16'hFF40;
defparam \alu_A_mux|output~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \ALU_1|add1|adder5|adder2|cout~0 (
// Equation(s):
// \ALU_1|add1|adder5|adder2|cout~0_combout  = (\alu_B_mux|output~21_combout  & ((\alu_A_mux|output~31_combout ) # ((\alu_B_mux|output[0]~20_combout  & \alu_A_mux|output~29_combout )))) # (!\alu_B_mux|output~21_combout  & (\alu_B_mux|output[0]~20_combout  & 
// (\alu_A_mux|output~29_combout  & \alu_A_mux|output~31_combout )))

	.dataa(\alu_B_mux|output~21_combout ),
	.datab(\alu_B_mux|output[0]~20_combout ),
	.datac(\alu_A_mux|output~29_combout ),
	.datad(\alu_A_mux|output~31_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder5|adder2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder5|adder2|cout~0 .lut_mask = 16'hEA80;
defparam \ALU_1|add1|adder5|adder2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \ALU_1|add1|adder5|adder3|cout~0 (
// Equation(s):
// \ALU_1|add1|adder5|adder3|cout~0_combout  = (\alu_A_mux|output~27_combout  & ((\alu_B_mux|output~19_combout ) # ((\alu_B_mux|output~18_combout ) # (\ALU_1|add1|adder5|adder2|cout~0_combout )))) # (!\alu_A_mux|output~27_combout  & 
// (\ALU_1|add1|adder5|adder2|cout~0_combout  & ((\alu_B_mux|output~19_combout ) # (\alu_B_mux|output~18_combout ))))

	.dataa(\alu_B_mux|output~19_combout ),
	.datab(\alu_B_mux|output~18_combout ),
	.datac(\alu_A_mux|output~27_combout ),
	.datad(\ALU_1|add1|adder5|adder2|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder5|adder3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder5|adder3|cout~0 .lut_mask = 16'hFEE0;
defparam \ALU_1|add1|adder5|adder3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \ALU_1|add1|adder5|adder4|cout~0 (
// Equation(s):
// \ALU_1|add1|adder5|adder4|cout~0_combout  = (\alu_A_mux|output~25_combout  & ((\alu_B_mux|output~17_combout ) # ((\alu_B_mux|output~16_combout ) # (\ALU_1|add1|adder5|adder3|cout~0_combout )))) # (!\alu_A_mux|output~25_combout  & 
// (\ALU_1|add1|adder5|adder3|cout~0_combout  & ((\alu_B_mux|output~17_combout ) # (\alu_B_mux|output~16_combout ))))

	.dataa(\alu_B_mux|output~17_combout ),
	.datab(\alu_B_mux|output~16_combout ),
	.datac(\alu_A_mux|output~25_combout ),
	.datad(\ALU_1|add1|adder5|adder3|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder5|adder4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder5|adder4|cout~0 .lut_mask = 16'hFEE0;
defparam \ALU_1|add1|adder5|adder4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \ALU_1|add1|adder6|adder1|cout~0 (
// Equation(s):
// \ALU_1|add1|adder6|adder1|cout~0_combout  = (\alu_A_mux|output~23_combout  & ((\alu_B_mux|output~14_combout ) # ((\alu_B_mux|output~15_combout ) # (\ALU_1|add1|adder5|adder4|cout~0_combout )))) # (!\alu_A_mux|output~23_combout  & 
// (\ALU_1|add1|adder5|adder4|cout~0_combout  & ((\alu_B_mux|output~14_combout ) # (\alu_B_mux|output~15_combout ))))

	.dataa(\alu_B_mux|output~14_combout ),
	.datab(\alu_B_mux|output~15_combout ),
	.datac(\alu_A_mux|output~23_combout ),
	.datad(\ALU_1|add1|adder5|adder4|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder6|adder1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder6|adder1|cout~0 .lut_mask = 16'hFEE0;
defparam \ALU_1|add1|adder6|adder1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \ALU_1|add1|adder6|adder2|cout~0 (
// Equation(s):
// \ALU_1|add1|adder6|adder2|cout~0_combout  = (\alu_A_mux|output~21_combout  & ((\alu_B_mux|output~12_combout ) # ((\alu_B_mux|output~13_combout ) # (\ALU_1|add1|adder6|adder1|cout~0_combout )))) # (!\alu_A_mux|output~21_combout  & 
// (\ALU_1|add1|adder6|adder1|cout~0_combout  & ((\alu_B_mux|output~12_combout ) # (\alu_B_mux|output~13_combout ))))

	.dataa(\alu_B_mux|output~12_combout ),
	.datab(\alu_A_mux|output~21_combout ),
	.datac(\alu_B_mux|output~13_combout ),
	.datad(\ALU_1|add1|adder6|adder1|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder6|adder2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder6|adder2|cout~0 .lut_mask = 16'hFEC8;
defparam \ALU_1|add1|adder6|adder2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \ALU_1|add1|adder6|adder3|s (
// Equation(s):
// \ALU_1|add1|adder6|adder3|s~combout  = \alu_A_mux|output~19_combout  $ (\ALU_1|add1|adder6|adder2|cout~0_combout  $ (((\alu_B_mux|output~10_combout ) # (\alu_B_mux|output~11_combout ))))

	.dataa(\alu_A_mux|output~19_combout ),
	.datab(\alu_B_mux|output~10_combout ),
	.datac(\alu_B_mux|output~11_combout ),
	.datad(\ALU_1|add1|adder6|adder2|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder6|adder3|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder6|adder3|s .lut_mask = 16'hA956;
defparam \ALU_1|add1|adder6|adder3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \ALU_1|rc[6]~8 (
// Equation(s):
// \ALU_1|rc[6]~8_combout  = (\ALU_1|rc[15]~2_combout  & (((!\alu_B_mux|output~10_combout  & !\alu_B_mux|output~11_combout )) # (!\alu_A_mux|output~19_combout )))

	.dataa(\alu_A_mux|output~19_combout ),
	.datab(\alu_B_mux|output~10_combout ),
	.datac(\alu_B_mux|output~11_combout ),
	.datad(\ALU_1|rc[15]~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[6]~8 .lut_mask = 16'h5700;
defparam \ALU_1|rc[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \add_signal~input (
	.i(add_signal),
	.ibar(gnd),
	.o(\add_signal~input_o ));
// synopsys translate_off
defparam \add_signal~input .bus_hold = "false";
defparam \add_signal~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \alu_B_mux|output~8 (
// Equation(s):
// \alu_B_mux|output~8_combout  = (!\alu_b_sel[1]~input_o  & (\alu_b_sel[0]~input_o  & \IR|dataOut [7]))

	.dataa(\alu_b_sel[1]~input_o ),
	.datab(\alu_b_sel[0]~input_o ),
	.datac(gnd),
	.datad(\IR|dataOut [7]),
	.cin(gnd),
	.combout(\alu_B_mux|output~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~8 .lut_mask = 16'h4400;
defparam \alu_B_mux|output~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \ALU_register|data~14 (
// Equation(s):
// \ALU_register|data~14_combout  = (\Register_A|dataOut[7]~8_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_A|dataOut[7]~8_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\ALU_register|data~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~14 .lut_mask = 16'h00F0;
defparam \ALU_register|data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \ALU_register|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[7] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \PC|dataOut[7]~8 (
// Equation(s):
// \PC|dataOut[7]~8_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [7])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[7]~8_combout )))

	.dataa(\pc_source_crtl~input_o ),
	.datab(\ALU_register|dataOut [7]),
	.datac(gnd),
	.datad(\Register_A|dataOut[7]~8_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[7]~8 .lut_mask = 16'hDD88;
defparam \PC|dataOut[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N7
dffeas \Memory_data|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[7] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \rf_data_mux|output[7]~9 (
// Equation(s):
// \rf_data_mux|output[7]~9_combout  = (!\reg_data_crtl[1]~input_o  & ((\reg_data_crtl[0]~input_o  & (\IR|dataOut [7])) # (!\reg_data_crtl[0]~input_o  & ((\Memory_data|dataOut [7])))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\reg_data_crtl[1]~input_o ),
	.datac(\IR|dataOut [7]),
	.datad(\Memory_data|dataOut [7]),
	.cin(gnd),
	.combout(\rf_data_mux|output[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[7]~9 .lut_mask = 16'h3120;
defparam \rf_data_mux|output[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \rf_data_mux|output[7]~10 (
// Equation(s):
// \rf_data_mux|output[7]~10_combout  = (\rf_data_mux|output[7]~9_combout ) # ((\reg_data_crtl[1]~input_o  & (!\reg_data_crtl[0]~input_o  & \ALU_register|dataOut [7])))

	.dataa(\reg_data_crtl[1]~input_o ),
	.datab(\reg_data_crtl[0]~input_o ),
	.datac(\rf_data_mux|output[7]~9_combout ),
	.datad(\ALU_register|dataOut [7]),
	.cin(gnd),
	.combout(\rf_data_mux|output[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[7]~10 .lut_mask = 16'hF2F0;
defparam \rf_data_mux|output[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \PC|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[7]~8_combout ),
	.asdata(\rf_data_mux|output[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[7] .is_wysiwyg = "true";
defparam \PC|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \alu_A_mux|output~16 (
// Equation(s):
// \alu_A_mux|output~16_combout  = (!\alu_a_sel[0]~input_o  & ((\alu_a_sel[1]~input_o  & (\Register_A|dataOut [7])) # (!\alu_a_sel[1]~input_o  & ((\PC|dataOut [7])))))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\Register_A|dataOut [7]),
	.datad(\PC|dataOut [7]),
	.cin(gnd),
	.combout(\alu_A_mux|output~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~16 .lut_mask = 16'h3120;
defparam \alu_A_mux|output~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \alu_A_mux|output~17 (
// Equation(s):
// \alu_A_mux|output~17_combout  = (\alu_A_mux|output~16_combout ) # ((!\alu_a_sel[1]~input_o  & (\alu_a_sel[0]~input_o  & \IR|dataOut [5])))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\IR|dataOut [5]),
	.datad(\alu_A_mux|output~16_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~17 .lut_mask = 16'hFF40;
defparam \alu_A_mux|output~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \RF|register0|data~8 (
// Equation(s):
// \RF|register0|data~8_combout  = (!\reset~input_o  & \rf_data_mux|output[7]~10_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\rf_data_mux|output[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF|register0|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~8 .lut_mask = 16'h3030;
defparam \RF|register0|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \RF|register3|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[7] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \RF|register2|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[7] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \RF|muxb|output[7]~37 (
// Equation(s):
// \RF|muxb|output[7]~37_combout  = (\RF|muxb|output~3_combout  & ((\RF|register2|dataOut [7]) # ((\RF|muxb|output~4_combout  & \RF|register3|dataOut [7])))) # (!\RF|muxb|output~3_combout  & (\RF|muxb|output~4_combout  & (\RF|register3|dataOut [7])))

	.dataa(\RF|muxb|output~3_combout ),
	.datab(\RF|muxb|output~4_combout ),
	.datac(\RF|register3|dataOut [7]),
	.datad(\RF|register2|dataOut [7]),
	.cin(gnd),
	.combout(\RF|muxb|output[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[7]~37 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \RF|register4|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[7] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \RF|register5|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[7] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \RF|muxb|output[7]~38 (
// Equation(s):
// \RF|muxb|output[7]~38_combout  = (\RF|register4|dataOut [7] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [7] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [7] & (((\RF|register5|dataOut [7] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [7]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [7]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[7]~38 .lut_mask = 16'hF888;
defparam \RF|muxb|output[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \RF|register1|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[7] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \RF|register0|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[7] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \RF|muxb|output[7]~36 (
// Equation(s):
// \RF|muxb|output[7]~36_combout  = (\RF|muxb|output~1_combout  & (\RF|muxb|output~0_combout  & (\RF|register1|dataOut [7]))) # (!\RF|muxb|output~1_combout  & ((\RF|register0|dataOut [7]) # ((\RF|muxb|output~0_combout  & \RF|register1|dataOut [7]))))

	.dataa(\RF|muxb|output~1_combout ),
	.datab(\RF|muxb|output~0_combout ),
	.datac(\RF|register1|dataOut [7]),
	.datad(\RF|register0|dataOut [7]),
	.cin(gnd),
	.combout(\RF|muxb|output[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[7]~36 .lut_mask = 16'hD5C0;
defparam \RF|muxb|output[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \RF|register6|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register0|data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[7] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \RF|register7|data~8 (
// Equation(s):
// \RF|register7|data~8_combout  = (\r7_select~input_o  & (\PC|dataOut [7])) # (!\r7_select~input_o  & ((\rf_data_mux|output[7]~10_combout )))

	.dataa(gnd),
	.datab(\PC|dataOut [7]),
	.datac(\rf_data_mux|output[7]~10_combout ),
	.datad(\r7_select~input_o ),
	.cin(gnd),
	.combout(\RF|register7|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~8 .lut_mask = 16'hCCF0;
defparam \RF|register7|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \RF|register7|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[7] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \RF|muxb|output[7]~39 (
// Equation(s):
// \RF|muxb|output[7]~39_combout  = (\RF|muxb|output~9_combout  & ((\RF|register6|dataOut [7]) # ((\RF|muxb|output~10_combout  & \RF|register7|dataOut [7])))) # (!\RF|muxb|output~9_combout  & (((\RF|muxb|output~10_combout  & \RF|register7|dataOut [7]))))

	.dataa(\RF|muxb|output~9_combout ),
	.datab(\RF|register6|dataOut [7]),
	.datac(\RF|muxb|output~10_combout ),
	.datad(\RF|register7|dataOut [7]),
	.cin(gnd),
	.combout(\RF|muxb|output[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[7]~39 .lut_mask = 16'hF888;
defparam \RF|muxb|output[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \RF|muxb|output[7] (
// Equation(s):
// \RF|muxb|output [7] = (\RF|muxb|output[7]~37_combout ) # ((\RF|muxb|output[7]~38_combout ) # ((\RF|muxb|output[7]~36_combout ) # (\RF|muxb|output[7]~39_combout )))

	.dataa(\RF|muxb|output[7]~37_combout ),
	.datab(\RF|muxb|output[7]~38_combout ),
	.datac(\RF|muxb|output[7]~36_combout ),
	.datad(\RF|muxb|output[7]~39_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [7]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[7] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \Register_B|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[7] .is_wysiwyg = "true";
defparam \Register_B|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \alu_B_mux|output~9 (
// Equation(s):
// \alu_B_mux|output~9_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & ((\IR|dataOut [5]))) # (!\alu_b_sel[1]~input_o  & (\Register_B|dataOut [7]))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\Register_B|dataOut [7]),
	.datad(\IR|dataOut [5]),
	.cin(gnd),
	.combout(\alu_B_mux|output~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~9 .lut_mask = 16'h5410;
defparam \alu_B_mux|output~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \ALU_1|rc[7]~7 (
// Equation(s):
// \ALU_1|rc[7]~7_combout  = (\ALU_1|rc[15]~2_combout  & (((!\alu_B_mux|output~8_combout  & !\alu_B_mux|output~9_combout )) # (!\alu_A_mux|output~17_combout )))

	.dataa(\alu_B_mux|output~8_combout ),
	.datab(\ALU_1|rc[15]~2_combout ),
	.datac(\alu_A_mux|output~17_combout ),
	.datad(\alu_B_mux|output~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[7]~7 .lut_mask = 16'h0C4C;
defparam \ALU_1|rc[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \ALU_1|add1|adder6|adder3|cout~0 (
// Equation(s):
// \ALU_1|add1|adder6|adder3|cout~0_combout  = (\alu_A_mux|output~19_combout  & ((\alu_B_mux|output~10_combout ) # ((\alu_B_mux|output~11_combout ) # (\ALU_1|add1|adder6|adder2|cout~0_combout )))) # (!\alu_A_mux|output~19_combout  & 
// (\ALU_1|add1|adder6|adder2|cout~0_combout  & ((\alu_B_mux|output~10_combout ) # (\alu_B_mux|output~11_combout ))))

	.dataa(\alu_A_mux|output~19_combout ),
	.datab(\alu_B_mux|output~10_combout ),
	.datac(\alu_B_mux|output~11_combout ),
	.datad(\ALU_1|add1|adder6|adder2|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder6|adder3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder6|adder3|cout~0 .lut_mask = 16'hFEA8;
defparam \ALU_1|add1|adder6|adder3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \ALU_1|add1|adder6|adder4|s (
// Equation(s):
// \ALU_1|add1|adder6|adder4|s~combout  = \alu_A_mux|output~17_combout  $ (\ALU_1|add1|adder6|adder3|cout~0_combout  $ (((\alu_B_mux|output~8_combout ) # (\alu_B_mux|output~9_combout ))))

	.dataa(\alu_B_mux|output~8_combout ),
	.datab(\alu_B_mux|output~9_combout ),
	.datac(\alu_A_mux|output~17_combout ),
	.datad(\ALU_1|add1|adder6|adder3|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder6|adder4|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder6|adder4|s .lut_mask = 16'hE11E;
defparam \ALU_1|add1|adder6|adder4|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \Register_A|dataOut[7]~8 (
// Equation(s):
// \Register_A|dataOut[7]~8_combout  = (\ALU_1|rc[15]~1_combout  & (\ALU_1|rc[7]~7_combout )) # (!\ALU_1|rc[15]~1_combout  & ((\ALU_1|add1|adder6|adder4|s~combout )))

	.dataa(\ALU_1|rc[15]~1_combout ),
	.datab(\ALU_1|rc[7]~7_combout ),
	.datac(gnd),
	.datad(\ALU_1|add1|adder6|adder4|s~combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[7]~8 .lut_mask = 16'hDD88;
defparam \Register_A|dataOut[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \RF|muxA|output[7]~42 (
// Equation(s):
// \RF|muxA|output[7]~42_combout  = (\RF|muxA|output~7_combout  & ((\RF|register4|dataOut [7]) # ((\RF|muxA|output~6_combout  & \RF|register5|dataOut [7])))) # (!\RF|muxA|output~7_combout  & (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [7]))))

	.dataa(\RF|muxA|output~7_combout ),
	.datab(\RF|muxA|output~6_combout ),
	.datac(\RF|register4|dataOut [7]),
	.datad(\RF|register5|dataOut [7]),
	.cin(gnd),
	.combout(\RF|muxA|output[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[7]~42 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \RF|muxA|output[7]~43 (
// Equation(s):
// \RF|muxA|output[7]~43_combout  = (\RF|muxA|output~9_combout  & ((\RF|register7|dataOut [7]) # ((\RF|muxA|output~10_combout  & \RF|register6|dataOut [7])))) # (!\RF|muxA|output~9_combout  & (((\RF|muxA|output~10_combout  & \RF|register6|dataOut [7]))))

	.dataa(\RF|muxA|output~9_combout ),
	.datab(\RF|register7|dataOut [7]),
	.datac(\RF|muxA|output~10_combout ),
	.datad(\RF|register6|dataOut [7]),
	.cin(gnd),
	.combout(\RF|muxA|output[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[7]~43 .lut_mask = 16'hF888;
defparam \RF|muxA|output[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \RF|muxA|output[7]~40 (
// Equation(s):
// \RF|muxA|output[7]~40_combout  = (\RF|muxA|output~1_combout  & (\RF|register1|dataOut [7] & ((\RF|muxA|output~0_combout )))) # (!\RF|muxA|output~1_combout  & ((\RF|register0|dataOut [7]) # ((\RF|register1|dataOut [7] & \RF|muxA|output~0_combout ))))

	.dataa(\RF|muxA|output~1_combout ),
	.datab(\RF|register1|dataOut [7]),
	.datac(\RF|register0|dataOut [7]),
	.datad(\RF|muxA|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[7]~40 .lut_mask = 16'hDC50;
defparam \RF|muxA|output[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \RF|muxA|output[7]~41 (
// Equation(s):
// \RF|muxA|output[7]~41_combout  = (\RF|register3|dataOut [7] & ((\RF|muxA|output~3_combout ) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [7])))) # (!\RF|register3|dataOut [7] & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [7])))

	.dataa(\RF|register3|dataOut [7]),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [7]),
	.datad(\RF|muxA|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[7]~41 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \RF|muxA|output[7] (
// Equation(s):
// \RF|muxA|output [7] = (\RF|muxA|output[7]~42_combout ) # ((\RF|muxA|output[7]~43_combout ) # ((\RF|muxA|output[7]~40_combout ) # (\RF|muxA|output[7]~41_combout )))

	.dataa(\RF|muxA|output[7]~42_combout ),
	.datab(\RF|muxA|output[7]~43_combout ),
	.datac(\RF|muxA|output[7]~40_combout ),
	.datad(\RF|muxA|output[7]~41_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [7]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[7] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N15
dffeas \Register_A|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[7]~8_combout ),
	.asdata(\RF|muxA|output [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[7] .is_wysiwyg = "true";
defparam \Register_A|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \regA_regB_mem_data_in|output[7]~8 (
// Equation(s):
// \regA_regB_mem_data_in|output[7]~8_combout  = (\mem_data_in_mux_ctrl~input_o  & ((\Register_B|dataOut [7]))) # (!\mem_data_in_mux_ctrl~input_o  & (\Register_A|dataOut [7]))

	.dataa(gnd),
	.datab(\mem_data_in_mux_ctrl~input_o ),
	.datac(\Register_A|dataOut [7]),
	.datad(\Register_B|dataOut [7]),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[7]~8 .lut_mask = 16'hFC30;
defparam \regA_regB_mem_data_in|output[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \alu_B_mux|output~0 (
// Equation(s):
// \alu_B_mux|output~0_combout  = (\alu_b_sel[0]~input_o  & (!\alu_b_sel[1]~input_o  & \IR|dataOut [8]))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(gnd),
	.datad(\IR|dataOut [8]),
	.cin(gnd),
	.combout(\alu_B_mux|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~0 .lut_mask = 16'h2200;
defparam \alu_B_mux|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \PC|dataOut[8]~7 (
// Equation(s):
// \PC|dataOut[8]~7_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [8])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[8]~7_combout )))

	.dataa(\ALU_register|dataOut [8]),
	.datab(\pc_source_crtl~input_o ),
	.datac(gnd),
	.datad(\Register_A|dataOut[8]~7_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[8]~7 .lut_mask = 16'hBB88;
defparam \PC|dataOut[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \PC|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[8]~7_combout ),
	.asdata(\rf_data_mux|output[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[8] .is_wysiwyg = "true";
defparam \PC|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \RF|register5|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[8] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \RF|register4|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[8] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \RF|muxA|output[8]~38 (
// Equation(s):
// \RF|muxA|output[8]~38_combout  = (\RF|register5|dataOut [8] & ((\RF|muxA|output~6_combout ) # ((\RF|register4|dataOut [8] & \RF|muxA|output~7_combout )))) # (!\RF|register5|dataOut [8] & (((\RF|register4|dataOut [8] & \RF|muxA|output~7_combout ))))

	.dataa(\RF|register5|dataOut [8]),
	.datab(\RF|muxA|output~6_combout ),
	.datac(\RF|register4|dataOut [8]),
	.datad(\RF|muxA|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[8]~38 .lut_mask = 16'hF888;
defparam \RF|muxA|output[8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \RF|register3|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[8] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \RF|muxA|output[8]~37 (
// Equation(s):
// \RF|muxA|output[8]~37_combout  = (\RF|muxA|output~4_combout  & ((\RF|register2|dataOut [8]) # ((\RF|register3|dataOut [8] & \RF|muxA|output~3_combout )))) # (!\RF|muxA|output~4_combout  & (\RF|register3|dataOut [8] & ((\RF|muxA|output~3_combout ))))

	.dataa(\RF|muxA|output~4_combout ),
	.datab(\RF|register3|dataOut [8]),
	.datac(\RF|register2|dataOut [8]),
	.datad(\RF|muxA|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[8]~37_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[8]~37 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[8]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \RF|register1|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[8] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \RF|register0|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[8] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \RF|muxA|output[8]~36 (
// Equation(s):
// \RF|muxA|output[8]~36_combout  = (\RF|muxA|output~1_combout  & (\RF|register1|dataOut [8] & ((\RF|muxA|output~0_combout )))) # (!\RF|muxA|output~1_combout  & ((\RF|register0|dataOut [8]) # ((\RF|register1|dataOut [8] & \RF|muxA|output~0_combout ))))

	.dataa(\RF|muxA|output~1_combout ),
	.datab(\RF|register1|dataOut [8]),
	.datac(\RF|register0|dataOut [8]),
	.datad(\RF|muxA|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[8]~36 .lut_mask = 16'hDC50;
defparam \RF|muxA|output[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \RF|register6|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register0|data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[8] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \RF|register7|data~7 (
// Equation(s):
// \RF|register7|data~7_combout  = (\r7_select~input_o  & ((\PC|dataOut [8]))) # (!\r7_select~input_o  & (\rf_data_mux|output[8]~8_combout ))

	.dataa(\r7_select~input_o ),
	.datab(\rf_data_mux|output[8]~8_combout ),
	.datac(gnd),
	.datad(\PC|dataOut [8]),
	.cin(gnd),
	.combout(\RF|register7|data~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~7 .lut_mask = 16'hEE44;
defparam \RF|register7|data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \RF|register7|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[8] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \RF|muxA|output[8]~39 (
// Equation(s):
// \RF|muxA|output[8]~39_combout  = (\RF|muxA|output~10_combout  & ((\RF|register6|dataOut [8]) # ((\RF|muxA|output~9_combout  & \RF|register7|dataOut [8])))) # (!\RF|muxA|output~10_combout  & (((\RF|muxA|output~9_combout  & \RF|register7|dataOut [8]))))

	.dataa(\RF|muxA|output~10_combout ),
	.datab(\RF|register6|dataOut [8]),
	.datac(\RF|muxA|output~9_combout ),
	.datad(\RF|register7|dataOut [8]),
	.cin(gnd),
	.combout(\RF|muxA|output[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[8]~39 .lut_mask = 16'hF888;
defparam \RF|muxA|output[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \RF|muxA|output[8] (
// Equation(s):
// \RF|muxA|output [8] = (\RF|muxA|output[8]~38_combout ) # ((\RF|muxA|output[8]~37_combout ) # ((\RF|muxA|output[8]~36_combout ) # (\RF|muxA|output[8]~39_combout )))

	.dataa(\RF|muxA|output[8]~38_combout ),
	.datab(\RF|muxA|output[8]~37_combout ),
	.datac(\RF|muxA|output[8]~36_combout ),
	.datad(\RF|muxA|output[8]~39_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [8]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[8] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \Register_A|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[8]~7_combout ),
	.asdata(\RF|muxA|output [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[8] .is_wysiwyg = "true";
defparam \Register_A|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \alu_A_mux|output~14 (
// Equation(s):
// \alu_A_mux|output~14_combout  = (!\alu_a_sel[0]~input_o  & ((\alu_a_sel[1]~input_o  & ((\Register_A|dataOut [8]))) # (!\alu_a_sel[1]~input_o  & (\PC|dataOut [8]))))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\PC|dataOut [8]),
	.datac(\alu_a_sel[1]~input_o ),
	.datad(\Register_A|dataOut [8]),
	.cin(gnd),
	.combout(\alu_A_mux|output~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~14 .lut_mask = 16'h5404;
defparam \alu_A_mux|output~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \alu_A_mux|output~15 (
// Equation(s):
// \alu_A_mux|output~15_combout  = (\alu_A_mux|output~14_combout ) # ((\alu_a_sel[0]~input_o  & (\IR|dataOut [5] & !\alu_a_sel[1]~input_o )))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\IR|dataOut [5]),
	.datac(\alu_a_sel[1]~input_o ),
	.datad(\alu_A_mux|output~14_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~15 .lut_mask = 16'hFF08;
defparam \alu_A_mux|output~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \alu_B_mux|output~7 (
// Equation(s):
// \alu_B_mux|output~7_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & ((\IR|dataOut [5]))) # (!\alu_b_sel[1]~input_o  & (\Register_B|dataOut [8]))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\Register_B|dataOut [8]),
	.datad(\IR|dataOut [5]),
	.cin(gnd),
	.combout(\alu_B_mux|output~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~7 .lut_mask = 16'h5410;
defparam \alu_B_mux|output~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \ALU_1|rc[8]~6 (
// Equation(s):
// \ALU_1|rc[8]~6_combout  = (\ALU_1|rc[15]~2_combout  & (((!\alu_B_mux|output~0_combout  & !\alu_B_mux|output~7_combout )) # (!\alu_A_mux|output~15_combout )))

	.dataa(\alu_B_mux|output~0_combout ),
	.datab(\alu_A_mux|output~15_combout ),
	.datac(\alu_B_mux|output~7_combout ),
	.datad(\ALU_1|rc[15]~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[8]~6 .lut_mask = 16'h3700;
defparam \ALU_1|rc[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \ALU_1|add1|adder6|adder4|cout~0 (
// Equation(s):
// \ALU_1|add1|adder6|adder4|cout~0_combout  = (\alu_A_mux|output~17_combout  & ((\alu_B_mux|output~8_combout ) # ((\alu_B_mux|output~9_combout ) # (\ALU_1|add1|adder6|adder3|cout~0_combout )))) # (!\alu_A_mux|output~17_combout  & 
// (\ALU_1|add1|adder6|adder3|cout~0_combout  & ((\alu_B_mux|output~8_combout ) # (\alu_B_mux|output~9_combout ))))

	.dataa(\alu_B_mux|output~8_combout ),
	.datab(\alu_A_mux|output~17_combout ),
	.datac(\alu_B_mux|output~9_combout ),
	.datad(\ALU_1|add1|adder6|adder3|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder6|adder4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder6|adder4|cout~0 .lut_mask = 16'hFEC8;
defparam \ALU_1|add1|adder6|adder4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \ALU_1|add1|adder7|adder1|s (
// Equation(s):
// \ALU_1|add1|adder7|adder1|s~combout  = \alu_A_mux|output~15_combout  $ (\ALU_1|add1|adder6|adder4|cout~0_combout  $ (((\alu_B_mux|output~0_combout ) # (\alu_B_mux|output~7_combout ))))

	.dataa(\alu_B_mux|output~0_combout ),
	.datab(\alu_A_mux|output~15_combout ),
	.datac(\alu_B_mux|output~7_combout ),
	.datad(\ALU_1|add1|adder6|adder4|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder7|adder1|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder7|adder1|s .lut_mask = 16'hC936;
defparam \ALU_1|add1|adder7|adder1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \Register_A|dataOut[8]~7 (
// Equation(s):
// \Register_A|dataOut[8]~7_combout  = (\ALU_1|rc[15]~1_combout  & (\ALU_1|rc[8]~6_combout )) # (!\ALU_1|rc[15]~1_combout  & ((\ALU_1|add1|adder7|adder1|s~combout )))

	.dataa(\ALU_1|rc[8]~6_combout ),
	.datab(\ALU_1|rc[15]~1_combout ),
	.datac(gnd),
	.datad(\ALU_1|add1|adder7|adder1|s~combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[8]~7 .lut_mask = 16'hBB88;
defparam \Register_A|dataOut[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \ALU_register|data~13 (
// Equation(s):
// \ALU_register|data~13_combout  = (!\reset~input_o  & \Register_A|dataOut[8]~7_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Register_A|dataOut[8]~7_combout ),
	.cin(gnd),
	.combout(\ALU_register|data~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~13 .lut_mask = 16'h3300;
defparam \ALU_register|data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \ALU_register|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[8] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \Memory_data|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[8] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \rf_data_mux|output[8]~7 (
// Equation(s):
// \rf_data_mux|output[8]~7_combout  = (!\reg_data_crtl[1]~input_o  & ((\reg_data_crtl[0]~input_o  & (\IR|dataOut [8])) # (!\reg_data_crtl[0]~input_o  & ((\Memory_data|dataOut [8])))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\reg_data_crtl[1]~input_o ),
	.datac(\IR|dataOut [8]),
	.datad(\Memory_data|dataOut [8]),
	.cin(gnd),
	.combout(\rf_data_mux|output[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[8]~7 .lut_mask = 16'h3120;
defparam \rf_data_mux|output[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \rf_data_mux|output[8]~8 (
// Equation(s):
// \rf_data_mux|output[8]~8_combout  = (\rf_data_mux|output[8]~7_combout ) # ((\ALU_register|dataOut [8] & (\reg_data_crtl[1]~input_o  & !\reg_data_crtl[0]~input_o )))

	.dataa(\ALU_register|dataOut [8]),
	.datab(\rf_data_mux|output[8]~7_combout ),
	.datac(\reg_data_crtl[1]~input_o ),
	.datad(\reg_data_crtl[0]~input_o ),
	.cin(gnd),
	.combout(\rf_data_mux|output[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[8]~8 .lut_mask = 16'hCCEC;
defparam \rf_data_mux|output[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \RF|register0|data~7 (
// Equation(s):
// \RF|register0|data~7_combout  = (!\reset~input_o  & \rf_data_mux|output[8]~8_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\rf_data_mux|output[8]~8_combout ),
	.cin(gnd),
	.combout(\RF|register0|data~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~7 .lut_mask = 16'h3300;
defparam \RF|register0|data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \RF|register2|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[8] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \RF|muxb|output[8]~33 (
// Equation(s):
// \RF|muxb|output[8]~33_combout  = (\RF|register2|dataOut [8] & ((\RF|muxb|output~3_combout ) # ((\RF|muxb|output~4_combout  & \RF|register3|dataOut [8])))) # (!\RF|register2|dataOut [8] & (\RF|muxb|output~4_combout  & (\RF|register3|dataOut [8])))

	.dataa(\RF|register2|dataOut [8]),
	.datab(\RF|muxb|output~4_combout ),
	.datac(\RF|register3|dataOut [8]),
	.datad(\RF|muxb|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[8]~33 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \RF|muxb|output[8]~35 (
// Equation(s):
// \RF|muxb|output[8]~35_combout  = (\RF|muxb|output~10_combout  & ((\RF|register7|dataOut [8]) # ((\RF|register6|dataOut [8] & \RF|muxb|output~9_combout )))) # (!\RF|muxb|output~10_combout  & (\RF|register6|dataOut [8] & (\RF|muxb|output~9_combout )))

	.dataa(\RF|muxb|output~10_combout ),
	.datab(\RF|register6|dataOut [8]),
	.datac(\RF|muxb|output~9_combout ),
	.datad(\RF|register7|dataOut [8]),
	.cin(gnd),
	.combout(\RF|muxb|output[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[8]~35 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \RF|muxb|output[8]~32 (
// Equation(s):
// \RF|muxb|output[8]~32_combout  = (\RF|muxb|output~1_combout  & (((\RF|register1|dataOut [8] & \RF|muxb|output~0_combout )))) # (!\RF|muxb|output~1_combout  & ((\RF|register0|dataOut [8]) # ((\RF|register1|dataOut [8] & \RF|muxb|output~0_combout ))))

	.dataa(\RF|muxb|output~1_combout ),
	.datab(\RF|register0|dataOut [8]),
	.datac(\RF|register1|dataOut [8]),
	.datad(\RF|muxb|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[8]~32 .lut_mask = 16'hF444;
defparam \RF|muxb|output[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \RF|muxb|output[8]~34 (
// Equation(s):
// \RF|muxb|output[8]~34_combout  = (\RF|register4|dataOut [8] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [8] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [8] & (((\RF|register5|dataOut [8] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [8]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [8]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[8]~34 .lut_mask = 16'hF888;
defparam \RF|muxb|output[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \RF|muxb|output[8] (
// Equation(s):
// \RF|muxb|output [8] = (\RF|muxb|output[8]~33_combout ) # ((\RF|muxb|output[8]~35_combout ) # ((\RF|muxb|output[8]~32_combout ) # (\RF|muxb|output[8]~34_combout )))

	.dataa(\RF|muxb|output[8]~33_combout ),
	.datab(\RF|muxb|output[8]~35_combout ),
	.datac(\RF|muxb|output[8]~32_combout ),
	.datad(\RF|muxb|output[8]~34_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [8]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[8] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \Register_B|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[8] .is_wysiwyg = "true";
defparam \Register_B|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \regA_regB_mem_data_in|output[8]~6 (
// Equation(s):
// \regA_regB_mem_data_in|output[8]~6_combout  = (\mem_data_in_mux_ctrl~input_o  & (\Register_B|dataOut [8])) # (!\mem_data_in_mux_ctrl~input_o  & ((\Register_A|dataOut [8])))

	.dataa(\mem_data_in_mux_ctrl~input_o ),
	.datab(gnd),
	.datac(\Register_B|dataOut [8]),
	.datad(\Register_A|dataOut [8]),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[8]~6 .lut_mask = 16'hF5A0;
defparam \regA_regB_mem_data_in|output[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \RF|register1|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[9] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \RF|register0|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[9] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \RF|muxA|output[9]~32 (
// Equation(s):
// \RF|muxA|output[9]~32_combout  = (\RF|muxA|output~1_combout  & (\RF|register1|dataOut [9] & ((\RF|muxA|output~0_combout )))) # (!\RF|muxA|output~1_combout  & ((\RF|register0|dataOut [9]) # ((\RF|register1|dataOut [9] & \RF|muxA|output~0_combout ))))

	.dataa(\RF|muxA|output~1_combout ),
	.datab(\RF|register1|dataOut [9]),
	.datac(\RF|register0|dataOut [9]),
	.datad(\RF|muxA|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[9]~32 .lut_mask = 16'hDC50;
defparam \RF|muxA|output[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \RF|register3|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[9] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \RF|muxA|output[9]~33 (
// Equation(s):
// \RF|muxA|output[9]~33_combout  = (\RF|muxA|output~4_combout  & ((\RF|register2|dataOut [9]) # ((\RF|register3|dataOut [9] & \RF|muxA|output~3_combout )))) # (!\RF|muxA|output~4_combout  & (\RF|register3|dataOut [9] & ((\RF|muxA|output~3_combout ))))

	.dataa(\RF|muxA|output~4_combout ),
	.datab(\RF|register3|dataOut [9]),
	.datac(\RF|register2|dataOut [9]),
	.datad(\RF|muxA|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[9]~33 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \RF|register5|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[9] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \RF|register4|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[9] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \RF|muxA|output[9]~34 (
// Equation(s):
// \RF|muxA|output[9]~34_combout  = (\RF|register5|dataOut [9] & ((\RF|muxA|output~6_combout ) # ((\RF|register4|dataOut [9] & \RF|muxA|output~7_combout )))) # (!\RF|register5|dataOut [9] & (((\RF|register4|dataOut [9] & \RF|muxA|output~7_combout ))))

	.dataa(\RF|register5|dataOut [9]),
	.datab(\RF|muxA|output~6_combout ),
	.datac(\RF|register4|dataOut [9]),
	.datad(\RF|muxA|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[9]~34 .lut_mask = 16'hF888;
defparam \RF|muxA|output[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \PC|dataOut[9]~6 (
// Equation(s):
// \PC|dataOut[9]~6_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [9])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[9]~6_combout )))

	.dataa(\pc_source_crtl~input_o ),
	.datab(\ALU_register|dataOut [9]),
	.datac(gnd),
	.datad(\Register_A|dataOut[9]~6_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[9]~6 .lut_mask = 16'hDD88;
defparam \PC|dataOut[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \PC|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[9]~6_combout ),
	.asdata(\rf_data_mux|output~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[9] .is_wysiwyg = "true";
defparam \PC|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \RF|register7|data~6 (
// Equation(s):
// \RF|register7|data~6_combout  = (\r7_select~input_o  & (\PC|dataOut [9])) # (!\r7_select~input_o  & ((\rf_data_mux|output~6_combout )))

	.dataa(\PC|dataOut [9]),
	.datab(\rf_data_mux|output~6_combout ),
	.datac(\r7_select~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF|register7|data~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~6 .lut_mask = 16'hACAC;
defparam \RF|register7|data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \RF|register7|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[9] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \RF|register6|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register0|data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[9] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \RF|muxA|output[9]~35 (
// Equation(s):
// \RF|muxA|output[9]~35_combout  = (\RF|muxA|output~9_combout  & ((\RF|register7|dataOut [9]) # ((\RF|muxA|output~10_combout  & \RF|register6|dataOut [9])))) # (!\RF|muxA|output~9_combout  & (\RF|muxA|output~10_combout  & ((\RF|register6|dataOut [9]))))

	.dataa(\RF|muxA|output~9_combout ),
	.datab(\RF|muxA|output~10_combout ),
	.datac(\RF|register7|dataOut [9]),
	.datad(\RF|register6|dataOut [9]),
	.cin(gnd),
	.combout(\RF|muxA|output[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[9]~35 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \RF|muxA|output[9] (
// Equation(s):
// \RF|muxA|output [9] = (\RF|muxA|output[9]~32_combout ) # ((\RF|muxA|output[9]~33_combout ) # ((\RF|muxA|output[9]~34_combout ) # (\RF|muxA|output[9]~35_combout )))

	.dataa(\RF|muxA|output[9]~32_combout ),
	.datab(\RF|muxA|output[9]~33_combout ),
	.datac(\RF|muxA|output[9]~34_combout ),
	.datad(\RF|muxA|output[9]~35_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [9]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[9] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \Register_A|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[9]~6_combout ),
	.asdata(\RF|muxA|output [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[9] .is_wysiwyg = "true";
defparam \Register_A|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \alu_A_mux|output~12 (
// Equation(s):
// \alu_A_mux|output~12_combout  = (!\alu_a_sel[0]~input_o  & ((\alu_a_sel[1]~input_o  & (\Register_A|dataOut [9])) # (!\alu_a_sel[1]~input_o  & ((\PC|dataOut [9])))))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\Register_A|dataOut [9]),
	.datad(\PC|dataOut [9]),
	.cin(gnd),
	.combout(\alu_A_mux|output~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~12 .lut_mask = 16'h3120;
defparam \alu_A_mux|output~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \alu_A_mux|output~13 (
// Equation(s):
// \alu_A_mux|output~13_combout  = (\alu_A_mux|output~12_combout ) # ((!\alu_a_sel[1]~input_o  & (\alu_a_sel[0]~input_o  & \IR|dataOut [5])))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\IR|dataOut [5]),
	.datad(\alu_A_mux|output~12_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~13 .lut_mask = 16'hFF40;
defparam \alu_A_mux|output~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \alu_B_mux|output~6 (
// Equation(s):
// \alu_B_mux|output~6_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & ((\IR|dataOut [5]))) # (!\alu_b_sel[1]~input_o  & (\Register_B|dataOut [9]))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\Register_B|dataOut [9]),
	.datad(\IR|dataOut [5]),
	.cin(gnd),
	.combout(\alu_B_mux|output~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~6 .lut_mask = 16'h5410;
defparam \alu_B_mux|output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \ALU_1|rc[9]~5 (
// Equation(s):
// \ALU_1|rc[9]~5_combout  = (\ALU_1|rc[15]~2_combout  & (((!\alu_B_mux|output~0_combout  & !\alu_B_mux|output~6_combout )) # (!\alu_A_mux|output~13_combout )))

	.dataa(\alu_A_mux|output~13_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\alu_B_mux|output~6_combout ),
	.datad(\ALU_1|rc[15]~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[9]~5 .lut_mask = 16'h5700;
defparam \ALU_1|rc[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \ALU_1|add1|adder7|adder1|cout~0 (
// Equation(s):
// \ALU_1|add1|adder7|adder1|cout~0_combout  = (\alu_A_mux|output~15_combout  & ((\alu_B_mux|output~0_combout ) # ((\alu_B_mux|output~7_combout ) # (\ALU_1|add1|adder6|adder4|cout~0_combout )))) # (!\alu_A_mux|output~15_combout  & 
// (\ALU_1|add1|adder6|adder4|cout~0_combout  & ((\alu_B_mux|output~0_combout ) # (\alu_B_mux|output~7_combout ))))

	.dataa(\alu_B_mux|output~0_combout ),
	.datab(\alu_B_mux|output~7_combout ),
	.datac(\alu_A_mux|output~15_combout ),
	.datad(\ALU_1|add1|adder6|adder4|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder7|adder1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder7|adder1|cout~0 .lut_mask = 16'hFEE0;
defparam \ALU_1|add1|adder7|adder1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \ALU_1|add1|adder7|adder2|s (
// Equation(s):
// \ALU_1|add1|adder7|adder2|s~combout  = \alu_A_mux|output~13_combout  $ (\ALU_1|add1|adder7|adder1|cout~0_combout  $ (((\alu_B_mux|output~0_combout ) # (\alu_B_mux|output~6_combout ))))

	.dataa(\alu_A_mux|output~13_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\ALU_1|add1|adder7|adder1|cout~0_combout ),
	.datad(\alu_B_mux|output~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder7|adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder7|adder2|s .lut_mask = 16'hA596;
defparam \ALU_1|add1|adder7|adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \Register_A|dataOut[9]~6 (
// Equation(s):
// \Register_A|dataOut[9]~6_combout  = (\ALU_1|rc[15]~1_combout  & (\ALU_1|rc[9]~5_combout )) # (!\ALU_1|rc[15]~1_combout  & ((\ALU_1|add1|adder7|adder2|s~combout )))

	.dataa(\ALU_1|rc[15]~1_combout ),
	.datab(\ALU_1|rc[9]~5_combout ),
	.datac(gnd),
	.datad(\ALU_1|add1|adder7|adder2|s~combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[9]~6 .lut_mask = 16'hDD88;
defparam \Register_A|dataOut[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \ALU_register|data~12 (
// Equation(s):
// \ALU_register|data~12_combout  = (\Register_A|dataOut[9]~6_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_A|dataOut[9]~6_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\ALU_register|data~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~12 .lut_mask = 16'h00F0;
defparam \ALU_register|data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \ALU_register|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[9] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \Memory_data|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[9] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \rf_data_mux|output~6 (
// Equation(s):
// \rf_data_mux|output~6_combout  = (!\reg_data_crtl[0]~input_o  & ((\reg_data_crtl[1]~input_o  & (\ALU_register|dataOut [9])) # (!\reg_data_crtl[1]~input_o  & ((\Memory_data|dataOut [9])))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\ALU_register|dataOut [9]),
	.datac(\Memory_data|dataOut [9]),
	.datad(\reg_data_crtl[1]~input_o ),
	.cin(gnd),
	.combout(\rf_data_mux|output~6_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output~6 .lut_mask = 16'h4450;
defparam \rf_data_mux|output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \RF|register0|data~6 (
// Equation(s):
// \RF|register0|data~6_combout  = (!\reset~input_o  & \rf_data_mux|output~6_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\rf_data_mux|output~6_combout ),
	.cin(gnd),
	.combout(\RF|register0|data~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~6 .lut_mask = 16'h3300;
defparam \RF|register0|data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \RF|register2|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[9] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \RF|muxb|output[9]~29 (
// Equation(s):
// \RF|muxb|output[9]~29_combout  = (\RF|register2|dataOut [9] & ((\RF|muxb|output~3_combout ) # ((\RF|muxb|output~4_combout  & \RF|register3|dataOut [9])))) # (!\RF|register2|dataOut [9] & (\RF|muxb|output~4_combout  & (\RF|register3|dataOut [9])))

	.dataa(\RF|register2|dataOut [9]),
	.datab(\RF|muxb|output~4_combout ),
	.datac(\RF|register3|dataOut [9]),
	.datad(\RF|muxb|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[9]~29 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \RF|muxb|output[9]~30 (
// Equation(s):
// \RF|muxb|output[9]~30_combout  = (\RF|register4|dataOut [9] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [9] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [9] & (((\RF|register5|dataOut [9] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [9]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [9]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[9]~30 .lut_mask = 16'hF888;
defparam \RF|muxb|output[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \RF|muxb|output[9]~28 (
// Equation(s):
// \RF|muxb|output[9]~28_combout  = (\RF|muxb|output~1_combout  & (((\RF|register1|dataOut [9] & \RF|muxb|output~0_combout )))) # (!\RF|muxb|output~1_combout  & ((\RF|register0|dataOut [9]) # ((\RF|register1|dataOut [9] & \RF|muxb|output~0_combout ))))

	.dataa(\RF|muxb|output~1_combout ),
	.datab(\RF|register0|dataOut [9]),
	.datac(\RF|register1|dataOut [9]),
	.datad(\RF|muxb|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[9]~28 .lut_mask = 16'hF444;
defparam \RF|muxb|output[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \RF|muxb|output[9]~31 (
// Equation(s):
// \RF|muxb|output[9]~31_combout  = (\RF|muxb|output~9_combout  & ((\RF|register6|dataOut [9]) # ((\RF|register7|dataOut [9] & \RF|muxb|output~10_combout )))) # (!\RF|muxb|output~9_combout  & (\RF|register7|dataOut [9] & (\RF|muxb|output~10_combout )))

	.dataa(\RF|muxb|output~9_combout ),
	.datab(\RF|register7|dataOut [9]),
	.datac(\RF|muxb|output~10_combout ),
	.datad(\RF|register6|dataOut [9]),
	.cin(gnd),
	.combout(\RF|muxb|output[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[9]~31 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \RF|muxb|output[9] (
// Equation(s):
// \RF|muxb|output [9] = (\RF|muxb|output[9]~29_combout ) # ((\RF|muxb|output[9]~30_combout ) # ((\RF|muxb|output[9]~28_combout ) # (\RF|muxb|output[9]~31_combout )))

	.dataa(\RF|muxb|output[9]~29_combout ),
	.datab(\RF|muxb|output[9]~30_combout ),
	.datac(\RF|muxb|output[9]~28_combout ),
	.datad(\RF|muxb|output[9]~31_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [9]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[9] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \Register_B|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[9] .is_wysiwyg = "true";
defparam \Register_B|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \regA_regB_mem_data_in|output[9]~14 (
// Equation(s):
// \regA_regB_mem_data_in|output[9]~14_combout  = (\mem_data_in_mux_ctrl~input_o  & (\Register_B|dataOut [9])) # (!\mem_data_in_mux_ctrl~input_o  & ((\Register_A|dataOut [9])))

	.dataa(\Register_B|dataOut [9]),
	.datab(\Register_A|dataOut [9]),
	.datac(gnd),
	.datad(\mem_data_in_mux_ctrl~input_o ),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[9]~14 .lut_mask = 16'hAACC;
defparam \regA_regB_mem_data_in|output[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N21
dffeas \Memory_data|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[10] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \RF|register1|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[10] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \RF|register0|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[10] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \RF|muxA|output[10]~28 (
// Equation(s):
// \RF|muxA|output[10]~28_combout  = (\RF|muxA|output~1_combout  & (\RF|register1|dataOut [10] & ((\RF|muxA|output~0_combout )))) # (!\RF|muxA|output~1_combout  & ((\RF|register0|dataOut [10]) # ((\RF|register1|dataOut [10] & \RF|muxA|output~0_combout ))))

	.dataa(\RF|muxA|output~1_combout ),
	.datab(\RF|register1|dataOut [10]),
	.datac(\RF|register0|dataOut [10]),
	.datad(\RF|muxA|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[10]~28 .lut_mask = 16'hDC50;
defparam \RF|muxA|output[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \PC|dataOut[10]~5 (
// Equation(s):
// \PC|dataOut[10]~5_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [10])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[10]~5_combout )))

	.dataa(\pc_source_crtl~input_o ),
	.datab(\ALU_register|dataOut [10]),
	.datac(gnd),
	.datad(\Register_A|dataOut[10]~5_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[10]~5 .lut_mask = 16'hDD88;
defparam \PC|dataOut[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \PC|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[10]~5_combout ),
	.asdata(\rf_data_mux|output~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[10] .is_wysiwyg = "true";
defparam \PC|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \RF|register7|data~5 (
// Equation(s):
// \RF|register7|data~5_combout  = (\r7_select~input_o  & (\PC|dataOut [10])) # (!\r7_select~input_o  & ((\rf_data_mux|output~5_combout )))

	.dataa(\r7_select~input_o ),
	.datab(\PC|dataOut [10]),
	.datac(gnd),
	.datad(\rf_data_mux|output~5_combout ),
	.cin(gnd),
	.combout(\RF|register7|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~5 .lut_mask = 16'hDD88;
defparam \RF|register7|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \RF|register7|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[10] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \RF|muxA|output[10]~31 (
// Equation(s):
// \RF|muxA|output[10]~31_combout  = (\RF|muxA|output~10_combout  & ((\RF|register6|dataOut [10]) # ((\RF|muxA|output~9_combout  & \RF|register7|dataOut [10])))) # (!\RF|muxA|output~10_combout  & (((\RF|muxA|output~9_combout  & \RF|register7|dataOut [10]))))

	.dataa(\RF|muxA|output~10_combout ),
	.datab(\RF|register6|dataOut [10]),
	.datac(\RF|muxA|output~9_combout ),
	.datad(\RF|register7|dataOut [10]),
	.cin(gnd),
	.combout(\RF|muxA|output[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[10]~31 .lut_mask = 16'hF888;
defparam \RF|muxA|output[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \RF|register4|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[10] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \RF|register5|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[10] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \RF|muxA|output[10]~30 (
// Equation(s):
// \RF|muxA|output[10]~30_combout  = (\RF|muxA|output~7_combout  & ((\RF|register4|dataOut [10]) # ((\RF|muxA|output~6_combout  & \RF|register5|dataOut [10])))) # (!\RF|muxA|output~7_combout  & (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [10]))))

	.dataa(\RF|muxA|output~7_combout ),
	.datab(\RF|muxA|output~6_combout ),
	.datac(\RF|register4|dataOut [10]),
	.datad(\RF|register5|dataOut [10]),
	.cin(gnd),
	.combout(\RF|muxA|output[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[10]~30 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \RF|register3|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[10] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \RF|register2|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[10] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \RF|muxA|output[10]~29 (
// Equation(s):
// \RF|muxA|output[10]~29_combout  = (\RF|muxA|output~4_combout  & ((\RF|register2|dataOut [10]) # ((\RF|register3|dataOut [10] & \RF|muxA|output~3_combout )))) # (!\RF|muxA|output~4_combout  & (\RF|register3|dataOut [10] & ((\RF|muxA|output~3_combout ))))

	.dataa(\RF|muxA|output~4_combout ),
	.datab(\RF|register3|dataOut [10]),
	.datac(\RF|register2|dataOut [10]),
	.datad(\RF|muxA|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[10]~29 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \RF|muxA|output[10] (
// Equation(s):
// \RF|muxA|output [10] = (\RF|muxA|output[10]~28_combout ) # ((\RF|muxA|output[10]~31_combout ) # ((\RF|muxA|output[10]~30_combout ) # (\RF|muxA|output[10]~29_combout )))

	.dataa(\RF|muxA|output[10]~28_combout ),
	.datab(\RF|muxA|output[10]~31_combout ),
	.datac(\RF|muxA|output[10]~30_combout ),
	.datad(\RF|muxA|output[10]~29_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [10]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[10] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \Register_A|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[10]~5_combout ),
	.asdata(\RF|muxA|output [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[10] .is_wysiwyg = "true";
defparam \Register_A|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \alu_A_mux|output~10 (
// Equation(s):
// \alu_A_mux|output~10_combout  = (!\alu_a_sel[0]~input_o  & ((\alu_a_sel[1]~input_o  & (\Register_A|dataOut [10])) # (!\alu_a_sel[1]~input_o  & ((\PC|dataOut [10])))))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\Register_A|dataOut [10]),
	.datad(\PC|dataOut [10]),
	.cin(gnd),
	.combout(\alu_A_mux|output~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~10 .lut_mask = 16'h3120;
defparam \alu_A_mux|output~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \alu_A_mux|output~11 (
// Equation(s):
// \alu_A_mux|output~11_combout  = (\alu_A_mux|output~10_combout ) # ((!\alu_a_sel[1]~input_o  & (\alu_a_sel[0]~input_o  & \IR|dataOut [5])))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\IR|dataOut [5]),
	.datad(\alu_A_mux|output~10_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~11 .lut_mask = 16'hFF40;
defparam \alu_A_mux|output~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \alu_B_mux|output~5 (
// Equation(s):
// \alu_B_mux|output~5_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & ((\IR|dataOut [5]))) # (!\alu_b_sel[1]~input_o  & (\Register_B|dataOut [10]))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\Register_B|dataOut [10]),
	.datad(\IR|dataOut [5]),
	.cin(gnd),
	.combout(\alu_B_mux|output~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~5 .lut_mask = 16'h5410;
defparam \alu_B_mux|output~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \ALU_1|rc[10]~4 (
// Equation(s):
// \ALU_1|rc[10]~4_combout  = (\ALU_1|rc[15]~2_combout  & (((!\alu_B_mux|output~5_combout  & !\alu_B_mux|output~0_combout )) # (!\alu_A_mux|output~11_combout )))

	.dataa(\alu_A_mux|output~11_combout ),
	.datab(\alu_B_mux|output~5_combout ),
	.datac(\alu_B_mux|output~0_combout ),
	.datad(\ALU_1|rc[15]~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[10]~4 .lut_mask = 16'h5700;
defparam \ALU_1|rc[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \ALU_1|add1|adder7|adder2|cout~0 (
// Equation(s):
// \ALU_1|add1|adder7|adder2|cout~0_combout  = (\alu_A_mux|output~13_combout  & ((\alu_B_mux|output~0_combout ) # ((\alu_B_mux|output~6_combout ) # (\ALU_1|add1|adder7|adder1|cout~0_combout )))) # (!\alu_A_mux|output~13_combout  & 
// (\ALU_1|add1|adder7|adder1|cout~0_combout  & ((\alu_B_mux|output~0_combout ) # (\alu_B_mux|output~6_combout ))))

	.dataa(\alu_B_mux|output~0_combout ),
	.datab(\alu_A_mux|output~13_combout ),
	.datac(\alu_B_mux|output~6_combout ),
	.datad(\ALU_1|add1|adder7|adder1|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder7|adder2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder7|adder2|cout~0 .lut_mask = 16'hFEC8;
defparam \ALU_1|add1|adder7|adder2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \ALU_1|add1|adder7|adder3|s (
// Equation(s):
// \ALU_1|add1|adder7|adder3|s~combout  = \alu_A_mux|output~11_combout  $ (\ALU_1|add1|adder7|adder2|cout~0_combout  $ (((\alu_B_mux|output~5_combout ) # (\alu_B_mux|output~0_combout ))))

	.dataa(\alu_A_mux|output~11_combout ),
	.datab(\alu_B_mux|output~5_combout ),
	.datac(\alu_B_mux|output~0_combout ),
	.datad(\ALU_1|add1|adder7|adder2|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder7|adder3|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder7|adder3|s .lut_mask = 16'hA956;
defparam \ALU_1|add1|adder7|adder3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \Register_A|dataOut[10]~5 (
// Equation(s):
// \Register_A|dataOut[10]~5_combout  = (\ALU_1|rc[15]~1_combout  & (\ALU_1|rc[10]~4_combout )) # (!\ALU_1|rc[15]~1_combout  & ((\ALU_1|add1|adder7|adder3|s~combout )))

	.dataa(\ALU_1|rc[10]~4_combout ),
	.datab(\ALU_1|rc[15]~1_combout ),
	.datac(gnd),
	.datad(\ALU_1|add1|adder7|adder3|s~combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[10]~5 .lut_mask = 16'hBB88;
defparam \Register_A|dataOut[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \ALU_register|data~11 (
// Equation(s):
// \ALU_register|data~11_combout  = (!\reset~input_o  & \Register_A|dataOut[10]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Register_A|dataOut[10]~5_combout ),
	.cin(gnd),
	.combout(\ALU_register|data~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~11 .lut_mask = 16'h0F00;
defparam \ALU_register|data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \ALU_register|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[10] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \rf_data_mux|output~5 (
// Equation(s):
// \rf_data_mux|output~5_combout  = (!\reg_data_crtl[0]~input_o  & ((\reg_data_crtl[1]~input_o  & ((\ALU_register|dataOut [10]))) # (!\reg_data_crtl[1]~input_o  & (\Memory_data|dataOut [10]))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\reg_data_crtl[1]~input_o ),
	.datac(\Memory_data|dataOut [10]),
	.datad(\ALU_register|dataOut [10]),
	.cin(gnd),
	.combout(\rf_data_mux|output~5_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output~5 .lut_mask = 16'h5410;
defparam \rf_data_mux|output~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \RF|register0|data~5 (
// Equation(s):
// \RF|register0|data~5_combout  = (!\reset~input_o  & \rf_data_mux|output~5_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\rf_data_mux|output~5_combout ),
	.cin(gnd),
	.combout(\RF|register0|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~5 .lut_mask = 16'h3300;
defparam \RF|register0|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \RF|register6|dataOut[10]~feeder (
// Equation(s):
// \RF|register6|dataOut[10]~feeder_combout  = \RF|register0|data~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF|register0|data~5_combout ),
	.cin(gnd),
	.combout(\RF|register6|dataOut[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register6|dataOut[10]~feeder .lut_mask = 16'hFF00;
defparam \RF|register6|dataOut[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \RF|register6|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register6|dataOut[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[10] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \RF|muxb|output[10]~27 (
// Equation(s):
// \RF|muxb|output[10]~27_combout  = (\RF|muxb|output~10_combout  & ((\RF|register7|dataOut [10]) # ((\RF|register6|dataOut [10] & \RF|muxb|output~9_combout )))) # (!\RF|muxb|output~10_combout  & (\RF|register6|dataOut [10] & (\RF|muxb|output~9_combout )))

	.dataa(\RF|muxb|output~10_combout ),
	.datab(\RF|register6|dataOut [10]),
	.datac(\RF|muxb|output~9_combout ),
	.datad(\RF|register7|dataOut [10]),
	.cin(gnd),
	.combout(\RF|muxb|output[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[10]~27 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \RF|muxb|output[10]~25 (
// Equation(s):
// \RF|muxb|output[10]~25_combout  = (\RF|register2|dataOut [10] & ((\RF|muxb|output~3_combout ) # ((\RF|muxb|output~4_combout  & \RF|register3|dataOut [10])))) # (!\RF|register2|dataOut [10] & (\RF|muxb|output~4_combout  & (\RF|register3|dataOut [10])))

	.dataa(\RF|register2|dataOut [10]),
	.datab(\RF|muxb|output~4_combout ),
	.datac(\RF|register3|dataOut [10]),
	.datad(\RF|muxb|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[10]~25 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \RF|muxb|output[10]~24 (
// Equation(s):
// \RF|muxb|output[10]~24_combout  = (\RF|muxb|output~1_combout  & (((\RF|register1|dataOut [10] & \RF|muxb|output~0_combout )))) # (!\RF|muxb|output~1_combout  & ((\RF|register0|dataOut [10]) # ((\RF|register1|dataOut [10] & \RF|muxb|output~0_combout ))))

	.dataa(\RF|muxb|output~1_combout ),
	.datab(\RF|register0|dataOut [10]),
	.datac(\RF|register1|dataOut [10]),
	.datad(\RF|muxb|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[10]~24 .lut_mask = 16'hF444;
defparam \RF|muxb|output[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \RF|muxb|output[10]~26 (
// Equation(s):
// \RF|muxb|output[10]~26_combout  = (\RF|register4|dataOut [10] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [10] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [10] & (((\RF|register5|dataOut [10] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [10]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [10]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[10]~26 .lut_mask = 16'hF888;
defparam \RF|muxb|output[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \RF|muxb|output[10] (
// Equation(s):
// \RF|muxb|output [10] = (\RF|muxb|output[10]~27_combout ) # ((\RF|muxb|output[10]~25_combout ) # ((\RF|muxb|output[10]~24_combout ) # (\RF|muxb|output[10]~26_combout )))

	.dataa(\RF|muxb|output[10]~27_combout ),
	.datab(\RF|muxb|output[10]~25_combout ),
	.datac(\RF|muxb|output[10]~24_combout ),
	.datad(\RF|muxb|output[10]~26_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [10]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[10] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \Register_B|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[10] .is_wysiwyg = "true";
defparam \Register_B|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \regA_regB_mem_data_in|output[10]~13 (
// Equation(s):
// \regA_regB_mem_data_in|output[10]~13_combout  = (\mem_data_in_mux_ctrl~input_o  & (\Register_B|dataOut [10])) # (!\mem_data_in_mux_ctrl~input_o  & ((\Register_A|dataOut [10])))

	.dataa(\mem_data_in_mux_ctrl~input_o ),
	.datab(gnd),
	.datac(\Register_B|dataOut [10]),
	.datad(\Register_A|dataOut [10]),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[10]~13 .lut_mask = 16'hF5A0;
defparam \regA_regB_mem_data_in|output[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \Memory_data|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[11] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \ALU_register|data~10 (
// Equation(s):
// \ALU_register|data~10_combout  = (!\reset~input_o  & \Register_A|dataOut[11]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Register_A|dataOut[11]~4_combout ),
	.cin(gnd),
	.combout(\ALU_register|data~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~10 .lut_mask = 16'h0F00;
defparam \ALU_register|data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \ALU_register|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[11] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \rf_data_mux|output~4 (
// Equation(s):
// \rf_data_mux|output~4_combout  = (!\reg_data_crtl[0]~input_o  & ((\reg_data_crtl[1]~input_o  & ((\ALU_register|dataOut [11]))) # (!\reg_data_crtl[1]~input_o  & (\Memory_data|dataOut [11]))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\reg_data_crtl[1]~input_o ),
	.datac(\Memory_data|dataOut [11]),
	.datad(\ALU_register|dataOut [11]),
	.cin(gnd),
	.combout(\rf_data_mux|output~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output~4 .lut_mask = 16'h5410;
defparam \rf_data_mux|output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \RF|register0|data~4 (
// Equation(s):
// \RF|register0|data~4_combout  = (\rf_data_mux|output~4_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rf_data_mux|output~4_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\RF|register0|data~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~4 .lut_mask = 16'h00F0;
defparam \RF|register0|data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \RF|register1|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[11] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \RF|register0|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[11] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \RF|muxb|output[11]~20 (
// Equation(s):
// \RF|muxb|output[11]~20_combout  = (\RF|muxb|output~1_combout  & (\RF|muxb|output~0_combout  & (\RF|register1|dataOut [11]))) # (!\RF|muxb|output~1_combout  & ((\RF|register0|dataOut [11]) # ((\RF|muxb|output~0_combout  & \RF|register1|dataOut [11]))))

	.dataa(\RF|muxb|output~1_combout ),
	.datab(\RF|muxb|output~0_combout ),
	.datac(\RF|register1|dataOut [11]),
	.datad(\RF|register0|dataOut [11]),
	.cin(gnd),
	.combout(\RF|muxb|output[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[11]~20 .lut_mask = 16'hD5C0;
defparam \RF|muxb|output[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \RF|register6|dataOut[11]~feeder (
// Equation(s):
// \RF|register6|dataOut[11]~feeder_combout  = \RF|register0|data~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF|register0|data~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF|register6|dataOut[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register6|dataOut[11]~feeder .lut_mask = 16'hF0F0;
defparam \RF|register6|dataOut[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \RF|register6|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register6|dataOut[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[11] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \PC|dataOut[11]~4 (
// Equation(s):
// \PC|dataOut[11]~4_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [11])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[11]~4_combout )))

	.dataa(\ALU_register|dataOut [11]),
	.datab(\Register_A|dataOut[11]~4_combout ),
	.datac(gnd),
	.datad(\pc_source_crtl~input_o ),
	.cin(gnd),
	.combout(\PC|dataOut[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[11]~4 .lut_mask = 16'hAACC;
defparam \PC|dataOut[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \PC|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[11]~4_combout ),
	.asdata(\rf_data_mux|output~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[11] .is_wysiwyg = "true";
defparam \PC|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \RF|register7|data~4 (
// Equation(s):
// \RF|register7|data~4_combout  = (\r7_select~input_o  & ((\PC|dataOut [11]))) # (!\r7_select~input_o  & (\rf_data_mux|output~4_combout ))

	.dataa(gnd),
	.datab(\rf_data_mux|output~4_combout ),
	.datac(\r7_select~input_o ),
	.datad(\PC|dataOut [11]),
	.cin(gnd),
	.combout(\RF|register7|data~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~4 .lut_mask = 16'hFC0C;
defparam \RF|register7|data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \RF|register7|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[11] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \RF|muxb|output[11]~23 (
// Equation(s):
// \RF|muxb|output[11]~23_combout  = (\RF|muxb|output~9_combout  & ((\RF|register6|dataOut [11]) # ((\RF|muxb|output~10_combout  & \RF|register7|dataOut [11])))) # (!\RF|muxb|output~9_combout  & (((\RF|muxb|output~10_combout  & \RF|register7|dataOut [11]))))

	.dataa(\RF|muxb|output~9_combout ),
	.datab(\RF|register6|dataOut [11]),
	.datac(\RF|muxb|output~10_combout ),
	.datad(\RF|register7|dataOut [11]),
	.cin(gnd),
	.combout(\RF|muxb|output[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[11]~23 .lut_mask = 16'hF888;
defparam \RF|muxb|output[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \RF|register4|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[11] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \RF|register5|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[11] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \RF|muxb|output[11]~22 (
// Equation(s):
// \RF|muxb|output[11]~22_combout  = (\RF|register4|dataOut [11] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [11] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [11] & (((\RF|register5|dataOut [11] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [11]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [11]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[11]~22 .lut_mask = 16'hF888;
defparam \RF|muxb|output[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N31
dffeas \RF|register2|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[11] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \RF|register3|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[11] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \RF|muxb|output[11]~21 (
// Equation(s):
// \RF|muxb|output[11]~21_combout  = (\RF|register2|dataOut [11] & ((\RF|muxb|output~3_combout ) # ((\RF|muxb|output~4_combout  & \RF|register3|dataOut [11])))) # (!\RF|register2|dataOut [11] & (\RF|muxb|output~4_combout  & (\RF|register3|dataOut [11])))

	.dataa(\RF|register2|dataOut [11]),
	.datab(\RF|muxb|output~4_combout ),
	.datac(\RF|register3|dataOut [11]),
	.datad(\RF|muxb|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[11]~21 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \RF|muxb|output[11] (
// Equation(s):
// \RF|muxb|output [11] = (\RF|muxb|output[11]~20_combout ) # ((\RF|muxb|output[11]~23_combout ) # ((\RF|muxb|output[11]~22_combout ) # (\RF|muxb|output[11]~21_combout )))

	.dataa(\RF|muxb|output[11]~20_combout ),
	.datab(\RF|muxb|output[11]~23_combout ),
	.datac(\RF|muxb|output[11]~22_combout ),
	.datad(\RF|muxb|output[11]~21_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [11]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[11] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \Register_B|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[11] .is_wysiwyg = "true";
defparam \Register_B|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \alu_B_mux|output~4 (
// Equation(s):
// \alu_B_mux|output~4_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & ((\IR|dataOut [5]))) # (!\alu_b_sel[1]~input_o  & (\Register_B|dataOut [11]))))

	.dataa(\alu_b_sel[1]~input_o ),
	.datab(\Register_B|dataOut [11]),
	.datac(\alu_b_sel[0]~input_o ),
	.datad(\IR|dataOut [5]),
	.cin(gnd),
	.combout(\alu_B_mux|output~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~4 .lut_mask = 16'h0E04;
defparam \alu_B_mux|output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \alu_A_mux|output~8 (
// Equation(s):
// \alu_A_mux|output~8_combout  = (!\alu_a_sel[0]~input_o  & ((\alu_a_sel[1]~input_o  & (\Register_A|dataOut [11])) # (!\alu_a_sel[1]~input_o  & ((\PC|dataOut [11])))))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\alu_a_sel[1]~input_o ),
	.datac(\Register_A|dataOut [11]),
	.datad(\PC|dataOut [11]),
	.cin(gnd),
	.combout(\alu_A_mux|output~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~8 .lut_mask = 16'h5140;
defparam \alu_A_mux|output~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \alu_A_mux|output~9 (
// Equation(s):
// \alu_A_mux|output~9_combout  = (\alu_A_mux|output~8_combout ) # ((\alu_a_sel[0]~input_o  & (\IR|dataOut [5] & !\alu_a_sel[1]~input_o )))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\IR|dataOut [5]),
	.datac(\alu_a_sel[1]~input_o ),
	.datad(\alu_A_mux|output~8_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~9 .lut_mask = 16'hFF08;
defparam \alu_A_mux|output~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \Register_A|dataOut[11]~20 (
// Equation(s):
// \Register_A|dataOut[11]~20_combout  = (\alu_A_mux|output~9_combout  & (\ALU_1|rc[15]~1_combout  $ (((\alu_B_mux|output~4_combout ) # (\alu_B_mux|output~0_combout ))))) # (!\alu_A_mux|output~9_combout  & ((\ALU_1|rc[15]~1_combout ) # 
// ((!\alu_B_mux|output~4_combout  & !\alu_B_mux|output~0_combout ))))

	.dataa(\alu_B_mux|output~4_combout ),
	.datab(\alu_A_mux|output~9_combout ),
	.datac(\alu_B_mux|output~0_combout ),
	.datad(\ALU_1|rc[15]~1_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[11]~20 .lut_mask = 16'h37C9;
defparam \Register_A|dataOut[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \ALU_1|add1|adder7|adder3|cout~0 (
// Equation(s):
// \ALU_1|add1|adder7|adder3|cout~0_combout  = (\alu_A_mux|output~11_combout  & ((\alu_B_mux|output~0_combout ) # ((\alu_B_mux|output~5_combout ) # (\ALU_1|add1|adder7|adder2|cout~0_combout )))) # (!\alu_A_mux|output~11_combout  & 
// (\ALU_1|add1|adder7|adder2|cout~0_combout  & ((\alu_B_mux|output~0_combout ) # (\alu_B_mux|output~5_combout ))))

	.dataa(\alu_B_mux|output~0_combout ),
	.datab(\alu_A_mux|output~11_combout ),
	.datac(\alu_B_mux|output~5_combout ),
	.datad(\ALU_1|add1|adder7|adder2|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder7|adder3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder7|adder3|cout~0 .lut_mask = 16'hFEC8;
defparam \ALU_1|add1|adder7|adder3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \Register_A|dataOut[11]~4 (
// Equation(s):
// \Register_A|dataOut[11]~4_combout  = (\ALU_1|rc[15]~1_combout  & (\ALU_1|rc[15]~2_combout  & (\Register_A|dataOut[11]~20_combout ))) # (!\ALU_1|rc[15]~1_combout  & ((\Register_A|dataOut[11]~20_combout  $ (!\ALU_1|add1|adder7|adder3|cout~0_combout ))))

	.dataa(\ALU_1|rc[15]~2_combout ),
	.datab(\Register_A|dataOut[11]~20_combout ),
	.datac(\ALU_1|add1|adder7|adder3|cout~0_combout ),
	.datad(\ALU_1|rc[15]~1_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[11]~4 .lut_mask = 16'h88C3;
defparam \Register_A|dataOut[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \Register_A|dataOut[11]~feeder (
// Equation(s):
// \Register_A|dataOut[11]~feeder_combout  = \Register_A|dataOut[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_A|dataOut[11]~4_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[11]~feeder .lut_mask = 16'hFF00;
defparam \Register_A|dataOut[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \RF|muxA|output[11]~27 (
// Equation(s):
// \RF|muxA|output[11]~27_combout  = (\RF|muxA|output~10_combout  & ((\RF|register6|dataOut [11]) # ((\RF|register7|dataOut [11] & \RF|muxA|output~9_combout )))) # (!\RF|muxA|output~10_combout  & (\RF|register7|dataOut [11] & (\RF|muxA|output~9_combout )))

	.dataa(\RF|muxA|output~10_combout ),
	.datab(\RF|register7|dataOut [11]),
	.datac(\RF|muxA|output~9_combout ),
	.datad(\RF|register6|dataOut [11]),
	.cin(gnd),
	.combout(\RF|muxA|output[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[11]~27 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \RF|muxA|output[11]~26 (
// Equation(s):
// \RF|muxA|output[11]~26_combout  = (\RF|muxA|output~7_combout  & ((\RF|register4|dataOut [11]) # ((\RF|muxA|output~6_combout  & \RF|register5|dataOut [11])))) # (!\RF|muxA|output~7_combout  & (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [11]))))

	.dataa(\RF|muxA|output~7_combout ),
	.datab(\RF|muxA|output~6_combout ),
	.datac(\RF|register4|dataOut [11]),
	.datad(\RF|register5|dataOut [11]),
	.cin(gnd),
	.combout(\RF|muxA|output[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[11]~26 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \RF|muxA|output[11]~25 (
// Equation(s):
// \RF|muxA|output[11]~25_combout  = (\RF|register3|dataOut [11] & ((\RF|muxA|output~3_combout ) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [11])))) # (!\RF|register3|dataOut [11] & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [11])))

	.dataa(\RF|register3|dataOut [11]),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [11]),
	.datad(\RF|muxA|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[11]~25 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \RF|muxA|output[11]~24 (
// Equation(s):
// \RF|muxA|output[11]~24_combout  = (\RF|muxA|output~1_combout  & (\RF|register1|dataOut [11] & ((\RF|muxA|output~0_combout )))) # (!\RF|muxA|output~1_combout  & ((\RF|register0|dataOut [11]) # ((\RF|register1|dataOut [11] & \RF|muxA|output~0_combout ))))

	.dataa(\RF|muxA|output~1_combout ),
	.datab(\RF|register1|dataOut [11]),
	.datac(\RF|register0|dataOut [11]),
	.datad(\RF|muxA|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[11]~24 .lut_mask = 16'hDC50;
defparam \RF|muxA|output[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \RF|muxA|output[11] (
// Equation(s):
// \RF|muxA|output [11] = (\RF|muxA|output[11]~27_combout ) # ((\RF|muxA|output[11]~26_combout ) # ((\RF|muxA|output[11]~25_combout ) # (\RF|muxA|output[11]~24_combout )))

	.dataa(\RF|muxA|output[11]~27_combout ),
	.datab(\RF|muxA|output[11]~26_combout ),
	.datac(\RF|muxA|output[11]~25_combout ),
	.datad(\RF|muxA|output[11]~24_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [11]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[11] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N11
dffeas \Register_A|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[11]~feeder_combout ),
	.asdata(\RF|muxA|output [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[11] .is_wysiwyg = "true";
defparam \Register_A|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \regA_regB_mem_data_in|output[11]~15 (
// Equation(s):
// \regA_regB_mem_data_in|output[11]~15_combout  = (\mem_data_in_mux_ctrl~input_o  & ((\Register_B|dataOut [11]))) # (!\mem_data_in_mux_ctrl~input_o  & (\Register_A|dataOut [11]))

	.dataa(gnd),
	.datab(\Register_A|dataOut [11]),
	.datac(\Register_B|dataOut [11]),
	.datad(\mem_data_in_mux_ctrl~input_o ),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[11]~15 .lut_mask = 16'hF0CC;
defparam \regA_regB_mem_data_in|output[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \alu_B_mux|output~3 (
// Equation(s):
// \alu_B_mux|output~3_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & (\IR|dataOut [5])) # (!\alu_b_sel[1]~input_o  & ((\Register_B|dataOut [12])))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\IR|dataOut [5]),
	.datad(\Register_B|dataOut [12]),
	.cin(gnd),
	.combout(\alu_B_mux|output~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~3 .lut_mask = 16'h5140;
defparam \alu_B_mux|output~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \PC|dataOut[12]~3 (
// Equation(s):
// \PC|dataOut[12]~3_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [12])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[12]~3_combout )))

	.dataa(\pc_source_crtl~input_o ),
	.datab(\ALU_register|dataOut [12]),
	.datac(gnd),
	.datad(\Register_A|dataOut[12]~3_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[12]~3 .lut_mask = 16'hDD88;
defparam \PC|dataOut[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \PC|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[12]~3_combout ),
	.asdata(\rf_data_mux|output~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[12] .is_wysiwyg = "true";
defparam \PC|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \Register_A|dataOut[12]~feeder (
// Equation(s):
// \Register_A|dataOut[12]~feeder_combout  = \Register_A|dataOut[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_A|dataOut[12]~3_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[12]~feeder .lut_mask = 16'hFF00;
defparam \Register_A|dataOut[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \RF|register4|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[12] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \RF|register5|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[12] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \RF|muxA|output[12]~22 (
// Equation(s):
// \RF|muxA|output[12]~22_combout  = (\RF|muxA|output~7_combout  & ((\RF|register4|dataOut [12]) # ((\RF|muxA|output~6_combout  & \RF|register5|dataOut [12])))) # (!\RF|muxA|output~7_combout  & (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [12]))))

	.dataa(\RF|muxA|output~7_combout ),
	.datab(\RF|muxA|output~6_combout ),
	.datac(\RF|register4|dataOut [12]),
	.datad(\RF|register5|dataOut [12]),
	.cin(gnd),
	.combout(\RF|muxA|output[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[12]~22 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N3
dffeas \RF|register2|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[12] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \RF|muxA|output[12]~21 (
// Equation(s):
// \RF|muxA|output[12]~21_combout  = (\RF|register3|dataOut [12] & ((\RF|muxA|output~3_combout ) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [12])))) # (!\RF|register3|dataOut [12] & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [12])))

	.dataa(\RF|register3|dataOut [12]),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [12]),
	.datad(\RF|muxA|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[12]~21 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \RF|register7|data~3 (
// Equation(s):
// \RF|register7|data~3_combout  = (\r7_select~input_o  & ((\PC|dataOut [12]))) # (!\r7_select~input_o  & (\rf_data_mux|output~3_combout ))

	.dataa(\rf_data_mux|output~3_combout ),
	.datab(\r7_select~input_o ),
	.datac(\PC|dataOut [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF|register7|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~3 .lut_mask = 16'hE2E2;
defparam \RF|register7|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \RF|register7|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[12] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \RF|register6|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register0|data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[12] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \RF|muxA|output[12]~23 (
// Equation(s):
// \RF|muxA|output[12]~23_combout  = (\RF|register7|dataOut [12] & ((\RF|muxA|output~9_combout ) # ((\RF|register6|dataOut [12] & \RF|muxA|output~10_combout )))) # (!\RF|register7|dataOut [12] & (\RF|register6|dataOut [12] & (\RF|muxA|output~10_combout )))

	.dataa(\RF|register7|dataOut [12]),
	.datab(\RF|register6|dataOut [12]),
	.datac(\RF|muxA|output~10_combout ),
	.datad(\RF|muxA|output~9_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[12]~23 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \RF|register0|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[12] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \RF|register1|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[12] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \RF|muxA|output[12]~20 (
// Equation(s):
// \RF|muxA|output[12]~20_combout  = (\RF|muxA|output~1_combout  & (\RF|muxA|output~0_combout  & ((\RF|register1|dataOut [12])))) # (!\RF|muxA|output~1_combout  & ((\RF|register0|dataOut [12]) # ((\RF|muxA|output~0_combout  & \RF|register1|dataOut [12]))))

	.dataa(\RF|muxA|output~1_combout ),
	.datab(\RF|muxA|output~0_combout ),
	.datac(\RF|register0|dataOut [12]),
	.datad(\RF|register1|dataOut [12]),
	.cin(gnd),
	.combout(\RF|muxA|output[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[12]~20 .lut_mask = 16'hDC50;
defparam \RF|muxA|output[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \RF|muxA|output[12] (
// Equation(s):
// \RF|muxA|output [12] = (\RF|muxA|output[12]~22_combout ) # ((\RF|muxA|output[12]~21_combout ) # ((\RF|muxA|output[12]~23_combout ) # (\RF|muxA|output[12]~20_combout )))

	.dataa(\RF|muxA|output[12]~22_combout ),
	.datab(\RF|muxA|output[12]~21_combout ),
	.datac(\RF|muxA|output[12]~23_combout ),
	.datad(\RF|muxA|output[12]~20_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [12]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[12] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \Register_A|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[12]~feeder_combout ),
	.asdata(\RF|muxA|output [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[12] .is_wysiwyg = "true";
defparam \Register_A|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \alu_A_mux|output~6 (
// Equation(s):
// \alu_A_mux|output~6_combout  = (!\alu_a_sel[0]~input_o  & ((\alu_a_sel[1]~input_o  & ((\Register_A|dataOut [12]))) # (!\alu_a_sel[1]~input_o  & (\PC|dataOut [12]))))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\alu_a_sel[1]~input_o ),
	.datac(\PC|dataOut [12]),
	.datad(\Register_A|dataOut [12]),
	.cin(gnd),
	.combout(\alu_A_mux|output~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~6 .lut_mask = 16'h5410;
defparam \alu_A_mux|output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \alu_A_mux|output~7 (
// Equation(s):
// \alu_A_mux|output~7_combout  = (\alu_A_mux|output~6_combout ) # ((!\alu_a_sel[1]~input_o  & (\IR|dataOut [5] & \alu_a_sel[0]~input_o )))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\IR|dataOut [5]),
	.datac(\alu_a_sel[0]~input_o ),
	.datad(\alu_A_mux|output~6_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~7 .lut_mask = 16'hFF40;
defparam \alu_A_mux|output~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \Register_A|dataOut[12]~19 (
// Equation(s):
// \Register_A|dataOut[12]~19_combout  = (\ALU_1|rc[15]~1_combout  & (((!\alu_B_mux|output~0_combout  & !\alu_B_mux|output~3_combout )) # (!\alu_A_mux|output~7_combout ))) # (!\ALU_1|rc[15]~1_combout  & (\alu_A_mux|output~7_combout  $ 
// (((!\alu_B_mux|output~0_combout  & !\alu_B_mux|output~3_combout )))))

	.dataa(\ALU_1|rc[15]~1_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\alu_B_mux|output~3_combout ),
	.datad(\alu_A_mux|output~7_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[12]~19 .lut_mask = 16'h56AB;
defparam \Register_A|dataOut[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \ALU_1|add1|adder7|adder4|cout~0 (
// Equation(s):
// \ALU_1|add1|adder7|adder4|cout~0_combout  = (\alu_A_mux|output~9_combout  & ((\alu_B_mux|output~4_combout ) # ((\alu_B_mux|output~0_combout ) # (\ALU_1|add1|adder7|adder3|cout~0_combout )))) # (!\alu_A_mux|output~9_combout  & 
// (\ALU_1|add1|adder7|adder3|cout~0_combout  & ((\alu_B_mux|output~4_combout ) # (\alu_B_mux|output~0_combout ))))

	.dataa(\alu_B_mux|output~4_combout ),
	.datab(\alu_A_mux|output~9_combout ),
	.datac(\alu_B_mux|output~0_combout ),
	.datad(\ALU_1|add1|adder7|adder3|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder7|adder4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder7|adder4|cout~0 .lut_mask = 16'hFEC8;
defparam \ALU_1|add1|adder7|adder4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \Register_A|dataOut[12]~3 (
// Equation(s):
// \Register_A|dataOut[12]~3_combout  = (\ALU_1|rc[15]~1_combout  & (\Register_A|dataOut[12]~19_combout  & (\ALU_1|rc[15]~2_combout ))) # (!\ALU_1|rc[15]~1_combout  & (\Register_A|dataOut[12]~19_combout  $ (((!\ALU_1|add1|adder7|adder4|cout~0_combout )))))

	.dataa(\Register_A|dataOut[12]~19_combout ),
	.datab(\ALU_1|rc[15]~1_combout ),
	.datac(\ALU_1|rc[15]~2_combout ),
	.datad(\ALU_1|add1|adder7|adder4|cout~0_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[12]~3 .lut_mask = 16'hA291;
defparam \Register_A|dataOut[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \ALU_register|data~9 (
// Equation(s):
// \ALU_register|data~9_combout  = (!\reset~input_o  & \Register_A|dataOut[12]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Register_A|dataOut[12]~3_combout ),
	.cin(gnd),
	.combout(\ALU_register|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~9 .lut_mask = 16'h0F00;
defparam \ALU_register|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \ALU_register|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[12] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N23
dffeas \Memory_data|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[12] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \rf_data_mux|output~3 (
// Equation(s):
// \rf_data_mux|output~3_combout  = (!\reg_data_crtl[0]~input_o  & ((\reg_data_crtl[1]~input_o  & (\ALU_register|dataOut [12])) # (!\reg_data_crtl[1]~input_o  & ((\Memory_data|dataOut [12])))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\reg_data_crtl[1]~input_o ),
	.datac(\ALU_register|dataOut [12]),
	.datad(\Memory_data|dataOut [12]),
	.cin(gnd),
	.combout(\rf_data_mux|output~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output~3 .lut_mask = 16'h5140;
defparam \rf_data_mux|output~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \RF|register0|data~3 (
// Equation(s):
// \RF|register0|data~3_combout  = (\rf_data_mux|output~3_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rf_data_mux|output~3_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\RF|register0|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~3 .lut_mask = 16'h00F0;
defparam \RF|register0|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \RF|register3|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[12] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \RF|muxb|output[12]~17 (
// Equation(s):
// \RF|muxb|output[12]~17_combout  = (\RF|muxb|output~3_combout  & ((\RF|register2|dataOut [12]) # ((\RF|muxb|output~4_combout  & \RF|register3|dataOut [12])))) # (!\RF|muxb|output~3_combout  & (\RF|muxb|output~4_combout  & (\RF|register3|dataOut [12])))

	.dataa(\RF|muxb|output~3_combout ),
	.datab(\RF|muxb|output~4_combout ),
	.datac(\RF|register3|dataOut [12]),
	.datad(\RF|register2|dataOut [12]),
	.cin(gnd),
	.combout(\RF|muxb|output[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[12]~17 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \RF|muxb|output[12]~18 (
// Equation(s):
// \RF|muxb|output[12]~18_combout  = (\RF|register4|dataOut [12] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [12] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [12] & (((\RF|register5|dataOut [12] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [12]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [12]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[12]~18 .lut_mask = 16'hF888;
defparam \RF|muxb|output[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \RF|muxb|output[12]~16 (
// Equation(s):
// \RF|muxb|output[12]~16_combout  = (\RF|register0|dataOut [12] & (((\RF|muxb|output~0_combout  & \RF|register1|dataOut [12])) # (!\RF|muxb|output~1_combout ))) # (!\RF|register0|dataOut [12] & (\RF|muxb|output~0_combout  & (\RF|register1|dataOut [12])))

	.dataa(\RF|register0|dataOut [12]),
	.datab(\RF|muxb|output~0_combout ),
	.datac(\RF|register1|dataOut [12]),
	.datad(\RF|muxb|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[12]~16 .lut_mask = 16'hC0EA;
defparam \RF|muxb|output[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \RF|muxb|output[12]~19 (
// Equation(s):
// \RF|muxb|output[12]~19_combout  = (\RF|muxb|output~9_combout  & ((\RF|register6|dataOut [12]) # ((\RF|muxb|output~10_combout  & \RF|register7|dataOut [12])))) # (!\RF|muxb|output~9_combout  & (((\RF|muxb|output~10_combout  & \RF|register7|dataOut [12]))))

	.dataa(\RF|muxb|output~9_combout ),
	.datab(\RF|register6|dataOut [12]),
	.datac(\RF|muxb|output~10_combout ),
	.datad(\RF|register7|dataOut [12]),
	.cin(gnd),
	.combout(\RF|muxb|output[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[12]~19 .lut_mask = 16'hF888;
defparam \RF|muxb|output[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \RF|muxb|output[12] (
// Equation(s):
// \RF|muxb|output [12] = (\RF|muxb|output[12]~17_combout ) # ((\RF|muxb|output[12]~18_combout ) # ((\RF|muxb|output[12]~16_combout ) # (\RF|muxb|output[12]~19_combout )))

	.dataa(\RF|muxb|output[12]~17_combout ),
	.datab(\RF|muxb|output[12]~18_combout ),
	.datac(\RF|muxb|output[12]~16_combout ),
	.datad(\RF|muxb|output[12]~19_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [12]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[12] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \Register_B|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[12] .is_wysiwyg = "true";
defparam \Register_B|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \regA_regB_mem_data_in|output[12]~0 (
// Equation(s):
// \regA_regB_mem_data_in|output[12]~0_combout  = (\mem_data_in_mux_ctrl~input_o  & (\Register_B|dataOut [12])) # (!\mem_data_in_mux_ctrl~input_o  & ((\Register_A|dataOut [12])))

	.dataa(\mem_data_in_mux_ctrl~input_o ),
	.datab(gnd),
	.datac(\Register_B|dataOut [12]),
	.datad(\Register_A|dataOut [12]),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[12]~0 .lut_mask = 16'hF5A0;
defparam \regA_regB_mem_data_in|output[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \Memory_data|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[13] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \alu_B_mux|output~2 (
// Equation(s):
// \alu_B_mux|output~2_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & (\IR|dataOut [5])) # (!\alu_b_sel[1]~input_o  & ((\Register_B|dataOut [13])))))

	.dataa(\alu_b_sel[1]~input_o ),
	.datab(\IR|dataOut [5]),
	.datac(\alu_b_sel[0]~input_o ),
	.datad(\Register_B|dataOut [13]),
	.cin(gnd),
	.combout(\alu_B_mux|output~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~2 .lut_mask = 16'h0D08;
defparam \alu_B_mux|output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \Register_A|dataOut[13]~feeder (
// Equation(s):
// \Register_A|dataOut[13]~feeder_combout  = \Register_A|dataOut[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_A|dataOut[13]~2_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[13]~feeder .lut_mask = 16'hFF00;
defparam \Register_A|dataOut[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \RF|register2|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[13] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \RF|muxA|output[13]~17 (
// Equation(s):
// \RF|muxA|output[13]~17_combout  = (\RF|muxA|output~3_combout  & ((\RF|register3|dataOut [13]) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [13])))) # (!\RF|muxA|output~3_combout  & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [13])))

	.dataa(\RF|muxA|output~3_combout ),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [13]),
	.datad(\RF|register3|dataOut [13]),
	.cin(gnd),
	.combout(\RF|muxA|output[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[13]~17 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \RF|register1|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[13] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \RF|register0|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[13] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \RF|muxA|output[13]~16 (
// Equation(s):
// \RF|muxA|output[13]~16_combout  = (\RF|muxA|output~1_combout  & (\RF|register1|dataOut [13] & ((\RF|muxA|output~0_combout )))) # (!\RF|muxA|output~1_combout  & ((\RF|register0|dataOut [13]) # ((\RF|register1|dataOut [13] & \RF|muxA|output~0_combout ))))

	.dataa(\RF|muxA|output~1_combout ),
	.datab(\RF|register1|dataOut [13]),
	.datac(\RF|register0|dataOut [13]),
	.datad(\RF|muxA|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[13]~16 .lut_mask = 16'hDC50;
defparam \RF|muxA|output[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \RF|register5|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[13] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \RF|register4|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[13] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \RF|muxA|output[13]~18 (
// Equation(s):
// \RF|muxA|output[13]~18_combout  = (\RF|register5|dataOut [13] & ((\RF|muxA|output~6_combout ) # ((\RF|register4|dataOut [13] & \RF|muxA|output~7_combout )))) # (!\RF|register5|dataOut [13] & (((\RF|register4|dataOut [13] & \RF|muxA|output~7_combout ))))

	.dataa(\RF|register5|dataOut [13]),
	.datab(\RF|muxA|output~6_combout ),
	.datac(\RF|register4|dataOut [13]),
	.datad(\RF|muxA|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[13]~18 .lut_mask = 16'hF888;
defparam \RF|muxA|output[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \PC|dataOut[13]~2 (
// Equation(s):
// \PC|dataOut[13]~2_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [13])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[13]~2_combout )))

	.dataa(\pc_source_crtl~input_o ),
	.datab(\ALU_register|dataOut [13]),
	.datac(gnd),
	.datad(\Register_A|dataOut[13]~2_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[13]~2 .lut_mask = 16'hDD88;
defparam \PC|dataOut[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \PC|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[13]~2_combout ),
	.asdata(\rf_data_mux|output~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[13] .is_wysiwyg = "true";
defparam \PC|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \RF|register7|data~2 (
// Equation(s):
// \RF|register7|data~2_combout  = (\r7_select~input_o  & ((\PC|dataOut [13]))) # (!\r7_select~input_o  & (\rf_data_mux|output~2_combout ))

	.dataa(gnd),
	.datab(\r7_select~input_o ),
	.datac(\rf_data_mux|output~2_combout ),
	.datad(\PC|dataOut [13]),
	.cin(gnd),
	.combout(\RF|register7|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~2 .lut_mask = 16'hFC30;
defparam \RF|register7|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \RF|register7|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[13] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \RF|register6|dataOut[13]~feeder (
// Equation(s):
// \RF|register6|dataOut[13]~feeder_combout  = \RF|register0|data~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF|register0|data~2_combout ),
	.cin(gnd),
	.combout(\RF|register6|dataOut[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register6|dataOut[13]~feeder .lut_mask = 16'hFF00;
defparam \RF|register6|dataOut[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \RF|register6|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register6|dataOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[13] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \RF|muxA|output[13]~19 (
// Equation(s):
// \RF|muxA|output[13]~19_combout  = (\RF|register7|dataOut [13] & ((\RF|muxA|output~9_combout ) # ((\RF|register6|dataOut [13] & \RF|muxA|output~10_combout )))) # (!\RF|register7|dataOut [13] & (\RF|register6|dataOut [13] & (\RF|muxA|output~10_combout )))

	.dataa(\RF|register7|dataOut [13]),
	.datab(\RF|register6|dataOut [13]),
	.datac(\RF|muxA|output~10_combout ),
	.datad(\RF|muxA|output~9_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[13]~19 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \RF|muxA|output[13] (
// Equation(s):
// \RF|muxA|output [13] = (\RF|muxA|output[13]~17_combout ) # ((\RF|muxA|output[13]~16_combout ) # ((\RF|muxA|output[13]~18_combout ) # (\RF|muxA|output[13]~19_combout )))

	.dataa(\RF|muxA|output[13]~17_combout ),
	.datab(\RF|muxA|output[13]~16_combout ),
	.datac(\RF|muxA|output[13]~18_combout ),
	.datad(\RF|muxA|output[13]~19_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [13]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[13] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \Register_A|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[13]~feeder_combout ),
	.asdata(\RF|muxA|output [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[13] .is_wysiwyg = "true";
defparam \Register_A|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \alu_A_mux|output~4 (
// Equation(s):
// \alu_A_mux|output~4_combout  = (!\alu_a_sel[0]~input_o  & ((\alu_a_sel[1]~input_o  & (\Register_A|dataOut [13])) # (!\alu_a_sel[1]~input_o  & ((\PC|dataOut [13])))))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\alu_a_sel[1]~input_o ),
	.datac(\Register_A|dataOut [13]),
	.datad(\PC|dataOut [13]),
	.cin(gnd),
	.combout(\alu_A_mux|output~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~4 .lut_mask = 16'h5140;
defparam \alu_A_mux|output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \alu_A_mux|output~5 (
// Equation(s):
// \alu_A_mux|output~5_combout  = (\alu_A_mux|output~4_combout ) # ((!\alu_a_sel[1]~input_o  & (\IR|dataOut [5] & \alu_a_sel[0]~input_o )))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\IR|dataOut [5]),
	.datac(\alu_a_sel[0]~input_o ),
	.datad(\alu_A_mux|output~4_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~5 .lut_mask = 16'hFF40;
defparam \alu_A_mux|output~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \Register_A|dataOut[13]~18 (
// Equation(s):
// \Register_A|dataOut[13]~18_combout  = (\ALU_1|rc[15]~1_combout  & (((!\alu_B_mux|output~2_combout  & !\alu_B_mux|output~0_combout )) # (!\alu_A_mux|output~5_combout ))) # (!\ALU_1|rc[15]~1_combout  & (\alu_A_mux|output~5_combout  $ 
// (((!\alu_B_mux|output~2_combout  & !\alu_B_mux|output~0_combout )))))

	.dataa(\alu_B_mux|output~2_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\ALU_1|rc[15]~1_combout ),
	.datad(\alu_A_mux|output~5_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[13]~18 .lut_mask = 16'h1EF1;
defparam \Register_A|dataOut[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \ALU_1|add1|adder8|adder1|cout~0 (
// Equation(s):
// \ALU_1|add1|adder8|adder1|cout~0_combout  = (\alu_A_mux|output~7_combout  & ((\alu_B_mux|output~3_combout ) # ((\ALU_1|add1|adder7|adder4|cout~0_combout ) # (\alu_B_mux|output~0_combout )))) # (!\alu_A_mux|output~7_combout  & 
// (\ALU_1|add1|adder7|adder4|cout~0_combout  & ((\alu_B_mux|output~3_combout ) # (\alu_B_mux|output~0_combout ))))

	.dataa(\alu_A_mux|output~7_combout ),
	.datab(\alu_B_mux|output~3_combout ),
	.datac(\ALU_1|add1|adder7|adder4|cout~0_combout ),
	.datad(\alu_B_mux|output~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder8|adder1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder8|adder1|cout~0 .lut_mask = 16'hFAE8;
defparam \ALU_1|add1|adder8|adder1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \Register_A|dataOut[13]~2 (
// Equation(s):
// \Register_A|dataOut[13]~2_combout  = (\ALU_1|rc[15]~1_combout  & (\Register_A|dataOut[13]~18_combout  & (\ALU_1|rc[15]~2_combout ))) # (!\ALU_1|rc[15]~1_combout  & (\Register_A|dataOut[13]~18_combout  $ (((!\ALU_1|add1|adder8|adder1|cout~0_combout )))))

	.dataa(\Register_A|dataOut[13]~18_combout ),
	.datab(\ALU_1|rc[15]~1_combout ),
	.datac(\ALU_1|rc[15]~2_combout ),
	.datad(\ALU_1|add1|adder8|adder1|cout~0_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[13]~2 .lut_mask = 16'hA291;
defparam \Register_A|dataOut[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \ALU_register|data~8 (
// Equation(s):
// \ALU_register|data~8_combout  = (!\reset~input_o  & \Register_A|dataOut[13]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Register_A|dataOut[13]~2_combout ),
	.cin(gnd),
	.combout(\ALU_register|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~8 .lut_mask = 16'h0F00;
defparam \ALU_register|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \ALU_register|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[13] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \rf_data_mux|output~2 (
// Equation(s):
// \rf_data_mux|output~2_combout  = (!\reg_data_crtl[0]~input_o  & ((\reg_data_crtl[1]~input_o  & ((\ALU_register|dataOut [13]))) # (!\reg_data_crtl[1]~input_o  & (\Memory_data|dataOut [13]))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\Memory_data|dataOut [13]),
	.datac(\reg_data_crtl[1]~input_o ),
	.datad(\ALU_register|dataOut [13]),
	.cin(gnd),
	.combout(\rf_data_mux|output~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output~2 .lut_mask = 16'h5404;
defparam \rf_data_mux|output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \RF|register0|data~2 (
// Equation(s):
// \RF|register0|data~2_combout  = (\rf_data_mux|output~2_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rf_data_mux|output~2_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\RF|register0|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~2 .lut_mask = 16'h00F0;
defparam \RF|register0|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N15
dffeas \RF|register3|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[13] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \RF|muxb|output[13]~13 (
// Equation(s):
// \RF|muxb|output[13]~13_combout  = (\RF|muxb|output~3_combout  & ((\RF|register2|dataOut [13]) # ((\RF|muxb|output~4_combout  & \RF|register3|dataOut [13])))) # (!\RF|muxb|output~3_combout  & (\RF|muxb|output~4_combout  & (\RF|register3|dataOut [13])))

	.dataa(\RF|muxb|output~3_combout ),
	.datab(\RF|muxb|output~4_combout ),
	.datac(\RF|register3|dataOut [13]),
	.datad(\RF|register2|dataOut [13]),
	.cin(gnd),
	.combout(\RF|muxb|output[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[13]~13 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \RF|muxb|output[13]~12 (
// Equation(s):
// \RF|muxb|output[13]~12_combout  = (\RF|muxb|output~1_combout  & (((\RF|register1|dataOut [13] & \RF|muxb|output~0_combout )))) # (!\RF|muxb|output~1_combout  & ((\RF|register0|dataOut [13]) # ((\RF|register1|dataOut [13] & \RF|muxb|output~0_combout ))))

	.dataa(\RF|muxb|output~1_combout ),
	.datab(\RF|register0|dataOut [13]),
	.datac(\RF|register1|dataOut [13]),
	.datad(\RF|muxb|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[13]~12 .lut_mask = 16'hF444;
defparam \RF|muxb|output[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \RF|muxb|output[13]~14 (
// Equation(s):
// \RF|muxb|output[13]~14_combout  = (\RF|register4|dataOut [13] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [13] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [13] & (((\RF|register5|dataOut [13] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [13]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [13]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[13]~14 .lut_mask = 16'hF888;
defparam \RF|muxb|output[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \RF|muxb|output[13]~15 (
// Equation(s):
// \RF|muxb|output[13]~15_combout  = (\RF|muxb|output~9_combout  & ((\RF|register6|dataOut [13]) # ((\RF|muxb|output~10_combout  & \RF|register7|dataOut [13])))) # (!\RF|muxb|output~9_combout  & (((\RF|muxb|output~10_combout  & \RF|register7|dataOut [13]))))

	.dataa(\RF|muxb|output~9_combout ),
	.datab(\RF|register6|dataOut [13]),
	.datac(\RF|muxb|output~10_combout ),
	.datad(\RF|register7|dataOut [13]),
	.cin(gnd),
	.combout(\RF|muxb|output[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[13]~15 .lut_mask = 16'hF888;
defparam \RF|muxb|output[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \RF|muxb|output[13] (
// Equation(s):
// \RF|muxb|output [13] = (\RF|muxb|output[13]~13_combout ) # ((\RF|muxb|output[13]~12_combout ) # ((\RF|muxb|output[13]~14_combout ) # (\RF|muxb|output[13]~15_combout )))

	.dataa(\RF|muxb|output[13]~13_combout ),
	.datab(\RF|muxb|output[13]~12_combout ),
	.datac(\RF|muxb|output[13]~14_combout ),
	.datad(\RF|muxb|output[13]~15_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [13]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[13] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \Register_B|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[13] .is_wysiwyg = "true";
defparam \Register_B|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \regA_regB_mem_data_in|output[13]~1 (
// Equation(s):
// \regA_regB_mem_data_in|output[13]~1_combout  = (\mem_data_in_mux_ctrl~input_o  & (\Register_B|dataOut [13])) # (!\mem_data_in_mux_ctrl~input_o  & ((\Register_A|dataOut [13])))

	.dataa(\mem_data_in_mux_ctrl~input_o ),
	.datab(gnd),
	.datac(\Register_B|dataOut [13]),
	.datad(\Register_A|dataOut [13]),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[13]~1 .lut_mask = 16'hF5A0;
defparam \regA_regB_mem_data_in|output[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \PC|dataOut[14]~19 (
// Equation(s):
// \PC|dataOut[14]~19_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [14])) # (!\pc_source_crtl~input_o  & ((\ALU_1|rc[14]~3_combout )))

	.dataa(gnd),
	.datab(\pc_source_crtl~input_o ),
	.datac(\ALU_register|dataOut [14]),
	.datad(\ALU_1|rc[14]~3_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[14]~19 .lut_mask = 16'hF3C0;
defparam \PC|dataOut[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \PC|dataOut[14]~1 (
// Equation(s):
// \PC|dataOut[14]~1_combout  = (\pc_source_crtl~input_o  & (((\PC|dataOut[14]~19_combout )))) # (!\pc_source_crtl~input_o  & ((\ALU_1|rc[15]~1_combout  & (\PC|dataOut[14]~19_combout )) # (!\ALU_1|rc[15]~1_combout  & ((\ALU_1|add1|adder8|adder3|s~combout 
// )))))

	.dataa(\pc_source_crtl~input_o ),
	.datab(\ALU_1|rc[15]~1_combout ),
	.datac(\PC|dataOut[14]~19_combout ),
	.datad(\ALU_1|add1|adder8|adder3|s~combout ),
	.cin(gnd),
	.combout(\PC|dataOut[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[14]~1 .lut_mask = 16'hF1E0;
defparam \PC|dataOut[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \PC|dataOut[14]~feeder (
// Equation(s):
// \PC|dataOut[14]~feeder_combout  = \PC|dataOut[14]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|dataOut[14]~1_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[14]~feeder .lut_mask = 16'hFF00;
defparam \PC|dataOut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N15
dffeas \PC|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[14]~feeder_combout ),
	.asdata(\rf_data_mux|output~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[14] .is_wysiwyg = "true";
defparam \PC|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \alu_A_mux|output~2 (
// Equation(s):
// \alu_A_mux|output~2_combout  = (!\alu_a_sel[0]~input_o  & ((\alu_a_sel[1]~input_o  & ((\Register_A|dataOut [14]))) # (!\alu_a_sel[1]~input_o  & (\PC|dataOut [14]))))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\PC|dataOut [14]),
	.datad(\Register_A|dataOut [14]),
	.cin(gnd),
	.combout(\alu_A_mux|output~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~2 .lut_mask = 16'h3210;
defparam \alu_A_mux|output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \alu_A_mux|output~3 (
// Equation(s):
// \alu_A_mux|output~3_combout  = (\alu_A_mux|output~2_combout ) # ((\alu_a_sel[0]~input_o  & (\IR|dataOut [5] & !\alu_a_sel[1]~input_o )))

	.dataa(\alu_A_mux|output~2_combout ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\IR|dataOut [5]),
	.datad(\alu_a_sel[1]~input_o ),
	.cin(gnd),
	.combout(\alu_A_mux|output~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~3 .lut_mask = 16'hAAEA;
defparam \alu_A_mux|output~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \ALU_1|add1|adder8|adder2|cout~0 (
// Equation(s):
// \ALU_1|add1|adder8|adder2|cout~0_combout  = (\alu_A_mux|output~5_combout  & ((\alu_B_mux|output~0_combout ) # ((\alu_B_mux|output~2_combout ) # (\ALU_1|add1|adder8|adder1|cout~0_combout )))) # (!\alu_A_mux|output~5_combout  & 
// (\ALU_1|add1|adder8|adder1|cout~0_combout  & ((\alu_B_mux|output~0_combout ) # (\alu_B_mux|output~2_combout ))))

	.dataa(\alu_B_mux|output~0_combout ),
	.datab(\alu_B_mux|output~2_combout ),
	.datac(\alu_A_mux|output~5_combout ),
	.datad(\ALU_1|add1|adder8|adder1|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder8|adder2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder8|adder2|cout~0 .lut_mask = 16'hFEE0;
defparam \ALU_1|add1|adder8|adder2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \ALU_1|add1|adder8|adder3|s (
// Equation(s):
// \ALU_1|add1|adder8|adder3|s~combout  = \alu_A_mux|output~3_combout  $ (\ALU_1|add1|adder8|adder2|cout~0_combout  $ (((\alu_B_mux|output~1_combout ) # (\alu_B_mux|output~0_combout ))))

	.dataa(\alu_B_mux|output~1_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\alu_A_mux|output~3_combout ),
	.datad(\ALU_1|add1|adder8|adder2|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder8|adder3|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder8|adder3|s .lut_mask = 16'hE11E;
defparam \ALU_1|add1|adder8|adder3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \ALU_register|data~7 (
// Equation(s):
// \ALU_register|data~7_combout  = (!\reset~input_o  & ((\ALU_1|rc[15]~1_combout  & (\ALU_1|rc[14]~3_combout )) # (!\ALU_1|rc[15]~1_combout  & ((\ALU_1|add1|adder8|adder3|s~combout )))))

	.dataa(\reset~input_o ),
	.datab(\ALU_1|rc[14]~3_combout ),
	.datac(\ALU_1|rc[15]~1_combout ),
	.datad(\ALU_1|add1|adder8|adder3|s~combout ),
	.cin(gnd),
	.combout(\ALU_register|data~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~7 .lut_mask = 16'h4540;
defparam \ALU_register|data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \ALU_register|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[14] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \Memory_data|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[15] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \alu_B_mux|output~22 (
// Equation(s):
// \alu_B_mux|output~22_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & ((\IR|dataOut [5]))) # (!\alu_b_sel[1]~input_o  & (\Register_B|dataOut [15]))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\Register_B|dataOut [15]),
	.datad(\IR|dataOut [5]),
	.cin(gnd),
	.combout(\alu_B_mux|output~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~22 .lut_mask = 16'h5410;
defparam \alu_B_mux|output~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneive_lcell_comb \PC|dataOut[15]~20 (
// Equation(s):
// \PC|dataOut[15]~20_combout  = (\pc_source_crtl~input_o  & (((\ALU_register|dataOut [15])))) # (!\pc_source_crtl~input_o  & (((\add_signal~input_o )) # (!\ALU_1|carry_var~0_combout )))

	.dataa(\ALU_1|carry_var~0_combout ),
	.datab(\add_signal~input_o ),
	.datac(\pc_source_crtl~input_o ),
	.datad(\ALU_register|dataOut [15]),
	.cin(gnd),
	.combout(\PC|dataOut[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[15]~20 .lut_mask = 16'hFD0D;
defparam \PC|dataOut[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \alu_A_mux|output~32 (
// Equation(s):
// \alu_A_mux|output~32_combout  = (!\alu_a_sel[1]~input_o  & (\alu_a_sel[0]~input_o  & \IR|dataOut [5]))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(gnd),
	.datad(\IR|dataOut [5]),
	.cin(gnd),
	.combout(\alu_A_mux|output~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~32 .lut_mask = 16'h4400;
defparam \alu_A_mux|output~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N24
cycloneive_lcell_comb \ALU_1|sub1|rc[15]~4 (
// Equation(s):
// \ALU_1|sub1|rc[15]~4_combout  = (\alu_B_mux|output~0_combout  & (!\alu_A_mux|output~0_combout  & ((!\alu_A_mux|output~32_combout )))) # (!\alu_B_mux|output~0_combout  & (\alu_B_mux|output~22_combout  $ (((\alu_A_mux|output~0_combout ) # 
// (\alu_A_mux|output~32_combout )))))

	.dataa(\alu_B_mux|output~0_combout ),
	.datab(\alu_A_mux|output~0_combout ),
	.datac(\alu_B_mux|output~22_combout ),
	.datad(\alu_A_mux|output~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|sub1|rc[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|sub1|rc[15]~4 .lut_mask = 16'h0536;
defparam \ALU_1|sub1|rc[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \ALU_1|add1|adder8|adder3|cout~0 (
// Equation(s):
// \ALU_1|add1|adder8|adder3|cout~0_combout  = (\alu_A_mux|output~3_combout  & ((\alu_B_mux|output~1_combout ) # ((\alu_B_mux|output~0_combout ) # (\ALU_1|add1|adder8|adder2|cout~0_combout )))) # (!\alu_A_mux|output~3_combout  & 
// (\ALU_1|add1|adder8|adder2|cout~0_combout  & ((\alu_B_mux|output~1_combout ) # (\alu_B_mux|output~0_combout ))))

	.dataa(\alu_B_mux|output~1_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\alu_A_mux|output~3_combout ),
	.datad(\ALU_1|add1|adder8|adder2|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder8|adder3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder8|adder3|cout~0 .lut_mask = 16'hFEE0;
defparam \ALU_1|add1|adder8|adder3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N6
cycloneive_lcell_comb \ALU_1|add1|adder8|adder4|s (
// Equation(s):
// \ALU_1|add1|adder8|adder4|s~combout  = \ALU_1|sub1|rc[15]~4_combout  $ (\ALU_1|add1|adder8|adder3|cout~0_combout )

	.dataa(gnd),
	.datab(\ALU_1|sub1|rc[15]~4_combout ),
	.datac(gnd),
	.datad(\ALU_1|add1|adder8|adder3|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder8|adder4|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder8|adder4|s .lut_mask = 16'h33CC;
defparam \ALU_1|add1|adder8|adder4|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N4
cycloneive_lcell_comb \PC|dataOut[15]~0 (
// Equation(s):
// \PC|dataOut[15]~0_combout  = (\PC|dataOut[15]~20_combout  & (((\pc_source_crtl~input_o ) # (\ALU_1|add1|adder8|adder4|s~combout )))) # (!\PC|dataOut[15]~20_combout  & (\Register_A|dataOut[15]~16_combout  & (!\pc_source_crtl~input_o )))

	.dataa(\PC|dataOut[15]~20_combout ),
	.datab(\Register_A|dataOut[15]~16_combout ),
	.datac(\pc_source_crtl~input_o ),
	.datad(\ALU_1|add1|adder8|adder4|s~combout ),
	.cin(gnd),
	.combout(\PC|dataOut[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[15]~0 .lut_mask = 16'hAEA4;
defparam \PC|dataOut[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \PC|dataOut[15]~feeder (
// Equation(s):
// \PC|dataOut[15]~feeder_combout  = \PC|dataOut[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|dataOut[15]~0_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[15]~feeder .lut_mask = 16'hFF00;
defparam \PC|dataOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \PC|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[15]~feeder_combout ),
	.asdata(\rf_data_mux|output~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[15] .is_wysiwyg = "true";
defparam \PC|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \Register_A|dataOut[15]~feeder (
// Equation(s):
// \Register_A|dataOut[15]~feeder_combout  = \Register_A|dataOut[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_A|dataOut[15]~0_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[15]~feeder .lut_mask = 16'hFF00;
defparam \Register_A|dataOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \RF|register7|data~0 (
// Equation(s):
// \RF|register7|data~0_combout  = (\r7_select~input_o  & ((\PC|dataOut [15]))) # (!\r7_select~input_o  & (\rf_data_mux|output~0_combout ))

	.dataa(\r7_select~input_o ),
	.datab(gnd),
	.datac(\rf_data_mux|output~0_combout ),
	.datad(\PC|dataOut [15]),
	.cin(gnd),
	.combout(\RF|register7|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~0 .lut_mask = 16'hFA50;
defparam \RF|register7|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \RF|register7|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[15] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \RF|register6|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[15] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \RF|muxA|output[15]~11 (
// Equation(s):
// \RF|muxA|output[15]~11_combout  = (\RF|register7|dataOut [15] & ((\RF|muxA|output~9_combout ) # ((\RF|register6|dataOut [15] & \RF|muxA|output~10_combout )))) # (!\RF|register7|dataOut [15] & (((\RF|register6|dataOut [15] & \RF|muxA|output~10_combout ))))

	.dataa(\RF|register7|dataOut [15]),
	.datab(\RF|muxA|output~9_combout ),
	.datac(\RF|register6|dataOut [15]),
	.datad(\RF|muxA|output~10_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[15]~11 .lut_mask = 16'hF888;
defparam \RF|muxA|output[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \RF|register1|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[15] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \RF|register0|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[15] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \RF|muxA|output[15]~2 (
// Equation(s):
// \RF|muxA|output[15]~2_combout  = (\RF|muxA|output~0_combout  & ((\RF|register1|dataOut [15]) # ((\RF|register0|dataOut [15] & !\RF|muxA|output~1_combout )))) # (!\RF|muxA|output~0_combout  & (((\RF|register0|dataOut [15] & !\RF|muxA|output~1_combout ))))

	.dataa(\RF|muxA|output~0_combout ),
	.datab(\RF|register1|dataOut [15]),
	.datac(\RF|register0|dataOut [15]),
	.datad(\RF|muxA|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[15]~2 .lut_mask = 16'h88F8;
defparam \RF|muxA|output[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \RF|register3|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[15] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \RF|muxA|output[15]~5 (
// Equation(s):
// \RF|muxA|output[15]~5_combout  = (\RF|muxA|output~3_combout  & ((\RF|register3|dataOut [15]) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [15])))) # (!\RF|muxA|output~3_combout  & (\RF|muxA|output~4_combout  & ((\RF|register2|dataOut [15]))))

	.dataa(\RF|muxA|output~3_combout ),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register3|dataOut [15]),
	.datad(\RF|register2|dataOut [15]),
	.cin(gnd),
	.combout(\RF|muxA|output[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[15]~5 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \RF|register5|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[15] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \RF|register4|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[15] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \RF|muxA|output[15]~8 (
// Equation(s):
// \RF|muxA|output[15]~8_combout  = (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [15]) # ((\RF|muxA|output~7_combout  & \RF|register4|dataOut [15])))) # (!\RF|muxA|output~6_combout  & (\RF|muxA|output~7_combout  & ((\RF|register4|dataOut [15]))))

	.dataa(\RF|muxA|output~6_combout ),
	.datab(\RF|muxA|output~7_combout ),
	.datac(\RF|register5|dataOut [15]),
	.datad(\RF|register4|dataOut [15]),
	.cin(gnd),
	.combout(\RF|muxA|output[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[15]~8 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \RF|muxA|output[15] (
// Equation(s):
// \RF|muxA|output [15] = (\RF|muxA|output[15]~11_combout ) # ((\RF|muxA|output[15]~2_combout ) # ((\RF|muxA|output[15]~5_combout ) # (\RF|muxA|output[15]~8_combout )))

	.dataa(\RF|muxA|output[15]~11_combout ),
	.datab(\RF|muxA|output[15]~2_combout ),
	.datac(\RF|muxA|output[15]~5_combout ),
	.datad(\RF|muxA|output[15]~8_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [15]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[15] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \Register_A|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[15]~feeder_combout ),
	.asdata(\RF|muxA|output [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[15] .is_wysiwyg = "true";
defparam \Register_A|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \alu_A_mux|output~0 (
// Equation(s):
// \alu_A_mux|output~0_combout  = (!\alu_a_sel[0]~input_o  & ((\alu_a_sel[1]~input_o  & ((\Register_A|dataOut [15]))) # (!\alu_a_sel[1]~input_o  & (\PC|dataOut [15]))))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\alu_a_sel[1]~input_o ),
	.datac(\PC|dataOut [15]),
	.datad(\Register_A|dataOut [15]),
	.cin(gnd),
	.combout(\alu_A_mux|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~0 .lut_mask = 16'h5410;
defparam \alu_A_mux|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneive_lcell_comb \alu_A_mux|output~1 (
// Equation(s):
// \alu_A_mux|output~1_combout  = (\alu_A_mux|output~0_combout ) # ((\alu_a_sel[0]~input_o  & (\IR|dataOut [5] & !\alu_a_sel[1]~input_o )))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\IR|dataOut [5]),
	.datac(\alu_A_mux|output~0_combout ),
	.datad(\alu_a_sel[1]~input_o ),
	.cin(gnd),
	.combout(\alu_A_mux|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~1 .lut_mask = 16'hF0F8;
defparam \alu_A_mux|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneive_lcell_comb \Register_A|dataOut[15]~16 (
// Equation(s):
// \Register_A|dataOut[15]~16_combout  = (\ALU_1|rc[15]~2_combout  & (((!\alu_B_mux|output~22_combout  & !\alu_B_mux|output~0_combout )) # (!\alu_A_mux|output~1_combout )))

	.dataa(\alu_B_mux|output~22_combout ),
	.datab(\alu_A_mux|output~1_combout ),
	.datac(\ALU_1|rc[15]~2_combout ),
	.datad(\alu_B_mux|output~0_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[15]~16 .lut_mask = 16'h3070;
defparam \Register_A|dataOut[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N10
cycloneive_lcell_comb \Register_A|dataOut[15]~0 (
// Equation(s):
// \Register_A|dataOut[15]~0_combout  = (\ALU_1|rc[15]~1_combout  & (\Register_A|dataOut[15]~16_combout )) # (!\ALU_1|rc[15]~1_combout  & ((\ALU_1|sub1|rc[15]~4_combout  $ (\ALU_1|add1|adder8|adder3|cout~0_combout ))))

	.dataa(\Register_A|dataOut[15]~16_combout ),
	.datab(\ALU_1|sub1|rc[15]~4_combout ),
	.datac(\ALU_1|rc[15]~1_combout ),
	.datad(\ALU_1|add1|adder8|adder3|cout~0_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[15]~0 .lut_mask = 16'hA3AC;
defparam \Register_A|dataOut[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cycloneive_lcell_comb \ALU_register|data~6 (
// Equation(s):
// \ALU_register|data~6_combout  = (!\reset~input_o  & \Register_A|dataOut[15]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Register_A|dataOut[15]~0_combout ),
	.cin(gnd),
	.combout(\ALU_register|data~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~6 .lut_mask = 16'h0F00;
defparam \ALU_register|data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N1
dffeas \ALU_register|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[15] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \rf_data_mux|output~0 (
// Equation(s):
// \rf_data_mux|output~0_combout  = (!\reg_data_crtl[0]~input_o  & ((\reg_data_crtl[1]~input_o  & ((\ALU_register|dataOut [15]))) # (!\reg_data_crtl[1]~input_o  & (\Memory_data|dataOut [15]))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\reg_data_crtl[1]~input_o ),
	.datac(\Memory_data|dataOut [15]),
	.datad(\ALU_register|dataOut [15]),
	.cin(gnd),
	.combout(\rf_data_mux|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output~0 .lut_mask = 16'h5410;
defparam \rf_data_mux|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \RF|register0|data~0 (
// Equation(s):
// \RF|register0|data~0_combout  = (\rf_data_mux|output~0_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rf_data_mux|output~0_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\RF|register0|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~0 .lut_mask = 16'h00F0;
defparam \RF|register0|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \RF|register2|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[15] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \RF|muxb|output[15]~69 (
// Equation(s):
// \RF|muxb|output[15]~69_combout  = (\RF|muxb|output~4_combout  & ((\RF|register3|dataOut [15]) # ((\RF|muxb|output~3_combout  & \RF|register2|dataOut [15])))) # (!\RF|muxb|output~4_combout  & (\RF|muxb|output~3_combout  & (\RF|register2|dataOut [15])))

	.dataa(\RF|muxb|output~4_combout ),
	.datab(\RF|muxb|output~3_combout ),
	.datac(\RF|register2|dataOut [15]),
	.datad(\RF|register3|dataOut [15]),
	.cin(gnd),
	.combout(\RF|muxb|output[15]~69_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[15]~69 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[15]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \RF|muxb|output[15]~68 (
// Equation(s):
// \RF|muxb|output[15]~68_combout  = (\RF|register0|dataOut [15] & (((\RF|muxb|output~0_combout  & \RF|register1|dataOut [15])) # (!\RF|muxb|output~1_combout ))) # (!\RF|register0|dataOut [15] & (\RF|muxb|output~0_combout  & (\RF|register1|dataOut [15])))

	.dataa(\RF|register0|dataOut [15]),
	.datab(\RF|muxb|output~0_combout ),
	.datac(\RF|register1|dataOut [15]),
	.datad(\RF|muxb|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[15]~68_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[15]~68 .lut_mask = 16'hC0EA;
defparam \RF|muxb|output[15]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \RF|muxb|output[15]~71 (
// Equation(s):
// \RF|muxb|output[15]~71_combout  = (\RF|register7|dataOut [15] & ((\RF|muxb|output~10_combout ) # ((\RF|register6|dataOut [15] & \RF|muxb|output~9_combout )))) # (!\RF|register7|dataOut [15] & (((\RF|register6|dataOut [15] & \RF|muxb|output~9_combout ))))

	.dataa(\RF|register7|dataOut [15]),
	.datab(\RF|muxb|output~10_combout ),
	.datac(\RF|register6|dataOut [15]),
	.datad(\RF|muxb|output~9_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[15]~71_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[15]~71 .lut_mask = 16'hF888;
defparam \RF|muxb|output[15]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \RF|muxb|output[15]~70 (
// Equation(s):
// \RF|muxb|output[15]~70_combout  = (\RF|register5|dataOut [15] & ((\RF|muxb|output~7_combout ) # ((\RF|muxb|output~6_combout  & \RF|register4|dataOut [15])))) # (!\RF|register5|dataOut [15] & (\RF|muxb|output~6_combout  & (\RF|register4|dataOut [15])))

	.dataa(\RF|register5|dataOut [15]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register4|dataOut [15]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[15]~70_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[15]~70 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[15]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \RF|muxb|output[15] (
// Equation(s):
// \RF|muxb|output [15] = (\RF|muxb|output[15]~69_combout ) # ((\RF|muxb|output[15]~68_combout ) # ((\RF|muxb|output[15]~71_combout ) # (\RF|muxb|output[15]~70_combout )))

	.dataa(\RF|muxb|output[15]~69_combout ),
	.datab(\RF|muxb|output[15]~68_combout ),
	.datac(\RF|muxb|output[15]~71_combout ),
	.datad(\RF|muxb|output[15]~70_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [15]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[15] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \Register_B|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[15] .is_wysiwyg = "true";
defparam \Register_B|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \regA_regB_mem_data_in|output[15]~3 (
// Equation(s):
// \regA_regB_mem_data_in|output[15]~3_combout  = (\mem_data_in_mux_ctrl~input_o  & (\Register_B|dataOut [15])) # (!\mem_data_in_mux_ctrl~input_o  & ((\Register_A|dataOut [15])))

	.dataa(\mem_data_in_mux_ctrl~input_o ),
	.datab(\Register_B|dataOut [15]),
	.datac(gnd),
	.datad(\Register_A|dataOut [15]),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[15]~3 .lut_mask = 16'hDD88;
defparam \regA_regB_mem_data_in|output[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\comb~0_combout ),
	.portare(\comb~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\regA_regB_mem_data_in|output[15]~3_combout ,\regA_regB_mem_data_in|output[14]~2_combout ,\regA_regB_mem_data_in|output[13]~1_combout ,\regA_regB_mem_data_in|output[12]~0_combout ,\regA_regB_mem_data_in|output[11]~15_combout ,
\regA_regB_mem_data_in|output[10]~13_combout ,\regA_regB_mem_data_in|output[9]~14_combout ,\regA_regB_mem_data_in|output[8]~6_combout ,\regA_regB_mem_data_in|output[7]~8_combout ,\regA_regB_mem_data_in|output[6]~9_combout ,
\regA_regB_mem_data_in|output[5]~7_combout ,\regA_regB_mem_data_in|output[4]~10_combout ,\regA_regB_mem_data_in|output[3]~11_combout ,\regA_regB_mem_data_in|output[2]~12_combout ,\regA_regB_mem_data_in|output[1]~5_combout ,
\regA_regB_mem_data_in|output[0]~4_combout }),
	.portaaddr({\adress_mux|output[5]~5_combout ,\adress_mux|output[4]~4_combout ,\adress_mux|output[3]~3_combout ,\adress_mux|output[2]~2_combout ,\adress_mux|output[1]~1_combout ,\adress_mux|output[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \IR|data~2 (
// Equation(s):
// \IR|data~2_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [14])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\IR|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~2 .lut_mask = 16'h5500;
defparam \IR|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \Memory_data|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[14] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \rf_data_mux|output~1 (
// Equation(s):
// \rf_data_mux|output~1_combout  = (!\reg_data_crtl[0]~input_o  & ((\reg_data_crtl[1]~input_o  & (\ALU_register|dataOut [14])) # (!\reg_data_crtl[1]~input_o  & ((\Memory_data|dataOut [14])))))

	.dataa(\reg_data_crtl[0]~input_o ),
	.datab(\reg_data_crtl[1]~input_o ),
	.datac(\ALU_register|dataOut [14]),
	.datad(\Memory_data|dataOut [14]),
	.cin(gnd),
	.combout(\rf_data_mux|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output~1 .lut_mask = 16'h5140;
defparam \rf_data_mux|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \RF|register0|data~1 (
// Equation(s):
// \RF|register0|data~1_combout  = (\rf_data_mux|output~1_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rf_data_mux|output~1_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\RF|register0|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~1 .lut_mask = 16'h00F0;
defparam \RF|register0|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \RF|register4|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[14] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \RF|register5|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[14] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \RF|muxb|output[14]~8 (
// Equation(s):
// \RF|muxb|output[14]~8_combout  = (\RF|register4|dataOut [14] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [14] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [14] & (((\RF|register5|dataOut [14] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [14]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [14]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[14]~8 .lut_mask = 16'hF888;
defparam \RF|muxb|output[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \RF|register0|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[14] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \RF|register1|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[14] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \RF|muxb|output[14]~2 (
// Equation(s):
// \RF|muxb|output[14]~2_combout  = (\RF|muxb|output~1_combout  & (((\RF|register1|dataOut [14] & \RF|muxb|output~0_combout )))) # (!\RF|muxb|output~1_combout  & ((\RF|register0|dataOut [14]) # ((\RF|register1|dataOut [14] & \RF|muxb|output~0_combout ))))

	.dataa(\RF|muxb|output~1_combout ),
	.datab(\RF|register0|dataOut [14]),
	.datac(\RF|register1|dataOut [14]),
	.datad(\RF|muxb|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[14]~2 .lut_mask = 16'hF444;
defparam \RF|muxb|output[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \RF|register3|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[14] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \RF|register2|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[14] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \RF|muxb|output[14]~5 (
// Equation(s):
// \RF|muxb|output[14]~5_combout  = (\RF|muxb|output~3_combout  & ((\RF|register2|dataOut [14]) # ((\RF|muxb|output~4_combout  & \RF|register3|dataOut [14])))) # (!\RF|muxb|output~3_combout  & (\RF|muxb|output~4_combout  & (\RF|register3|dataOut [14])))

	.dataa(\RF|muxb|output~3_combout ),
	.datab(\RF|muxb|output~4_combout ),
	.datac(\RF|register3|dataOut [14]),
	.datad(\RF|register2|dataOut [14]),
	.cin(gnd),
	.combout(\RF|muxb|output[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[14]~5 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \RF|register6|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register0|data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[14] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \RF|register7|data~1 (
// Equation(s):
// \RF|register7|data~1_combout  = (\r7_select~input_o  & ((\PC|dataOut [14]))) # (!\r7_select~input_o  & (\rf_data_mux|output~1_combout ))

	.dataa(\r7_select~input_o ),
	.datab(gnd),
	.datac(\rf_data_mux|output~1_combout ),
	.datad(\PC|dataOut [14]),
	.cin(gnd),
	.combout(\RF|register7|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~1 .lut_mask = 16'hFA50;
defparam \RF|register7|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \RF|register7|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[14] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \RF|muxb|output[14]~11 (
// Equation(s):
// \RF|muxb|output[14]~11_combout  = (\RF|muxb|output~10_combout  & ((\RF|register7|dataOut [14]) # ((\RF|register6|dataOut [14] & \RF|muxb|output~9_combout )))) # (!\RF|muxb|output~10_combout  & (\RF|register6|dataOut [14] & (\RF|muxb|output~9_combout )))

	.dataa(\RF|muxb|output~10_combout ),
	.datab(\RF|register6|dataOut [14]),
	.datac(\RF|muxb|output~9_combout ),
	.datad(\RF|register7|dataOut [14]),
	.cin(gnd),
	.combout(\RF|muxb|output[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[14]~11 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \RF|muxb|output[14] (
// Equation(s):
// \RF|muxb|output [14] = (\RF|muxb|output[14]~8_combout ) # ((\RF|muxb|output[14]~2_combout ) # ((\RF|muxb|output[14]~5_combout ) # (\RF|muxb|output[14]~11_combout )))

	.dataa(\RF|muxb|output[14]~8_combout ),
	.datab(\RF|muxb|output[14]~2_combout ),
	.datac(\RF|muxb|output[14]~5_combout ),
	.datad(\RF|muxb|output[14]~11_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [14]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[14] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \Register_B|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[14] .is_wysiwyg = "true";
defparam \Register_B|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \alu_B_mux|output~1 (
// Equation(s):
// \alu_B_mux|output~1_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & ((\IR|dataOut [5]))) # (!\alu_b_sel[1]~input_o  & (\Register_B|dataOut [14]))))

	.dataa(\alu_b_sel[1]~input_o ),
	.datab(\Register_B|dataOut [14]),
	.datac(\alu_b_sel[0]~input_o ),
	.datad(\IR|dataOut [5]),
	.cin(gnd),
	.combout(\alu_B_mux|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~1 .lut_mask = 16'h0E04;
defparam \alu_B_mux|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \ALU_1|rc[14]~3 (
// Equation(s):
// \ALU_1|rc[14]~3_combout  = (\ALU_1|rc[15]~2_combout  & (((!\alu_B_mux|output~1_combout  & !\alu_B_mux|output~0_combout )) # (!\alu_A_mux|output~3_combout )))

	.dataa(\ALU_1|rc[15]~2_combout ),
	.datab(\alu_B_mux|output~1_combout ),
	.datac(\alu_B_mux|output~0_combout ),
	.datad(\alu_A_mux|output~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[14]~3 .lut_mask = 16'h02AA;
defparam \ALU_1|rc[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \Register_A|dataOut[14]~1 (
// Equation(s):
// \Register_A|dataOut[14]~1_combout  = (\ALU_1|rc[15]~1_combout  & (\ALU_1|rc[14]~3_combout )) # (!\ALU_1|rc[15]~1_combout  & ((\ALU_1|add1|adder8|adder3|s~combout )))

	.dataa(\ALU_1|rc[15]~1_combout ),
	.datab(\ALU_1|rc[14]~3_combout ),
	.datac(gnd),
	.datad(\ALU_1|add1|adder8|adder3|s~combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[14]~1 .lut_mask = 16'hDD88;
defparam \Register_A|dataOut[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \RF|muxA|output[14]~13 (
// Equation(s):
// \RF|muxA|output[14]~13_combout  = (\RF|muxA|output~3_combout  & ((\RF|register3|dataOut [14]) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [14])))) # (!\RF|muxA|output~3_combout  & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [14])))

	.dataa(\RF|muxA|output~3_combout ),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [14]),
	.datad(\RF|register3|dataOut [14]),
	.cin(gnd),
	.combout(\RF|muxA|output[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[14]~13 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \RF|muxA|output[14]~12 (
// Equation(s):
// \RF|muxA|output[14]~12_combout  = (\RF|muxA|output~1_combout  & (\RF|register1|dataOut [14] & ((\RF|muxA|output~0_combout )))) # (!\RF|muxA|output~1_combout  & ((\RF|register0|dataOut [14]) # ((\RF|register1|dataOut [14] & \RF|muxA|output~0_combout ))))

	.dataa(\RF|muxA|output~1_combout ),
	.datab(\RF|register1|dataOut [14]),
	.datac(\RF|register0|dataOut [14]),
	.datad(\RF|muxA|output~0_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[14]~12 .lut_mask = 16'hDC50;
defparam \RF|muxA|output[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \RF|muxA|output[14]~14 (
// Equation(s):
// \RF|muxA|output[14]~14_combout  = (\RF|muxA|output~7_combout  & ((\RF|register4|dataOut [14]) # ((\RF|muxA|output~6_combout  & \RF|register5|dataOut [14])))) # (!\RF|muxA|output~7_combout  & (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [14]))))

	.dataa(\RF|muxA|output~7_combout ),
	.datab(\RF|muxA|output~6_combout ),
	.datac(\RF|register4|dataOut [14]),
	.datad(\RF|register5|dataOut [14]),
	.cin(gnd),
	.combout(\RF|muxA|output[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[14]~14 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \RF|muxA|output[14]~15 (
// Equation(s):
// \RF|muxA|output[14]~15_combout  = (\RF|register7|dataOut [14] & ((\RF|muxA|output~9_combout ) # ((\RF|register6|dataOut [14] & \RF|muxA|output~10_combout )))) # (!\RF|register7|dataOut [14] & (\RF|register6|dataOut [14] & (\RF|muxA|output~10_combout )))

	.dataa(\RF|register7|dataOut [14]),
	.datab(\RF|register6|dataOut [14]),
	.datac(\RF|muxA|output~10_combout ),
	.datad(\RF|muxA|output~9_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[14]~15 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \RF|muxA|output[14] (
// Equation(s):
// \RF|muxA|output [14] = (\RF|muxA|output[14]~13_combout ) # ((\RF|muxA|output[14]~12_combout ) # ((\RF|muxA|output[14]~14_combout ) # (\RF|muxA|output[14]~15_combout )))

	.dataa(\RF|muxA|output[14]~13_combout ),
	.datab(\RF|muxA|output[14]~12_combout ),
	.datac(\RF|muxA|output[14]~14_combout ),
	.datad(\RF|muxA|output[14]~15_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [14]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[14] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \Register_A|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[14]~1_combout ),
	.asdata(\RF|muxA|output [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[14] .is_wysiwyg = "true";
defparam \Register_A|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \regA_regB_mem_data_in|output[14]~2 (
// Equation(s):
// \regA_regB_mem_data_in|output[14]~2_combout  = (\mem_data_in_mux_ctrl~input_o  & ((\Register_B|dataOut [14]))) # (!\mem_data_in_mux_ctrl~input_o  & (\Register_A|dataOut [14]))

	.dataa(gnd),
	.datab(\Register_A|dataOut [14]),
	.datac(\Register_B|dataOut [14]),
	.datad(\mem_data_in_mux_ctrl~input_o ),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[14]~2 .lut_mask = 16'hF0CC;
defparam \regA_regB_mem_data_in|output[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \IR|data~3 (
// Equation(s):
// \IR|data~3_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [15])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\IR|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~3 .lut_mask = 16'h5500;
defparam \IR|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N15
cycloneive_io_ibuf \ir_crtl~input (
	.i(ir_crtl),
	.ibar(gnd),
	.o(\ir_crtl~input_o ));
// synopsys translate_off
defparam \ir_crtl~input .bus_hold = "false";
defparam \ir_crtl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \IR|dataOut[2]~0 (
// Equation(s):
// \IR|dataOut[2]~0_combout  = (\reset~input_o ) # (\ir_crtl~input_o )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_crtl~input_o ),
	.cin(gnd),
	.combout(\IR|dataOut[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dataOut[2]~0 .lut_mask = 16'hFFAA;
defparam \IR|dataOut[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N19
dffeas \IR|dataOut[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[15] .is_wysiwyg = "true";
defparam \IR|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \IR|dataOut[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[14] .is_wysiwyg = "true";
defparam \IR|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \ALU_1|reg1|data~0 (
// Equation(s):
// \ALU_1|reg1|data~0_combout  = (!\IR|dataOut [13] & (!\IR|dataOut [15] & !\IR|dataOut [14]))

	.dataa(gnd),
	.datab(\IR|dataOut [13]),
	.datac(\IR|dataOut [15]),
	.datad(\IR|dataOut [14]),
	.cin(gnd),
	.combout(\ALU_1|reg1|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg1|data~0 .lut_mask = 16'h0003;
defparam \ALU_1|reg1|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \ALU_1|carry_var~0 (
// Equation(s):
// \ALU_1|carry_var~0_combout  = ((!\IR|dataOut [12] & (\IR|dataOut [0] & \IR|dataOut [1]))) # (!\ALU_1|reg1|data~0_combout )

	.dataa(\IR|dataOut [12]),
	.datab(\ALU_1|reg1|data~0_combout ),
	.datac(\IR|dataOut [0]),
	.datad(\IR|dataOut [1]),
	.cin(gnd),
	.combout(\ALU_1|carry_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|carry_var~0 .lut_mask = 16'h7333;
defparam \ALU_1|carry_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N22
cycloneive_lcell_comb \ALU_1|rc[15]~1 (
// Equation(s):
// \ALU_1|rc[15]~1_combout  = (!\add_signal~input_o  & \ALU_1|carry_var~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\add_signal~input_o ),
	.datad(\ALU_1|carry_var~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[15]~1 .lut_mask = 16'h0F00;
defparam \ALU_1|rc[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \Register_A|dataOut[6]~9 (
// Equation(s):
// \Register_A|dataOut[6]~9_combout  = (\ALU_1|rc[15]~1_combout  & ((\ALU_1|rc[6]~8_combout ))) # (!\ALU_1|rc[15]~1_combout  & (\ALU_1|add1|adder6|adder3|s~combout ))

	.dataa(\ALU_1|add1|adder6|adder3|s~combout ),
	.datab(\ALU_1|rc[6]~8_combout ),
	.datac(gnd),
	.datad(\ALU_1|rc[15]~1_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[6]~9 .lut_mask = 16'hCCAA;
defparam \Register_A|dataOut[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \ALU_register|data~15 (
// Equation(s):
// \ALU_register|data~15_combout  = (!\reset~input_o  & \Register_A|dataOut[6]~9_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\Register_A|dataOut[6]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_register|data~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~15 .lut_mask = 16'h3030;
defparam \ALU_register|data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \ALU_register|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[6] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \rf_data_mux|output[6]~12 (
// Equation(s):
// \rf_data_mux|output[6]~12_combout  = (\rf_data_mux|output[6]~11_combout ) # ((\ALU_register|dataOut [6] & (\reg_data_crtl[1]~input_o  & !\reg_data_crtl[0]~input_o )))

	.dataa(\rf_data_mux|output[6]~11_combout ),
	.datab(\ALU_register|dataOut [6]),
	.datac(\reg_data_crtl[1]~input_o ),
	.datad(\reg_data_crtl[0]~input_o ),
	.cin(gnd),
	.combout(\rf_data_mux|output[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[6]~12 .lut_mask = 16'hAAEA;
defparam \rf_data_mux|output[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \RF|register0|data~9 (
// Equation(s):
// \RF|register0|data~9_combout  = (!\reset~input_o  & \rf_data_mux|output[6]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\rf_data_mux|output[6]~12_combout ),
	.cin(gnd),
	.combout(\RF|register0|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~9 .lut_mask = 16'h0F00;
defparam \RF|register0|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \RF|register0|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[6] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \RF|muxb|output[6]~40 (
// Equation(s):
// \RF|muxb|output[6]~40_combout  = (\RF|register0|dataOut [6] & (((\RF|muxb|output~0_combout  & \RF|register1|dataOut [6])) # (!\RF|muxb|output~1_combout ))) # (!\RF|register0|dataOut [6] & (\RF|muxb|output~0_combout  & (\RF|register1|dataOut [6])))

	.dataa(\RF|register0|dataOut [6]),
	.datab(\RF|muxb|output~0_combout ),
	.datac(\RF|register1|dataOut [6]),
	.datad(\RF|muxb|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[6]~40 .lut_mask = 16'hC0EA;
defparam \RF|muxb|output[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \RF|muxb|output[6]~42 (
// Equation(s):
// \RF|muxb|output[6]~42_combout  = (\RF|muxb|output~7_combout  & ((\RF|register5|dataOut [6]) # ((\RF|muxb|output~6_combout  & \RF|register4|dataOut [6])))) # (!\RF|muxb|output~7_combout  & (\RF|muxb|output~6_combout  & ((\RF|register4|dataOut [6]))))

	.dataa(\RF|muxb|output~7_combout ),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [6]),
	.datad(\RF|register4|dataOut [6]),
	.cin(gnd),
	.combout(\RF|muxb|output[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[6]~42 .lut_mask = 16'hECA0;
defparam \RF|muxb|output[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \RF|muxb|output[6]~41 (
// Equation(s):
// \RF|muxb|output[6]~41_combout  = (\RF|register2|dataOut [6] & ((\RF|muxb|output~3_combout ) # ((\RF|muxb|output~4_combout  & \RF|register3|dataOut [6])))) # (!\RF|register2|dataOut [6] & (\RF|muxb|output~4_combout  & (\RF|register3|dataOut [6])))

	.dataa(\RF|register2|dataOut [6]),
	.datab(\RF|muxb|output~4_combout ),
	.datac(\RF|register3|dataOut [6]),
	.datad(\RF|muxb|output~3_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[6]~41 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \RF|muxb|output[6]~43 (
// Equation(s):
// \RF|muxb|output[6]~43_combout  = (\RF|muxb|output~9_combout  & ((\RF|register6|dataOut [6]) # ((\RF|muxb|output~10_combout  & \RF|register7|dataOut [6])))) # (!\RF|muxb|output~9_combout  & (((\RF|muxb|output~10_combout  & \RF|register7|dataOut [6]))))

	.dataa(\RF|muxb|output~9_combout ),
	.datab(\RF|register6|dataOut [6]),
	.datac(\RF|muxb|output~10_combout ),
	.datad(\RF|register7|dataOut [6]),
	.cin(gnd),
	.combout(\RF|muxb|output[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[6]~43 .lut_mask = 16'hF888;
defparam \RF|muxb|output[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \RF|muxb|output[6] (
// Equation(s):
// \RF|muxb|output [6] = (\RF|muxb|output[6]~40_combout ) # ((\RF|muxb|output[6]~42_combout ) # ((\RF|muxb|output[6]~41_combout ) # (\RF|muxb|output[6]~43_combout )))

	.dataa(\RF|muxb|output[6]~40_combout ),
	.datab(\RF|muxb|output[6]~42_combout ),
	.datac(\RF|muxb|output[6]~41_combout ),
	.datad(\RF|muxb|output[6]~43_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [6]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[6] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \Register_B|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[6] .is_wysiwyg = "true";
defparam \Register_B|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \regA_regB_mem_data_in|output[6]~9 (
// Equation(s):
// \regA_regB_mem_data_in|output[6]~9_combout  = (\mem_data_in_mux_ctrl~input_o  & (\Register_B|dataOut [6])) # (!\mem_data_in_mux_ctrl~input_o  & ((\Register_A|dataOut [6])))

	.dataa(\Register_B|dataOut [6]),
	.datab(\mem_data_in_mux_ctrl~input_o ),
	.datac(\Register_A|dataOut [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[6]~9 .lut_mask = 16'hB8B8;
defparam \regA_regB_mem_data_in|output[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \IR|data~8 (
// Equation(s):
// \IR|data~8_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~8 .lut_mask = 16'h3030;
defparam \IR|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \IR|dataOut[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[7] .is_wysiwyg = "true";
defparam \IR|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \RB_B_mux|output[1]~0 (
// Equation(s):
// \RB_B_mux|output[1]~0_combout  = (\B_sel_Rb~input_o  & ((\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))) # (!\B_sel_Rb~input_o  & (\IR|dataOut [7]))

	.dataa(\IR|dataOut [7]),
	.datab(gnd),
	.datac(\B_sel_Rb~input_o ),
	.datad(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\RB_B_mux|output[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB_B_mux|output[1]~0 .lut_mask = 16'hFA0A;
defparam \RB_B_mux|output[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \RF|muxb|output~4 (
// Equation(s):
// \RF|muxb|output~4_combout  = (!\RB_B_mux|output[2]~1_combout  & (\RB_B_mux|output[0]~2_combout  & \RB_B_mux|output[1]~0_combout ))

	.dataa(gnd),
	.datab(\RB_B_mux|output[2]~1_combout ),
	.datac(\RB_B_mux|output[0]~2_combout ),
	.datad(\RB_B_mux|output[1]~0_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output~4 .lut_mask = 16'h3000;
defparam \RF|muxb|output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \RF|muxb|output[5]~45 (
// Equation(s):
// \RF|muxb|output[5]~45_combout  = (\RF|muxb|output~4_combout  & ((\RF|register3|dataOut [5]) # ((\RF|muxb|output~3_combout  & \RF|register2|dataOut [5])))) # (!\RF|muxb|output~4_combout  & (\RF|muxb|output~3_combout  & ((\RF|register2|dataOut [5]))))

	.dataa(\RF|muxb|output~4_combout ),
	.datab(\RF|muxb|output~3_combout ),
	.datac(\RF|register3|dataOut [5]),
	.datad(\RF|register2|dataOut [5]),
	.cin(gnd),
	.combout(\RF|muxb|output[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[5]~45 .lut_mask = 16'hECA0;
defparam \RF|muxb|output[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \RF|muxb|output[5]~46 (
// Equation(s):
// \RF|muxb|output[5]~46_combout  = (\RF|register4|dataOut [5] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [5] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [5] & (((\RF|register5|dataOut [5] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [5]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [5]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[5]~46 .lut_mask = 16'hF888;
defparam \RF|muxb|output[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \RF|muxb|output[5]~47 (
// Equation(s):
// \RF|muxb|output[5]~47_combout  = (\RF|muxb|output~9_combout  & ((\RF|register6|dataOut [5]) # ((\RF|register7|dataOut [5] & \RF|muxb|output~10_combout )))) # (!\RF|muxb|output~9_combout  & (\RF|register7|dataOut [5] & (\RF|muxb|output~10_combout )))

	.dataa(\RF|muxb|output~9_combout ),
	.datab(\RF|register7|dataOut [5]),
	.datac(\RF|muxb|output~10_combout ),
	.datad(\RF|register6|dataOut [5]),
	.cin(gnd),
	.combout(\RF|muxb|output[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[5]~47 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \RF|muxb|output[5]~44 (
// Equation(s):
// \RF|muxb|output[5]~44_combout  = (\RF|register0|dataOut [5] & (((\RF|muxb|output~0_combout  & \RF|register1|dataOut [5])) # (!\RF|muxb|output~1_combout ))) # (!\RF|register0|dataOut [5] & (\RF|muxb|output~0_combout  & (\RF|register1|dataOut [5])))

	.dataa(\RF|register0|dataOut [5]),
	.datab(\RF|muxb|output~0_combout ),
	.datac(\RF|register1|dataOut [5]),
	.datad(\RF|muxb|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[5]~44 .lut_mask = 16'hC0EA;
defparam \RF|muxb|output[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \RF|muxb|output[5] (
// Equation(s):
// \RF|muxb|output [5] = (\RF|muxb|output[5]~45_combout ) # ((\RF|muxb|output[5]~46_combout ) # ((\RF|muxb|output[5]~47_combout ) # (\RF|muxb|output[5]~44_combout )))

	.dataa(\RF|muxb|output[5]~45_combout ),
	.datab(\RF|muxb|output[5]~46_combout ),
	.datac(\RF|muxb|output[5]~47_combout ),
	.datad(\RF|muxb|output[5]~44_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [5]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[5] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \Register_B|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[5] .is_wysiwyg = "true";
defparam \Register_B|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \regA_regB_mem_data_in|output[5]~7 (
// Equation(s):
// \regA_regB_mem_data_in|output[5]~7_combout  = (\mem_data_in_mux_ctrl~input_o  & (\Register_B|dataOut [5])) # (!\mem_data_in_mux_ctrl~input_o  & ((\Register_A|dataOut [5])))

	.dataa(\Register_B|dataOut [5]),
	.datab(gnd),
	.datac(\mem_data_in_mux_ctrl~input_o ),
	.datad(\Register_A|dataOut [5]),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[5]~7 .lut_mask = 16'hAFA0;
defparam \regA_regB_mem_data_in|output[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \IR|data~9 (
// Equation(s):
// \IR|data~9_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [6])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\IR|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~9 .lut_mask = 16'h5500;
defparam \IR|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \IR|dataOut[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[6] .is_wysiwyg = "true";
defparam \IR|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \rf_in_sel|output[0]~4 (
// Equation(s):
// \rf_in_sel|output[0]~4_combout  = (!\reg_sel_crtl[0]~input_o  & ((\reg_sel_crtl[1]~input_o  & ((\IR|dataOut [6]))) # (!\reg_sel_crtl[1]~input_o  & (\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]))))

	.dataa(\reg_sel_crtl[1]~input_o ),
	.datab(\reg_sel_crtl[0]~input_o ),
	.datac(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\IR|dataOut [6]),
	.cin(gnd),
	.combout(\rf_in_sel|output[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf_in_sel|output[0]~4 .lut_mask = 16'h3210;
defparam \rf_in_sel|output[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \RF|register0|dataOut[5]~1 (
// Equation(s):
// \RF|register0|dataOut[5]~1_combout  = (!\rf_in_sel|output[0]~5_combout  & (\comb~4_combout  & !\rf_in_sel|output[0]~4_combout ))

	.dataa(gnd),
	.datab(\rf_in_sel|output[0]~5_combout ),
	.datac(\comb~4_combout ),
	.datad(\rf_in_sel|output[0]~4_combout ),
	.cin(gnd),
	.combout(\RF|register0|dataOut[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|dataOut[5]~1 .lut_mask = 16'h0030;
defparam \RF|register0|dataOut[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \RF|register0|dataOut[5]~2 (
// Equation(s):
// \RF|register0|dataOut[5]~2_combout  = (\reset~input_o ) # ((\RF|register0|dataOut[5]~1_combout  & \RF|register0|dataOut[5]~0_combout ))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\RF|register0|dataOut[5]~1_combout ),
	.datad(\RF|register0|dataOut[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|register0|dataOut[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|dataOut[5]~2 .lut_mask = 16'hFAAA;
defparam \RF|register0|dataOut[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \RF|register0|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[4] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \RF|register1|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[4] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \RF|muxb|output[4]~48 (
// Equation(s):
// \RF|muxb|output[4]~48_combout  = (\RF|register0|dataOut [4] & (((\RF|muxb|output~0_combout  & \RF|register1|dataOut [4])) # (!\RF|muxb|output~1_combout ))) # (!\RF|register0|dataOut [4] & (\RF|muxb|output~0_combout  & (\RF|register1|dataOut [4])))

	.dataa(\RF|register0|dataOut [4]),
	.datab(\RF|muxb|output~0_combout ),
	.datac(\RF|register1|dataOut [4]),
	.datad(\RF|muxb|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[4]~48 .lut_mask = 16'hC0EA;
defparam \RF|muxb|output[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \RF|register2|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[4] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \RF|register3|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[4] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \RF|muxb|output[4]~49 (
// Equation(s):
// \RF|muxb|output[4]~49_combout  = (\RF|register2|dataOut [4] & ((\RF|muxb|output~3_combout ) # ((\RF|register3|dataOut [4] & \RF|muxb|output~4_combout )))) # (!\RF|register2|dataOut [4] & (((\RF|register3|dataOut [4] & \RF|muxb|output~4_combout ))))

	.dataa(\RF|register2|dataOut [4]),
	.datab(\RF|muxb|output~3_combout ),
	.datac(\RF|register3|dataOut [4]),
	.datad(\RF|muxb|output~4_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[4]~49 .lut_mask = 16'hF888;
defparam \RF|muxb|output[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \RF|register4|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[4] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \RF|register5|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[4] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \RF|muxb|output[4]~50 (
// Equation(s):
// \RF|muxb|output[4]~50_combout  = (\RF|register4|dataOut [4] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [4] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [4] & (((\RF|register5|dataOut [4] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [4]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [4]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[4]~50 .lut_mask = 16'hF888;
defparam \RF|muxb|output[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \RF|register6|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register0|data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[4] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \PC|dataOut[4]~11 (
// Equation(s):
// \PC|dataOut[4]~11_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [4])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[4]~11_combout )))

	.dataa(\ALU_register|dataOut [4]),
	.datab(\Register_A|dataOut[4]~11_combout ),
	.datac(gnd),
	.datad(\pc_source_crtl~input_o ),
	.cin(gnd),
	.combout(\PC|dataOut[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[4]~11 .lut_mask = 16'hAACC;
defparam \PC|dataOut[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \PC|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[4]~11_combout ),
	.asdata(\rf_data_mux|output[4]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[4] .is_wysiwyg = "true";
defparam \PC|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \RF|register7|data~11 (
// Equation(s):
// \RF|register7|data~11_combout  = (\r7_select~input_o  & (\PC|dataOut [4])) # (!\r7_select~input_o  & ((\rf_data_mux|output[4]~16_combout )))

	.dataa(\r7_select~input_o ),
	.datab(gnd),
	.datac(\PC|dataOut [4]),
	.datad(\rf_data_mux|output[4]~16_combout ),
	.cin(gnd),
	.combout(\RF|register7|data~11_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~11 .lut_mask = 16'hF5A0;
defparam \RF|register7|data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \RF|register7|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[4] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \RF|muxb|output[4]~51 (
// Equation(s):
// \RF|muxb|output[4]~51_combout  = (\RF|muxb|output~10_combout  & ((\RF|register7|dataOut [4]) # ((\RF|muxb|output~9_combout  & \RF|register6|dataOut [4])))) # (!\RF|muxb|output~10_combout  & (\RF|muxb|output~9_combout  & (\RF|register6|dataOut [4])))

	.dataa(\RF|muxb|output~10_combout ),
	.datab(\RF|muxb|output~9_combout ),
	.datac(\RF|register6|dataOut [4]),
	.datad(\RF|register7|dataOut [4]),
	.cin(gnd),
	.combout(\RF|muxb|output[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[4]~51 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \RF|muxb|output[4] (
// Equation(s):
// \RF|muxb|output [4] = (\RF|muxb|output[4]~48_combout ) # ((\RF|muxb|output[4]~49_combout ) # ((\RF|muxb|output[4]~50_combout ) # (\RF|muxb|output[4]~51_combout )))

	.dataa(\RF|muxb|output[4]~48_combout ),
	.datab(\RF|muxb|output[4]~49_combout ),
	.datac(\RF|muxb|output[4]~50_combout ),
	.datad(\RF|muxb|output[4]~51_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [4]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[4] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \Register_B|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[4] .is_wysiwyg = "true";
defparam \Register_B|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \regA_regB_mem_data_in|output[4]~10 (
// Equation(s):
// \regA_regB_mem_data_in|output[4]~10_combout  = (\mem_data_in_mux_ctrl~input_o  & (\Register_B|dataOut [4])) # (!\mem_data_in_mux_ctrl~input_o  & ((\Register_A|dataOut [4])))

	.dataa(gnd),
	.datab(\mem_data_in_mux_ctrl~input_o ),
	.datac(\Register_B|dataOut [4]),
	.datad(\Register_A|dataOut [4]),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[4]~10 .lut_mask = 16'hF3C0;
defparam \regA_regB_mem_data_in|output[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \IR|data~11 (
// Equation(s):
// \IR|data~11_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [3])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\IR|data~11_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~11 .lut_mask = 16'h5500;
defparam \IR|data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \IR|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[3] .is_wysiwyg = "true";
defparam \IR|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \Memory_data|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_data|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_data|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_data|dataOut[3] .is_wysiwyg = "true";
defparam \Memory_data|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \rf_data_mux|output[3]~17 (
// Equation(s):
// \rf_data_mux|output[3]~17_combout  = (!\reg_data_crtl[1]~input_o  & ((\reg_data_crtl[0]~input_o  & (\IR|dataOut [3])) # (!\reg_data_crtl[0]~input_o  & ((\Memory_data|dataOut [3])))))

	.dataa(\IR|dataOut [3]),
	.datab(\reg_data_crtl[1]~input_o ),
	.datac(\reg_data_crtl[0]~input_o ),
	.datad(\Memory_data|dataOut [3]),
	.cin(gnd),
	.combout(\rf_data_mux|output[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[3]~17 .lut_mask = 16'h2320;
defparam \rf_data_mux|output[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \rf_data_mux|output[3]~18 (
// Equation(s):
// \rf_data_mux|output[3]~18_combout  = (\rf_data_mux|output[3]~17_combout ) # ((\ALU_register|dataOut [3] & (\reg_data_crtl[1]~input_o  & !\reg_data_crtl[0]~input_o )))

	.dataa(\ALU_register|dataOut [3]),
	.datab(\reg_data_crtl[1]~input_o ),
	.datac(\reg_data_crtl[0]~input_o ),
	.datad(\rf_data_mux|output[3]~17_combout ),
	.cin(gnd),
	.combout(\rf_data_mux|output[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rf_data_mux|output[3]~18 .lut_mask = 16'hFF08;
defparam \rf_data_mux|output[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \PC|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[3]~12_combout ),
	.asdata(\rf_data_mux|output[3]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[3] .is_wysiwyg = "true";
defparam \PC|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \RF|register7|data~12 (
// Equation(s):
// \RF|register7|data~12_combout  = (\r7_select~input_o  & (\PC|dataOut [3])) # (!\r7_select~input_o  & ((\rf_data_mux|output[3]~18_combout )))

	.dataa(\PC|dataOut [3]),
	.datab(\r7_select~input_o ),
	.datac(gnd),
	.datad(\rf_data_mux|output[3]~18_combout ),
	.cin(gnd),
	.combout(\RF|register7|data~12_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~12 .lut_mask = 16'hBB88;
defparam \RF|register7|data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \RF|register7|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[3] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \RF|register0|data~12 (
// Equation(s):
// \RF|register0|data~12_combout  = (!\reset~input_o  & \rf_data_mux|output[3]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\rf_data_mux|output[3]~18_combout ),
	.cin(gnd),
	.combout(\RF|register0|data~12_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~12 .lut_mask = 16'h0F00;
defparam \RF|register0|data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \RF|register6|dataOut[3]~feeder (
// Equation(s):
// \RF|register6|dataOut[3]~feeder_combout  = \RF|register0|data~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF|register0|data~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF|register6|dataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register6|dataOut[3]~feeder .lut_mask = 16'hF0F0;
defparam \RF|register6|dataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \RF|register6|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register6|dataOut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[3] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \RF|muxb|output[3]~55 (
// Equation(s):
// \RF|muxb|output[3]~55_combout  = (\RF|register7|dataOut [3] & ((\RF|muxb|output~10_combout ) # ((\RF|register6|dataOut [3] & \RF|muxb|output~9_combout )))) # (!\RF|register7|dataOut [3] & (\RF|register6|dataOut [3] & ((\RF|muxb|output~9_combout ))))

	.dataa(\RF|register7|dataOut [3]),
	.datab(\RF|register6|dataOut [3]),
	.datac(\RF|muxb|output~10_combout ),
	.datad(\RF|muxb|output~9_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[3]~55 .lut_mask = 16'hECA0;
defparam \RF|muxb|output[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \RF|register0|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[3] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \RF|register1|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[3] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \RF|muxb|output[3]~52 (
// Equation(s):
// \RF|muxb|output[3]~52_combout  = (\RF|register0|dataOut [3] & (((\RF|muxb|output~0_combout  & \RF|register1|dataOut [3])) # (!\RF|muxb|output~1_combout ))) # (!\RF|register0|dataOut [3] & (\RF|muxb|output~0_combout  & (\RF|register1|dataOut [3])))

	.dataa(\RF|register0|dataOut [3]),
	.datab(\RF|muxb|output~0_combout ),
	.datac(\RF|register1|dataOut [3]),
	.datad(\RF|muxb|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[3]~52 .lut_mask = 16'hC0EA;
defparam \RF|muxb|output[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \RF|register2|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[3] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \RF|register3|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[3] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \RF|muxb|output[3]~53 (
// Equation(s):
// \RF|muxb|output[3]~53_combout  = (\RF|register2|dataOut [3] & ((\RF|muxb|output~3_combout ) # ((\RF|register3|dataOut [3] & \RF|muxb|output~4_combout )))) # (!\RF|register2|dataOut [3] & (((\RF|register3|dataOut [3] & \RF|muxb|output~4_combout ))))

	.dataa(\RF|register2|dataOut [3]),
	.datab(\RF|muxb|output~3_combout ),
	.datac(\RF|register3|dataOut [3]),
	.datad(\RF|muxb|output~4_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[3]~53 .lut_mask = 16'hF888;
defparam \RF|muxb|output[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \RF|register4|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[3] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \RF|register5|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[3] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \RF|muxb|output[3]~54 (
// Equation(s):
// \RF|muxb|output[3]~54_combout  = (\RF|muxb|output~6_combout  & ((\RF|register4|dataOut [3]) # ((\RF|register5|dataOut [3] & \RF|muxb|output~7_combout )))) # (!\RF|muxb|output~6_combout  & (((\RF|register5|dataOut [3] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|muxb|output~6_combout ),
	.datab(\RF|register4|dataOut [3]),
	.datac(\RF|register5|dataOut [3]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[3]~54 .lut_mask = 16'hF888;
defparam \RF|muxb|output[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \RF|muxb|output[3] (
// Equation(s):
// \RF|muxb|output [3] = (\RF|muxb|output[3]~55_combout ) # ((\RF|muxb|output[3]~52_combout ) # ((\RF|muxb|output[3]~53_combout ) # (\RF|muxb|output[3]~54_combout )))

	.dataa(\RF|muxb|output[3]~55_combout ),
	.datab(\RF|muxb|output[3]~52_combout ),
	.datac(\RF|muxb|output[3]~53_combout ),
	.datad(\RF|muxb|output[3]~54_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [3]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[3] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \Register_B|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[3] .is_wysiwyg = "true";
defparam \Register_B|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \regA_regB_mem_data_in|output[3]~11 (
// Equation(s):
// \regA_regB_mem_data_in|output[3]~11_combout  = (\mem_data_in_mux_ctrl~input_o  & ((\Register_B|dataOut [3]))) # (!\mem_data_in_mux_ctrl~input_o  & (\Register_A|dataOut [3]))

	.dataa(gnd),
	.datab(\Register_A|dataOut [3]),
	.datac(\Register_B|dataOut [3]),
	.datad(\mem_data_in_mux_ctrl~input_o ),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[3]~11 .lut_mask = 16'hF0CC;
defparam \regA_regB_mem_data_in|output[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \IR|data~10 (
// Equation(s):
// \IR|data~10_combout  = (\RAM|altsyncram_component|auto_generated|q_a [4] & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|data~10_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~10 .lut_mask = 16'h00F0;
defparam \IR|data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \IR|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[4] .is_wysiwyg = "true";
defparam \IR|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \rf_in_sel|output[1]~1 (
// Equation(s):
// \rf_in_sel|output[1]~1_combout  = (\reg_sel_crtl[0]~input_o  & ((\reg_sel_crtl[1]~input_o  & (\IR|dataOut [4])) # (!\reg_sel_crtl[1]~input_o  & ((\IR|dataOut [10])))))

	.dataa(\reg_sel_crtl[0]~input_o ),
	.datab(\reg_sel_crtl[1]~input_o ),
	.datac(\IR|dataOut [4]),
	.datad(\IR|dataOut [10]),
	.cin(gnd),
	.combout(\rf_in_sel|output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf_in_sel|output[1]~1 .lut_mask = 16'hA280;
defparam \rf_in_sel|output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \RF|register0|dataOut[5]~0 (
// Equation(s):
// \RF|register0|dataOut[5]~0_combout  = (!\rf_in_sel|output[1]~1_combout  & (!\rf_in_sel|output[2]~2_combout  & (!\rf_in_sel|output[2]~3_combout  & !\rf_in_sel|output[1]~0_combout )))

	.dataa(\rf_in_sel|output[1]~1_combout ),
	.datab(\rf_in_sel|output[2]~2_combout ),
	.datac(\rf_in_sel|output[2]~3_combout ),
	.datad(\rf_in_sel|output[1]~0_combout ),
	.cin(gnd),
	.combout(\RF|register0|dataOut[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|dataOut[5]~0 .lut_mask = 16'h0001;
defparam \RF|register0|dataOut[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \RF|register1|dataOut[15]~1 (
// Equation(s):
// \RF|register1|dataOut[15]~1_combout  = (\reset~input_o ) # ((\RF|register0|dataOut[5]~0_combout  & \RF|register1|dataOut[15]~0_combout ))

	.dataa(gnd),
	.datab(\RF|register0|dataOut[5]~0_combout ),
	.datac(\reset~input_o ),
	.datad(\RF|register1|dataOut[15]~0_combout ),
	.cin(gnd),
	.combout(\RF|register1|dataOut[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register1|dataOut[15]~1 .lut_mask = 16'hFCF0;
defparam \RF|register1|dataOut[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \RF|register1|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[2] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \RF|muxA|output[2]~60 (
// Equation(s):
// \RF|muxA|output[2]~60_combout  = (\RF|muxA|output~0_combout  & ((\RF|register1|dataOut [2]) # ((\RF|register0|dataOut [2] & !\RF|muxA|output~1_combout )))) # (!\RF|muxA|output~0_combout  & (((\RF|register0|dataOut [2] & !\RF|muxA|output~1_combout ))))

	.dataa(\RF|muxA|output~0_combout ),
	.datab(\RF|register1|dataOut [2]),
	.datac(\RF|register0|dataOut [2]),
	.datad(\RF|muxA|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[2]~60 .lut_mask = 16'h88F8;
defparam \RF|muxA|output[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \RF|muxA|output[2]~61 (
// Equation(s):
// \RF|muxA|output[2]~61_combout  = (\RF|muxA|output~3_combout  & ((\RF|register3|dataOut [2]) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [2])))) # (!\RF|muxA|output~3_combout  & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [2])))

	.dataa(\RF|muxA|output~3_combout ),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [2]),
	.datad(\RF|register3|dataOut [2]),
	.cin(gnd),
	.combout(\RF|muxA|output[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[2]~61 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \RF|muxA|output[2]~62 (
// Equation(s):
// \RF|muxA|output[2]~62_combout  = (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [2]) # ((\RF|muxA|output~7_combout  & \RF|register4|dataOut [2])))) # (!\RF|muxA|output~6_combout  & (\RF|muxA|output~7_combout  & (\RF|register4|dataOut [2])))

	.dataa(\RF|muxA|output~6_combout ),
	.datab(\RF|muxA|output~7_combout ),
	.datac(\RF|register4|dataOut [2]),
	.datad(\RF|register5|dataOut [2]),
	.cin(gnd),
	.combout(\RF|muxA|output[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[2]~62 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \RF|muxA|output[2]~63 (
// Equation(s):
// \RF|muxA|output[2]~63_combout  = (\RF|register7|dataOut [2] & ((\RF|muxA|output~9_combout ) # ((\RF|muxA|output~10_combout  & \RF|register6|dataOut [2])))) # (!\RF|register7|dataOut [2] & (((\RF|muxA|output~10_combout  & \RF|register6|dataOut [2]))))

	.dataa(\RF|register7|dataOut [2]),
	.datab(\RF|muxA|output~9_combout ),
	.datac(\RF|muxA|output~10_combout ),
	.datad(\RF|register6|dataOut [2]),
	.cin(gnd),
	.combout(\RF|muxA|output[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[2]~63 .lut_mask = 16'hF888;
defparam \RF|muxA|output[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \RF|muxA|output[2] (
// Equation(s):
// \RF|muxA|output [2] = (\RF|muxA|output[2]~60_combout ) # ((\RF|muxA|output[2]~61_combout ) # ((\RF|muxA|output[2]~62_combout ) # (\RF|muxA|output[2]~63_combout )))

	.dataa(\RF|muxA|output[2]~60_combout ),
	.datab(\RF|muxA|output[2]~61_combout ),
	.datac(\RF|muxA|output[2]~62_combout ),
	.datad(\RF|muxA|output[2]~63_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [2]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[2] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \Register_A|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[2]~feeder_combout ),
	.asdata(\RF|muxA|output [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[2] .is_wysiwyg = "true";
defparam \Register_A|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \regA_regB_mem_data_in|output[2]~12 (
// Equation(s):
// \regA_regB_mem_data_in|output[2]~12_combout  = (\mem_data_in_mux_ctrl~input_o  & ((\Register_B|dataOut [2]))) # (!\mem_data_in_mux_ctrl~input_o  & (\Register_A|dataOut [2]))

	.dataa(\Register_A|dataOut [2]),
	.datab(\Register_B|dataOut [2]),
	.datac(gnd),
	.datad(\mem_data_in_mux_ctrl~input_o ),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[2]~12 .lut_mask = 16'hCCAA;
defparam \regA_regB_mem_data_in|output[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \IR|data~13 (
// Equation(s):
// \IR|data~13_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|data~13_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~13 .lut_mask = 16'h3030;
defparam \IR|data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \IR|dataOut[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[10] .is_wysiwyg = "true";
defparam \IR|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \RF|muxA|output~4 (
// Equation(s):
// \RF|muxA|output~4_combout  = (\IR|dataOut [9] & (!\IR|dataOut [11] & !\IR|dataOut [10]))

	.dataa(gnd),
	.datab(\IR|dataOut [9]),
	.datac(\IR|dataOut [11]),
	.datad(\IR|dataOut [10]),
	.cin(gnd),
	.combout(\RF|muxA|output~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output~4 .lut_mask = 16'h000C;
defparam \RF|muxA|output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \RF|muxA|output[1]~69 (
// Equation(s):
// \RF|muxA|output[1]~69_combout  = (\RF|muxA|output~3_combout  & ((\RF|register3|dataOut [1]) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [1])))) # (!\RF|muxA|output~3_combout  & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [1])))

	.dataa(\RF|muxA|output~3_combout ),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [1]),
	.datad(\RF|register3|dataOut [1]),
	.cin(gnd),
	.combout(\RF|muxA|output[1]~69_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[1]~69 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \RF|muxA|output[1]~68 (
// Equation(s):
// \RF|muxA|output[1]~68_combout  = (\RF|muxA|output~0_combout  & ((\RF|register1|dataOut [1]) # ((\RF|register0|dataOut [1] & !\RF|muxA|output~1_combout )))) # (!\RF|muxA|output~0_combout  & (((\RF|register0|dataOut [1] & !\RF|muxA|output~1_combout ))))

	.dataa(\RF|muxA|output~0_combout ),
	.datab(\RF|register1|dataOut [1]),
	.datac(\RF|register0|dataOut [1]),
	.datad(\RF|muxA|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[1]~68 .lut_mask = 16'h88F8;
defparam \RF|muxA|output[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \RF|muxA|output[1]~70 (
// Equation(s):
// \RF|muxA|output[1]~70_combout  = (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [1]) # ((\RF|muxA|output~7_combout  & \RF|register4|dataOut [1])))) # (!\RF|muxA|output~6_combout  & (\RF|muxA|output~7_combout  & (\RF|register4|dataOut [1])))

	.dataa(\RF|muxA|output~6_combout ),
	.datab(\RF|muxA|output~7_combout ),
	.datac(\RF|register4|dataOut [1]),
	.datad(\RF|register5|dataOut [1]),
	.cin(gnd),
	.combout(\RF|muxA|output[1]~70_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[1]~70 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[1]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \RF|muxA|output[1]~71 (
// Equation(s):
// \RF|muxA|output[1]~71_combout  = (\RF|muxA|output~10_combout  & ((\RF|register6|dataOut [1]) # ((\RF|register7|dataOut [1] & \RF|muxA|output~9_combout )))) # (!\RF|muxA|output~10_combout  & (\RF|register7|dataOut [1] & (\RF|muxA|output~9_combout )))

	.dataa(\RF|muxA|output~10_combout ),
	.datab(\RF|register7|dataOut [1]),
	.datac(\RF|muxA|output~9_combout ),
	.datad(\RF|register6|dataOut [1]),
	.cin(gnd),
	.combout(\RF|muxA|output[1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[1]~71 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \RF|muxA|output[1] (
// Equation(s):
// \RF|muxA|output [1] = (\RF|muxA|output[1]~69_combout ) # ((\RF|muxA|output[1]~68_combout ) # ((\RF|muxA|output[1]~70_combout ) # (\RF|muxA|output[1]~71_combout )))

	.dataa(\RF|muxA|output[1]~69_combout ),
	.datab(\RF|muxA|output[1]~68_combout ),
	.datac(\RF|muxA|output[1]~70_combout ),
	.datad(\RF|muxA|output[1]~71_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [1]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[1] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \Register_A|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[1]~feeder_combout ),
	.asdata(\RF|muxA|output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[1] .is_wysiwyg = "true";
defparam \Register_A|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \regA_regB_mem_data_in|output[1]~5 (
// Equation(s):
// \regA_regB_mem_data_in|output[1]~5_combout  = (\mem_data_in_mux_ctrl~input_o  & ((\Register_B|dataOut [1]))) # (!\mem_data_in_mux_ctrl~input_o  & (\Register_A|dataOut [1]))

	.dataa(\Register_A|dataOut [1]),
	.datab(\Register_B|dataOut [1]),
	.datac(\mem_data_in_mux_ctrl~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[1]~5 .lut_mask = 16'hCACA;
defparam \regA_regB_mem_data_in|output[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \IR|data~7 (
// Equation(s):
// \IR|data~7_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [5])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|data~7_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~7 .lut_mask = 16'h5050;
defparam \IR|data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \IR|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[5] .is_wysiwyg = "true";
defparam \IR|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \alu_B_mux|output~13 (
// Equation(s):
// \alu_B_mux|output~13_combout  = (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & (\IR|dataOut [5])) # (!\alu_b_sel[1]~input_o  & ((\Register_B|dataOut [5])))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\IR|dataOut [5]),
	.datac(\alu_b_sel[1]~input_o ),
	.datad(\Register_B|dataOut [5]),
	.cin(gnd),
	.combout(\alu_B_mux|output~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~13 .lut_mask = 16'h4540;
defparam \alu_B_mux|output~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \ALU_1|rc[5]~9 (
// Equation(s):
// \ALU_1|rc[5]~9_combout  = (\ALU_1|rc[15]~2_combout  & (((!\alu_B_mux|output~13_combout  & !\alu_B_mux|output~12_combout )) # (!\alu_A_mux|output~21_combout )))

	.dataa(\ALU_1|rc[15]~2_combout ),
	.datab(\alu_B_mux|output~13_combout ),
	.datac(\alu_A_mux|output~21_combout ),
	.datad(\alu_B_mux|output~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[5]~9 .lut_mask = 16'h0A2A;
defparam \ALU_1|rc[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \ALU_1|add1|adder6|adder2|s (
// Equation(s):
// \ALU_1|add1|adder6|adder2|s~combout  = \ALU_1|add1|adder6|adder1|cout~0_combout  $ (\alu_A_mux|output~21_combout  $ (((\alu_B_mux|output~12_combout ) # (\alu_B_mux|output~13_combout ))))

	.dataa(\ALU_1|add1|adder6|adder1|cout~0_combout ),
	.datab(\alu_B_mux|output~12_combout ),
	.datac(\alu_A_mux|output~21_combout ),
	.datad(\alu_B_mux|output~13_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder6|adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder6|adder2|s .lut_mask = 16'hA596;
defparam \ALU_1|add1|adder6|adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \Register_A|dataOut[5]~10 (
// Equation(s):
// \Register_A|dataOut[5]~10_combout  = (\ALU_1|rc[15]~1_combout  & (\ALU_1|rc[5]~9_combout )) # (!\ALU_1|rc[15]~1_combout  & ((\ALU_1|add1|adder6|adder2|s~combout )))

	.dataa(gnd),
	.datab(\ALU_1|rc[5]~9_combout ),
	.datac(\ALU_1|rc[15]~1_combout ),
	.datad(\ALU_1|add1|adder6|adder2|s~combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[5]~10 .lut_mask = 16'hCFC0;
defparam \Register_A|dataOut[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \ALU_register|data~5 (
// Equation(s):
// \ALU_register|data~5_combout  = (!\reset~input_o  & \Register_A|dataOut[5]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Register_A|dataOut[5]~10_combout ),
	.cin(gnd),
	.combout(\ALU_register|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~5 .lut_mask = 16'h0F00;
defparam \ALU_register|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \ALU_register|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[5] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \PC|dataOut[5]~10 (
// Equation(s):
// \PC|dataOut[5]~10_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [5])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[5]~10_combout )))

	.dataa(\pc_source_crtl~input_o ),
	.datab(\ALU_register|dataOut [5]),
	.datac(gnd),
	.datad(\Register_A|dataOut[5]~10_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[5]~10 .lut_mask = 16'hDD88;
defparam \PC|dataOut[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \PC|dataOut[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[5]~10_combout ),
	.asdata(\rf_data_mux|output[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[5] .is_wysiwyg = "true";
defparam \PC|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \adress_mux|output[5]~5 (
// Equation(s):
// \adress_mux|output[5]~5_combout  = (\address_crtl~input_o  & (\PC|dataOut [5])) # (!\address_crtl~input_o  & ((\ALU_register|dataOut [5])))

	.dataa(\address_crtl~input_o ),
	.datab(\PC|dataOut [5]),
	.datac(gnd),
	.datad(\ALU_register|dataOut [5]),
	.cin(gnd),
	.combout(\adress_mux|output[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \adress_mux|output[5]~5 .lut_mask = 16'hDD88;
defparam \adress_mux|output[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \IR|data~15 (
// Equation(s):
// \IR|data~15_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\IR|data~15_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~15 .lut_mask = 16'h3300;
defparam \IR|data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \IR|dataOut[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[11] .is_wysiwyg = "true";
defparam \IR|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \RF|muxA|output~3 (
// Equation(s):
// \RF|muxA|output~3_combout  = (\IR|dataOut [9] & (!\IR|dataOut [11] & \IR|dataOut [10]))

	.dataa(gnd),
	.datab(\IR|dataOut [9]),
	.datac(\IR|dataOut [11]),
	.datad(\IR|dataOut [10]),
	.cin(gnd),
	.combout(\RF|muxA|output~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output~3 .lut_mask = 16'h0C00;
defparam \RF|muxA|output~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \RF|muxA|output[4]~53 (
// Equation(s):
// \RF|muxA|output[4]~53_combout  = (\RF|muxA|output~3_combout  & ((\RF|register3|dataOut [4]) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [4])))) # (!\RF|muxA|output~3_combout  & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [4])))

	.dataa(\RF|muxA|output~3_combout ),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [4]),
	.datad(\RF|register3|dataOut [4]),
	.cin(gnd),
	.combout(\RF|muxA|output[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[4]~53 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \RF|muxA|output[4]~54 (
// Equation(s):
// \RF|muxA|output[4]~54_combout  = (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [4]) # ((\RF|muxA|output~7_combout  & \RF|register4|dataOut [4])))) # (!\RF|muxA|output~6_combout  & (\RF|muxA|output~7_combout  & (\RF|register4|dataOut [4])))

	.dataa(\RF|muxA|output~6_combout ),
	.datab(\RF|muxA|output~7_combout ),
	.datac(\RF|register4|dataOut [4]),
	.datad(\RF|register5|dataOut [4]),
	.cin(gnd),
	.combout(\RF|muxA|output[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[4]~54 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \RF|muxA|output[4]~52 (
// Equation(s):
// \RF|muxA|output[4]~52_combout  = (\RF|muxA|output~0_combout  & ((\RF|register1|dataOut [4]) # ((\RF|register0|dataOut [4] & !\RF|muxA|output~1_combout )))) # (!\RF|muxA|output~0_combout  & (((\RF|register0|dataOut [4] & !\RF|muxA|output~1_combout ))))

	.dataa(\RF|muxA|output~0_combout ),
	.datab(\RF|register1|dataOut [4]),
	.datac(\RF|register0|dataOut [4]),
	.datad(\RF|muxA|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[4]~52 .lut_mask = 16'h88F8;
defparam \RF|muxA|output[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \RF|muxA|output[4]~55 (
// Equation(s):
// \RF|muxA|output[4]~55_combout  = (\RF|muxA|output~10_combout  & ((\RF|register6|dataOut [4]) # ((\RF|register7|dataOut [4] & \RF|muxA|output~9_combout )))) # (!\RF|muxA|output~10_combout  & (\RF|register7|dataOut [4] & ((\RF|muxA|output~9_combout ))))

	.dataa(\RF|muxA|output~10_combout ),
	.datab(\RF|register7|dataOut [4]),
	.datac(\RF|register6|dataOut [4]),
	.datad(\RF|muxA|output~9_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[4]~55 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \RF|muxA|output[4] (
// Equation(s):
// \RF|muxA|output [4] = (\RF|muxA|output[4]~53_combout ) # ((\RF|muxA|output[4]~54_combout ) # ((\RF|muxA|output[4]~52_combout ) # (\RF|muxA|output[4]~55_combout )))

	.dataa(\RF|muxA|output[4]~53_combout ),
	.datab(\RF|muxA|output[4]~54_combout ),
	.datac(\RF|muxA|output[4]~52_combout ),
	.datad(\RF|muxA|output[4]~55_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [4]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[4] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N7
dffeas \Register_A|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[4]~feeder_combout ),
	.asdata(\RF|muxA|output [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[4] .is_wysiwyg = "true";
defparam \Register_A|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \alu_A_mux|output~22 (
// Equation(s):
// \alu_A_mux|output~22_combout  = (!\alu_a_sel[1]~input_o  & ((\alu_a_sel[0]~input_o  & (\IR|dataOut [4])) # (!\alu_a_sel[0]~input_o  & ((\PC|dataOut [4])))))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\IR|dataOut [4]),
	.datad(\PC|dataOut [4]),
	.cin(gnd),
	.combout(\alu_A_mux|output~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~22 .lut_mask = 16'h5140;
defparam \alu_A_mux|output~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \alu_A_mux|output~23 (
// Equation(s):
// \alu_A_mux|output~23_combout  = (\alu_A_mux|output~22_combout ) # ((\Register_A|dataOut [4] & (!\alu_a_sel[0]~input_o  & \alu_a_sel[1]~input_o )))

	.dataa(\Register_A|dataOut [4]),
	.datab(\alu_a_sel[0]~input_o ),
	.datac(\alu_a_sel[1]~input_o ),
	.datad(\alu_A_mux|output~22_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~23 .lut_mask = 16'hFF20;
defparam \alu_A_mux|output~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \ALU_1|rc[4]~10 (
// Equation(s):
// \ALU_1|rc[4]~10_combout  = (\ALU_1|rc[15]~2_combout  & (((!\alu_B_mux|output~15_combout  & !\alu_B_mux|output~14_combout )) # (!\alu_A_mux|output~23_combout )))

	.dataa(\ALU_1|rc[15]~2_combout ),
	.datab(\alu_A_mux|output~23_combout ),
	.datac(\alu_B_mux|output~15_combout ),
	.datad(\alu_B_mux|output~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[4]~10 .lut_mask = 16'h222A;
defparam \ALU_1|rc[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \ALU_1|add1|adder6|adder1|s (
// Equation(s):
// \ALU_1|add1|adder6|adder1|s~combout  = \alu_A_mux|output~23_combout  $ (\ALU_1|add1|adder5|adder4|cout~0_combout  $ (((\alu_B_mux|output~15_combout ) # (\alu_B_mux|output~14_combout ))))

	.dataa(\alu_B_mux|output~15_combout ),
	.datab(\alu_B_mux|output~14_combout ),
	.datac(\alu_A_mux|output~23_combout ),
	.datad(\ALU_1|add1|adder5|adder4|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder6|adder1|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder6|adder1|s .lut_mask = 16'hE11E;
defparam \ALU_1|add1|adder6|adder1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \Register_A|dataOut[4]~11 (
// Equation(s):
// \Register_A|dataOut[4]~11_combout  = (\ALU_1|rc[15]~1_combout  & (\ALU_1|rc[4]~10_combout )) # (!\ALU_1|rc[15]~1_combout  & ((\ALU_1|add1|adder6|adder1|s~combout )))

	.dataa(gnd),
	.datab(\ALU_1|rc[4]~10_combout ),
	.datac(\ALU_1|rc[15]~1_combout ),
	.datad(\ALU_1|add1|adder6|adder1|s~combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[4]~11 .lut_mask = 16'hCFC0;
defparam \Register_A|dataOut[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \ALU_register|data~4 (
// Equation(s):
// \ALU_register|data~4_combout  = (!\reset~input_o  & \Register_A|dataOut[4]~11_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\Register_A|dataOut[4]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_register|data~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~4 .lut_mask = 16'h3030;
defparam \ALU_register|data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \ALU_register|dataOut[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[4] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \adress_mux|output[4]~4 (
// Equation(s):
// \adress_mux|output[4]~4_combout  = (\address_crtl~input_o  & ((\PC|dataOut [4]))) # (!\address_crtl~input_o  & (\ALU_register|dataOut [4]))

	.dataa(\address_crtl~input_o ),
	.datab(gnd),
	.datac(\ALU_register|dataOut [4]),
	.datad(\PC|dataOut [4]),
	.cin(gnd),
	.combout(\adress_mux|output[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \adress_mux|output[4]~4 .lut_mask = 16'hFA50;
defparam \adress_mux|output[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \IR|data~14 (
// Equation(s):
// \IR|data~14_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\IR|data~14_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~14 .lut_mask = 16'h3300;
defparam \IR|data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \IR|dataOut[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[9] .is_wysiwyg = "true";
defparam \IR|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \RF|muxA|output~0 (
// Equation(s):
// \RF|muxA|output~0_combout  = (!\IR|dataOut [9] & (!\IR|dataOut [11] & \IR|dataOut [10]))

	.dataa(\IR|dataOut [9]),
	.datab(gnd),
	.datac(\IR|dataOut [11]),
	.datad(\IR|dataOut [10]),
	.cin(gnd),
	.combout(\RF|muxA|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output~0 .lut_mask = 16'h0500;
defparam \RF|muxA|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \RF|muxA|output[3]~56 (
// Equation(s):
// \RF|muxA|output[3]~56_combout  = (\RF|muxA|output~0_combout  & ((\RF|register1|dataOut [3]) # ((\RF|register0|dataOut [3] & !\RF|muxA|output~1_combout )))) # (!\RF|muxA|output~0_combout  & (((\RF|register0|dataOut [3] & !\RF|muxA|output~1_combout ))))

	.dataa(\RF|muxA|output~0_combout ),
	.datab(\RF|register1|dataOut [3]),
	.datac(\RF|register0|dataOut [3]),
	.datad(\RF|muxA|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[3]~56 .lut_mask = 16'h88F8;
defparam \RF|muxA|output[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \RF|muxA|output[3]~57 (
// Equation(s):
// \RF|muxA|output[3]~57_combout  = (\RF|muxA|output~3_combout  & ((\RF|register3|dataOut [3]) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [3])))) # (!\RF|muxA|output~3_combout  & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [3])))

	.dataa(\RF|muxA|output~3_combout ),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [3]),
	.datad(\RF|register3|dataOut [3]),
	.cin(gnd),
	.combout(\RF|muxA|output[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[3]~57 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \RF|muxA|output[3]~58 (
// Equation(s):
// \RF|muxA|output[3]~58_combout  = (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [3]) # ((\RF|muxA|output~7_combout  & \RF|register4|dataOut [3])))) # (!\RF|muxA|output~6_combout  & (\RF|muxA|output~7_combout  & (\RF|register4|dataOut [3])))

	.dataa(\RF|muxA|output~6_combout ),
	.datab(\RF|muxA|output~7_combout ),
	.datac(\RF|register4|dataOut [3]),
	.datad(\RF|register5|dataOut [3]),
	.cin(gnd),
	.combout(\RF|muxA|output[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[3]~58 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \RF|muxA|output[3]~59 (
// Equation(s):
// \RF|muxA|output[3]~59_combout  = (\RF|register7|dataOut [3] & ((\RF|muxA|output~9_combout ) # ((\RF|register6|dataOut [3] & \RF|muxA|output~10_combout )))) # (!\RF|register7|dataOut [3] & (\RF|register6|dataOut [3] & ((\RF|muxA|output~10_combout ))))

	.dataa(\RF|register7|dataOut [3]),
	.datab(\RF|register6|dataOut [3]),
	.datac(\RF|muxA|output~9_combout ),
	.datad(\RF|muxA|output~10_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[3]~59 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \RF|muxA|output[3] (
// Equation(s):
// \RF|muxA|output [3] = (\RF|muxA|output[3]~56_combout ) # ((\RF|muxA|output[3]~57_combout ) # ((\RF|muxA|output[3]~58_combout ) # (\RF|muxA|output[3]~59_combout )))

	.dataa(\RF|muxA|output[3]~56_combout ),
	.datab(\RF|muxA|output[3]~57_combout ),
	.datac(\RF|muxA|output[3]~58_combout ),
	.datad(\RF|muxA|output[3]~59_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [3]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[3] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \Register_A|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[3]~feeder_combout ),
	.asdata(\RF|muxA|output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[3] .is_wysiwyg = "true";
defparam \Register_A|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \alu_A_mux|output~24 (
// Equation(s):
// \alu_A_mux|output~24_combout  = (!\alu_a_sel[1]~input_o  & ((\alu_a_sel[0]~input_o  & (\IR|dataOut [3])) # (!\alu_a_sel[0]~input_o  & ((\PC|dataOut [3])))))

	.dataa(\alu_a_sel[0]~input_o ),
	.datab(\alu_a_sel[1]~input_o ),
	.datac(\IR|dataOut [3]),
	.datad(\PC|dataOut [3]),
	.cin(gnd),
	.combout(\alu_A_mux|output~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~24 .lut_mask = 16'h3120;
defparam \alu_A_mux|output~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \alu_A_mux|output~25 (
// Equation(s):
// \alu_A_mux|output~25_combout  = (\alu_A_mux|output~24_combout ) # ((\alu_a_sel[1]~input_o  & (\Register_A|dataOut [3] & !\alu_a_sel[0]~input_o )))

	.dataa(\alu_a_sel[1]~input_o ),
	.datab(\Register_A|dataOut [3]),
	.datac(\alu_a_sel[0]~input_o ),
	.datad(\alu_A_mux|output~24_combout ),
	.cin(gnd),
	.combout(\alu_A_mux|output~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu_A_mux|output~25 .lut_mask = 16'hFF08;
defparam \alu_A_mux|output~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \ALU_1|add1|adder5|adder4|s (
// Equation(s):
// \ALU_1|add1|adder5|adder4|s~combout  = \alu_A_mux|output~25_combout  $ (\ALU_1|add1|adder5|adder3|cout~0_combout  $ (((\alu_B_mux|output~16_combout ) # (\alu_B_mux|output~17_combout ))))

	.dataa(\alu_A_mux|output~25_combout ),
	.datab(\alu_B_mux|output~16_combout ),
	.datac(\ALU_1|add1|adder5|adder3|cout~0_combout ),
	.datad(\alu_B_mux|output~17_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder5|adder4|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder5|adder4|s .lut_mask = 16'hA596;
defparam \ALU_1|add1|adder5|adder4|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \ALU_1|rc[3]~11 (
// Equation(s):
// \ALU_1|rc[3]~11_combout  = (\ALU_1|rc[15]~2_combout  & (((!\alu_B_mux|output~17_combout  & !\alu_B_mux|output~16_combout )) # (!\alu_A_mux|output~25_combout )))

	.dataa(\ALU_1|rc[15]~2_combout ),
	.datab(\alu_B_mux|output~17_combout ),
	.datac(\alu_A_mux|output~25_combout ),
	.datad(\alu_B_mux|output~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[3]~11 .lut_mask = 16'h0A2A;
defparam \ALU_1|rc[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \Register_A|dataOut[3]~12 (
// Equation(s):
// \Register_A|dataOut[3]~12_combout  = (\ALU_1|rc[15]~1_combout  & ((\ALU_1|rc[3]~11_combout ))) # (!\ALU_1|rc[15]~1_combout  & (\ALU_1|add1|adder5|adder4|s~combout ))

	.dataa(\ALU_1|add1|adder5|adder4|s~combout ),
	.datab(gnd),
	.datac(\ALU_1|rc[15]~1_combout ),
	.datad(\ALU_1|rc[3]~11_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[3]~12 .lut_mask = 16'hFA0A;
defparam \Register_A|dataOut[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \ALU_register|data~3 (
// Equation(s):
// \ALU_register|data~3_combout  = (!\reset~input_o  & \Register_A|dataOut[3]~12_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Register_A|dataOut[3]~12_combout ),
	.cin(gnd),
	.combout(\ALU_register|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~3 .lut_mask = 16'h3300;
defparam \ALU_register|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \ALU_register|dataOut[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[3] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \adress_mux|output[3]~3 (
// Equation(s):
// \adress_mux|output[3]~3_combout  = (\address_crtl~input_o  & ((\PC|dataOut [3]))) # (!\address_crtl~input_o  & (\ALU_register|dataOut [3]))

	.dataa(\address_crtl~input_o ),
	.datab(gnd),
	.datac(\ALU_register|dataOut [3]),
	.datad(\PC|dataOut [3]),
	.cin(gnd),
	.combout(\adress_mux|output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \adress_mux|output[3]~3 .lut_mask = 16'hFA50;
defparam \adress_mux|output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \IR|data~12 (
// Equation(s):
// \IR|data~12_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [2])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\IR|data~12_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~12 .lut_mask = 16'h5500;
defparam \IR|data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \IR|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[2] .is_wysiwyg = "true";
defparam \IR|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \alu_B_mux|output~18 (
// Equation(s):
// \alu_B_mux|output~18_combout  = (\alu_b_sel[0]~input_o  & (!\alu_b_sel[1]~input_o  & \IR|dataOut [2]))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(gnd),
	.datad(\IR|dataOut [2]),
	.cin(gnd),
	.combout(\alu_B_mux|output~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~18 .lut_mask = 16'h2200;
defparam \alu_B_mux|output~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \ALU_1|add1|adder5|adder3|s (
// Equation(s):
// \ALU_1|add1|adder5|adder3|s~combout  = \ALU_1|add1|adder5|adder2|cout~0_combout  $ (\alu_A_mux|output~27_combout  $ (((\alu_B_mux|output~18_combout ) # (\alu_B_mux|output~19_combout ))))

	.dataa(\alu_B_mux|output~18_combout ),
	.datab(\ALU_1|add1|adder5|adder2|cout~0_combout ),
	.datac(\alu_A_mux|output~27_combout ),
	.datad(\alu_B_mux|output~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder5|adder3|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder5|adder3|s .lut_mask = 16'hC396;
defparam \ALU_1|add1|adder5|adder3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \ALU_1|rc[2]~12 (
// Equation(s):
// \ALU_1|rc[2]~12_combout  = (\ALU_1|rc[15]~2_combout  & (((!\alu_B_mux|output~18_combout  & !\alu_B_mux|output~19_combout )) # (!\alu_A_mux|output~27_combout )))

	.dataa(\ALU_1|rc[15]~2_combout ),
	.datab(\alu_A_mux|output~27_combout ),
	.datac(\alu_B_mux|output~18_combout ),
	.datad(\alu_B_mux|output~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[2]~12 .lut_mask = 16'h222A;
defparam \ALU_1|rc[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \Register_A|dataOut[2]~13 (
// Equation(s):
// \Register_A|dataOut[2]~13_combout  = (\ALU_1|rc[15]~1_combout  & ((\ALU_1|rc[2]~12_combout ))) # (!\ALU_1|rc[15]~1_combout  & (\ALU_1|add1|adder5|adder3|s~combout ))

	.dataa(\ALU_1|add1|adder5|adder3|s~combout ),
	.datab(gnd),
	.datac(\ALU_1|rc[15]~1_combout ),
	.datad(\ALU_1|rc[2]~12_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[2]~13 .lut_mask = 16'hFA0A;
defparam \Register_A|dataOut[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \ALU_register|data~2 (
// Equation(s):
// \ALU_register|data~2_combout  = (!\reset~input_o  & \Register_A|dataOut[2]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Register_A|dataOut[2]~13_combout ),
	.cin(gnd),
	.combout(\ALU_register|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~2 .lut_mask = 16'h0F00;
defparam \ALU_register|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \ALU_register|dataOut[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[2] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \adress_mux|output[2]~2 (
// Equation(s):
// \adress_mux|output[2]~2_combout  = (\address_crtl~input_o  & ((\PC|dataOut [2]))) # (!\address_crtl~input_o  & (\ALU_register|dataOut [2]))

	.dataa(\address_crtl~input_o ),
	.datab(\ALU_register|dataOut [2]),
	.datac(gnd),
	.datad(\PC|dataOut [2]),
	.cin(gnd),
	.combout(\adress_mux|output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \adress_mux|output[2]~2 .lut_mask = 16'hEE44;
defparam \adress_mux|output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \IR|data~1 (
// Equation(s):
// \IR|data~1_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [13])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\IR|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~1 .lut_mask = 16'h5500;
defparam \IR|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \IR|dataOut[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[13] .is_wysiwyg = "true";
defparam \IR|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \ALU_1|rc[15]~0 (
// Equation(s):
// \ALU_1|rc[15]~0_combout  = (\IR|dataOut [13] & (!\IR|dataOut [15] & !\IR|dataOut [14]))

	.dataa(gnd),
	.datab(\IR|dataOut [13]),
	.datac(\IR|dataOut [15]),
	.datad(\IR|dataOut [14]),
	.cin(gnd),
	.combout(\ALU_1|rc[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[15]~0 .lut_mask = 16'h000C;
defparam \ALU_1|rc[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \ALU_1|rc[15]~2 (
// Equation(s):
// \ALU_1|rc[15]~2_combout  = (!\IR|dataOut [12] & (\ALU_1|rc[15]~0_combout  & ((!\IR|dataOut [1]) # (!\IR|dataOut [0]))))

	.dataa(\IR|dataOut [12]),
	.datab(\IR|dataOut [0]),
	.datac(\ALU_1|rc[15]~0_combout ),
	.datad(\IR|dataOut [1]),
	.cin(gnd),
	.combout(\ALU_1|rc[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[15]~2 .lut_mask = 16'h1050;
defparam \ALU_1|rc[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \ALU_1|rc[1]~14 (
// Equation(s):
// \ALU_1|rc[1]~14_combout  = (\ALU_1|rc[15]~2_combout  & ((!\alu_A_mux|output~31_combout ) # (!\alu_B_mux|output~21_combout )))

	.dataa(\ALU_1|rc[15]~2_combout ),
	.datab(\alu_B_mux|output~21_combout ),
	.datac(gnd),
	.datad(\alu_A_mux|output~31_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[1]~14 .lut_mask = 16'h22AA;
defparam \ALU_1|rc[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \ALU_1|add1|adder5|adder2|s (
// Equation(s):
// \ALU_1|add1|adder5|adder2|s~combout  = \alu_B_mux|output~21_combout  $ (\alu_A_mux|output~31_combout  $ (((!\alu_A_mux|output~29_combout ) # (!\alu_B_mux|output[0]~20_combout ))))

	.dataa(\alu_B_mux|output[0]~20_combout ),
	.datab(\alu_A_mux|output~29_combout ),
	.datac(\alu_B_mux|output~21_combout ),
	.datad(\alu_A_mux|output~31_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder5|adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder5|adder2|s .lut_mask = 16'h7887;
defparam \ALU_1|add1|adder5|adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \Register_A|dataOut[1]~15 (
// Equation(s):
// \Register_A|dataOut[1]~15_combout  = (\ALU_1|rc[15]~1_combout  & (\ALU_1|rc[1]~14_combout )) # (!\ALU_1|rc[15]~1_combout  & ((!\ALU_1|add1|adder5|adder2|s~combout )))

	.dataa(gnd),
	.datab(\ALU_1|rc[1]~14_combout ),
	.datac(\ALU_1|rc[15]~1_combout ),
	.datad(\ALU_1|add1|adder5|adder2|s~combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[1]~15 .lut_mask = 16'hC0CF;
defparam \Register_A|dataOut[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \ALU_register|data~1 (
// Equation(s):
// \ALU_register|data~1_combout  = (!\reset~input_o  & \Register_A|dataOut[1]~15_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Register_A|dataOut[1]~15_combout ),
	.cin(gnd),
	.combout(\ALU_register|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_register|data~1 .lut_mask = 16'h3300;
defparam \ALU_register|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \ALU_register|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_register|data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU_register|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_register|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_register|dataOut[1] .is_wysiwyg = "true";
defparam \ALU_register|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \PC|dataOut[1]~15 (
// Equation(s):
// \PC|dataOut[1]~15_combout  = (\pc_source_crtl~input_o  & (\ALU_register|dataOut [1])) # (!\pc_source_crtl~input_o  & ((\Register_A|dataOut[1]~15_combout )))

	.dataa(\ALU_register|dataOut [1]),
	.datab(\pc_source_crtl~input_o ),
	.datac(gnd),
	.datad(\Register_A|dataOut[1]~15_combout ),
	.cin(gnd),
	.combout(\PC|dataOut[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PC|dataOut[1]~15 .lut_mask = 16'hBB88;
defparam \PC|dataOut[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \PC|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[1]~15_combout ),
	.asdata(\rf_data_mux|output[1]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[1] .is_wysiwyg = "true";
defparam \PC|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \adress_mux|output[1]~1 (
// Equation(s):
// \adress_mux|output[1]~1_combout  = (\address_crtl~input_o  & (\PC|dataOut [1])) # (!\address_crtl~input_o  & ((\ALU_register|dataOut [1])))

	.dataa(\PC|dataOut [1]),
	.datab(gnd),
	.datac(\ALU_register|dataOut [1]),
	.datad(\address_crtl~input_o ),
	.cin(gnd),
	.combout(\adress_mux|output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \adress_mux|output[1]~1 .lut_mask = 16'hAAF0;
defparam \adress_mux|output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \IR|data~6 (
// Equation(s):
// \IR|data~6_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\IR|data~6_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~6 .lut_mask = 16'h3300;
defparam \IR|data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \IR|dataOut[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[8] .is_wysiwyg = "true";
defparam \IR|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \rf_in_sel|output[2]~2 (
// Equation(s):
// \rf_in_sel|output[2]~2_combout  = (!\reg_sel_crtl[0]~input_o  & ((\reg_sel_crtl[1]~input_o  & ((\IR|dataOut [8]))) # (!\reg_sel_crtl[1]~input_o  & (\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))))

	.dataa(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(\reg_sel_crtl[0]~input_o ),
	.datac(\reg_sel_crtl[1]~input_o ),
	.datad(\IR|dataOut [8]),
	.cin(gnd),
	.combout(\rf_in_sel|output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf_in_sel|output[2]~2 .lut_mask = 16'h3202;
defparam \rf_in_sel|output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (\rf_in_sel|output[2]~2_combout  & ((\rf_in_sel|output[1]~1_combout ) # ((\rf_in_sel|output[1]~0_combout )))) # (!\rf_in_sel|output[2]~2_combout  & (\rf_in_sel|output[2]~3_combout  & ((\rf_in_sel|output[1]~1_combout ) # 
// (\rf_in_sel|output[1]~0_combout ))))

	.dataa(\rf_in_sel|output[2]~2_combout ),
	.datab(\rf_in_sel|output[1]~1_combout ),
	.datac(\rf_in_sel|output[2]~3_combout ),
	.datad(\rf_in_sel|output[1]~0_combout ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'hFAC8;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = (\comb~2_combout  & ((\rf_in_sel|output[0]~4_combout ) # (\rf_in_sel|output[0]~5_combout )))

	.dataa(\comb~2_combout ),
	.datab(\rf_in_sel|output[0]~4_combout ),
	.datac(\rf_in_sel|output[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb~3 .lut_mask = 16'hA8A8;
defparam \comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \PC|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|dataOut[0]~14_combout ),
	.asdata(\rf_data_mux|output[0]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\comb~3_combout ),
	.ena(\PC|dataOut[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[0] .is_wysiwyg = "true";
defparam \PC|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \adress_mux|output[0]~0 (
// Equation(s):
// \adress_mux|output[0]~0_combout  = (\address_crtl~input_o  & ((\PC|dataOut [0]))) # (!\address_crtl~input_o  & (\ALU_register|dataOut [0]))

	.dataa(gnd),
	.datab(\ALU_register|dataOut [0]),
	.datac(\PC|dataOut [0]),
	.datad(\address_crtl~input_o ),
	.cin(gnd),
	.combout(\adress_mux|output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \adress_mux|output[0]~0 .lut_mask = 16'hF0CC;
defparam \adress_mux|output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \IR|data~4 (
// Equation(s):
// \IR|data~4_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [0])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\IR|data~4_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~4 .lut_mask = 16'h5500;
defparam \IR|data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \IR|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[0] .is_wysiwyg = "true";
defparam \IR|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \RF|register0|data~14 (
// Equation(s):
// \RF|register0|data~14_combout  = (\rf_data_mux|output[0]~22_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rf_data_mux|output[0]~22_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\RF|register0|data~14_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register0|data~14 .lut_mask = 16'h00F0;
defparam \RF|register0|data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \RF|register2|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register2|dataOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register2|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register2|dataOut[0] .is_wysiwyg = "true";
defparam \RF|register2|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \RF|register3|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register3|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register3|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register3|dataOut[0] .is_wysiwyg = "true";
defparam \RF|register3|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \RF|muxb|output[0]~61 (
// Equation(s):
// \RF|muxb|output[0]~61_combout  = (\RF|register2|dataOut [0] & ((\RF|muxb|output~3_combout ) # ((\RF|register3|dataOut [0] & \RF|muxb|output~4_combout )))) # (!\RF|register2|dataOut [0] & (((\RF|register3|dataOut [0] & \RF|muxb|output~4_combout ))))

	.dataa(\RF|register2|dataOut [0]),
	.datab(\RF|muxb|output~3_combout ),
	.datac(\RF|register3|dataOut [0]),
	.datad(\RF|muxb|output~4_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[0]~61 .lut_mask = 16'hF888;
defparam \RF|muxb|output[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \RF|register4|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register4|dataOut[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register4|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register4|dataOut[0] .is_wysiwyg = "true";
defparam \RF|register4|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \RF|register5|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register5|dataOut[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register5|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register5|dataOut[0] .is_wysiwyg = "true";
defparam \RF|register5|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \RF|muxb|output[0]~62 (
// Equation(s):
// \RF|muxb|output[0]~62_combout  = (\RF|register4|dataOut [0] & ((\RF|muxb|output~6_combout ) # ((\RF|register5|dataOut [0] & \RF|muxb|output~7_combout )))) # (!\RF|register4|dataOut [0] & (((\RF|register5|dataOut [0] & \RF|muxb|output~7_combout ))))

	.dataa(\RF|register4|dataOut [0]),
	.datab(\RF|muxb|output~6_combout ),
	.datac(\RF|register5|dataOut [0]),
	.datad(\RF|muxb|output~7_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[0]~62 .lut_mask = 16'hF888;
defparam \RF|muxb|output[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \RF|register0|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register0|dataOut[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register0|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register0|dataOut[0] .is_wysiwyg = "true";
defparam \RF|register0|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \RF|register1|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF|register0|data~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF|register1|dataOut[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register1|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register1|dataOut[0] .is_wysiwyg = "true";
defparam \RF|register1|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \RF|muxb|output[0]~60 (
// Equation(s):
// \RF|muxb|output[0]~60_combout  = (\RF|register0|dataOut [0] & (((\RF|muxb|output~0_combout  & \RF|register1|dataOut [0])) # (!\RF|muxb|output~1_combout ))) # (!\RF|register0|dataOut [0] & (\RF|muxb|output~0_combout  & (\RF|register1|dataOut [0])))

	.dataa(\RF|register0|dataOut [0]),
	.datab(\RF|muxb|output~0_combout ),
	.datac(\RF|register1|dataOut [0]),
	.datad(\RF|muxb|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[0]~60 .lut_mask = 16'hC0EA;
defparam \RF|muxb|output[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \RF|register6|dataOut[0]~feeder (
// Equation(s):
// \RF|register6|dataOut[0]~feeder_combout  = \RF|register0|data~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF|register0|data~14_combout ),
	.cin(gnd),
	.combout(\RF|register6|dataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register6|dataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \RF|register6|dataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \RF|register6|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register6|dataOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|register6|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register6|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register6|dataOut[0] .is_wysiwyg = "true";
defparam \RF|register6|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \RF|register7|data~14 (
// Equation(s):
// \RF|register7|data~14_combout  = (\r7_select~input_o  & ((\PC|dataOut [0]))) # (!\r7_select~input_o  & (\rf_data_mux|output[0]~22_combout ))

	.dataa(\r7_select~input_o ),
	.datab(\rf_data_mux|output[0]~22_combout ),
	.datac(\PC|dataOut [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF|register7|data~14_combout ),
	.cout());
// synopsys translate_off
defparam \RF|register7|data~14 .lut_mask = 16'hE4E4;
defparam \RF|register7|data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \RF|register7|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|register7|data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\RF|register7|dataOut[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|register7|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF|register7|dataOut[0] .is_wysiwyg = "true";
defparam \RF|register7|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \RF|muxb|output[0]~63 (
// Equation(s):
// \RF|muxb|output[0]~63_combout  = (\RF|muxb|output~10_combout  & ((\RF|register7|dataOut [0]) # ((\RF|muxb|output~9_combout  & \RF|register6|dataOut [0])))) # (!\RF|muxb|output~10_combout  & (\RF|muxb|output~9_combout  & (\RF|register6|dataOut [0])))

	.dataa(\RF|muxb|output~10_combout ),
	.datab(\RF|muxb|output~9_combout ),
	.datac(\RF|register6|dataOut [0]),
	.datad(\RF|register7|dataOut [0]),
	.cin(gnd),
	.combout(\RF|muxb|output[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[0]~63 .lut_mask = 16'hEAC0;
defparam \RF|muxb|output[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \RF|muxb|output[0] (
// Equation(s):
// \RF|muxb|output [0] = (\RF|muxb|output[0]~61_combout ) # ((\RF|muxb|output[0]~62_combout ) # ((\RF|muxb|output[0]~60_combout ) # (\RF|muxb|output[0]~63_combout )))

	.dataa(\RF|muxb|output[0]~61_combout ),
	.datab(\RF|muxb|output[0]~62_combout ),
	.datac(\RF|muxb|output[0]~60_combout ),
	.datad(\RF|muxb|output[0]~63_combout ),
	.cin(gnd),
	.combout(\RF|muxb|output [0]),
	.cout());
// synopsys translate_off
defparam \RF|muxb|output[0] .lut_mask = 16'hFFFE;
defparam \RF|muxb|output[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \Register_B|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RF|muxb|output [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\Register_B|dataOut[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_B|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_B|dataOut[0] .is_wysiwyg = "true";
defparam \Register_B|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \alu_B_mux|output[0]~20 (
// Equation(s):
// \alu_B_mux|output[0]~20_combout  = (\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o ) # ((\IR|dataOut [0])))) # (!\alu_b_sel[0]~input_o  & ((\alu_b_sel[1]~input_o  & (\IR|dataOut [0])) # (!\alu_b_sel[1]~input_o  & ((\Register_B|dataOut [0])))))

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(\alu_b_sel[1]~input_o ),
	.datac(\IR|dataOut [0]),
	.datad(\Register_B|dataOut [0]),
	.cin(gnd),
	.combout(\alu_B_mux|output[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output[0]~20 .lut_mask = 16'hF9E8;
defparam \alu_B_mux|output[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \ALU_1|add1|adder5|adder1|s~0 (
// Equation(s):
// \ALU_1|add1|adder5|adder1|s~0_combout  = \alu_B_mux|output[0]~20_combout  $ (\alu_A_mux|output~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_B_mux|output[0]~20_combout ),
	.datad(\alu_A_mux|output~29_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder5|adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder5|adder1|s~0 .lut_mask = 16'h0FF0;
defparam \ALU_1|add1|adder5|adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \ALU_1|rc[0]~13 (
// Equation(s):
// \ALU_1|rc[0]~13_combout  = (\ALU_1|rc[15]~2_combout  & ((!\alu_A_mux|output~29_combout ) # (!\alu_B_mux|output[0]~20_combout )))

	.dataa(\ALU_1|rc[15]~2_combout ),
	.datab(gnd),
	.datac(\alu_B_mux|output[0]~20_combout ),
	.datad(\alu_A_mux|output~29_combout ),
	.cin(gnd),
	.combout(\ALU_1|rc[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|rc[0]~13 .lut_mask = 16'h0AAA;
defparam \ALU_1|rc[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \Register_A|dataOut[0]~14 (
// Equation(s):
// \Register_A|dataOut[0]~14_combout  = (\ALU_1|rc[15]~1_combout  & ((\ALU_1|rc[0]~13_combout ))) # (!\ALU_1|rc[15]~1_combout  & (\ALU_1|add1|adder5|adder1|s~0_combout ))

	.dataa(\ALU_1|add1|adder5|adder1|s~0_combout ),
	.datab(gnd),
	.datac(\ALU_1|rc[15]~1_combout ),
	.datad(\ALU_1|rc[0]~13_combout ),
	.cin(gnd),
	.combout(\Register_A|dataOut[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[0]~14 .lut_mask = 16'hFA0A;
defparam \Register_A|dataOut[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \Register_A|dataOut[0]~feeder (
// Equation(s):
// \Register_A|dataOut[0]~feeder_combout  = \Register_A|dataOut[0]~14_combout 

	.dataa(\Register_A|dataOut[0]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_A|dataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_A|dataOut[0]~feeder .lut_mask = 16'hAAAA;
defparam \Register_A|dataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \RF|muxA|output[0]~64 (
// Equation(s):
// \RF|muxA|output[0]~64_combout  = (\RF|muxA|output~0_combout  & ((\RF|register1|dataOut [0]) # ((\RF|register0|dataOut [0] & !\RF|muxA|output~1_combout )))) # (!\RF|muxA|output~0_combout  & (((\RF|register0|dataOut [0] & !\RF|muxA|output~1_combout ))))

	.dataa(\RF|muxA|output~0_combout ),
	.datab(\RF|register1|dataOut [0]),
	.datac(\RF|register0|dataOut [0]),
	.datad(\RF|muxA|output~1_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[0]~64 .lut_mask = 16'h88F8;
defparam \RF|muxA|output[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \RF|muxA|output[0]~66 (
// Equation(s):
// \RF|muxA|output[0]~66_combout  = (\RF|muxA|output~6_combout  & ((\RF|register5|dataOut [0]) # ((\RF|muxA|output~7_combout  & \RF|register4|dataOut [0])))) # (!\RF|muxA|output~6_combout  & (\RF|muxA|output~7_combout  & (\RF|register4|dataOut [0])))

	.dataa(\RF|muxA|output~6_combout ),
	.datab(\RF|muxA|output~7_combout ),
	.datac(\RF|register4|dataOut [0]),
	.datad(\RF|register5|dataOut [0]),
	.cin(gnd),
	.combout(\RF|muxA|output[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[0]~66 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \RF|muxA|output[0]~65 (
// Equation(s):
// \RF|muxA|output[0]~65_combout  = (\RF|muxA|output~3_combout  & ((\RF|register3|dataOut [0]) # ((\RF|muxA|output~4_combout  & \RF|register2|dataOut [0])))) # (!\RF|muxA|output~3_combout  & (\RF|muxA|output~4_combout  & (\RF|register2|dataOut [0])))

	.dataa(\RF|muxA|output~3_combout ),
	.datab(\RF|muxA|output~4_combout ),
	.datac(\RF|register2|dataOut [0]),
	.datad(\RF|register3|dataOut [0]),
	.cin(gnd),
	.combout(\RF|muxA|output[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[0]~65 .lut_mask = 16'hEAC0;
defparam \RF|muxA|output[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \RF|muxA|output[0]~67 (
// Equation(s):
// \RF|muxA|output[0]~67_combout  = (\RF|muxA|output~10_combout  & ((\RF|register6|dataOut [0]) # ((\RF|muxA|output~9_combout  & \RF|register7|dataOut [0])))) # (!\RF|muxA|output~10_combout  & (\RF|muxA|output~9_combout  & ((\RF|register7|dataOut [0]))))

	.dataa(\RF|muxA|output~10_combout ),
	.datab(\RF|muxA|output~9_combout ),
	.datac(\RF|register6|dataOut [0]),
	.datad(\RF|register7|dataOut [0]),
	.cin(gnd),
	.combout(\RF|muxA|output[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[0]~67 .lut_mask = 16'hECA0;
defparam \RF|muxA|output[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \RF|muxA|output[0] (
// Equation(s):
// \RF|muxA|output [0] = (\RF|muxA|output[0]~64_combout ) # ((\RF|muxA|output[0]~66_combout ) # ((\RF|muxA|output[0]~65_combout ) # (\RF|muxA|output[0]~67_combout )))

	.dataa(\RF|muxA|output[0]~64_combout ),
	.datab(\RF|muxA|output[0]~66_combout ),
	.datac(\RF|muxA|output[0]~65_combout ),
	.datad(\RF|muxA|output[0]~67_combout ),
	.cin(gnd),
	.combout(\RF|muxA|output [0]),
	.cout());
// synopsys translate_off
defparam \RF|muxA|output[0] .lut_mask = 16'hFFFE;
defparam \RF|muxA|output[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N9
dffeas \Register_A|dataOut[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Register_A|dataOut[0]~feeder_combout ),
	.asdata(\RF|muxA|output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\reg_A_sel~input_o ),
	.ena(\Register_A|dataOut[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_A|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_A|dataOut[0] .is_wysiwyg = "true";
defparam \Register_A|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \regA_regB_mem_data_in|output[0]~4 (
// Equation(s):
// \regA_regB_mem_data_in|output[0]~4_combout  = (\mem_data_in_mux_ctrl~input_o  & ((\Register_B|dataOut [0]))) # (!\mem_data_in_mux_ctrl~input_o  & (\Register_A|dataOut [0]))

	.dataa(gnd),
	.datab(\Register_A|dataOut [0]),
	.datac(\mem_data_in_mux_ctrl~input_o ),
	.datad(\Register_B|dataOut [0]),
	.cin(gnd),
	.combout(\regA_regB_mem_data_in|output[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regA_regB_mem_data_in|output[0]~4 .lut_mask = 16'hFC0C;
defparam \regA_regB_mem_data_in|output[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \IR|data~5 (
// Equation(s):
// \IR|data~5_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\IR|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~5 .lut_mask = 16'h0F00;
defparam \IR|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \IR|dataOut[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[1] .is_wysiwyg = "true";
defparam \IR|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \cntr_mux|output[0]~1 (
// Equation(s):
// \cntr_mux|output[0]~1_combout  = (\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ((\IR|dataOut [3]))) # (!\count|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [0] & (\IR|dataOut [1]))))

	.dataa(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(\IR|dataOut [1]),
	.datad(\IR|dataOut [3]),
	.cin(gnd),
	.combout(\cntr_mux|output[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cntr_mux|output[0]~1 .lut_mask = 16'hA820;
defparam \cntr_mux|output[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \cntr_mux|output[0]~0 (
// Equation(s):
// \cntr_mux|output[0]~0_combout  = (!\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (\IR|dataOut [2])) # (!\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] 
// & ((\IR|dataOut [0])))))

	.dataa(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(\IR|dataOut [2]),
	.datad(\IR|dataOut [0]),
	.cin(gnd),
	.combout(\cntr_mux|output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cntr_mux|output[0]~0 .lut_mask = 16'h5140;
defparam \cntr_mux|output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \cntr_mux|output[0]~2 (
// Equation(s):
// \cntr_mux|output[0]~2_combout  = (!\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & ((\cntr_mux|output[0]~1_combout ) # (\cntr_mux|output[0]~0_combout )))

	.dataa(gnd),
	.datab(\cntr_mux|output[0]~1_combout ),
	.datac(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(\cntr_mux|output[0]~0_combout ),
	.cin(gnd),
	.combout(\cntr_mux|output[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cntr_mux|output[0]~2 .lut_mask = 16'h0F0C;
defparam \cntr_mux|output[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \cntr_mux|output[0]~3 (
// Equation(s):
// \cntr_mux|output[0]~3_combout  = (!\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ((\IR|dataOut [6]))) # (!\count|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [0] & (\IR|dataOut [4]))))

	.dataa(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(\IR|dataOut [4]),
	.datac(\IR|dataOut [6]),
	.datad(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\cntr_mux|output[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cntr_mux|output[0]~3 .lut_mask = 16'h5044;
defparam \cntr_mux|output[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \cntr_mux|output[0]~4 (
// Equation(s):
// \cntr_mux|output[0]~4_combout  = (\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ((\IR|dataOut [7]))) # (!\count|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [0] & (\IR|dataOut [5]))))

	.dataa(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(\IR|dataOut [5]),
	.datad(\IR|dataOut [7]),
	.cin(gnd),
	.combout(\cntr_mux|output[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cntr_mux|output[0]~4 .lut_mask = 16'hA820;
defparam \cntr_mux|output[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \cntr_mux|output[0]~5 (
// Equation(s):
// \cntr_mux|output[0]~5_combout  = (\cntr_mux|output[0]~2_combout ) # ((\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & ((\cntr_mux|output[0]~3_combout ) # (\cntr_mux|output[0]~4_combout ))))

	.dataa(\cntr_mux|output[0]~2_combout ),
	.datab(\cntr_mux|output[0]~3_combout ),
	.datac(\count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(\cntr_mux|output[0]~4_combout ),
	.cin(gnd),
	.combout(\cntr_mux|output[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cntr_mux|output[0]~5 .lut_mask = 16'hFAEA;
defparam \cntr_mux|output[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \store_crtl~input (
	.i(store_crtl),
	.ibar(gnd),
	.o(\store_crtl~input_o ));
// synopsys translate_off
defparam \store_crtl~input .bus_hold = "false";
defparam \store_crtl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\wren~input_o  & ((\cntr_mux|output[0]~5_combout ) # (\store_crtl~input_o )))

	.dataa(\wren~input_o ),
	.datab(gnd),
	.datac(\cntr_mux|output[0]~5_combout ),
	.datad(\store_crtl~input_o ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hAAA0;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \IR|data~0 (
// Equation(s):
// \IR|data~0_combout  = (!\reset~input_o  & \RAM|altsyncram_component|auto_generated|q_a [12])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR|data~0 .lut_mask = 16'h5050;
defparam \IR|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \IR|dataOut[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dataOut[12] .is_wysiwyg = "true";
defparam \IR|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N16
cycloneive_lcell_comb \ALU_1|reg2|data~10 (
// Equation(s):
// \ALU_1|reg2|data~10_combout  = (\alu_B_mux|output~1_combout  & ((\alu_A_mux|output~32_combout ) # ((\alu_A_mux|output~2_combout )))) # (!\alu_B_mux|output~1_combout  & (\alu_B_mux|output~0_combout  & ((\alu_A_mux|output~32_combout ) # 
// (\alu_A_mux|output~2_combout ))))

	.dataa(\alu_B_mux|output~1_combout ),
	.datab(\alu_A_mux|output~32_combout ),
	.datac(\alu_A_mux|output~2_combout ),
	.datad(\alu_B_mux|output~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~10 .lut_mask = 16'hFCA8;
defparam \ALU_1|reg2|data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N30
cycloneive_lcell_comb \ALU_1|reg2|data~11 (
// Equation(s):
// \ALU_1|reg2|data~11_combout  = (\alu_A_mux|output~1_combout  & (\ALU_1|reg2|data~10_combout  & ((\alu_B_mux|output~0_combout ) # (\alu_B_mux|output~22_combout ))))

	.dataa(\alu_B_mux|output~0_combout ),
	.datab(\alu_A_mux|output~1_combout ),
	.datac(\alu_B_mux|output~22_combout ),
	.datad(\ALU_1|reg2|data~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~11 .lut_mask = 16'hC800;
defparam \ALU_1|reg2|data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \ALU_1|reg2|data~12 (
// Equation(s):
// \ALU_1|reg2|data~12_combout  = (\alu_B_mux|output~12_combout  & (((\alu_A_mux|output~20_combout ) # (\alu_A_mux|output~32_combout )))) # (!\alu_B_mux|output~12_combout  & (\alu_B_mux|output~13_combout  & ((\alu_A_mux|output~20_combout ) # 
// (\alu_A_mux|output~32_combout ))))

	.dataa(\alu_B_mux|output~12_combout ),
	.datab(\alu_B_mux|output~13_combout ),
	.datac(\alu_A_mux|output~20_combout ),
	.datad(\alu_A_mux|output~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~12 .lut_mask = 16'hEEE0;
defparam \ALU_1|reg2|data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \ALU_1|reg2|data~13 (
// Equation(s):
// \ALU_1|reg2|data~13_combout  = (\ALU_1|rc[15]~0_combout  & (\alu_A_mux|output~29_combout  & (\ALU_1|reg2|data~12_combout  & \alu_B_mux|output[0]~20_combout )))

	.dataa(\ALU_1|rc[15]~0_combout ),
	.datab(\alu_A_mux|output~29_combout ),
	.datac(\ALU_1|reg2|data~12_combout ),
	.datad(\alu_B_mux|output[0]~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~13 .lut_mask = 16'h8000;
defparam \ALU_1|reg2|data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \ALU_1|reg2|data~5 (
// Equation(s):
// \ALU_1|reg2|data~5_combout  = (\alu_B_mux|output~5_combout  & ((\alu_A_mux|output~32_combout ) # ((\alu_A_mux|output~10_combout )))) # (!\alu_B_mux|output~5_combout  & (\alu_B_mux|output~0_combout  & ((\alu_A_mux|output~32_combout ) # 
// (\alu_A_mux|output~10_combout ))))

	.dataa(\alu_B_mux|output~5_combout ),
	.datab(\alu_A_mux|output~32_combout ),
	.datac(\alu_B_mux|output~0_combout ),
	.datad(\alu_A_mux|output~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~5 .lut_mask = 16'hFAC8;
defparam \ALU_1|reg2|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \ALU_1|reg2|data~6 (
// Equation(s):
// \ALU_1|reg2|data~6_combout  = (\alu_A_mux|output~9_combout  & (\ALU_1|reg2|data~5_combout  & ((\alu_B_mux|output~0_combout ) # (\alu_B_mux|output~4_combout ))))

	.dataa(\alu_A_mux|output~9_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\alu_B_mux|output~4_combout ),
	.datad(\ALU_1|reg2|data~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~6 .lut_mask = 16'hA800;
defparam \ALU_1|reg2|data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \ALU_1|reg2|data~3 (
// Equation(s):
// \ALU_1|reg2|data~3_combout  = (\alu_B_mux|output~7_combout  & (((\alu_A_mux|output~14_combout ) # (\alu_A_mux|output~32_combout )))) # (!\alu_B_mux|output~7_combout  & (\alu_B_mux|output~0_combout  & ((\alu_A_mux|output~14_combout ) # 
// (\alu_A_mux|output~32_combout ))))

	.dataa(\alu_B_mux|output~7_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\alu_A_mux|output~14_combout ),
	.datad(\alu_A_mux|output~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~3 .lut_mask = 16'hEEE0;
defparam \ALU_1|reg2|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \ALU_1|reg2|data~4 (
// Equation(s):
// \ALU_1|reg2|data~4_combout  = (\alu_A_mux|output~13_combout  & (\ALU_1|reg2|data~3_combout  & ((\alu_B_mux|output~0_combout ) # (\alu_B_mux|output~6_combout ))))

	.dataa(\alu_A_mux|output~13_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\ALU_1|reg2|data~3_combout ),
	.datad(\alu_B_mux|output~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~4 .lut_mask = 16'hA080;
defparam \ALU_1|reg2|data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \ALU_1|reg2|data~1 (
// Equation(s):
// \ALU_1|reg2|data~1_combout  = (\alu_A_mux|output~18_combout  & ((\alu_B_mux|output~10_combout ) # ((\alu_B_mux|output~11_combout )))) # (!\alu_A_mux|output~18_combout  & (\alu_A_mux|output~32_combout  & ((\alu_B_mux|output~10_combout ) # 
// (\alu_B_mux|output~11_combout ))))

	.dataa(\alu_A_mux|output~18_combout ),
	.datab(\alu_B_mux|output~10_combout ),
	.datac(\alu_B_mux|output~11_combout ),
	.datad(\alu_A_mux|output~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~1 .lut_mask = 16'hFCA8;
defparam \ALU_1|reg2|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \ALU_1|reg2|data~2 (
// Equation(s):
// \ALU_1|reg2|data~2_combout  = (\ALU_1|reg2|data~1_combout  & (\alu_A_mux|output~17_combout  & ((\alu_B_mux|output~8_combout ) # (\alu_B_mux|output~9_combout ))))

	.dataa(\alu_B_mux|output~8_combout ),
	.datab(\ALU_1|reg2|data~1_combout ),
	.datac(\alu_A_mux|output~17_combout ),
	.datad(\alu_B_mux|output~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~2 .lut_mask = 16'hC080;
defparam \ALU_1|reg2|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \ALU_1|reg2|data~7 (
// Equation(s):
// \ALU_1|reg2|data~7_combout  = (\alu_A_mux|output~6_combout  & ((\alu_B_mux|output~0_combout ) # ((\alu_B_mux|output~3_combout )))) # (!\alu_A_mux|output~6_combout  & (\alu_A_mux|output~32_combout  & ((\alu_B_mux|output~0_combout ) # 
// (\alu_B_mux|output~3_combout ))))

	.dataa(\alu_A_mux|output~6_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\alu_B_mux|output~3_combout ),
	.datad(\alu_A_mux|output~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~7 .lut_mask = 16'hFCA8;
defparam \ALU_1|reg2|data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \ALU_1|reg2|data~8 (
// Equation(s):
// \ALU_1|reg2|data~8_combout  = (\ALU_1|reg2|data~7_combout  & (\alu_A_mux|output~5_combout  & ((\alu_B_mux|output~2_combout ) # (\alu_B_mux|output~0_combout ))))

	.dataa(\alu_B_mux|output~2_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\ALU_1|reg2|data~7_combout ),
	.datad(\alu_A_mux|output~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~8 .lut_mask = 16'hE000;
defparam \ALU_1|reg2|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \ALU_1|reg2|data~9 (
// Equation(s):
// \ALU_1|reg2|data~9_combout  = (\ALU_1|reg2|data~6_combout  & (\ALU_1|reg2|data~4_combout  & (\ALU_1|reg2|data~2_combout  & \ALU_1|reg2|data~8_combout )))

	.dataa(\ALU_1|reg2|data~6_combout ),
	.datab(\ALU_1|reg2|data~4_combout ),
	.datac(\ALU_1|reg2|data~2_combout ),
	.datad(\ALU_1|reg2|data~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~9 .lut_mask = 16'h8000;
defparam \ALU_1|reg2|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \ALU_1|reg2|data~16 (
// Equation(s):
// \ALU_1|reg2|data~16_combout  = (\alu_A_mux|output~23_combout  & ((\alu_B_mux|output~15_combout ) # (\alu_B_mux|output~14_combout )))

	.dataa(\alu_B_mux|output~15_combout ),
	.datab(\alu_B_mux|output~14_combout ),
	.datac(gnd),
	.datad(\alu_A_mux|output~23_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~16 .lut_mask = 16'hEE00;
defparam \ALU_1|reg2|data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \ALU_1|reg2|data~14 (
// Equation(s):
// \ALU_1|reg2|data~14_combout  = (\alu_A_mux|output~27_combout  & ((\alu_B_mux|output~18_combout ) # (\alu_B_mux|output~19_combout )))

	.dataa(gnd),
	.datab(\alu_A_mux|output~27_combout ),
	.datac(\alu_B_mux|output~18_combout ),
	.datad(\alu_B_mux|output~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~14 .lut_mask = 16'hCCC0;
defparam \ALU_1|reg2|data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \ALU_1|reg2|data~15 (
// Equation(s):
// \ALU_1|reg2|data~15_combout  = (\ALU_1|reg2|data~14_combout  & (\alu_A_mux|output~25_combout  & ((\alu_B_mux|output~17_combout ) # (\alu_B_mux|output~16_combout ))))

	.dataa(\ALU_1|reg2|data~14_combout ),
	.datab(\alu_B_mux|output~17_combout ),
	.datac(\alu_A_mux|output~25_combout ),
	.datad(\alu_B_mux|output~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~15 .lut_mask = 16'hA080;
defparam \ALU_1|reg2|data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \ALU_1|reg2|data~17 (
// Equation(s):
// \ALU_1|reg2|data~17_combout  = (\ALU_1|reg2|data~16_combout  & (\alu_A_mux|output~31_combout  & (\alu_B_mux|output~21_combout  & \ALU_1|reg2|data~15_combout )))

	.dataa(\ALU_1|reg2|data~16_combout ),
	.datab(\alu_A_mux|output~31_combout ),
	.datac(\alu_B_mux|output~21_combout ),
	.datad(\ALU_1|reg2|data~15_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~17 .lut_mask = 16'h8000;
defparam \ALU_1|reg2|data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \ALU_1|reg2|data~18 (
// Equation(s):
// \ALU_1|reg2|data~18_combout  = (\ALU_1|reg2|data~11_combout  & (\ALU_1|reg2|data~13_combout  & (\ALU_1|reg2|data~9_combout  & \ALU_1|reg2|data~17_combout )))

	.dataa(\ALU_1|reg2|data~11_combout ),
	.datab(\ALU_1|reg2|data~13_combout ),
	.datac(\ALU_1|reg2|data~9_combout ),
	.datad(\ALU_1|reg2|data~17_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~18 .lut_mask = 16'h8000;
defparam \ALU_1|reg2|data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \ALU_1|sub1|rc[12]~3 (
// Equation(s):
// \ALU_1|sub1|rc[12]~3_combout  = (\alu_A_mux|output~6_combout  & (!\alu_B_mux|output~0_combout  & (!\alu_B_mux|output~3_combout ))) # (!\alu_A_mux|output~6_combout  & (\alu_A_mux|output~32_combout  $ (((\alu_B_mux|output~0_combout ) # 
// (\alu_B_mux|output~3_combout )))))

	.dataa(\alu_A_mux|output~6_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\alu_B_mux|output~3_combout ),
	.datad(\alu_A_mux|output~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|sub1|rc[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|sub1|rc[12]~3 .lut_mask = 16'h0356;
defparam \ALU_1|sub1|rc[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \ALU_1|reg2|data~22 (
// Equation(s):
// \ALU_1|reg2|data~22_combout  = (!\ALU_1|sub1|rc[12]~3_combout  & (\alu_A_mux|output~5_combout  $ (((!\alu_B_mux|output~2_combout  & !\alu_B_mux|output~0_combout )))))

	.dataa(\alu_B_mux|output~2_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\ALU_1|sub1|rc[12]~3_combout ),
	.datad(\alu_A_mux|output~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~22 .lut_mask = 16'h0E01;
defparam \ALU_1|reg2|data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \ALU_1|sub1|rc[10]~2 (
// Equation(s):
// \ALU_1|sub1|rc[10]~2_combout  = (\alu_B_mux|output~5_combout  & (!\alu_A_mux|output~32_combout  & ((!\alu_A_mux|output~10_combout )))) # (!\alu_B_mux|output~5_combout  & (\alu_B_mux|output~0_combout  $ (((\alu_A_mux|output~32_combout ) # 
// (\alu_A_mux|output~10_combout )))))

	.dataa(\alu_B_mux|output~5_combout ),
	.datab(\alu_A_mux|output~32_combout ),
	.datac(\alu_B_mux|output~0_combout ),
	.datad(\alu_A_mux|output~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|sub1|rc[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|sub1|rc[10]~2 .lut_mask = 16'h0536;
defparam \ALU_1|sub1|rc[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \ALU_1|reg2|data~21 (
// Equation(s):
// \ALU_1|reg2|data~21_combout  = (!\ALU_1|sub1|rc[10]~2_combout  & (\alu_A_mux|output~9_combout  $ (((!\alu_B_mux|output~0_combout  & !\alu_B_mux|output~4_combout )))))

	.dataa(\alu_A_mux|output~9_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\alu_B_mux|output~4_combout ),
	.datad(\ALU_1|sub1|rc[10]~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~21 .lut_mask = 16'h00A9;
defparam \ALU_1|reg2|data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \ALU_1|sub1|rc[8]~1 (
// Equation(s):
// \ALU_1|sub1|rc[8]~1_combout  = (\alu_B_mux|output~7_combout  & (!\alu_A_mux|output~14_combout  & ((!\alu_A_mux|output~32_combout )))) # (!\alu_B_mux|output~7_combout  & (\alu_B_mux|output~0_combout  $ (((\alu_A_mux|output~14_combout ) # 
// (\alu_A_mux|output~32_combout )))))

	.dataa(\alu_B_mux|output~7_combout ),
	.datab(\alu_A_mux|output~14_combout ),
	.datac(\alu_B_mux|output~0_combout ),
	.datad(\alu_A_mux|output~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|sub1|rc[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|sub1|rc[8]~1 .lut_mask = 16'h0536;
defparam \ALU_1|sub1|rc[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \ALU_1|reg2|data~20 (
// Equation(s):
// \ALU_1|reg2|data~20_combout  = (!\ALU_1|sub1|rc[8]~1_combout  & (\alu_A_mux|output~13_combout  $ (((!\alu_B_mux|output~6_combout  & !\alu_B_mux|output~0_combout )))))

	.dataa(\alu_B_mux|output~6_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\ALU_1|sub1|rc[8]~1_combout ),
	.datad(\alu_A_mux|output~13_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~20 .lut_mask = 16'h0E01;
defparam \ALU_1|reg2|data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \ALU_1|sub1|rc[6]~0 (
// Equation(s):
// \ALU_1|sub1|rc[6]~0_combout  = (\alu_A_mux|output~18_combout  & (!\alu_B_mux|output~10_combout  & (!\alu_B_mux|output~11_combout ))) # (!\alu_A_mux|output~18_combout  & (\alu_A_mux|output~32_combout  $ (((\alu_B_mux|output~10_combout ) # 
// (\alu_B_mux|output~11_combout )))))

	.dataa(\alu_A_mux|output~18_combout ),
	.datab(\alu_B_mux|output~10_combout ),
	.datac(\alu_B_mux|output~11_combout ),
	.datad(\alu_A_mux|output~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|sub1|rc[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|sub1|rc[6]~0 .lut_mask = 16'h0356;
defparam \ALU_1|sub1|rc[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \ALU_1|reg2|data~19 (
// Equation(s):
// \ALU_1|reg2|data~19_combout  = (!\ALU_1|sub1|rc[6]~0_combout  & (\alu_A_mux|output~17_combout  $ (((!\alu_B_mux|output~9_combout  & !\alu_B_mux|output~8_combout )))))

	.dataa(\alu_B_mux|output~9_combout ),
	.datab(\alu_B_mux|output~8_combout ),
	.datac(\alu_A_mux|output~17_combout ),
	.datad(\ALU_1|sub1|rc[6]~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~19 .lut_mask = 16'h00E1;
defparam \ALU_1|reg2|data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \ALU_1|reg2|data~23 (
// Equation(s):
// \ALU_1|reg2|data~23_combout  = (\ALU_1|reg2|data~22_combout  & (\ALU_1|reg2|data~21_combout  & (\ALU_1|reg2|data~20_combout  & \ALU_1|reg2|data~19_combout )))

	.dataa(\ALU_1|reg2|data~22_combout ),
	.datab(\ALU_1|reg2|data~21_combout ),
	.datac(\ALU_1|reg2|data~20_combout ),
	.datad(\ALU_1|reg2|data~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~23 .lut_mask = 16'h8000;
defparam \ALU_1|reg2|data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \ALU_1|reg2|data~24 (
// Equation(s):
// \ALU_1|reg2|data~24_combout  = (!\ALU_1|sub1|rc[15]~4_combout  & (\alu_A_mux|output~3_combout  $ (((!\alu_B_mux|output~1_combout  & !\alu_B_mux|output~0_combout )))))

	.dataa(\alu_B_mux|output~1_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\alu_A_mux|output~3_combout ),
	.datad(\ALU_1|sub1|rc[15]~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~24 .lut_mask = 16'h00E1;
defparam \ALU_1|reg2|data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \ALU_1|reg2|data~25 (
// Equation(s):
// \ALU_1|reg2|data~25_combout  = (\IR|dataOut [15] & (!\IR|dataOut [13] & (!\ALU_1|add1|adder5|adder1|s~0_combout  & \IR|dataOut [14])))

	.dataa(\IR|dataOut [15]),
	.datab(\IR|dataOut [13]),
	.datac(\ALU_1|add1|adder5|adder1|s~0_combout ),
	.datad(\IR|dataOut [14]),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~25 .lut_mask = 16'h0200;
defparam \ALU_1|reg2|data~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \ALU_1|reg2|data~26 (
// Equation(s):
// \ALU_1|reg2|data~26_combout  = (\ALU_1|reg2|data~24_combout  & (\ALU_1|reg2|data~25_combout  & (\alu_A_mux|output~31_combout  $ (!\alu_B_mux|output~21_combout ))))

	.dataa(\ALU_1|reg2|data~24_combout ),
	.datab(\alu_A_mux|output~31_combout ),
	.datac(\alu_B_mux|output~21_combout ),
	.datad(\ALU_1|reg2|data~25_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~26 .lut_mask = 16'h8200;
defparam \ALU_1|reg2|data~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \ALU_1|sub1|rc[4]~6 (
// Equation(s):
// \ALU_1|sub1|rc[4]~6_combout  = \alu_A_mux|output~23_combout  $ (((\alu_B_mux|output~15_combout ) # (\alu_B_mux|output~14_combout )))

	.dataa(\alu_B_mux|output~15_combout ),
	.datab(\alu_B_mux|output~14_combout ),
	.datac(gnd),
	.datad(\alu_A_mux|output~23_combout ),
	.cin(gnd),
	.combout(\ALU_1|sub1|rc[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|sub1|rc[4]~6 .lut_mask = 16'h11EE;
defparam \ALU_1|sub1|rc[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \ALU_1|sub1|rc[5]~7 (
// Equation(s):
// \ALU_1|sub1|rc[5]~7_combout  = (\alu_B_mux|output~12_combout  & (((!\alu_A_mux|output~20_combout  & !\alu_A_mux|output~32_combout )))) # (!\alu_B_mux|output~12_combout  & (\alu_B_mux|output~13_combout  $ (((\alu_A_mux|output~20_combout ) # 
// (\alu_A_mux|output~32_combout )))))

	.dataa(\alu_B_mux|output~12_combout ),
	.datab(\alu_B_mux|output~13_combout ),
	.datac(\alu_A_mux|output~20_combout ),
	.datad(\alu_A_mux|output~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|sub1|rc[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|sub1|rc[5]~7 .lut_mask = 16'h111E;
defparam \ALU_1|sub1|rc[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \ALU_1|sub1|rc[2]~5 (
// Equation(s):
// \ALU_1|sub1|rc[2]~5_combout  = \alu_A_mux|output~27_combout  $ (((\alu_B_mux|output~18_combout ) # (\alu_B_mux|output~19_combout )))

	.dataa(gnd),
	.datab(\alu_A_mux|output~27_combout ),
	.datac(\alu_B_mux|output~18_combout ),
	.datad(\alu_B_mux|output~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|sub1|rc[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|sub1|rc[2]~5 .lut_mask = 16'h333C;
defparam \ALU_1|sub1|rc[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \ALU_1|reg2|data~27 (
// Equation(s):
// \ALU_1|reg2|data~27_combout  = (!\ALU_1|sub1|rc[2]~5_combout  & (\alu_A_mux|output~25_combout  $ (((!\alu_B_mux|output~17_combout  & !\alu_B_mux|output~16_combout )))))

	.dataa(\alu_A_mux|output~25_combout ),
	.datab(\alu_B_mux|output~17_combout ),
	.datac(\ALU_1|sub1|rc[2]~5_combout ),
	.datad(\alu_B_mux|output~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~27 .lut_mask = 16'h0A09;
defparam \ALU_1|reg2|data~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \ALU_1|reg2|data~28 (
// Equation(s):
// \ALU_1|reg2|data~28_combout  = (\ALU_1|reg2|data~26_combout  & (!\ALU_1|sub1|rc[4]~6_combout  & (!\ALU_1|sub1|rc[5]~7_combout  & \ALU_1|reg2|data~27_combout )))

	.dataa(\ALU_1|reg2|data~26_combout ),
	.datab(\ALU_1|sub1|rc[4]~6_combout ),
	.datac(\ALU_1|sub1|rc[5]~7_combout ),
	.datad(\ALU_1|reg2|data~27_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~28 .lut_mask = 16'h0200;
defparam \ALU_1|reg2|data~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \ALU_1|reg2|data~29 (
// Equation(s):
// \ALU_1|reg2|data~29_combout  = (!\IR|dataOut [12] & ((\ALU_1|reg2|data~18_combout ) # ((\ALU_1|reg2|data~23_combout  & \ALU_1|reg2|data~28_combout ))))

	.dataa(\IR|dataOut [12]),
	.datab(\ALU_1|reg2|data~18_combout ),
	.datac(\ALU_1|reg2|data~23_combout ),
	.datad(\ALU_1|reg2|data~28_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~29 .lut_mask = 16'h5444;
defparam \ALU_1|reg2|data~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \enable_zero~input (
	.i(enable_zero),
	.ibar(gnd),
	.o(\enable_zero~input_o ));
// synopsys translate_off
defparam \enable_zero~input .bus_hold = "false";
defparam \enable_zero~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N4
cycloneive_lcell_comb \ALU_1|reg2|data~0 (
// Equation(s):
// \ALU_1|reg2|data~0_combout  = (\ALU_1|temp_carry_en~0_combout  & \enable_zero~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|temp_carry_en~0_combout ),
	.datad(\enable_zero~input_o ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~0 .lut_mask = 16'hF000;
defparam \ALU_1|reg2|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \ALU_1|add1|adder8|adder2|s (
// Equation(s):
// \ALU_1|add1|adder8|adder2|s~combout  = \alu_A_mux|output~5_combout  $ (\ALU_1|add1|adder8|adder1|cout~0_combout  $ (((\alu_B_mux|output~2_combout ) # (\alu_B_mux|output~0_combout ))))

	.dataa(\alu_A_mux|output~5_combout ),
	.datab(\alu_B_mux|output~2_combout ),
	.datac(\alu_B_mux|output~0_combout ),
	.datad(\ALU_1|add1|adder8|adder1|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder8|adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder8|adder2|s .lut_mask = 16'hA956;
defparam \ALU_1|add1|adder8|adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \ALU_1|reg2|data~30 (
// Equation(s):
// \ALU_1|reg2|data~30_combout  = (!\ALU_1|add1|adder6|adder3|s~combout  & (!\ALU_1|add1|adder6|adder4|s~combout  & (\ALU_1|add1|adder5|adder2|s~combout  & !\ALU_1|add1|adder7|adder1|s~combout )))

	.dataa(\ALU_1|add1|adder6|adder3|s~combout ),
	.datab(\ALU_1|add1|adder6|adder4|s~combout ),
	.datac(\ALU_1|add1|adder5|adder2|s~combout ),
	.datad(\ALU_1|add1|adder7|adder1|s~combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~30 .lut_mask = 16'h0010;
defparam \ALU_1|reg2|data~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \ALU_1|add1|adder7|adder4|s (
// Equation(s):
// \ALU_1|add1|adder7|adder4|s~combout  = \alu_A_mux|output~9_combout  $ (\ALU_1|add1|adder7|adder3|cout~0_combout  $ (((\alu_B_mux|output~4_combout ) # (\alu_B_mux|output~0_combout ))))

	.dataa(\alu_B_mux|output~4_combout ),
	.datab(\alu_A_mux|output~9_combout ),
	.datac(\ALU_1|add1|adder7|adder3|cout~0_combout ),
	.datad(\alu_B_mux|output~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder7|adder4|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder7|adder4|s .lut_mask = 16'hC396;
defparam \ALU_1|add1|adder7|adder4|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \alu_B_mux|output~23 (
// Equation(s):
// \alu_B_mux|output~23_combout  = (\alu_b_sel[0]~input_o  & !\alu_b_sel[1]~input_o )

	.dataa(\alu_b_sel[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_b_sel[1]~input_o ),
	.cin(gnd),
	.combout(\alu_B_mux|output~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu_B_mux|output~23 .lut_mask = 16'h00AA;
defparam \alu_B_mux|output~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \ALU_1|sub1|rc[9]~8 (
// Equation(s):
// \ALU_1|sub1|rc[9]~8_combout  = \alu_A_mux|output~13_combout  $ (((\alu_B_mux|output~6_combout ) # ((\IR|dataOut [8] & \alu_B_mux|output~23_combout ))))

	.dataa(\IR|dataOut [8]),
	.datab(\alu_B_mux|output~23_combout ),
	.datac(\alu_A_mux|output~13_combout ),
	.datad(\alu_B_mux|output~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|sub1|rc[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|sub1|rc[9]~8 .lut_mask = 16'h0F78;
defparam \ALU_1|sub1|rc[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \ALU_1|reg2|data~31 (
// Equation(s):
// \ALU_1|reg2|data~31_combout  = (\ALU_1|sub1|rc[10]~2_combout  & (\ALU_1|add1|adder7|adder2|cout~0_combout  & (\ALU_1|sub1|rc[9]~8_combout  $ (!\ALU_1|add1|adder7|adder1|cout~0_combout )))) # (!\ALU_1|sub1|rc[10]~2_combout  & 
// (!\ALU_1|add1|adder7|adder2|cout~0_combout  & (\ALU_1|sub1|rc[9]~8_combout  $ (!\ALU_1|add1|adder7|adder1|cout~0_combout ))))

	.dataa(\ALU_1|sub1|rc[10]~2_combout ),
	.datab(\ALU_1|sub1|rc[9]~8_combout ),
	.datac(\ALU_1|add1|adder7|adder1|cout~0_combout ),
	.datad(\ALU_1|add1|adder7|adder2|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~31 .lut_mask = 16'h8241;
defparam \ALU_1|reg2|data~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \ALU_1|add1|adder8|adder1|s (
// Equation(s):
// \ALU_1|add1|adder8|adder1|s~combout  = \alu_A_mux|output~7_combout  $ (\ALU_1|add1|adder7|adder4|cout~0_combout  $ (((\alu_B_mux|output~0_combout ) # (\alu_B_mux|output~3_combout ))))

	.dataa(\alu_A_mux|output~7_combout ),
	.datab(\alu_B_mux|output~0_combout ),
	.datac(\alu_B_mux|output~3_combout ),
	.datad(\ALU_1|add1|adder7|adder4|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|add1|adder8|adder1|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|add1|adder8|adder1|s .lut_mask = 16'hA956;
defparam \ALU_1|add1|adder8|adder1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \ALU_1|reg2|data~32 (
// Equation(s):
// \ALU_1|reg2|data~32_combout  = (\ALU_1|reg2|data~30_combout  & (!\ALU_1|add1|adder7|adder4|s~combout  & (\ALU_1|reg2|data~31_combout  & !\ALU_1|add1|adder8|adder1|s~combout )))

	.dataa(\ALU_1|reg2|data~30_combout ),
	.datab(\ALU_1|add1|adder7|adder4|s~combout ),
	.datac(\ALU_1|reg2|data~31_combout ),
	.datad(\ALU_1|add1|adder8|adder1|s~combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~32 .lut_mask = 16'h0020;
defparam \ALU_1|reg2|data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \ALU_1|reg2|data~33 (
// Equation(s):
// \ALU_1|reg2|data~33_combout  = (!\ALU_1|add1|adder5|adder4|s~combout  & (\ALU_1|sub1|rc[2]~5_combout  $ (!\ALU_1|add1|adder5|adder2|cout~0_combout )))

	.dataa(\ALU_1|sub1|rc[2]~5_combout ),
	.datab(\ALU_1|add1|adder5|adder2|cout~0_combout ),
	.datac(\ALU_1|add1|adder5|adder4|s~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~33 .lut_mask = 16'h0909;
defparam \ALU_1|reg2|data~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \ALU_1|reg2|data~34 (
// Equation(s):
// \ALU_1|reg2|data~34_combout  = (\ALU_1|reg1|data~0_combout  & (!\ALU_1|add1|adder6|adder2|s~combout  & (!\ALU_1|add1|adder5|adder1|s~0_combout  & !\ALU_1|add1|adder6|adder1|s~combout )))

	.dataa(\ALU_1|reg1|data~0_combout ),
	.datab(\ALU_1|add1|adder6|adder2|s~combout ),
	.datac(\ALU_1|add1|adder5|adder1|s~0_combout ),
	.datad(\ALU_1|add1|adder6|adder1|s~combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~34 .lut_mask = 16'h0002;
defparam \ALU_1|reg2|data~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \ALU_1|reg2|data~35 (
// Equation(s):
// \ALU_1|reg2|data~35_combout  = (\ALU_1|reg2|data~33_combout  & (\ALU_1|reg2|data~34_combout  & (\ALU_1|sub1|rc[15]~4_combout  $ (!\ALU_1|add1|adder8|adder3|cout~0_combout ))))

	.dataa(\ALU_1|reg2|data~33_combout ),
	.datab(\ALU_1|sub1|rc[15]~4_combout ),
	.datac(\ALU_1|add1|adder8|adder3|cout~0_combout ),
	.datad(\ALU_1|reg2|data~34_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~35 .lut_mask = 16'h8200;
defparam \ALU_1|reg2|data~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \ALU_1|reg2|data~36 (
// Equation(s):
// \ALU_1|reg2|data~36_combout  = (!\ALU_1|add1|adder8|adder2|s~combout  & (!\ALU_1|add1|adder8|adder3|s~combout  & (\ALU_1|reg2|data~32_combout  & \ALU_1|reg2|data~35_combout )))

	.dataa(\ALU_1|add1|adder8|adder2|s~combout ),
	.datab(\ALU_1|add1|adder8|adder3|s~combout ),
	.datac(\ALU_1|reg2|data~32_combout ),
	.datad(\ALU_1|reg2|data~35_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~36 .lut_mask = 16'h1000;
defparam \ALU_1|reg2|data~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \ALU_1|reg2|data~37 (
// Equation(s):
// \ALU_1|reg2|data~37_combout  = (\ALU_1|reg2|data~0_combout  & ((\ALU_1|reg2|data~29_combout ) # ((\ALU_1|reg2|data~36_combout )))) # (!\ALU_1|reg2|data~0_combout  & (((\ALU_1|reg2|data~q ))))

	.dataa(\ALU_1|reg2|data~29_combout ),
	.datab(\ALU_1|reg2|data~0_combout ),
	.datac(\ALU_1|reg2|data~q ),
	.datad(\ALU_1|reg2|data~36_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg2|data~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg2|data~37 .lut_mask = 16'hFCB8;
defparam \ALU_1|reg2|data~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \ALU_1|reg2|data (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_1|reg2|data~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_1|reg2|data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_1|reg2|data .is_wysiwyg = "true";
defparam \ALU_1|reg2|data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N28
cycloneive_lcell_comb \ALU_1|temp_carry_en~0 (
// Equation(s):
// \ALU_1|temp_carry_en~0_combout  = (\IR|dataOut [1] & ((\ALU_1|reg1|data~q ) # ((\IR|dataOut [0])))) # (!\IR|dataOut [1] & (((\ALU_1|reg2|data~q ) # (!\IR|dataOut [0]))))

	.dataa(\ALU_1|reg1|data~q ),
	.datab(\IR|dataOut [1]),
	.datac(\ALU_1|reg2|data~q ),
	.datad(\IR|dataOut [0]),
	.cin(gnd),
	.combout(\ALU_1|temp_carry_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|temp_carry_en~0 .lut_mask = 16'hFCBB;
defparam \ALU_1|temp_carry_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N1
cycloneive_io_ibuf \enable_carry~input (
	.i(enable_carry),
	.ibar(gnd),
	.o(\enable_carry~input_o ));
// synopsys translate_off
defparam \enable_carry~input .bus_hold = "false";
defparam \enable_carry~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N14
cycloneive_lcell_comb \ALU_1|reg1|data~1 (
// Equation(s):
// \ALU_1|reg1|data~1_combout  = (\ALU_1|temp_carry_en~0_combout  & \enable_carry~input_o )

	.dataa(gnd),
	.datab(\ALU_1|temp_carry_en~0_combout ),
	.datac(gnd),
	.datad(\enable_carry~input_o ),
	.cin(gnd),
	.combout(\ALU_1|reg1|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg1|data~1 .lut_mask = 16'hCC00;
defparam \ALU_1|reg1|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N2
cycloneive_lcell_comb \ALU_1|reg1|data~2 (
// Equation(s):
// \ALU_1|reg1|data~2_combout  = (\alu_A_mux|output~1_combout  & ((\alu_B_mux|output~0_combout ) # ((\alu_B_mux|output~22_combout ) # (\ALU_1|add1|adder8|adder3|cout~0_combout )))) # (!\alu_A_mux|output~1_combout  & (\ALU_1|add1|adder8|adder3|cout~0_combout  
// & ((\alu_B_mux|output~0_combout ) # (\alu_B_mux|output~22_combout ))))

	.dataa(\alu_B_mux|output~0_combout ),
	.datab(\alu_A_mux|output~1_combout ),
	.datac(\alu_B_mux|output~22_combout ),
	.datad(\ALU_1|add1|adder8|adder3|cout~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg1|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg1|data~2 .lut_mask = 16'hFEC8;
defparam \ALU_1|reg1|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N12
cycloneive_lcell_comb \ALU_1|reg1|data~3 (
// Equation(s):
// \ALU_1|reg1|data~3_combout  = (\ALU_1|reg1|data~1_combout  & (\ALU_1|reg1|data~0_combout  & ((\ALU_1|reg1|data~2_combout )))) # (!\ALU_1|reg1|data~1_combout  & (((\ALU_1|reg1|data~q ))))

	.dataa(\ALU_1|reg1|data~1_combout ),
	.datab(\ALU_1|reg1|data~0_combout ),
	.datac(\ALU_1|reg1|data~q ),
	.datad(\ALU_1|reg1|data~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|reg1|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|reg1|data~3 .lut_mask = 16'hD850;
defparam \ALU_1|reg1|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N13
dffeas \ALU_1|reg1|data (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU_1|reg1|data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_1|reg1|data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_1|reg1|data .is_wysiwyg = "true";
defparam \ALU_1|reg1|data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N18
cycloneive_lcell_comb \ALU_1|carry_flag~0 (
// Equation(s):
// \ALU_1|carry_flag~0_combout  = (!\ALU_1|carry_var~0_combout  & (!\add_signal~input_o  & \ALU_1|reg1|data~q ))

	.dataa(\ALU_1|carry_var~0_combout ),
	.datab(gnd),
	.datac(\add_signal~input_o ),
	.datad(\ALU_1|reg1|data~q ),
	.cin(gnd),
	.combout(\ALU_1|carry_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|carry_flag~0 .lut_mask = 16'h0500;
defparam \ALU_1|carry_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \ALU_1|zero_flag~0 (
// Equation(s):
// \ALU_1|zero_flag~0_combout  = (!\IR|dataOut [12] & (\IR|dataOut [14] & (!\IR|dataOut [13] & \IR|dataOut [15])))

	.dataa(\IR|dataOut [12]),
	.datab(\IR|dataOut [14]),
	.datac(\IR|dataOut [13]),
	.datad(\IR|dataOut [15]),
	.cin(gnd),
	.combout(\ALU_1|zero_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|zero_flag~0 .lut_mask = 16'h0400;
defparam \ALU_1|zero_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \ALU_1|zero_flag~1 (
// Equation(s):
// \ALU_1|zero_flag~1_combout  = (\IR|dataOut [12] & (!\IR|dataOut [13])) # (!\IR|dataOut [12] & (((!\IR|dataOut [1]) # (!\IR|dataOut [0]))))

	.dataa(\IR|dataOut [13]),
	.datab(\IR|dataOut [0]),
	.datac(\IR|dataOut [12]),
	.datad(\IR|dataOut [1]),
	.cin(gnd),
	.combout(\ALU_1|zero_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|zero_flag~1 .lut_mask = 16'h535F;
defparam \ALU_1|zero_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \ALU_1|zero_flag~2 (
// Equation(s):
// \ALU_1|zero_flag~2_combout  = (\ALU_1|zero_flag~0_combout ) # ((\ALU_1|zero_flag~1_combout  & (!\IR|dataOut [15] & !\IR|dataOut [14])))

	.dataa(\ALU_1|zero_flag~0_combout ),
	.datab(\ALU_1|zero_flag~1_combout ),
	.datac(\IR|dataOut [15]),
	.datad(\IR|dataOut [14]),
	.cin(gnd),
	.combout(\ALU_1|zero_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|zero_flag~2 .lut_mask = 16'hAAAE;
defparam \ALU_1|zero_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N4
cycloneive_lcell_comb \ALU_1|zero_flag~3 (
// Equation(s):
// \ALU_1|zero_flag~3_combout  = (\ALU_1|reg2|data~q  & (\ALU_1|zero_flag~2_combout  & !\add_signal~input_o ))

	.dataa(\ALU_1|reg2|data~q ),
	.datab(gnd),
	.datac(\ALU_1|zero_flag~2_combout ),
	.datad(\add_signal~input_o ),
	.cin(gnd),
	.combout(\ALU_1|zero_flag~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|zero_flag~3 .lut_mask = 16'h00A0;
defparam \ALU_1|zero_flag~3 .sum_lutc_input = "datac";
// synopsys translate_on

assign ir_toFSM[0] = \ir_toFSM[0]~output_o ;

assign ir_toFSM[1] = \ir_toFSM[1]~output_o ;

assign ir_toFSM[2] = \ir_toFSM[2]~output_o ;

assign ir_toFSM[3] = \ir_toFSM[3]~output_o ;

assign carry = \carry~output_o ;

assign zero = \zero~output_o ;

endmodule
