0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sim_1/new/tb.v,1716880265,verilog,,,,tb_DedicaterProcessor,,,,,,,,
D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/imports/FPGA_RISC/fndController.v,1715587619,verilog,,D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sim_1/new/tb.v,,BDCtoSEG;Decoder_2_4;clkDiv;counter;digitSplitter;fndController;mux;mux_21;time_Counter,,,,,,,,
D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/new/ControlUnit.v,1716887182,verilog,,D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/new/DataPath.v,,controlunit,,,,,,,,
D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/new/DataPath.v,1716886757,verilog,,D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/new/Dedicated_Process.v,,MUX_2X1;adder;comparator;dataPath;register,,,,,,,,
D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/new/Dedicated_Process.v,1716887025,verilog,,D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/imports/FPGA_RISC/fndController.v,,Dedicated_Process,,,,,,,,
