#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec 15 15:54:23 2022
# Process ID: 27184
# Current directory: C:/Users/cheny/Desktop/CS207/project_wm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18648 C:\Users\cheny\Desktop\CS207\project_wm\project_wm.xpr
# Log file: C:/Users/cheny/Desktop/CS207/project_wm/vivado.log
# Journal file: C:/Users/cheny/Desktop/CS207/project_wm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cheny/Desktop/CS207/project_wm/project_wm.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/full_add1.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -view {C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: Simulation object /step_fsm_sim/l1 was not found in the design.
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/mode_light_sim.v w ]
add_files -fileset sim_1 C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/mode_light_sim.v
update_compile_order -fileset sim_1
set_property top mode_light_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top mode_light [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mode_light_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mode_light_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/mode_light_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mode_light_sim_behav xil_defaultlib.mode_light_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.mode_light_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mode_light_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim/xsim.dir/mode_light_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 15 16:02:14 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mode_light_sim_behav -key {Behavioral:sim_1:Functional:mode_light_sim} -tclbatch {mode_light_sim.tcl} -view {C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: Simulation object /step_fsm_sim/clk was not found in the design.
WARNING: Simulation object /step_fsm_sim/rst_n was not found in the design.
WARNING: Simulation object /step_fsm_sim/a was not found in the design.
WARNING: Simulation object /step_fsm_sim/b was not found in the design.
WARNING: Simulation object /step_fsm_sim/balance was not found in the design.
WARNING: Simulation object /step_fsm_sim/sel was not found in the design.
WARNING: Simulation object /step_fsm_sim/work_finish was not found in the design.
WARNING: Simulation object /step_fsm_sim/step_state was not found in the design.
WARNING: Simulation object /step_fsm_sim/wash_state was not found in the design.
WARNING: Simulation object /step_fsm_sim/l1 was not found in the design.
WARNING: Simulation object /step_fsm_sim/price was not found in the design.
WARNING: Simulation object /step_fsm_sim/change was not found in the design.
source mode_light_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mode_light_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 878.145 ; gain = 4.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mode_light_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mode_light_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mode_light_sim_behav xil_defaultlib.mode_light_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mode_light_sim_behav -key {Behavioral:sim_1:Functional:mode_light_sim} -tclbatch {mode_light_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source mode_light_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mode_light_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mode_light_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mode_light_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/mode_light_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mode_light_sim_behav xil_defaultlib.mode_light_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.mode_light_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mode_light_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mode_light_sim_behav -key {Behavioral:sim_1:Functional:mode_light_sim} -tclbatch {mode_light_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source mode_light_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 90 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/mode_light_sim.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mode_light_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mode_light_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mode_light_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/mode_light_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mode_light_sim_behav xil_defaultlib.mode_light_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.mode_light_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mode_light_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mode_light_sim_behav -key {Behavioral:sim_1:Functional:mode_light_sim} -tclbatch {mode_light_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source mode_light_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mode_light_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mode_light_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mode_light_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mode_light_sim_behav xil_defaultlib.mode_light_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mode_light_sim_behav -key {Behavioral:sim_1:Functional:mode_light_sim} -tclbatch {mode_light_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source mode_light_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mode_light_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
set_property top step_fsm [current_fileset]
set_property top step_fsm_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close [ open C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/debounce_button.v w ]
add_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/debounce_button.v
update_compile_order -fileset sources_1
close [ open C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/btncounter.v w ]
add_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/btncounter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/balance_light.v w ]
add_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/balance_light.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/balance_light.v] -no_script -reset -force -quiet
remove_files  C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/balance_light.v
file delete -force C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/balance_light.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/btncounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/Score1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/user.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/debounce_button.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/mode_light_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/balance_light.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/btncounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/Score1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/user.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/debounce_button.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/mode_light_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/balance_light.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/btncounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/Score1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/user.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/debounce_button.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/mode_light_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/balance_light.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v:]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
ERROR: [VRFC 10-91] thousand is not declared [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v:73]
ERROR: [VRFC 10-91] one is not declared [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v:79]
ERROR: [VRFC 10-91] ten is not declared [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v:131]
ERROR: [VRFC 10-91] hundred is not declared [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v:168]
ERROR: [VRFC 10-91] thousand is not declared [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v:195]
ERROR: [VRFC 10-1040] module mode_light ignored due to previous errors [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 18:44:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 15 18:45:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 18:49:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 18:51:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 15 18:52:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 18:53:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 19:21:03 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 19:22:22 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 15 19:23:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 19:24:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 19:38:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 15 19:38:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 19:40:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 19:42:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
launch_runs impl_1 -jobs 4
[Thu Dec 15 19:43:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 19:44:39 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 19:59:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 15 20:00:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 20:02:01 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 20:07:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 15 20:08:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 20:09:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/btncounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btncounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/debounce_button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_button
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port counting [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v:53]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port counting [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v:54]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port counting [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v:55]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port counting [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v:56]
ERROR: [VRFC 10-426] cannot find port balance on this module [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v:36]
ERROR: [VRFC 10-426] cannot find port step_state on this module [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port wash_state on this module [C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v:38]
ERROR: [VRFC 10-2063] Module <counter> not found while processing module instance <u2> [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v:61]
ERROR: [VRFC 10-2063] Module <setting> not found while processing module instance <u4> [C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 20:25:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 15 20:26:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 20:27:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 20:30:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
launch_runs impl_1 -jobs 4
[Thu Dec 15 20:30:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 20:31:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 20:35:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -jobs 4
[Thu Dec 15 20:35:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 20:37:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 20:39:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 15 20:40:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 20:41:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 20:44:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 20:46:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 15 20:46:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 20:47:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 15 20:52:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 15 20:53:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 15 20:54:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1774.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1774.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1774.031 ; gain = 0.000
