

================================================================
== Vitis HLS Report for 'get_index_from_z'
================================================================
* Date:           Wed Jul 31 13:59:03 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.997 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- getIndexFromZ_perPoint  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      262|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       85|    -|
|Register             |        -|     -|      355|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      355|      411|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_fu_139_p2           |         +|   0|  0|  15|           8|           1|
    |ret_fu_181_p2         |         -|   0|  0|  40|          33|          33|
    |sub_ln180_fu_186_p2   |         -|   0|  0|  40|           1|          33|
    |icmp_ln523_fu_149_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln526_fu_211_p2  |      icmp|   0|  0|  29|          64|          64|
    |or_ln215_fu_163_p2    |        or|   0|  0|  12|          12|           1|
    |diff_fu_200_p3        |    select|   0|  0|  33|           1|          33|
    |index_1_fu_225_p3     |    select|   0|  0|   8|           1|           8|
    |minVal_1_fu_217_p3    |    select|   0|  0|  63|           1|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 262|         154|         271|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |  14|          3|    1|          3|
    |ap_phi_mux_i_04_phi_fu_98_p4  |   9|          2|    8|         16|
    |i_04_reg_94                   |   9|          2|    8|         16|
    |index_reg_106                 |   9|          2|    8|         16|
    |minVal_reg_118                |   9|          2|   64|        128|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  85|         18|   91|        186|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |GDn_points_load_reg_243  |  32|   0|   32|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |diff_reg_272             |  33|   0|   33|          0|
    |i_04_reg_94              |   8|   0|    8|          0|
    |i_reg_253                |   8|   0|    8|          0|
    |icmp_ln523_reg_258       |   1|   0|    1|          0|
    |index_reg_106            |   8|   0|    8|          0|
    |lhs_reg_267              |  32|   0|   32|          0|
    |minVal_reg_118           |  64|   0|   64|          0|
    |rhs_reg_248              |  33|   0|   33|          0|
    |i_04_reg_94              |  64|  32|    8|          0|
    |icmp_ln523_reg_258       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 355|  64|  236|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  get_index_from_z|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  get_index_from_z|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  get_index_from_z|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  get_index_from_z|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  get_index_from_z|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  get_index_from_z|  return value|
|ap_return                |  out|    8|  ap_ctrl_hs|  get_index_from_z|  return value|
|GDn_points_address0      |  out|    3|   ap_memory|        GDn_points|         array|
|GDn_points_ce0           |  out|    1|   ap_memory|        GDn_points|         array|
|GDn_points_q0            |   in|   32|   ap_memory|        GDn_points|         array|
|layer                    |   in|    3|     ap_none|             layer|        scalar|
|z_value                  |   in|   32|     ap_none|           z_value|        scalar|
|GDarrayDecoded_address0  |  out|   12|   ap_memory|    GDarrayDecoded|         array|
|GDarrayDecoded_ce0       |  out|    1|   ap_memory|    GDarrayDecoded|         array|
|GDarrayDecoded_q0        |   in|   32|   ap_memory|    GDarrayDecoded|         array|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 3 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 8 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idxprom = zext i3 %layer_read"   --->   Operation 9 'zext' 'idxprom' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %idxprom"   --->   Operation 10 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr"   --->   Operation 11 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%z_value_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_value"   --->   Operation 12 'read' 'z_value_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_9, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr"   --->   Operation 14 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%rhs = sext i32 %z_value_read"   --->   Operation 15 'sext' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln523 = br void" [patchMaker.cpp:523]   --->   Operation 16 'br' 'br_ln523' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%i_04 = phi i8 0, void %.lr.ph, i8 %i, void %.split"   --->   Operation 17 'phi' 'i_04' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.70ns)   --->   "%i = add i8 %i_04, i8 1" [patchMaker.cpp:523]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln523 = zext i8 %i_04" [patchMaker.cpp:523]   --->   Operation 19 'zext' 'zext_ln523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln523 = icmp_slt  i32 %zext_ln523, i32 %GDn_points_load" [patchMaker.cpp:523]   --->   Operation 20 'icmp' 'icmp_ln523' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln523 = br i1 %icmp_ln523, void %._crit_edge.loopexit, void %.split" [patchMaker.cpp:523]   --->   Operation 21 'br' 'br_ln523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1, i3 %layer_read, i8 %i_04, i1 0"   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = (icmp_ln523)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln215 = or i12 %tmp, i12 1"   --->   Operation 23 'or' 'or_ln215' <Predicate = (icmp_ln523)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln215"   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln523)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %tmp_s"   --->   Operation 25 'getelementptr' 'GDarrayDecoded_addr' <Predicate = (icmp_ln523)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (1.64ns)   --->   "%lhs = load i12 %GDarrayDecoded_addr"   --->   Operation 26 'load' 'lhs' <Predicate = (icmp_ln523)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 27 [1/2] (1.64ns)   --->   "%lhs = load i12 %GDarrayDecoded_addr"   --->   Operation 27 'load' 'lhs' <Predicate = (icmp_ln523)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>

State 5 <SV = 4> <Delay = 1.99>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%index = phi i8 0, void %.lr.ph, i8 %index_1, void %.split"   --->   Operation 28 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%minVal = phi i64 9223372036854775807, void %.lr.ph, i64 %minVal_1, void %.split"   --->   Operation 29 'phi' 'minVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %lhs"   --->   Operation 31 'sext' 'sext_ln215' <Predicate = (icmp_ln523)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %rhs"   --->   Operation 32 'sub' 'ret' <Predicate = (icmp_ln523)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.89ns)   --->   "%sub_ln180 = sub i33 0, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 33 'sub' 'sub_ln180' <Predicate = (icmp_ln523)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 34 'bitselect' 'tmp_24' <Predicate = (icmp_ln523)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.22ns)   --->   "%diff = select i1 %tmp_24, i33 %sub_ln180, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 35 'select' 'diff' <Predicate = (icmp_ln523)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.47>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln519 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [patchMaker.cpp:519]   --->   Operation 36 'specloopname' 'specloopname_ln519' <Predicate = (icmp_ln523)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i33 %diff" [patchMaker.cpp:525]   --->   Operation 37 'sext' 'sext_ln525' <Predicate = (icmp_ln523)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.06ns)   --->   "%icmp_ln526 = icmp_slt  i64 %sext_ln525, i64 %minVal" [patchMaker.cpp:526]   --->   Operation 38 'icmp' 'icmp_ln526' <Predicate = (icmp_ln523)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.41ns)   --->   "%minVal_1 = select i1 %icmp_ln526, i64 %sext_ln525, i64 %minVal" [patchMaker.cpp:526]   --->   Operation 39 'select' 'minVal_1' <Predicate = (icmp_ln523)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.30ns)   --->   "%index_1 = select i1 %icmp_ln526, i8 %i_04, i8 %index" [patchMaker.cpp:526]   --->   Operation 40 'select' 'index_1' <Predicate = (icmp_ln523)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln523)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln534 = ret i8 %index" [patchMaker.cpp:534]   --->   Operation 42 'ret' 'ret_ln534' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_value]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GDarrayDecoded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer_read          (read          ) [ 00111110]
idxprom             (zext          ) [ 00000000]
GDn_points_addr     (getelementptr ) [ 00100000]
z_value_read        (read          ) [ 00000000]
specinterface_ln0   (specinterface ) [ 00000000]
GDn_points_load     (load          ) [ 00011110]
rhs                 (sext          ) [ 00011110]
br_ln523            (br            ) [ 00111110]
i_04                (phi           ) [ 00011110]
i                   (add           ) [ 00111110]
zext_ln523          (zext          ) [ 00000000]
icmp_ln523          (icmp          ) [ 00011110]
br_ln523            (br            ) [ 00000000]
tmp                 (bitconcatenate) [ 00000000]
or_ln215            (or            ) [ 00000000]
tmp_s               (bitconcatenate) [ 00000000]
GDarrayDecoded_addr (getelementptr ) [ 00011000]
lhs                 (load          ) [ 00010100]
index               (phi           ) [ 00011111]
minVal              (phi           ) [ 00011110]
specpipeline_ln0    (specpipeline  ) [ 00000000]
sext_ln215          (sext          ) [ 00000000]
ret                 (sub           ) [ 00000000]
sub_ln180           (sub           ) [ 00000000]
tmp_24              (bitselect     ) [ 00000000]
diff                (select        ) [ 00010010]
specloopname_ln519  (specloopname  ) [ 00000000]
sext_ln525          (sext          ) [ 00000000]
icmp_ln526          (icmp          ) [ 00000000]
minVal_1            (select        ) [ 00111110]
index_1             (select        ) [ 00111110]
br_ln0              (br            ) [ 00111110]
ret_ln534           (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="GDn_points">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z_value">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_value"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="GDarrayDecoded">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarrayDecoded"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i52.i12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="layer_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="3" slack="0"/>
<pin id="58" dir="0" index="1" bw="3" slack="0"/>
<pin id="59" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="z_value_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_value_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="GDn_points_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="3" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDn_points_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="GDn_points_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="GDarrayDecoded_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="64" slack="0"/>
<pin id="85" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDarrayDecoded_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_04_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="1"/>
<pin id="96" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_04 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_04_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_04/3 "/>
</bind>
</comp>

<comp id="106" class="1005" name="index_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="index_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="3"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="8" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index/5 "/>
</bind>
</comp>

<comp id="118" class="1005" name="minVal_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="1"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="minVal (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="minVal_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="3"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="64" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="minVal/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="idxprom_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="rhs_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln523_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln523/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln523_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln523/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="3" slack="2"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="or_ln215_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="12" slack="0"/>
<pin id="166" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_s_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="12" slack="0"/>
<pin id="173" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln215_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="ret_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="3"/>
<pin id="184" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sub_ln180_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="33" slack="0"/>
<pin id="189" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_24_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="33" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="diff_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="33" slack="0"/>
<pin id="203" dir="0" index="2" bw="33" slack="0"/>
<pin id="204" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diff/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln525_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="33" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln526_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="1"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="minVal_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="64" slack="1"/>
<pin id="221" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="minVal_1/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="index_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="3"/>
<pin id="228" dir="0" index="2" bw="8" slack="1"/>
<pin id="229" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/6 "/>
</bind>
</comp>

<comp id="233" class="1005" name="layer_read_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="2"/>
<pin id="235" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="layer_read "/>
</bind>
</comp>

<comp id="238" class="1005" name="GDn_points_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="1"/>
<pin id="240" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="GDn_points_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="GDn_points_load_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="GDn_points_load "/>
</bind>
</comp>

<comp id="248" class="1005" name="rhs_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="33" slack="3"/>
<pin id="250" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln523_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln523 "/>
</bind>
</comp>

<comp id="262" class="1005" name="GDarrayDecoded_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="1"/>
<pin id="264" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="GDarrayDecoded_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="lhs_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="272" class="1005" name="diff_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="33" slack="1"/>
<pin id="274" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="277" class="1005" name="minVal_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="minVal_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="index_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="98" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="56" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="138"><net_src comp="62" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="98" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="98" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="98" pin="4"/><net_sink comp="154" pin=2"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="154" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="163" pin="2"/><net_sink comp="169" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="181" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="186" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="181" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="118" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="208" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="118" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="211" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="94" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="106" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="56" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="241"><net_src comp="68" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="246"><net_src comp="75" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="251"><net_src comp="135" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="256"><net_src comp="139" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="261"><net_src comp="149" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="81" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="270"><net_src comp="88" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="275"><net_src comp="200" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="280"><net_src comp="217" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="285"><net_src comp="225" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="110" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: GDn_points | {}
	Port: GDarrayDecoded | {}
 - Input state : 
	Port: get_index_from_z : GDn_points | {1 2 }
	Port: get_index_from_z : layer | {1 }
	Port: get_index_from_z : z_value | {2 }
	Port: get_index_from_z : GDarrayDecoded | {3 4 }
  - Chain level:
	State 1
		GDn_points_addr : 1
		GDn_points_load : 2
	State 2
	State 3
		i : 1
		zext_ln523 : 1
		icmp_ln523 : 2
		br_ln523 : 3
		tmp : 1
		or_ln215 : 2
		tmp_s : 2
		GDarrayDecoded_addr : 3
		lhs : 4
	State 4
	State 5
		ret : 1
		sub_ln180 : 2
		tmp_24 : 2
		diff : 3
	State 6
		icmp_ln526 : 1
		minVal_1 : 2
		index_1 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       diff_fu_200       |    0    |    33   |
|  select  |     minVal_1_fu_217     |    0    |    63   |
|          |      index_1_fu_225     |    0    |    8    |
|----------|-------------------------|---------|---------|
|    sub   |        ret_fu_181       |    0    |    39   |
|          |     sub_ln180_fu_186    |    0    |    40   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln523_fu_149    |    0    |    20   |
|          |    icmp_ln526_fu_211    |    0    |    29   |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_139        |    0    |    15   |
|----------|-------------------------|---------|---------|
|   read   |  layer_read_read_fu_56  |    0    |    0    |
|          | z_value_read_read_fu_62 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |      idxprom_fu_130     |    0    |    0    |
|          |    zext_ln523_fu_145    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        rhs_fu_135       |    0    |    0    |
|   sext   |    sext_ln215_fu_178    |    0    |    0    |
|          |    sext_ln525_fu_208    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        tmp_fu_154       |    0    |    0    |
|          |       tmp_s_fu_169      |    0    |    0    |
|----------|-------------------------|---------|---------|
|    or    |     or_ln215_fu_163     |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|      tmp_24_fu_192      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   247   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|GDarrayDecoded_addr_reg_262|   12   |
|  GDn_points_addr_reg_238  |    3   |
|  GDn_points_load_reg_243  |   32   |
|        diff_reg_272       |   33   |
|        i_04_reg_94        |    8   |
|         i_reg_253         |    8   |
|     icmp_ln523_reg_258    |    1   |
|      index_1_reg_282      |    8   |
|       index_reg_106       |    8   |
|     layer_read_reg_233    |    3   |
|        lhs_reg_267        |   32   |
|      minVal_1_reg_277     |   64   |
|       minVal_reg_118      |   64   |
|        rhs_reg_248        |   33   |
+---------------------------+--------+
|           Total           |   309  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_88 |  p0  |   2  |  12  |   24   ||    9    |
|    i_04_reg_94   |  p0  |   2  |   8  |   16   ||    9    |
|   index_reg_106  |  p0  |   2  |   8  |   16   ||    9    |
|  minVal_reg_118  |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   190  ||  1.935  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   247  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   45   |
|  Register |    -   |   309  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   309  |   292  |
+-----------+--------+--------+--------+
