{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 10:03:55 2021 " "Info: Processing started: Wed Dec 22 10:03:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 160 144 312 176 "Clock" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 440 504 208 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 648 712 208 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock register register inst3 inst3 500.0 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 500.0 MHz between source register \"inst3\" and destination register \"inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X23_Y26_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y26_N21; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 648 712 208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns inst3~13 2 COMB LCCOMB_X23_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X23_Y26_N20; Fanout = 1; COMB Node = 'inst3~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { inst3 inst3~13 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 648 712 208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns inst3 3 REG LCFF_X23_Y26_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X23_Y26_N21; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst3~13 inst3 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 648 712 208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst3 inst3~13 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst3 {} inst3~13 {} inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.321 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 3.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Clock 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 160 144 312 176 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.712 ns) 2.381 ns inst 2 REG LCFF_X22_Y26_N1 4 " "Info: 2: + IC(0.860 ns) + CELL(0.712 ns) = 2.381 ns; Loc. = LCFF_X22_Y26_N1; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clock inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.618 ns) 3.321 ns inst3 3 REG LCFF_X23_Y26_N21 3 " "Info: 3: + IC(0.322 ns) + CELL(0.618 ns) = 3.321 ns; Loc. = LCFF_X23_Y26_N21; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { inst inst3 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 648 712 208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.139 ns ( 64.41 % ) " "Info: Total cell delay = 2.139 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.182 ns ( 35.59 % ) " "Info: Total interconnect delay = 1.182 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { Clock inst inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.321 ns" { Clock {} Clock~combout {} inst {} inst3 {} } { 0.000ns 0.000ns 0.860ns 0.322ns } { 0.000ns 0.809ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 3.321 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 3.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Clock 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 160 144 312 176 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.712 ns) 2.381 ns inst 2 REG LCFF_X22_Y26_N1 4 " "Info: 2: + IC(0.860 ns) + CELL(0.712 ns) = 2.381 ns; Loc. = LCFF_X22_Y26_N1; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clock inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.618 ns) 3.321 ns inst3 3 REG LCFF_X23_Y26_N21 3 " "Info: 3: + IC(0.322 ns) + CELL(0.618 ns) = 3.321 ns; Loc. = LCFF_X23_Y26_N21; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { inst inst3 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 648 712 208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.139 ns ( 64.41 % ) " "Info: Total cell delay = 2.139 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.182 ns ( 35.59 % ) " "Info: Total interconnect delay = 1.182 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { Clock inst inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.321 ns" { Clock {} Clock~combout {} inst {} inst3 {} } { 0.000ns 0.000ns 0.860ns 0.322ns } { 0.000ns 0.809ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { Clock inst inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.321 ns" { Clock {} Clock~combout {} inst {} inst3 {} } { 0.000ns 0.000ns 0.860ns 0.322ns } { 0.000ns 0.809ns 0.712ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.321 ns" { Clock {} Clock~combout {} inst {} inst3 {} } { 0.000ns 0.000ns 0.860ns 0.322ns } { 0.000ns 0.809ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 648 712 208 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 648 712 208 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst3 inst3~13 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst3 {} inst3~13 {} inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { Clock inst inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.321 ns" { Clock {} Clock~combout {} inst {} inst3 {} } { 0.000ns 0.000ns 0.860ns 0.322ns } { 0.000ns 0.809ns 0.712ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.321 ns" { Clock {} Clock~combout {} inst {} inst3 {} } { 0.000ns 0.000ns 0.860ns 0.322ns } { 0.000ns 0.809ns 0.712ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst3 {} } {  } {  } "" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 648 712 208 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst J Clock 3.806 ns register " "Info: tsu for register \"inst\" (data pin = \"J\", clock pin = \"Clock\") is 3.806 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.003 ns + Longest pin register " "Info: + Longest pin to register delay is 6.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns J 1 PIN PIN_AA9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 3; PIN Node = 'J'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { J } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 48 144 312 64 "J" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.804 ns) + CELL(0.272 ns) 5.848 ns inst~13 2 COMB LCCOMB_X22_Y26_N0 1 " "Info: 2: + IC(4.804 ns) + CELL(0.272 ns) = 5.848 ns; Loc. = LCCOMB_X22_Y26_N0; Fanout = 1; COMB Node = 'inst~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.076 ns" { J inst~13 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.003 ns inst 3 REG LCFF_X22_Y26_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.003 ns; Loc. = LCFF_X22_Y26_N1; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst~13 inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.199 ns ( 19.97 % ) " "Info: Total cell delay = 1.199 ns ( 19.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.804 ns ( 80.03 % ) " "Info: Total interconnect delay = 4.804 ns ( 80.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.003 ns" { J inst~13 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.003 ns" { J {} J~combout {} inst~13 {} inst {} } { 0.000ns 0.000ns 4.804ns 0.000ns } { 0.000ns 0.772ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.287 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Clock 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 160 144 312 176 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.618 ns) 2.287 ns inst 2 REG LCFF_X22_Y26_N1 4 " "Info: 2: + IC(0.860 ns) + CELL(0.618 ns) = 2.287 ns; Loc. = LCFF_X22_Y26_N1; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { Clock inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 62.40 % ) " "Info: Total cell delay = 1.427 ns ( 62.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.860 ns ( 37.60 % ) " "Info: Total interconnect delay = 0.860 ns ( 37.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { Clock inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { Clock {} Clock~combout {} inst {} } { 0.000ns 0.000ns 0.860ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.003 ns" { J inst~13 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.003 ns" { J {} J~combout {} inst~13 {} inst {} } { 0.000ns 0.000ns 4.804ns 0.000ns } { 0.000ns 0.772ns 0.272ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { Clock inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { Clock {} Clock~combout {} inst {} } { 0.000ns 0.000ns 0.860ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Q3 inst4 8.826 ns register " "Info: tco from clock \"Clock\" to destination pin \"Q3\" through register \"inst4\" is 8.826 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 4.259 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 4.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Clock 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 160 144 312 176 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.712 ns) 2.381 ns inst 2 REG LCFF_X22_Y26_N1 4 " "Info: 2: + IC(0.860 ns) + CELL(0.712 ns) = 2.381 ns; Loc. = LCFF_X22_Y26_N1; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clock inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.712 ns) 3.415 ns inst3 3 REG LCFF_X23_Y26_N21 3 " "Info: 3: + IC(0.322 ns) + CELL(0.712 ns) = 3.415 ns; Loc. = LCFF_X23_Y26_N21; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst inst3 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 648 712 208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.618 ns) 4.259 ns inst4 4 REG LCFF_X23_Y26_N17 3 " "Info: 4: + IC(0.226 ns) + CELL(0.618 ns) = 4.259 ns; Loc. = LCFF_X23_Y26_N17; Fanout = 3; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { inst3 inst4 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 856 920 208 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.851 ns ( 66.94 % ) " "Info: Total cell delay = 2.851 ns ( 66.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.408 ns ( 33.06 % ) " "Info: Total interconnect delay = 1.408 ns ( 33.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.259 ns" { Clock inst inst3 inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.259 ns" { Clock {} Clock~combout {} inst {} inst3 {} inst4 {} } { 0.000ns 0.000ns 0.860ns 0.322ns 0.226ns } { 0.000ns 0.809ns 0.712ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 856 920 208 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.473 ns + Longest register pin " "Info: + Longest register to pin delay is 4.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LCFF_X23_Y26_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y26_N17; Fanout = 3; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 856 920 208 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.491 ns) + CELL(1.982 ns) 4.473 ns Q3 2 PIN PIN_AA8 0 " "Info: 2: + IC(2.491 ns) + CELL(1.982 ns) = 4.473 ns; Loc. = PIN_AA8; Fanout = 0; PIN Node = 'Q3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { inst4 Q3 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { -8 760 936 8 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 44.31 % ) " "Info: Total cell delay = 1.982 ns ( 44.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.491 ns ( 55.69 % ) " "Info: Total interconnect delay = 2.491 ns ( 55.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { inst4 Q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.473 ns" { inst4 {} Q3 {} } { 0.000ns 2.491ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.259 ns" { Clock inst inst3 inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.259 ns" { Clock {} Clock~combout {} inst {} inst3 {} inst4 {} } { 0.000ns 0.000ns 0.860ns 0.322ns 0.226ns } { 0.000ns 0.809ns 0.712ns 0.712ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { inst4 Q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.473 ns" { inst4 {} Q3 {} } { 0.000ns 2.491ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst4 K Clock -0.864 ns register " "Info: th for register \"inst4\" (data pin = \"K\", clock pin = \"Clock\") is -0.864 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 4.259 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 4.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Clock 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 160 144 312 176 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.712 ns) 2.381 ns inst 2 REG LCFF_X22_Y26_N1 4 " "Info: 2: + IC(0.860 ns) + CELL(0.712 ns) = 2.381 ns; Loc. = LCFF_X22_Y26_N1; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clock inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.712 ns) 3.415 ns inst3 3 REG LCFF_X23_Y26_N21 3 " "Info: 3: + IC(0.322 ns) + CELL(0.712 ns) = 3.415 ns; Loc. = LCFF_X23_Y26_N21; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst inst3 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 648 712 208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.618 ns) 4.259 ns inst4 4 REG LCFF_X23_Y26_N17 3 " "Info: 4: + IC(0.226 ns) + CELL(0.618 ns) = 4.259 ns; Loc. = LCFF_X23_Y26_N17; Fanout = 3; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { inst3 inst4 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 856 920 208 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.851 ns ( 66.94 % ) " "Info: Total cell delay = 2.851 ns ( 66.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.408 ns ( 33.06 % ) " "Info: Total interconnect delay = 1.408 ns ( 33.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.259 ns" { Clock inst inst3 inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.259 ns" { Clock {} Clock~combout {} inst {} inst3 {} inst4 {} } { 0.000ns 0.000ns 0.860ns 0.322ns 0.226ns } { 0.000ns 0.809ns 0.712ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 856 920 208 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.272 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns K 1 PIN PIN_C12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 3; PIN Node = 'K'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 80 144 312 96 "K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.951 ns) + CELL(0.357 ns) 5.117 ns inst4~13 2 COMB LCCOMB_X23_Y26_N16 1 " "Info: 2: + IC(3.951 ns) + CELL(0.357 ns) = 5.117 ns; Loc. = LCCOMB_X23_Y26_N16; Fanout = 1; COMB Node = 'inst4~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { K inst4~13 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 856 920 208 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.272 ns inst4 3 REG LCFF_X23_Y26_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.272 ns; Loc. = LCFF_X23_Y26_N17; Fanout = 3; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst4~13 inst4 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/Quartus2/2021 12 22/counter.bdf" { { 128 856 920 208 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 25.06 % ) " "Info: Total cell delay = 1.321 ns ( 25.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.951 ns ( 74.94 % ) " "Info: Total interconnect delay = 3.951 ns ( 74.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.272 ns" { K inst4~13 inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.272 ns" { K {} K~combout {} inst4~13 {} inst4 {} } { 0.000ns 0.000ns 3.951ns 0.000ns } { 0.000ns 0.809ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.259 ns" { Clock inst inst3 inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.259 ns" { Clock {} Clock~combout {} inst {} inst3 {} inst4 {} } { 0.000ns 0.000ns 0.860ns 0.322ns 0.226ns } { 0.000ns 0.809ns 0.712ns 0.712ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.272 ns" { K inst4~13 inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.272 ns" { K {} K~combout {} inst4~13 {} inst4 {} } { 0.000ns 0.000ns 3.951ns 0.000ns } { 0.000ns 0.809ns 0.357ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 10:03:59 2021 " "Info: Processing ended: Wed Dec 22 10:03:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
