#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr 27 23:43:05 2019
# Process ID: 5952
# Current directory: C:/Users/q1109/Documents/VivadoProject/MIPS32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7688 C:\Users\q1109\Documents\VivadoProject\MIPS32\MIPS32.xpr
# Log file: C:/Users/q1109/Documents/VivadoProject/MIPS32/vivado.log
# Journal file: C:/Users/q1109/Documents/VivadoProject/MIPS32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 818.703 ; gain = 121.344
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcpg236-3
Top: Pipeline
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 911.656 ; gain = 75.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Pipeline' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instr_Fetch' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Fetch.v:24]
INFO: [Synth 8-6157] synthesizing module 'PC_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/PC_reg.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/PC_reg.v:38]
INFO: [Synth 8-6155] done synthesizing module 'PC_reg' (1#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/PC_reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ROM.v:24]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_ROM.data' is read successfully [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ROM.v:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ROM.v:43]
WARNING: [Synth 8-567] referenced signal 'ce' should be on the sensitivity list [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ROM.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (2#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ROM.v:24]
INFO: [Synth 8-6157] synthesizing module 'Fetch_Decode' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Fetch_Decode.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Fetch_Decode' (3#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Fetch_Decode.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Fetch' (4#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Fetch.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instr_Decode' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v:24]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (5#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'Regiters' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Regiters' (6#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:25]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ID_EX.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (7#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ID_EX.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Decode' (8#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instr_Execute' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Execute.v:25]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-6155] done synthesizing module 'EX' (9#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX_MEM.v:25]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (10#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX_MEM.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Execute' (11#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Execute.v:25]
INFO: [Synth 8-6157] synthesizing module 'Instr_Mem' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/MEM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (12#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/MEM.v:24]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/MEM_WB.v:24]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (13#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/MEM_WB.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Mem' (14#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instr_WB' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_WB.v:24]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/WB.v:24]
INFO: [Synth 8-6155] done synthesizing module 'WB' (15#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/WB.v:24]
INFO: [Synth 8-6157] synthesizing module 'WB_Reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/WB_Reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'WB_Reg' (16#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/WB_Reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instr_WB' (17#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_WB.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline' (18#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:24]
WARNING: [Synth 8-3331] design WB_Reg has unconnected port reset
WARNING: [Synth 8-3331] design WB_Reg has unconnected port clk
WARNING: [Synth 8-3331] design WB has unconnected port reset
WARNING: [Synth 8-3331] design MEM_WB has unconnected port reset
WARNING: [Synth 8-3331] design MEM has unconnected port reset
WARNING: [Synth 8-3331] design EX_MEM has unconnected port reset
WARNING: [Synth 8-3331] design EX has unconnected port reset
WARNING: [Synth 8-3331] design ID_EX has unconnected port reset
WARNING: [Synth 8-3331] design Regiters has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 953.969 ; gain = 117.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 953.969 ; gain = 117.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 953.969 ; gain = 117.836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/constrs_1/new/Instr_Execute.xdc]
Finished Parsing XDC File [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/constrs_1/new/Instr_Execute.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/constrs_1/new/Instr_Execute.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pipeline_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pipeline_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1310.855 ; gain = 474.723
42 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1310.855 ; gain = 474.723
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 23:48:50 2019...
