INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github_Repo/Logic_Design_HW2/hw2_3/hw_2_3.srcs/sources_1/imports/hw2_3/3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hw2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github_Repo/Logic_Design_HW2/hw2_3/hw_2_3.srcs/sim_1/imports/hw2_3/3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hw2_3_tb
