INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/datapath_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/data_path/data_path.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
