v 20110116 2
C 41500 28800 0 0 0 title-block.sym
{
T 53800 30100 5 30 1 1 0 4 1
Title=interfaz_shiftreg
T 52900 29100 5 16 1 1 0 4 1
filename=interfaz_shiftreg.sch
T 57350 30300 5 16 1 1 0 4 1
revision=0.1
T 57550 28900 5 16 1 1 0 6 1
page=1
T 57700 28900 5 16 1 1 0 0 1
number_of_pages=1
T 57350 29650 5 12 1 1 0 4 1
date=05.08.11
T 55950 29250 5 16 1 1 0 4 1
author=A. Pardini
}
C 40900 45000 1 0 0 74595-3.sym
{
T 42800 47800 5 10 1 1 0 6 1
refdes=U1
T 41200 48000 5 10 0 0 0 0 1
device=74HC595
T 41200 48200 5 10 0 0 0 0 1
footprint=DIP16
T 41200 47800 5 10 1 1 0 0 1
value=74HC595
}
C 43700 44800 1 0 0 res_thru.sym
{
T 44000 47400 5 8 0 0 0 0 1
device=resistor
T 44400 45300 5 10 1 1 0 0 1
refdes=R1
T 43700 45300 5 10 1 1 0 0 1
value=100
T 44000 45000 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 45100 1 0 0 res_thru.sym
{
T 44000 47700 5 8 0 0 0 0 1
device=resistor
T 44400 45600 5 10 1 1 0 0 1
refdes=R2
T 43700 45600 5 10 1 1 0 0 1
value=100
T 44000 45300 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 45400 1 0 0 res_thru.sym
{
T 44000 48000 5 8 0 0 0 0 1
device=resistor
T 44400 45900 5 10 1 1 0 0 1
refdes=R3
T 43700 45900 5 10 1 1 0 0 1
value=100
T 44000 45600 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 45700 1 0 0 res_thru.sym
{
T 44000 48300 5 8 0 0 0 0 1
device=resistor
T 44400 46200 5 10 1 1 0 0 1
refdes=R4
T 43700 46200 5 10 1 1 0 0 1
value=100
T 44000 45900 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 46000 1 0 0 res_thru.sym
{
T 44000 48600 5 8 0 0 0 0 1
device=resistor
T 44400 46500 5 10 1 1 0 0 1
refdes=R5
T 43700 46500 5 10 1 1 0 0 1
value=100
T 44000 46200 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 46300 1 0 0 res_thru.sym
{
T 44000 48900 5 8 0 0 0 0 1
device=resistor
T 44400 46800 5 10 1 1 0 0 1
refdes=R6
T 43700 46800 5 10 1 1 0 0 1
value=100
T 44000 46500 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 46600 1 0 0 res_thru.sym
{
T 44000 49200 5 8 0 0 0 0 1
device=resistor
T 44400 47100 5 10 1 1 0 0 1
refdes=R7
T 43700 47100 5 10 1 1 0 0 1
value=100
T 44000 46800 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 46900 1 0 0 res_thru.sym
{
T 44000 49500 5 8 0 0 0 0 1
device=resistor
T 44400 47400 5 10 1 1 0 0 1
refdes=R8
T 43700 47400 5 10 1 1 0 0 1
value=100
T 44000 47100 5 8 0 1 0 0 1
footprint=res_RM10
}
N 43700 47400 43100 47400 4
N 43100 47100 43700 47100 4
N 43700 46800 43100 46800 4
N 43100 46500 43700 46500 4
N 43100 46200 43700 46200 4
N 43700 45900 43100 45900 4
N 43100 45600 43700 45600 4
N 43700 45300 43100 45300 4
C 40700 45500 1 0 0 gnd.sym
{
T 40800 46900 5 8 0 0 0 0 1
symversion=1.0
T 40800 47100 5 8 0 0 0 0 1
footprint=none
}
C 40600 46300 1 0 0 vcc.sym
{
T 40700 48000 5 8 0 0 0 0 1
footprint=none
T 40700 47800 5 8 0 0 0 0 1
symversion=1.0
}
N 40800 45800 40800 45900 4
N 40800 45900 40900 45900 4
N 40800 46300 40800 46200 4
N 40800 46200 40900 46200 4
C 40900 41300 1 0 0 74595-3.sym
{
T 42800 44100 5 10 1 1 0 6 1
refdes=U2
T 41200 44300 5 10 0 0 0 0 1
device=74HC595
T 41200 44500 5 10 0 0 0 0 1
footprint=DIP16
T 41200 44100 5 10 1 1 0 0 1
value=74HC595
}
C 43700 41100 1 0 0 res_thru.sym
{
T 44000 43700 5 8 0 0 0 0 1
device=resistor
T 44400 41600 5 10 1 1 0 0 1
refdes=R9
T 43700 41600 5 10 1 1 0 0 1
value=100
T 44000 41300 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 41400 1 0 0 res_thru.sym
{
T 44000 44000 5 8 0 0 0 0 1
device=resistor
T 44400 41900 5 10 1 1 0 0 1
refdes=R10
T 43700 41900 5 10 1 1 0 0 1
value=100
T 44000 41600 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 41700 1 0 0 res_thru.sym
{
T 44000 44300 5 8 0 0 0 0 1
device=resistor
T 44400 42200 5 10 1 1 0 0 1
refdes=R11
T 43700 42200 5 10 1 1 0 0 1
value=100
T 44000 41900 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 42000 1 0 0 res_thru.sym
{
T 44000 44600 5 8 0 0 0 0 1
device=resistor
T 44400 42500 5 10 1 1 0 0 1
refdes=R12
T 43700 42500 5 10 1 1 0 0 1
value=100
T 44000 42200 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 42300 1 0 0 res_thru.sym
{
T 44000 44900 5 8 0 0 0 0 1
device=resistor
T 44400 42800 5 10 1 1 0 0 1
refdes=R13
T 43700 42800 5 10 1 1 0 0 1
value=100
T 44000 42500 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 42600 1 0 0 res_thru.sym
{
T 44000 45200 5 8 0 0 0 0 1
device=resistor
T 44400 43100 5 10 1 1 0 0 1
refdes=R14
T 43700 43100 5 10 1 1 0 0 1
value=100
T 44000 42800 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 42900 1 0 0 res_thru.sym
{
T 44000 45500 5 8 0 0 0 0 1
device=resistor
T 44400 43400 5 10 1 1 0 0 1
refdes=R15
T 43700 43400 5 10 1 1 0 0 1
value=100
T 44000 43100 5 8 0 1 0 0 1
footprint=res_RM10
}
C 43700 43200 1 0 0 res_thru.sym
{
T 44000 45800 5 8 0 0 0 0 1
device=resistor
T 44400 43700 5 10 1 1 0 0 1
refdes=R16
T 43700 43700 5 10 1 1 0 0 1
value=100
T 44000 43400 5 8 0 1 0 0 1
footprint=res_RM10
}
N 43700 43700 43100 43700 4
N 43100 43400 43700 43400 4
N 43700 43100 43100 43100 4
N 43100 42800 43700 42800 4
N 43100 42500 43700 42500 4
N 43700 42200 43100 42200 4
N 43100 41900 43700 41900 4
N 43700 41600 43100 41600 4
C 40700 41800 1 0 0 gnd.sym
{
T 40800 43200 5 8 0 0 0 0 1
symversion=1.0
T 40800 43400 5 8 0 0 0 0 1
footprint=none
}
C 40600 42600 1 0 0 vcc.sym
{
T 40700 44300 5 8 0 0 0 0 1
footprint=none
T 40700 44100 5 8 0 0 0 0 1
symversion=1.0
}
N 40800 42100 40800 42200 4
N 40800 42200 40900 42200 4
N 40800 42600 40800 42500 4
N 40800 42500 40900 42500 4
N 40900 45300 40900 43700 4
N 40900 46800 40200 46800 4
N 40200 46800 40200 43100 4
N 40200 43100 40900 43100 4
N 40500 47100 40500 43400 4
N 40500 43400 40900 43400 4
C 36600 50100 1 0 0 74_pwr16.sym
{
T 37100 51000 5 10 1 1 0 1 1
refdes=U3
T 36600 50100 5 10 0 0 0 0 1
footprint=DIP16
}
C 35400 50100 1 0 0 74_pwr16.sym
{
T 35900 51000 5 10 1 1 0 1 1
refdes=U2
T 35400 50100 5 10 0 0 0 0 1
footprint=DIP16
}
C 34400 50100 1 0 0 74_pwr16.sym
{
T 34900 51000 5 10 1 1 0 1 1
refdes=U1
T 34400 50100 5 10 0 0 0 0 1
footprint=DIP16
}
C 34700 49600 1 0 0 gnd.sym
{
T 34800 51000 5 8 0 0 0 0 1
symversion=1.0
T 34800 51200 5 8 0 0 0 0 1
footprint=none
}
C 34600 51300 1 0 0 vcc.sym
{
T 34700 53000 5 8 0 0 0 0 1
footprint=none
T 34700 52800 5 8 0 0 0 0 1
symversion=1.0
}
C 37200 51100 1 270 0 cap_thru.sym
{
T 39300 51000 5 8 0 0 270 0 1
device=capacitor
T 37400 50500 5 10 1 1 270 0 1
value=100n
T 37200 50500 5 8 0 1 270 0 1
footprint=cap_RM5
T 37600 50500 5 10 1 1 270 0 1
refdes=C1
}
C 39600 51100 1 270 0 cap_thru.sym
{
T 41700 51000 5 8 0 0 270 0 1
device=capacitor
T 39800 50500 5 10 1 1 270 0 1
value=10u
T 39600 50500 5 8 0 1 270 0 1
footprint=cap_RM5
T 40000 50500 5 10 1 1 270 0 1
refdes=C4
}
C 38000 51100 1 270 0 cap_thru.sym
{
T 40100 51000 5 8 0 0 270 0 1
device=capacitor
T 38200 50500 5 10 1 1 270 0 1
value=100n
T 38000 50500 5 8 0 1 270 0 1
footprint=cap_RM5
T 38400 50500 5 10 1 1 270 0 1
refdes=C3
}
C 38800 51100 1 270 0 cap_thru.sym
{
T 40900 51000 5 8 0 0 270 0 1
device=capacitor
T 39000 50500 5 10 1 1 270 0 1
value=100n
T 38800 50500 5 8 0 1 270 0 1
footprint=cap_RM5
T 39200 50500 5 10 1 1 270 0 1
refdes=C2
}
C 39400 35100 1 0 0 4017-1.sym
{
T 39900 40300 5 10 1 1 0 6 1
refdes=U3
T 41400 36050 5 10 0 0 0 0 1
device=4017
T 41400 36250 5 10 0 0 0 0 1
footprint=DIP16
}
C 39000 35800 1 0 0 gnd.sym
{
T 39100 37200 5 8 0 0 0 0 1
symversion=1.0
T 39100 37400 5 8 0 0 0 0 1
footprint=none
}
N 39100 36100 39100 36200 4
N 39100 36200 39400 36200 4
C 43700 39300 1 0 0 res_thru.sym
{
T 44000 41900 5 8 0 0 0 0 1
device=resistor
T 44400 39800 5 10 1 1 0 0 1
refdes=R17
T 43700 39800 5 10 1 1 0 0 1
value=1k
T 44000 39500 5 8 0 1 0 0 1
footprint=res_RM10
}
C 44900 39300 1 0 0 npn.sym
{
T 45000 41500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45800 39900 5 10 1 1 0 0 1
refdes=Q1
T 45800 39500 5 8 1 1 0 0 1
footprint=TO92_CBE
T 45800 39700 5 10 1 1 0 0 1
value=BC548
}
N 44700 39800 44900 39800 4
C 45400 38900 1 0 0 gnd.sym
{
T 45500 40300 5 8 0 0 0 0 1
symversion=1.0
T 45500 40500 5 8 0 0 0 0 1
footprint=none
}
N 45500 39200 45500 39300 4
C 43700 37700 1 0 0 res_thru.sym
{
T 44000 40300 5 8 0 0 0 0 1
device=resistor
T 44400 38200 5 10 1 1 0 0 1
refdes=R18
T 43700 38200 5 10 1 1 0 0 1
value=1k
T 44000 37900 5 8 0 1 0 0 1
footprint=res_RM10
}
C 44900 37700 1 0 0 npn.sym
{
T 45000 39900 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45800 38300 5 10 1 1 0 0 1
refdes=Q2
T 45800 37900 5 8 1 1 0 0 1
footprint=TO92_CBE
T 45800 38100 5 10 1 1 0 0 1
value=BC548
}
N 44700 38200 44900 38200 4
C 45400 37300 1 0 0 gnd.sym
{
T 45500 38700 5 8 0 0 0 0 1
symversion=1.0
T 45500 38900 5 8 0 0 0 0 1
footprint=none
}
N 45500 37600 45500 37700 4
C 43700 36100 1 0 0 res_thru.sym
{
T 44000 38700 5 8 0 0 0 0 1
device=resistor
T 44400 36600 5 10 1 1 0 0 1
refdes=R19
T 43700 36600 5 10 1 1 0 0 1
value=1k
T 44000 36300 5 8 0 1 0 0 1
footprint=res_RM10
}
C 44900 36100 1 0 0 npn.sym
{
T 45000 38300 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45800 36700 5 10 1 1 0 0 1
refdes=Q3
T 45800 36300 5 8 1 1 0 0 1
footprint=TO92_CBE
T 45800 36500 5 10 1 1 0 0 1
value=BC548
}
N 44700 36600 44900 36600 4
C 45400 35700 1 0 0 gnd.sym
{
T 45500 37100 5 8 0 0 0 0 1
symversion=1.0
T 45500 37300 5 8 0 0 0 0 1
footprint=none
}
N 45500 36000 45500 36100 4
C 43700 34500 1 0 0 res_thru.sym
{
T 44000 37100 5 8 0 0 0 0 1
device=resistor
T 44400 35000 5 10 1 1 0 0 1
refdes=R20
T 43700 35000 5 10 1 1 0 0 1
value=1k
T 44000 34700 5 8 0 1 0 0 1
footprint=res_RM10
}
C 44900 34500 1 0 0 npn.sym
{
T 45000 36700 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45800 35100 5 10 1 1 0 0 1
refdes=Q4
T 45800 34700 5 8 1 1 0 0 1
footprint=TO92_CBE
T 45800 34900 5 10 1 1 0 0 1
value=BC548
}
N 44700 35000 44900 35000 4
C 45400 34100 1 0 0 gnd.sym
{
T 45500 35500 5 8 0 0 0 0 1
symversion=1.0
T 45500 35700 5 8 0 0 0 0 1
footprint=none
}
N 45500 34400 45500 34500 4
C 43700 32900 1 0 0 res_thru.sym
{
T 44000 35500 5 8 0 0 0 0 1
device=resistor
T 44400 33400 5 10 1 1 0 0 1
refdes=R21
T 43700 33400 5 10 1 1 0 0 1
value=1k
T 44000 33100 5 8 0 1 0 0 1
footprint=res_RM10
}
C 44900 32900 1 0 0 npn.sym
{
T 45000 35100 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45800 33500 5 10 1 1 0 0 1
refdes=Q5
T 45800 33100 5 8 1 1 0 0 1
footprint=TO92_CBE
T 45800 33300 5 10 1 1 0 0 1
value=BC548
}
N 44700 33400 44900 33400 4
C 45400 32500 1 0 0 gnd.sym
{
T 45500 33900 5 8 0 0 0 0 1
symversion=1.0
T 45500 34100 5 8 0 0 0 0 1
footprint=none
}
N 45500 32800 45500 32900 4
N 41000 39800 43700 39800 4
N 41000 39400 43700 39400 4
N 43700 39400 43700 38200 4
N 43700 36600 43300 36600 4
N 43300 36600 43300 39000 4
N 43300 39000 41000 39000 4
N 41000 38600 42900 38600 4
N 42900 38600 42900 35000 4
N 42900 35000 43700 35000 4
N 41000 38200 42500 38200 4
N 42500 38200 42500 33400 4
N 42500 33400 43700 33400 4
C 43700 31200 1 0 0 res_thru.sym
{
T 44000 33800 5 8 0 0 0 0 1
device=resistor
T 44400 31700 5 10 1 1 0 0 1
refdes=R22
T 43700 31700 5 10 1 1 0 0 1
value=1k
T 44000 31400 5 8 0 1 0 0 1
footprint=res_RM10
}
C 44900 31200 1 0 0 npn.sym
{
T 45000 33400 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45800 31800 5 10 1 1 0 0 1
refdes=Q6
T 45800 31400 5 8 1 1 0 0 1
footprint=TO92_CBE
T 45800 31600 5 10 1 1 0 0 1
value=BC548
}
N 44700 31700 44900 31700 4
C 45400 30800 1 0 0 gnd.sym
{
T 45500 32200 5 8 0 0 0 0 1
symversion=1.0
T 45500 32400 5 8 0 0 0 0 1
footprint=none
}
N 45500 31100 45500 31200 4
N 43700 31700 42000 31700 4
N 42000 31700 42000 37800 4
N 42000 37800 41000 37800 4
C 50300 36900 1 0 0 connector26-2.sym
{
T 51100 47900 5 10 1 1 0 6 1
refdes=CONN1
T 50700 47850 5 10 0 0 0 0 1
device=CONNECTOR_26
T 50700 48050 5 10 0 0 0 0 1
footprint=HEADER26_2
}
C 51800 44200 1 0 0 connector8-2.sym
{
T 52500 47900 5 10 1 1 0 6 1
refdes=CONN2
T 52100 47850 5 10 0 0 0 0 1
device=CONNECTOR_8
T 52100 48050 5 10 0 0 0 0 1
footprint=JUMPER8
}
C 52400 41000 1 0 0 connector8-2.sym
{
T 53900 44200 5 10 1 1 0 6 1
refdes=CONN3
T 52700 44650 5 10 0 0 0 0 1
device=CONNECTOR_8
T 52700 44850 5 10 0 0 0 0 1
footprint=JUMPER8
}
C 51800 38600 1 0 0 connector6-2.sym
{
T 53200 40700 5 10 1 1 0 6 1
refdes=CONN4
T 52100 41450 5 10 0 0 0 0 1
device=CONNECTOR_6
T 52100 41650 5 10 0 0 0 0 1
footprint=JUMPER6
}
N 51800 46600 50400 46600 4
N 49700 46200 51800 46200 4
N 49500 45800 51800 45800 4
N 49000 45400 51800 45400 4
N 48700 45000 51800 45000 4
N 48400 44600 51800 44600 4
N 44700 44200 52400 44200 4
N 49400 43800 52400 43800 4
N 50400 43400 52400 43400 4
N 52400 43000 50400 43000 4
N 44700 42600 52400 42600 4
N 44700 42200 52400 42200 4
N 50400 41800 52400 41800 4
N 44700 47400 51800 47400 4
N 45500 41000 51800 41000 4
N 47100 40600 51800 40600 4
N 47600 40200 51800 40200 4
N 48100 39800 51800 39800 4
N 48500 39400 51800 39400 4
N 49000 39000 51800 39000 4
N 44700 46800 50400 46800 4
N 50400 46800 50400 46600 4
N 44700 47000 51800 47000 4
N 44700 47000 44700 47100 4
N 49700 46200 49700 46500 4
N 49700 46500 44700 46500 4
N 44700 46200 49500 46200 4
N 49500 46200 49500 45800 4
N 49000 45400 49000 45900 4
N 49000 45900 44700 45900 4
N 48700 45000 48700 45600 4
N 48700 45600 44700 45600 4
N 44700 45300 48400 45300 4
N 48400 45300 48400 44600 4
N 44700 44200 44700 43700 4
N 44700 43400 49400 43400 4
N 49400 43400 49400 43800 4
N 49700 43400 50500 43400 4
N 49700 43400 49700 43100 4
N 49700 43100 44700 43100 4
N 44700 42800 50400 42800 4
N 50400 42800 50400 43000 4
N 44700 42600 44700 42500 4
N 44700 41900 50400 41900 4
N 50400 41900 50400 41800 4
N 44700 41600 50400 41600 4
N 50400 41600 50400 41400 4
N 52400 41400 50400 41400 4
N 45500 40300 45500 41000 4
N 45500 38700 47100 38700 4
N 47100 38700 47100 40600 4
N 45500 37100 47600 37100 4
N 47600 37100 47600 40200 4
N 48100 39800 48100 35500 4
N 48100 35500 45500 35500 4
N 48500 39400 48500 33900 4
N 48500 33900 45500 33900 4
N 49000 39000 49000 32200 4
N 49000 32200 45500 32200 4
C 35300 44400 1 0 1 con_1x10.sym
{
T 34500 48300 5 10 1 1 0 6 1
refdes=CONN5
T 35000 49200 5 8 0 0 0 6 1
device=CONNECTOR_10
T 34500 47900 5 8 1 1 0 6 1
footprint=HEADER10_2
T 34500 48100 5 10 1 1 0 6 1
value=XXXX
}
C 37100 44400 1 0 1 con_1x10.sym
{
T 36300 48300 5 10 1 1 0 6 1
refdes=CONN6
T 36800 49200 5 8 0 0 0 6 1
device=CONNECTOR_10
T 36300 47900 5 8 1 1 0 6 1
footprint=JUMPER10
T 36300 48100 5 10 1 1 0 6 1
value=XXXX
}
N 35300 48200 37400 48200 4
N 35300 47800 37400 47800 4
N 37100 47000 35300 47000 4
N 35300 46200 39000 46200 4
N 35300 45800 38400 45800 4
N 35300 45400 40200 45400 4
N 35300 45000 40500 45000 4
N 35300 44600 37400 44600 4
C 37200 48200 1 0 0 vcc.sym
{
T 37300 49900 5 8 0 0 0 0 1
footprint=none
T 37300 49700 5 8 0 0 0 0 1
symversion=1.0
}
C 37300 47500 1 0 0 gnd.sym
{
T 37400 48900 5 8 0 0 0 0 1
symversion=1.0
T 37400 49100 5 8 0 0 0 0 1
footprint=none
}
N 39400 37800 39000 37800 4
N 39000 37800 39000 46200 4
N 38400 45800 38400 35800 4
N 38400 35800 39400 35800 4
C 49900 37000 1 0 1 connector4-2.sym
{
T 49100 36700 5 10 1 1 0 0 1
refdes=CONN7
T 49600 39050 5 10 0 0 0 6 1
device=CONNECTOR_4
T 49600 39250 5 10 0 0 0 6 1
footprint=JUMPER4
}
N 49900 38600 50400 38600 4
N 34800 51100 40200 51100 4
N 37000 51000 37000 51100 4
N 35800 51000 35800 51100 4
N 34800 51000 34800 51300 4
N 34800 50100 40200 50100 4
N 34800 50100 34800 49900 4
N 49900 38000 50400 38000 4
N 50400 38000 50400 37800 4
N 50100 38200 50400 38200 4
N 49900 37800 50300 37800 4
N 50300 37800 50300 37400 4
N 50300 37400 50400 37400 4
N 49900 38000 49900 38200 4
N 50100 38200 50100 37400 4
N 50100 37400 49900 37400 4
N 35300 47400 37100 47400 4
N 37400 44600 37400 47400 4
N 37400 47400 40900 47400 4
N 37100 46600 35300 46600 4
N 40900 47100 40500 47100 4
