
firmware1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005420  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  080054e0  080054e0  000064e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005604  08005604  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005604  08005604  00007068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005604  08005604  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005604  08005604  00006604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005608  08005608  00006608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800560c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  20000068  08005674  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08005674  000072fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d18d  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024c9  00000000  00000000  0001421d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  000166e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ad1  00000000  00000000  00017510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000163d1  00000000  00000000  00017fe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000114ab  00000000  00000000  0002e3b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008445d  00000000  00000000  0003f85d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c3cba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039dc  00000000  00000000  000c3d00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000c76dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080054c8 	.word	0x080054c8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	080054c8 	.word	0x080054c8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_lmul>:
 8000234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000236:	46ce      	mov	lr, r9
 8000238:	4699      	mov	r9, r3
 800023a:	0c03      	lsrs	r3, r0, #16
 800023c:	469c      	mov	ip, r3
 800023e:	0413      	lsls	r3, r2, #16
 8000240:	4647      	mov	r7, r8
 8000242:	0c1b      	lsrs	r3, r3, #16
 8000244:	001d      	movs	r5, r3
 8000246:	000e      	movs	r6, r1
 8000248:	4661      	mov	r1, ip
 800024a:	0404      	lsls	r4, r0, #16
 800024c:	0c24      	lsrs	r4, r4, #16
 800024e:	b580      	push	{r7, lr}
 8000250:	0007      	movs	r7, r0
 8000252:	0c10      	lsrs	r0, r2, #16
 8000254:	434b      	muls	r3, r1
 8000256:	4365      	muls	r5, r4
 8000258:	4341      	muls	r1, r0
 800025a:	4360      	muls	r0, r4
 800025c:	0c2c      	lsrs	r4, r5, #16
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	1824      	adds	r4, r4, r0
 8000262:	468c      	mov	ip, r1
 8000264:	42a3      	cmp	r3, r4
 8000266:	d903      	bls.n	8000270 <__aeabi_lmul+0x3c>
 8000268:	2380      	movs	r3, #128	@ 0x80
 800026a:	025b      	lsls	r3, r3, #9
 800026c:	4698      	mov	r8, r3
 800026e:	44c4      	add	ip, r8
 8000270:	4649      	mov	r1, r9
 8000272:	4379      	muls	r1, r7
 8000274:	4356      	muls	r6, r2
 8000276:	0c23      	lsrs	r3, r4, #16
 8000278:	042d      	lsls	r5, r5, #16
 800027a:	0c2d      	lsrs	r5, r5, #16
 800027c:	1989      	adds	r1, r1, r6
 800027e:	4463      	add	r3, ip
 8000280:	0424      	lsls	r4, r4, #16
 8000282:	1960      	adds	r0, r4, r5
 8000284:	18c9      	adds	r1, r1, r3
 8000286:	bcc0      	pop	{r6, r7}
 8000288:	46b9      	mov	r9, r7
 800028a:	46b0      	mov	r8, r6
 800028c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800028e:	46c0      	nop			@ (mov r8, r8)

08000290 <sensor_init_once>:
const int osr_d2 = 512;       // temperature conversion OSR
const uint16_t delay_d1 = 2;  // milliseconds for OSR 512 (conservative)
const uint16_t delay_d2 = 2;

static void sensor_init_once(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
    ms5837_hal_handle_init(&ref);
 8000294:	4b0c      	ldr	r3, [pc, #48]	@ (80002c8 <sensor_init_once+0x38>)
 8000296:	0018      	movs	r0, r3
 8000298:	f000 fd18 	bl	8000ccc <ms5837_hal_handle_init>

    if (ms5837_reset(&ref) != E_MS58370BA01_SUCCESS) {
 800029c:	4b0a      	ldr	r3, [pc, #40]	@ (80002c8 <sensor_init_once+0x38>)
 800029e:	0018      	movs	r0, r3
 80002a0:	f000 fa3a 	bl	8000718 <ms5837_reset>
 80002a4:	1e03      	subs	r3, r0, #0
 80002a6:	d001      	beq.n	80002ac <sensor_init_once+0x1c>
        Error_Handler();
 80002a8:	f000 fa30 	bl	800070c <Error_Handler>
    }

    if (ms5837_read_prom(&ref, calibration) != E_MS58370BA01_SUCCESS) {
 80002ac:	4a07      	ldr	r2, [pc, #28]	@ (80002cc <sensor_init_once+0x3c>)
 80002ae:	4b06      	ldr	r3, [pc, #24]	@ (80002c8 <sensor_init_once+0x38>)
 80002b0:	0011      	movs	r1, r2
 80002b2:	0018      	movs	r0, r3
 80002b4:	f000 fa4c 	bl	8000750 <ms5837_read_prom>
 80002b8:	1e03      	subs	r3, r0, #0
 80002ba:	d001      	beq.n	80002c0 <sensor_init_once+0x30>
        Error_Handler();
 80002bc:	f000 fa26 	bl	800070c <Error_Handler>
    }
}
 80002c0:	46c0      	nop			@ (mov r8, r8)
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	46c0      	nop			@ (mov r8, r8)
 80002c8:	20000180 	.word	0x20000180
 80002cc:	2000018c 	.word	0x2000018c

080002d0 <sensor_do_blocking_read>:

static void sensor_do_blocking_read(void)
{
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	46c6      	mov	lr, r8
 80002d4:	b500      	push	{lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af04      	add	r7, sp, #16
    pressure_read_in_progress = true;
 80002da:	4b13      	ldr	r3, [pc, #76]	@ (8000328 <sensor_do_blocking_read+0x58>)
 80002dc:	2201      	movs	r2, #1
 80002de:	701a      	strb	r2, [r3, #0]
    if (ms5837_read_temperature_and_pressure(&ref, calibration,
 80002e0:	2380      	movs	r3, #128	@ 0x80
 80002e2:	009b      	lsls	r3, r3, #2
 80002e4:	4698      	mov	r8, r3
 80002e6:	2280      	movs	r2, #128	@ 0x80
 80002e8:	0092      	lsls	r2, r2, #2
 80002ea:	2602      	movs	r6, #2
 80002ec:	2102      	movs	r1, #2
 80002ee:	468c      	mov	ip, r1
 80002f0:	4d0e      	ldr	r5, [pc, #56]	@ (800032c <sensor_do_blocking_read+0x5c>)
 80002f2:	4c0f      	ldr	r4, [pc, #60]	@ (8000330 <sensor_do_blocking_read+0x60>)
 80002f4:	490f      	ldr	r1, [pc, #60]	@ (8000334 <sensor_do_blocking_read+0x64>)
 80002f6:	4810      	ldr	r0, [pc, #64]	@ (8000338 <sensor_do_blocking_read+0x68>)
 80002f8:	4663      	mov	r3, ip
 80002fa:	9303      	str	r3, [sp, #12]
 80002fc:	9602      	str	r6, [sp, #8]
 80002fe:	9201      	str	r2, [sp, #4]
 8000300:	4643      	mov	r3, r8
 8000302:	9300      	str	r3, [sp, #0]
 8000304:	002b      	movs	r3, r5
 8000306:	0022      	movs	r2, r4
 8000308:	f000 fae8 	bl	80008dc <ms5837_read_temperature_and_pressure>
 800030c:	1e03      	subs	r3, r0, #0
 800030e:	d102      	bne.n	8000316 <sensor_do_blocking_read+0x46>
                                       &pressure, &temperature, osr_d1, osr_d2,
									   delay_d1, delay_d2) == E_MS58370BA01_SUCCESS) {
        // Sample ready in 'pressure' and 'temperature'
        pressure_new_sample_ready = true;
 8000310:	4b0a      	ldr	r3, [pc, #40]	@ (800033c <sensor_do_blocking_read+0x6c>)
 8000312:	2201      	movs	r2, #1
 8000314:	701a      	strb	r2, [r3, #0]
    }
    //else {  optional: set an error flag, retry, log, or call Error_Handler() }
    pressure_read_in_progress = false;
 8000316:	4b04      	ldr	r3, [pc, #16]	@ (8000328 <sensor_do_blocking_read+0x58>)
 8000318:	2200      	movs	r2, #0
 800031a:	701a      	strb	r2, [r3, #0]
}
 800031c:	46c0      	nop			@ (mov r8, r8)
 800031e:	46bd      	mov	sp, r7
 8000320:	bc80      	pop	{r7}
 8000322:	46b8      	mov	r8, r7
 8000324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000326:	46c0      	nop			@ (mov r8, r8)
 8000328:	200001a5 	.word	0x200001a5
 800032c:	200001a0 	.word	0x200001a0
 8000330:	2000019c 	.word	0x2000019c
 8000334:	2000018c 	.word	0x2000018c
 8000338:	20000180 	.word	0x20000180
 800033c:	200001a6 	.word	0x200001a6

08000340 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000344:	f000 fede 	bl	8001104 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000348:	f000 f834 	bl	80003b4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  sensor_init_once();
 800034c:	f7ff ffa0 	bl	8000290 <sensor_init_once>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000350:	f000 f9ae 	bl	80006b0 <MX_GPIO_Init>
  MX_DAC_Init();
 8000354:	f000 f8a0 	bl	8000498 <MX_DAC_Init>
  MX_I2C1_Init();
 8000358:	f000 f8d6 	bl	8000508 <MX_I2C1_Init>
  MX_I2C2_Init();
 800035c:	f000 f914 	bl	8000588 <MX_I2C2_Init>
  MX_TIM2_Init();
 8000360:	f000 f952 	bl	8000608 <MX_TIM2_Init>

  // start TIM2 with interrupt
  HAL_TIM_Base_Start_IT(&htim2);
 8000364:	4b0f      	ldr	r3, [pc, #60]	@ (80003a4 <main+0x64>)
 8000366:	0018      	movs	r0, r3
 8000368:	f003 fe6c 	bl	8004044 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (pressure_sample_requested && !pressure_read_in_progress) {
 800036c:	4b0e      	ldr	r3, [pc, #56]	@ (80003a8 <main+0x68>)
 800036e:	781b      	ldrb	r3, [r3, #0]
 8000370:	b2db      	uxtb	r3, r3
 8000372:	2b00      	cmp	r3, #0
 8000374:	d00c      	beq.n	8000390 <main+0x50>
 8000376:	4b0d      	ldr	r3, [pc, #52]	@ (80003ac <main+0x6c>)
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	b2db      	uxtb	r3, r3
 800037c:	2201      	movs	r2, #1
 800037e:	4053      	eors	r3, r2
 8000380:	b2db      	uxtb	r3, r3
 8000382:	2b00      	cmp	r3, #0
 8000384:	d004      	beq.n	8000390 <main+0x50>
		  pressure_sample_requested = false; // consume request
 8000386:	4b08      	ldr	r3, [pc, #32]	@ (80003a8 <main+0x68>)
 8000388:	2200      	movs	r2, #0
 800038a:	701a      	strb	r2, [r3, #0]
		  sensor_do_blocking_read();         // blocking call in main context
 800038c:	f7ff ffa0 	bl	80002d0 <sensor_do_blocking_read>
		  // After this returns, 'pressure_new_sample_ready' will be true on success
	  }

	  /* Process new sample (non-blocking) */
	  if (pressure_new_sample_ready) {
 8000390:	4b07      	ldr	r3, [pc, #28]	@ (80003b0 <main+0x70>)
 8000392:	781b      	ldrb	r3, [r3, #0]
 8000394:	b2db      	uxtb	r3, r3
 8000396:	2b00      	cmp	r3, #0
 8000398:	d0e8      	beq.n	800036c <main+0x2c>
		  pressure_new_sample_ready = false;
 800039a:	4b05      	ldr	r3, [pc, #20]	@ (80003b0 <main+0x70>)
 800039c:	2200      	movs	r2, #0
 800039e:	701a      	strb	r2, [r3, #0]
	  if (pressure_sample_requested && !pressure_read_in_progress) {
 80003a0:	e7e4      	b.n	800036c <main+0x2c>
 80003a2:	46c0      	nop			@ (mov r8, r8)
 80003a4:	20000140 	.word	0x20000140
 80003a8:	200001a4 	.word	0x200001a4
 80003ac:	200001a5 	.word	0x200001a5
 80003b0:	200001a6 	.word	0x200001a6

080003b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003b4:	b590      	push	{r4, r7, lr}
 80003b6:	b09d      	sub	sp, #116	@ 0x74
 80003b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ba:	2438      	movs	r4, #56	@ 0x38
 80003bc:	193b      	adds	r3, r7, r4
 80003be:	0018      	movs	r0, r3
 80003c0:	2338      	movs	r3, #56	@ 0x38
 80003c2:	001a      	movs	r2, r3
 80003c4:	2100      	movs	r1, #0
 80003c6:	f004 fadf 	bl	8004988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003ca:	2324      	movs	r3, #36	@ 0x24
 80003cc:	18fb      	adds	r3, r7, r3
 80003ce:	0018      	movs	r0, r3
 80003d0:	2314      	movs	r3, #20
 80003d2:	001a      	movs	r2, r3
 80003d4:	2100      	movs	r1, #0
 80003d6:	f004 fad7 	bl	8004988 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003da:	003b      	movs	r3, r7
 80003dc:	0018      	movs	r0, r3
 80003de:	2324      	movs	r3, #36	@ 0x24
 80003e0:	001a      	movs	r2, r3
 80003e2:	2100      	movs	r1, #0
 80003e4:	f004 fad0 	bl	8004988 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003e8:	4b29      	ldr	r3, [pc, #164]	@ (8000490 <SystemClock_Config+0xdc>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a29      	ldr	r2, [pc, #164]	@ (8000494 <SystemClock_Config+0xe0>)
 80003ee:	401a      	ands	r2, r3
 80003f0:	4b27      	ldr	r3, [pc, #156]	@ (8000490 <SystemClock_Config+0xdc>)
 80003f2:	2180      	movs	r1, #128	@ 0x80
 80003f4:	0109      	lsls	r1, r1, #4
 80003f6:	430a      	orrs	r2, r1
 80003f8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80003fa:	0021      	movs	r1, r4
 80003fc:	187b      	adds	r3, r7, r1
 80003fe:	2212      	movs	r2, #18
 8000400:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000402:	187b      	adds	r3, r7, r1
 8000404:	2201      	movs	r2, #1
 8000406:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000408:	187b      	adds	r3, r7, r1
 800040a:	2210      	movs	r2, #16
 800040c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800040e:	187b      	adds	r3, r7, r1
 8000410:	2201      	movs	r2, #1
 8000412:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000414:	187b      	adds	r3, r7, r1
 8000416:	2200      	movs	r2, #0
 8000418:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800041a:	187b      	adds	r3, r7, r1
 800041c:	22a0      	movs	r2, #160	@ 0xa0
 800041e:	0212      	lsls	r2, r2, #8
 8000420:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000422:	187b      	adds	r3, r7, r1
 8000424:	2200      	movs	r2, #0
 8000426:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000428:	187b      	adds	r3, r7, r1
 800042a:	0018      	movs	r0, r3
 800042c:	f002 fecc 	bl	80031c8 <HAL_RCC_OscConfig>
 8000430:	1e03      	subs	r3, r0, #0
 8000432:	d001      	beq.n	8000438 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000434:	f000 f96a 	bl	800070c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000438:	2124      	movs	r1, #36	@ 0x24
 800043a:	187b      	adds	r3, r7, r1
 800043c:	220f      	movs	r2, #15
 800043e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000440:	187b      	adds	r3, r7, r1
 8000442:	2200      	movs	r2, #0
 8000444:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000446:	187b      	adds	r3, r7, r1
 8000448:	2200      	movs	r2, #0
 800044a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800044c:	187b      	adds	r3, r7, r1
 800044e:	2200      	movs	r2, #0
 8000450:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000452:	187b      	adds	r3, r7, r1
 8000454:	2200      	movs	r2, #0
 8000456:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000458:	187b      	adds	r3, r7, r1
 800045a:	2100      	movs	r1, #0
 800045c:	0018      	movs	r0, r3
 800045e:	f003 fa87 	bl	8003970 <HAL_RCC_ClockConfig>
 8000462:	1e03      	subs	r3, r0, #0
 8000464:	d001      	beq.n	800046a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000466:	f000 f951 	bl	800070c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800046a:	003b      	movs	r3, r7
 800046c:	2208      	movs	r2, #8
 800046e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000470:	003b      	movs	r3, r7
 8000472:	2280      	movs	r2, #128	@ 0x80
 8000474:	0192      	lsls	r2, r2, #6
 8000476:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000478:	003b      	movs	r3, r7
 800047a:	0018      	movs	r0, r3
 800047c:	f003 fc46 	bl	8003d0c <HAL_RCCEx_PeriphCLKConfig>
 8000480:	1e03      	subs	r3, r0, #0
 8000482:	d001      	beq.n	8000488 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000484:	f000 f942 	bl	800070c <Error_Handler>
  }
}
 8000488:	46c0      	nop			@ (mov r8, r8)
 800048a:	46bd      	mov	sp, r7
 800048c:	b01d      	add	sp, #116	@ 0x74
 800048e:	bd90      	pop	{r4, r7, pc}
 8000490:	40007000 	.word	0x40007000
 8000494:	ffffe7ff 	.word	0xffffe7ff

08000498 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800049e:	003b      	movs	r3, r7
 80004a0:	0018      	movs	r0, r3
 80004a2:	2308      	movs	r3, #8
 80004a4:	001a      	movs	r2, r3
 80004a6:	2100      	movs	r1, #0
 80004a8:	f004 fa6e 	bl	8004988 <memset>

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80004ac:	4b14      	ldr	r3, [pc, #80]	@ (8000500 <MX_DAC_Init+0x68>)
 80004ae:	4a15      	ldr	r2, [pc, #84]	@ (8000504 <MX_DAC_Init+0x6c>)
 80004b0:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80004b2:	4b13      	ldr	r3, [pc, #76]	@ (8000500 <MX_DAC_Init+0x68>)
 80004b4:	0018      	movs	r0, r3
 80004b6:	f000 ff97 	bl	80013e8 <HAL_DAC_Init>
 80004ba:	1e03      	subs	r3, r0, #0
 80004bc:	d001      	beq.n	80004c2 <MX_DAC_Init+0x2a>
  {
    Error_Handler();
 80004be:	f000 f925 	bl	800070c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80004c2:	003b      	movs	r3, r7
 80004c4:	2200      	movs	r2, #0
 80004c6:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80004c8:	003b      	movs	r3, r7
 80004ca:	2200      	movs	r2, #0
 80004cc:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80004ce:	0039      	movs	r1, r7
 80004d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000500 <MX_DAC_Init+0x68>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	0018      	movs	r0, r3
 80004d6:	f000 ffab 	bl	8001430 <HAL_DAC_ConfigChannel>
 80004da:	1e03      	subs	r3, r0, #0
 80004dc:	d001      	beq.n	80004e2 <MX_DAC_Init+0x4a>
  {
    Error_Handler();
 80004de:	f000 f915 	bl	800070c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80004e2:	0039      	movs	r1, r7
 80004e4:	4b06      	ldr	r3, [pc, #24]	@ (8000500 <MX_DAC_Init+0x68>)
 80004e6:	2210      	movs	r2, #16
 80004e8:	0018      	movs	r0, r3
 80004ea:	f000 ffa1 	bl	8001430 <HAL_DAC_ConfigChannel>
 80004ee:	1e03      	subs	r3, r0, #0
 80004f0:	d001      	beq.n	80004f6 <MX_DAC_Init+0x5e>
  {
    Error_Handler();
 80004f2:	f000 f90b 	bl	800070c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80004f6:	46c0      	nop			@ (mov r8, r8)
 80004f8:	46bd      	mov	sp, r7
 80004fa:	b002      	add	sp, #8
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	46c0      	nop			@ (mov r8, r8)
 8000500:	20000084 	.word	0x20000084
 8000504:	40007400 	.word	0x40007400

08000508 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800050c:	4b1b      	ldr	r3, [pc, #108]	@ (800057c <MX_I2C1_Init+0x74>)
 800050e:	4a1c      	ldr	r2, [pc, #112]	@ (8000580 <MX_I2C1_Init+0x78>)
 8000510:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8000512:	4b1a      	ldr	r3, [pc, #104]	@ (800057c <MX_I2C1_Init+0x74>)
 8000514:	4a1b      	ldr	r2, [pc, #108]	@ (8000584 <MX_I2C1_Init+0x7c>)
 8000516:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000518:	4b18      	ldr	r3, [pc, #96]	@ (800057c <MX_I2C1_Init+0x74>)
 800051a:	2200      	movs	r2, #0
 800051c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800051e:	4b17      	ldr	r3, [pc, #92]	@ (800057c <MX_I2C1_Init+0x74>)
 8000520:	2201      	movs	r2, #1
 8000522:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000524:	4b15      	ldr	r3, [pc, #84]	@ (800057c <MX_I2C1_Init+0x74>)
 8000526:	2200      	movs	r2, #0
 8000528:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800052a:	4b14      	ldr	r3, [pc, #80]	@ (800057c <MX_I2C1_Init+0x74>)
 800052c:	2200      	movs	r2, #0
 800052e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000530:	4b12      	ldr	r3, [pc, #72]	@ (800057c <MX_I2C1_Init+0x74>)
 8000532:	2200      	movs	r2, #0
 8000534:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000536:	4b11      	ldr	r3, [pc, #68]	@ (800057c <MX_I2C1_Init+0x74>)
 8000538:	2200      	movs	r2, #0
 800053a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800053c:	4b0f      	ldr	r3, [pc, #60]	@ (800057c <MX_I2C1_Init+0x74>)
 800053e:	2200      	movs	r2, #0
 8000540:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000542:	4b0e      	ldr	r3, [pc, #56]	@ (800057c <MX_I2C1_Init+0x74>)
 8000544:	0018      	movs	r0, r3
 8000546:	f001 f991 	bl	800186c <HAL_I2C_Init>
 800054a:	1e03      	subs	r3, r0, #0
 800054c:	d001      	beq.n	8000552 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800054e:	f000 f8dd 	bl	800070c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000552:	4b0a      	ldr	r3, [pc, #40]	@ (800057c <MX_I2C1_Init+0x74>)
 8000554:	2100      	movs	r1, #0
 8000556:	0018      	movs	r0, r3
 8000558:	f002 fd9e 	bl	8003098 <HAL_I2CEx_ConfigAnalogFilter>
 800055c:	1e03      	subs	r3, r0, #0
 800055e:	d001      	beq.n	8000564 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000560:	f000 f8d4 	bl	800070c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000564:	4b05      	ldr	r3, [pc, #20]	@ (800057c <MX_I2C1_Init+0x74>)
 8000566:	2100      	movs	r1, #0
 8000568:	0018      	movs	r0, r3
 800056a:	f002 fde1 	bl	8003130 <HAL_I2CEx_ConfigDigitalFilter>
 800056e:	1e03      	subs	r3, r0, #0
 8000570:	d001      	beq.n	8000576 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000572:	f000 f8cb 	bl	800070c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000576:	46c0      	nop			@ (mov r8, r8)
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	20000098 	.word	0x20000098
 8000580:	40005400 	.word	0x40005400
 8000584:	00300617 	.word	0x00300617

08000588 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800058c:	4b1c      	ldr	r3, [pc, #112]	@ (8000600 <MX_I2C2_Init+0x78>)
 800058e:	4a1d      	ldr	r2, [pc, #116]	@ (8000604 <MX_I2C2_Init+0x7c>)
 8000590:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000608;
 8000592:	4b1b      	ldr	r3, [pc, #108]	@ (8000600 <MX_I2C2_Init+0x78>)
 8000594:	22c1      	movs	r2, #193	@ 0xc1
 8000596:	00d2      	lsls	r2, r2, #3
 8000598:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 132;
 800059a:	4b19      	ldr	r3, [pc, #100]	@ (8000600 <MX_I2C2_Init+0x78>)
 800059c:	2284      	movs	r2, #132	@ 0x84
 800059e:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005a0:	4b17      	ldr	r3, [pc, #92]	@ (8000600 <MX_I2C2_Init+0x78>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005a6:	4b16      	ldr	r3, [pc, #88]	@ (8000600 <MX_I2C2_Init+0x78>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80005ac:	4b14      	ldr	r3, [pc, #80]	@ (8000600 <MX_I2C2_Init+0x78>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005b2:	4b13      	ldr	r3, [pc, #76]	@ (8000600 <MX_I2C2_Init+0x78>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005b8:	4b11      	ldr	r3, [pc, #68]	@ (8000600 <MX_I2C2_Init+0x78>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005be:	4b10      	ldr	r3, [pc, #64]	@ (8000600 <MX_I2C2_Init+0x78>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80005c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000600 <MX_I2C2_Init+0x78>)
 80005c6:	0018      	movs	r0, r3
 80005c8:	f001 f950 	bl	800186c <HAL_I2C_Init>
 80005cc:	1e03      	subs	r3, r0, #0
 80005ce:	d001      	beq.n	80005d4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80005d0:	f000 f89c 	bl	800070c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <MX_I2C2_Init+0x78>)
 80005d6:	2100      	movs	r1, #0
 80005d8:	0018      	movs	r0, r3
 80005da:	f002 fd5d 	bl	8003098 <HAL_I2CEx_ConfigAnalogFilter>
 80005de:	1e03      	subs	r3, r0, #0
 80005e0:	d001      	beq.n	80005e6 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80005e2:	f000 f893 	bl	800070c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80005e6:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <MX_I2C2_Init+0x78>)
 80005e8:	2100      	movs	r1, #0
 80005ea:	0018      	movs	r0, r3
 80005ec:	f002 fda0 	bl	8003130 <HAL_I2CEx_ConfigDigitalFilter>
 80005f0:	1e03      	subs	r3, r0, #0
 80005f2:	d001      	beq.n	80005f8 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80005f4:	f000 f88a 	bl	800070c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80005f8:	46c0      	nop			@ (mov r8, r8)
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	46c0      	nop			@ (mov r8, r8)
 8000600:	200000ec 	.word	0x200000ec
 8000604:	40005800 	.word	0x40005800

08000608 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b086      	sub	sp, #24
 800060c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800060e:	2308      	movs	r3, #8
 8000610:	18fb      	adds	r3, r7, r3
 8000612:	0018      	movs	r0, r3
 8000614:	2310      	movs	r3, #16
 8000616:	001a      	movs	r2, r3
 8000618:	2100      	movs	r1, #0
 800061a:	f004 f9b5 	bl	8004988 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800061e:	003b      	movs	r3, r7
 8000620:	0018      	movs	r0, r3
 8000622:	2308      	movs	r3, #8
 8000624:	001a      	movs	r2, r3
 8000626:	2100      	movs	r1, #0
 8000628:	f004 f9ae 	bl	8004988 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800062c:	4b1e      	ldr	r3, [pc, #120]	@ (80006a8 <MX_TIM2_Init+0xa0>)
 800062e:	2280      	movs	r2, #128	@ 0x80
 8000630:	05d2      	lsls	r2, r2, #23
 8000632:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 8000634:	4b1c      	ldr	r3, [pc, #112]	@ (80006a8 <MX_TIM2_Init+0xa0>)
 8000636:	220f      	movs	r2, #15
 8000638:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800063a:	4b1b      	ldr	r3, [pc, #108]	@ (80006a8 <MX_TIM2_Init+0xa0>)
 800063c:	2200      	movs	r2, #0
 800063e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 8000640:	4b19      	ldr	r3, [pc, #100]	@ (80006a8 <MX_TIM2_Init+0xa0>)
 8000642:	4a1a      	ldr	r2, [pc, #104]	@ (80006ac <MX_TIM2_Init+0xa4>)
 8000644:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000646:	4b18      	ldr	r3, [pc, #96]	@ (80006a8 <MX_TIM2_Init+0xa0>)
 8000648:	2200      	movs	r2, #0
 800064a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800064c:	4b16      	ldr	r3, [pc, #88]	@ (80006a8 <MX_TIM2_Init+0xa0>)
 800064e:	2280      	movs	r2, #128	@ 0x80
 8000650:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000652:	4b15      	ldr	r3, [pc, #84]	@ (80006a8 <MX_TIM2_Init+0xa0>)
 8000654:	0018      	movs	r0, r3
 8000656:	f003 fcb5 	bl	8003fc4 <HAL_TIM_Base_Init>
 800065a:	1e03      	subs	r3, r0, #0
 800065c:	d001      	beq.n	8000662 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800065e:	f000 f855 	bl	800070c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000662:	2108      	movs	r1, #8
 8000664:	187b      	adds	r3, r7, r1
 8000666:	2280      	movs	r2, #128	@ 0x80
 8000668:	0152      	lsls	r2, r2, #5
 800066a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800066c:	187a      	adds	r2, r7, r1
 800066e:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <MX_TIM2_Init+0xa0>)
 8000670:	0011      	movs	r1, r2
 8000672:	0018      	movs	r0, r3
 8000674:	f003 fd38 	bl	80040e8 <HAL_TIM_ConfigClockSource>
 8000678:	1e03      	subs	r3, r0, #0
 800067a:	d001      	beq.n	8000680 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800067c:	f000 f846 	bl	800070c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000680:	003b      	movs	r3, r7
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000686:	003b      	movs	r3, r7
 8000688:	2200      	movs	r2, #0
 800068a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800068c:	003a      	movs	r2, r7
 800068e:	4b06      	ldr	r3, [pc, #24]	@ (80006a8 <MX_TIM2_Init+0xa0>)
 8000690:	0011      	movs	r1, r2
 8000692:	0018      	movs	r0, r3
 8000694:	f003 fefa 	bl	800448c <HAL_TIMEx_MasterConfigSynchronization>
 8000698:	1e03      	subs	r3, r0, #0
 800069a:	d001      	beq.n	80006a0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800069c:	f000 f836 	bl	800070c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80006a0:	46c0      	nop			@ (mov r8, r8)
 80006a2:	46bd      	mov	sp, r7
 80006a4:	b006      	add	sp, #24
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000140 	.word	0x20000140
 80006ac:	000007cf 	.word	0x000007cf

080006b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006b6:	4b14      	ldr	r3, [pc, #80]	@ (8000708 <MX_GPIO_Init+0x58>)
 80006b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006ba:	4b13      	ldr	r3, [pc, #76]	@ (8000708 <MX_GPIO_Init+0x58>)
 80006bc:	2180      	movs	r1, #128	@ 0x80
 80006be:	430a      	orrs	r2, r1
 80006c0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006c2:	4b11      	ldr	r3, [pc, #68]	@ (8000708 <MX_GPIO_Init+0x58>)
 80006c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006c6:	2280      	movs	r2, #128	@ 0x80
 80006c8:	4013      	ands	r3, r2
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000708 <MX_GPIO_Init+0x58>)
 80006d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000708 <MX_GPIO_Init+0x58>)
 80006d4:	2101      	movs	r1, #1
 80006d6:	430a      	orrs	r2, r1
 80006d8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006da:	4b0b      	ldr	r3, [pc, #44]	@ (8000708 <MX_GPIO_Init+0x58>)
 80006dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006de:	2201      	movs	r2, #1
 80006e0:	4013      	ands	r3, r2
 80006e2:	60bb      	str	r3, [r7, #8]
 80006e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e6:	4b08      	ldr	r3, [pc, #32]	@ (8000708 <MX_GPIO_Init+0x58>)
 80006e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006ea:	4b07      	ldr	r3, [pc, #28]	@ (8000708 <MX_GPIO_Init+0x58>)
 80006ec:	2102      	movs	r1, #2
 80006ee:	430a      	orrs	r2, r1
 80006f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006f2:	4b05      	ldr	r3, [pc, #20]	@ (8000708 <MX_GPIO_Init+0x58>)
 80006f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006f6:	2202      	movs	r2, #2
 80006f8:	4013      	ands	r3, r2
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006fe:	46c0      	nop			@ (mov r8, r8)
 8000700:	46bd      	mov	sp, r7
 8000702:	b004      	add	sp, #16
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			@ (mov r8, r8)
 8000708:	40021000 	.word	0x40021000

0800070c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000710:	b672      	cpsid	i
}
 8000712:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000714:	46c0      	nop			@ (mov r8, r8)
 8000716:	e7fd      	b.n	8000714 <Error_Handler+0x8>

08000718 <ms5837_reset>:
#ifndef printk
#define printk(...)  printf(__VA_ARGS__)
#endif

// Reset the sensor
ms583730ba01_err_t ms5837_reset(const ms583730ba01_h *h) {
 8000718:	b5b0      	push	{r4, r5, r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
    ms583730ba01_err_t result = h->write_cmd(MS5837_RESET);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	250f      	movs	r5, #15
 8000726:	197c      	adds	r4, r7, r5
 8000728:	201e      	movs	r0, #30
 800072a:	4798      	blx	r3
 800072c:	0003      	movs	r3, r0
 800072e:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8000730:	197b      	adds	r3, r7, r5
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d002      	beq.n	800073e <ms5837_reset+0x26>
        return result;  // Return if write failed
 8000738:	197b      	adds	r3, r7, r5
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	e004      	b.n	8000748 <ms5837_reset+0x30>
    }
      h->delay(3);// Wait for sensor to reset (minimum 2.8ms per datasheet)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	689b      	ldr	r3, [r3, #8]
 8000742:	2003      	movs	r0, #3
 8000744:	4798      	blx	r3
    return E_MS58370BA01_SUCCESS;
 8000746:	2300      	movs	r3, #0
}
 8000748:	0018      	movs	r0, r3
 800074a:	46bd      	mov	sp, r7
 800074c:	b004      	add	sp, #16
 800074e:	bdb0      	pop	{r4, r5, r7, pc}

08000750 <ms5837_read_prom>:
//CRC-4 calculation function (based on the datasheet)



// Read calibration data from PROM with CRC check
ms583730ba01_err_t ms5837_read_prom(const ms583730ba01_h *h, uint16_t *calibration_data) {
 8000750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000752:	b085      	sub	sp, #20
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	6039      	str	r1, [r7, #0]
    uint8_t cmd;
    uint8_t data[2];
    ms583730ba01_err_t result;

    for (int i = 0; i < 7; i++) {
 800075a:	2300      	movs	r3, #0
 800075c:	60fb      	str	r3, [r7, #12]
 800075e:	e05d      	b.n	800081c <ms5837_read_prom+0xcc>
        cmd = MS5837_PROM_READ_BASE + (i * 2);
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	3350      	adds	r3, #80	@ 0x50
 8000764:	b2db      	uxtb	r3, r3
 8000766:	260b      	movs	r6, #11
 8000768:	19ba      	adds	r2, r7, r6
 800076a:	18db      	adds	r3, r3, r3
 800076c:	7013      	strb	r3, [r2, #0]
        printk("Sending command 0x%X for coefficient %d\n", cmd, i);
 800076e:	19bb      	adds	r3, r7, r6
 8000770:	7819      	ldrb	r1, [r3, #0]
 8000772:	68fa      	ldr	r2, [r7, #12]
 8000774:	4b2f      	ldr	r3, [pc, #188]	@ (8000834 <ms5837_read_prom+0xe4>)
 8000776:	0018      	movs	r0, r3
 8000778:	f003 ffaa 	bl	80046d0 <iprintf>

        result = h->write_cmd(cmd);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	250a      	movs	r5, #10
 8000782:	197c      	adds	r4, r7, r5
 8000784:	19ba      	adds	r2, r7, r6
 8000786:	7812      	ldrb	r2, [r2, #0]
 8000788:	0010      	movs	r0, r2
 800078a:	4798      	blx	r3
 800078c:	0003      	movs	r3, r0
 800078e:	7023      	strb	r3, [r4, #0]
        if (result != E_MS58370BA01_SUCCESS) {
 8000790:	197b      	adds	r3, r7, r5
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d009      	beq.n	80007ac <ms5837_read_prom+0x5c>
            printk("Failed to send PROM read command for coefficient %d, error: %d\n", i, result);
 8000798:	197b      	adds	r3, r7, r5
 800079a:	781a      	ldrb	r2, [r3, #0]
 800079c:	68f9      	ldr	r1, [r7, #12]
 800079e:	4b26      	ldr	r3, [pc, #152]	@ (8000838 <ms5837_read_prom+0xe8>)
 80007a0:	0018      	movs	r0, r3
 80007a2:	f003 ff95 	bl	80046d0 <iprintf>
            return result;
 80007a6:	197b      	adds	r3, r7, r5
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	e03f      	b.n	800082c <ms5837_read_prom+0xdc>
        }

        result = h->read_data(data, 2);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	250a      	movs	r5, #10
 80007b2:	197c      	adds	r4, r7, r5
 80007b4:	2208      	movs	r2, #8
 80007b6:	18ba      	adds	r2, r7, r2
 80007b8:	2102      	movs	r1, #2
 80007ba:	0010      	movs	r0, r2
 80007bc:	4798      	blx	r3
 80007be:	0003      	movs	r3, r0
 80007c0:	7023      	strb	r3, [r4, #0]
        if (result != E_MS58370BA01_SUCCESS) {
 80007c2:	197b      	adds	r3, r7, r5
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d009      	beq.n	80007de <ms5837_read_prom+0x8e>
            printk("Failed to read PROM data for coefficient %d, error: %d\n", i, result);
 80007ca:	197b      	adds	r3, r7, r5
 80007cc:	781a      	ldrb	r2, [r3, #0]
 80007ce:	68f9      	ldr	r1, [r7, #12]
 80007d0:	4b1a      	ldr	r3, [pc, #104]	@ (800083c <ms5837_read_prom+0xec>)
 80007d2:	0018      	movs	r0, r3
 80007d4:	f003 ff7c 	bl	80046d0 <iprintf>
            return result;
 80007d8:	197b      	adds	r3, r7, r5
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	e026      	b.n	800082c <ms5837_read_prom+0xdc>
        }

        calibration_data[i] = (data[0] << 8) | data[1];
 80007de:	2108      	movs	r1, #8
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	b21b      	sxth	r3, r3
 80007e6:	021b      	lsls	r3, r3, #8
 80007e8:	b21a      	sxth	r2, r3
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	785b      	ldrb	r3, [r3, #1]
 80007ee:	b21b      	sxth	r3, r3
 80007f0:	4313      	orrs	r3, r2
 80007f2:	b219      	sxth	r1, r3
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	005b      	lsls	r3, r3, #1
 80007f8:	683a      	ldr	r2, [r7, #0]
 80007fa:	18d3      	adds	r3, r2, r3
 80007fc:	b28a      	uxth	r2, r1
 80007fe:	801a      	strh	r2, [r3, #0]
        printk("Coefficient C%d: %u\n", i, calibration_data[i]);
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	005b      	lsls	r3, r3, #1
 8000804:	683a      	ldr	r2, [r7, #0]
 8000806:	18d3      	adds	r3, r2, r3
 8000808:	881b      	ldrh	r3, [r3, #0]
 800080a:	001a      	movs	r2, r3
 800080c:	68f9      	ldr	r1, [r7, #12]
 800080e:	4b0c      	ldr	r3, [pc, #48]	@ (8000840 <ms5837_read_prom+0xf0>)
 8000810:	0018      	movs	r0, r3
 8000812:	f003 ff5d 	bl	80046d0 <iprintf>
    for (int i = 0; i < 7; i++) {
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	3301      	adds	r3, #1
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	2b06      	cmp	r3, #6
 8000820:	dd9e      	ble.n	8000760 <ms5837_read_prom+0x10>
    }

    printk("PROM data read successfully\n");
 8000822:	4b08      	ldr	r3, [pc, #32]	@ (8000844 <ms5837_read_prom+0xf4>)
 8000824:	0018      	movs	r0, r3
 8000826:	f003 ffb9 	bl	800479c <puts>
    return E_MS58370BA01_SUCCESS;
 800082a:	2300      	movs	r3, #0
}
 800082c:	0018      	movs	r0, r3
 800082e:	46bd      	mov	sp, r7
 8000830:	b005      	add	sp, #20
 8000832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000834:	080054e0 	.word	0x080054e0
 8000838:	0800550c 	.word	0x0800550c
 800083c:	0800554c 	.word	0x0800554c
 8000840:	08005584 	.word	0x08005584
 8000844:	0800559c 	.word	0x0800559c

08000848 <ms5837_read_adc>:




// ADC read function
ms583730ba01_err_t ms5837_read_adc(const ms583730ba01_h *h, uint32_t *data) {
 8000848:	b5b0      	push	{r4, r5, r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	6039      	str	r1, [r7, #0]
    uint8_t adc_data[3];
    ms583730ba01_err_t result;

    // Send ADC read command
    result = h->write_cmd(MS5837_ADC_READ);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	250f      	movs	r5, #15
 8000858:	197c      	adds	r4, r7, r5
 800085a:	2000      	movs	r0, #0
 800085c:	4798      	blx	r3
 800085e:	0003      	movs	r3, r0
 8000860:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8000862:	197b      	adds	r3, r7, r5
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d002      	beq.n	8000870 <ms5837_read_adc+0x28>
        return result;  // Return if write failed
 800086a:	197b      	adds	r3, r7, r5
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	e01f      	b.n	80008b0 <ms5837_read_adc+0x68>
    }

    // Read 3 bytes of ADC data
    result = h->read_data(adc_data, 3);
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	685b      	ldr	r3, [r3, #4]
 8000874:	250f      	movs	r5, #15
 8000876:	197c      	adds	r4, r7, r5
 8000878:	220c      	movs	r2, #12
 800087a:	18ba      	adds	r2, r7, r2
 800087c:	2103      	movs	r1, #3
 800087e:	0010      	movs	r0, r2
 8000880:	4798      	blx	r3
 8000882:	0003      	movs	r3, r0
 8000884:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8000886:	197b      	adds	r3, r7, r5
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d002      	beq.n	8000894 <ms5837_read_adc+0x4c>
        return result;  // Return if read failed
 800088e:	197b      	adds	r3, r7, r5
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	e00d      	b.n	80008b0 <ms5837_read_adc+0x68>
    }

    *data = ((uint32_t)adc_data[0] << 16) | ((uint32_t)adc_data[1] << 8) | adc_data[2];
 8000894:	210c      	movs	r1, #12
 8000896:	187b      	adds	r3, r7, r1
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	041a      	lsls	r2, r3, #16
 800089c:	187b      	adds	r3, r7, r1
 800089e:	785b      	ldrb	r3, [r3, #1]
 80008a0:	021b      	lsls	r3, r3, #8
 80008a2:	4313      	orrs	r3, r2
 80008a4:	187a      	adds	r2, r7, r1
 80008a6:	7892      	ldrb	r2, [r2, #2]
 80008a8:	431a      	orrs	r2, r3
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	601a      	str	r2, [r3, #0]
    return E_MS58370BA01_SUCCESS;
 80008ae:	2300      	movs	r3, #0
}
 80008b0:	0018      	movs	r0, r3
 80008b2:	46bd      	mov	sp, r7
 80008b4:	b004      	add	sp, #16
 80008b6:	bdb0      	pop	{r4, r5, r7, pc}

080008b8 <ms5837_start_conversion>:

// Start conversion (pressure or temperature)
ms583730ba01_err_t ms5837_start_conversion(const ms583730ba01_h *h, uint8_t cmd) {
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	000a      	movs	r2, r1
 80008c2:	1cfb      	adds	r3, r7, #3
 80008c4:	701a      	strb	r2, [r3, #0]
    return h->write_cmd(cmd);  // Send conversion command
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	1cfa      	adds	r2, r7, #3
 80008cc:	7812      	ldrb	r2, [r2, #0]
 80008ce:	0010      	movs	r0, r2
 80008d0:	4798      	blx	r3
 80008d2:	0003      	movs	r3, r0
}
 80008d4:	0018      	movs	r0, r3
 80008d6:	46bd      	mov	sp, r7
 80008d8:	b002      	add	sp, #8
 80008da:	bd80      	pop	{r7, pc}

080008dc <ms5837_read_temperature_and_pressure>:

ms583730ba01_err_t ms5837_read_temperature_and_pressure(
    const ms583730ba01_h *h, uint16_t *calibration_data, int32_t *pressure, int32_t *temperature,
    int osr_d1, int osr_d2, uint16_t delay_d1, uint16_t delay_d2
) {
 80008dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008de:	b0ad      	sub	sp, #180	@ 0xb4
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	2484      	movs	r4, #132	@ 0x84
 80008e4:	193c      	adds	r4, r7, r4
 80008e6:	6020      	str	r0, [r4, #0]
 80008e8:	2080      	movs	r0, #128	@ 0x80
 80008ea:	1838      	adds	r0, r7, r0
 80008ec:	6001      	str	r1, [r0, #0]
 80008ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80008f0:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint32_t D1 = 0, D2 = 0;  // Raw ADC values
 80008f2:	2300      	movs	r3, #0
 80008f4:	228c      	movs	r2, #140	@ 0x8c
 80008f6:	18ba      	adds	r2, r7, r2
 80008f8:	6013      	str	r3, [r2, #0]
 80008fa:	2300      	movs	r3, #0
 80008fc:	2288      	movs	r2, #136	@ 0x88
 80008fe:	18ba      	adds	r2, r7, r2
 8000900:	6013      	str	r3, [r2, #0]
    int32_t dT;               // Temperature difference
    int64_t OFF, SENS, P;     // Intermediate calculations
    ms583730ba01_err_t result;

    // 1) Start pressure conversion (D1) with the specified oversampling ratio
    result = ms5837_start_conversion(h, osr_d1);
 8000902:	22c8      	movs	r2, #200	@ 0xc8
 8000904:	18ba      	adds	r2, r7, r2
 8000906:	6813      	ldr	r3, [r2, #0]
 8000908:	b2da      	uxtb	r2, r3
 800090a:	2337      	movs	r3, #55	@ 0x37
 800090c:	2478      	movs	r4, #120	@ 0x78
 800090e:	1918      	adds	r0, r3, r4
 8000910:	19c4      	adds	r4, r0, r7
 8000912:	2384      	movs	r3, #132	@ 0x84
 8000914:	18f8      	adds	r0, r7, r3
 8000916:	6803      	ldr	r3, [r0, #0]
 8000918:	0011      	movs	r1, r2
 800091a:	0018      	movs	r0, r3
 800091c:	f7ff ffcc 	bl	80008b8 <ms5837_start_conversion>
 8000920:	0003      	movs	r3, r0
 8000922:	7023      	strb	r3, [r4, #0]
    h->delay(delay_d1); 
 8000924:	2384      	movs	r3, #132	@ 0x84
 8000926:	18fb      	adds	r3, r7, r3
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	689a      	ldr	r2, [r3, #8]
 800092c:	2158      	movs	r1, #88	@ 0x58
 800092e:	2478      	movs	r4, #120	@ 0x78
 8000930:	190b      	adds	r3, r1, r4
 8000932:	19db      	adds	r3, r3, r7
 8000934:	881b      	ldrh	r3, [r3, #0]
 8000936:	0018      	movs	r0, r3
 8000938:	4790      	blx	r2
    if (result != E_MS58370BA01_SUCCESS) {
 800093a:	2237      	movs	r2, #55	@ 0x37
 800093c:	0021      	movs	r1, r4
 800093e:	1853      	adds	r3, r2, r1
 8000940:	19db      	adds	r3, r3, r7
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d003      	beq.n	8000950 <ms5837_read_temperature_and_pressure+0x74>
        return result;
 8000948:	1853      	adds	r3, r2, r1
 800094a:	19db      	adds	r3, r3, r7
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	e162      	b.n	8000c16 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 2) Read ADC result for D1
    result = ms5837_read_adc(h, &D1);
 8000950:	2237      	movs	r2, #55	@ 0x37
 8000952:	2178      	movs	r1, #120	@ 0x78
 8000954:	1853      	adds	r3, r2, r1
 8000956:	19dc      	adds	r4, r3, r7
 8000958:	2314      	movs	r3, #20
 800095a:	185b      	adds	r3, r3, r1
 800095c:	19da      	adds	r2, r3, r7
 800095e:	2384      	movs	r3, #132	@ 0x84
 8000960:	18fb      	adds	r3, r7, r3
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	0011      	movs	r1, r2
 8000966:	0018      	movs	r0, r3
 8000968:	f7ff ff6e 	bl	8000848 <ms5837_read_adc>
 800096c:	0003      	movs	r3, r0
 800096e:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8000970:	2237      	movs	r2, #55	@ 0x37
 8000972:	2178      	movs	r1, #120	@ 0x78
 8000974:	1853      	adds	r3, r2, r1
 8000976:	19db      	adds	r3, r3, r7
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d003      	beq.n	8000986 <ms5837_read_temperature_and_pressure+0xaa>
        return result;
 800097e:	1853      	adds	r3, r2, r1
 8000980:	19db      	adds	r3, r3, r7
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	e147      	b.n	8000c16 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 3) Start temperature conversion (D2) with the specified oversampling ratio
    result = ms5837_start_conversion(h, osr_d2);
 8000986:	23cc      	movs	r3, #204	@ 0xcc
 8000988:	18fb      	adds	r3, r7, r3
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	b2da      	uxtb	r2, r3
 800098e:	2337      	movs	r3, #55	@ 0x37
 8000990:	2478      	movs	r4, #120	@ 0x78
 8000992:	191b      	adds	r3, r3, r4
 8000994:	19dc      	adds	r4, r3, r7
 8000996:	2384      	movs	r3, #132	@ 0x84
 8000998:	18f8      	adds	r0, r7, r3
 800099a:	6803      	ldr	r3, [r0, #0]
 800099c:	0011      	movs	r1, r2
 800099e:	0018      	movs	r0, r3
 80009a0:	f7ff ff8a 	bl	80008b8 <ms5837_start_conversion>
 80009a4:	0003      	movs	r3, r0
 80009a6:	7023      	strb	r3, [r4, #0]
    h->delay(delay_d2);
 80009a8:	2384      	movs	r3, #132	@ 0x84
 80009aa:	18fb      	adds	r3, r7, r3
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	689a      	ldr	r2, [r3, #8]
 80009b0:	215c      	movs	r1, #92	@ 0x5c
 80009b2:	2478      	movs	r4, #120	@ 0x78
 80009b4:	190b      	adds	r3, r1, r4
 80009b6:	19db      	adds	r3, r3, r7
 80009b8:	881b      	ldrh	r3, [r3, #0]
 80009ba:	0018      	movs	r0, r3
 80009bc:	4790      	blx	r2
    if (result != E_MS58370BA01_SUCCESS) {
 80009be:	2237      	movs	r2, #55	@ 0x37
 80009c0:	0021      	movs	r1, r4
 80009c2:	1853      	adds	r3, r2, r1
 80009c4:	19db      	adds	r3, r3, r7
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d003      	beq.n	80009d4 <ms5837_read_temperature_and_pressure+0xf8>
        return result;
 80009cc:	1853      	adds	r3, r2, r1
 80009ce:	19db      	adds	r3, r3, r7
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	e120      	b.n	8000c16 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 4) Read ADC result for D2
    result = ms5837_read_adc(h, &D2);
 80009d4:	2237      	movs	r2, #55	@ 0x37
 80009d6:	2178      	movs	r1, #120	@ 0x78
 80009d8:	1853      	adds	r3, r2, r1
 80009da:	19dc      	adds	r4, r3, r7
 80009dc:	2310      	movs	r3, #16
 80009de:	185b      	adds	r3, r3, r1
 80009e0:	19da      	adds	r2, r3, r7
 80009e2:	2384      	movs	r3, #132	@ 0x84
 80009e4:	18fb      	adds	r3, r7, r3
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	0011      	movs	r1, r2
 80009ea:	0018      	movs	r0, r3
 80009ec:	f7ff ff2c 	bl	8000848 <ms5837_read_adc>
 80009f0:	0003      	movs	r3, r0
 80009f2:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 80009f4:	2237      	movs	r2, #55	@ 0x37
 80009f6:	2178      	movs	r1, #120	@ 0x78
 80009f8:	1853      	adds	r3, r2, r1
 80009fa:	19db      	adds	r3, r3, r7
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d003      	beq.n	8000a0a <ms5837_read_temperature_and_pressure+0x12e>
        return result;
 8000a02:	1853      	adds	r3, r2, r1
 8000a04:	19db      	adds	r3, r3, r7
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	e105      	b.n	8000c16 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 5) Calculate dT (difference between actual and reference temperature)
    dT = (int32_t)D2 - ((int32_t)calibration_data[5] * 256);  // C5 * 2^8
 8000a0a:	2388      	movs	r3, #136	@ 0x88
 8000a0c:	18fb      	adds	r3, r7, r3
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	001a      	movs	r2, r3
 8000a12:	2180      	movs	r1, #128	@ 0x80
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	330a      	adds	r3, #10
 8000a1a:	881b      	ldrh	r3, [r3, #0]
 8000a1c:	021b      	lsls	r3, r3, #8
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	22a8      	movs	r2, #168	@ 0xa8
 8000a22:	18b8      	adds	r0, r7, r2
 8000a24:	6003      	str	r3, [r0, #0]

    // 6) Calculate temperature (TEMP)
    *temperature = 2000 + ((int64_t)dT * calibration_data[6]) / 8388608;  // C6 / 2^23
 8000a26:	18bb      	adds	r3, r7, r2
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8000a2c:	17db      	asrs	r3, r3, #31
 8000a2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8000a30:	187b      	adds	r3, r7, r1
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	330c      	adds	r3, #12
 8000a36:	881b      	ldrh	r3, [r3, #0]
 8000a38:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000a40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a42:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8000a44:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000a46:	f7ff fbf5 	bl	8000234 <__aeabi_lmul>
 8000a4a:	0002      	movs	r2, r0
 8000a4c:	000b      	movs	r3, r1
 8000a4e:	0010      	movs	r0, r2
 8000a50:	0019      	movs	r1, r3
 8000a52:	2900      	cmp	r1, #0
 8000a54:	da05      	bge.n	8000a62 <ms5837_read_temperature_and_pressure+0x186>
 8000a56:	4a72      	ldr	r2, [pc, #456]	@ (8000c20 <ms5837_read_temperature_and_pressure+0x344>)
 8000a58:	2300      	movs	r3, #0
 8000a5a:	1812      	adds	r2, r2, r0
 8000a5c:	414b      	adcs	r3, r1
 8000a5e:	0010      	movs	r0, r2
 8000a60:	0019      	movs	r1, r3
 8000a62:	024b      	lsls	r3, r1, #9
 8000a64:	0dc5      	lsrs	r5, r0, #23
 8000a66:	431d      	orrs	r5, r3
 8000a68:	15ce      	asrs	r6, r1, #23
 8000a6a:	002a      	movs	r2, r5
 8000a6c:	0033      	movs	r3, r6
 8000a6e:	0013      	movs	r3, r2
 8000a70:	22fa      	movs	r2, #250	@ 0xfa
 8000a72:	00d2      	lsls	r2, r2, #3
 8000a74:	4694      	mov	ip, r2
 8000a76:	4463      	add	r3, ip
 8000a78:	001a      	movs	r2, r3
 8000a7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000a7c:	601a      	str	r2, [r3, #0]

    // 7) Calculate OFF (Offset at actual temperature)
    OFF = ((int64_t)calibration_data[2] * 131072)  // C2 * 2^17
 8000a7e:	2480      	movs	r4, #128	@ 0x80
 8000a80:	193b      	adds	r3, r7, r4
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	3304      	adds	r3, #4
 8000a86:	881b      	ldrh	r3, [r3, #0]
 8000a88:	633b      	str	r3, [r7, #48]	@ 0x30
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a8e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000a90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a92:	000b      	movs	r3, r1
 8000a94:	0bdb      	lsrs	r3, r3, #15
 8000a96:	0010      	movs	r0, r2
 8000a98:	0440      	lsls	r0, r0, #17
 8000a9a:	6778      	str	r0, [r7, #116]	@ 0x74
 8000a9c:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000a9e:	4318      	orrs	r0, r3
 8000aa0:	6778      	str	r0, [r7, #116]	@ 0x74
 8000aa2:	000b      	movs	r3, r1
 8000aa4:	045b      	lsls	r3, r3, #17
 8000aa6:	673b      	str	r3, [r7, #112]	@ 0x70
        + (((int64_t)calibration_data[4] * dT) / 64);  // C4 * dT / 2^6
 8000aa8:	193b      	adds	r3, r7, r4
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	3308      	adds	r3, #8
 8000aae:	881b      	ldrh	r3, [r3, #0]
 8000ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ab6:	23a8      	movs	r3, #168	@ 0xa8
 8000ab8:	18fb      	adds	r3, r7, r3
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	623b      	str	r3, [r7, #32]
 8000abe:	17db      	asrs	r3, r3, #31
 8000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ac2:	6a3a      	ldr	r2, [r7, #32]
 8000ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000ac8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000aca:	f7ff fbb3 	bl	8000234 <__aeabi_lmul>
 8000ace:	0002      	movs	r2, r0
 8000ad0:	000b      	movs	r3, r1
 8000ad2:	0010      	movs	r0, r2
 8000ad4:	0019      	movs	r1, r3
 8000ad6:	2900      	cmp	r1, #0
 8000ad8:	da05      	bge.n	8000ae6 <ms5837_read_temperature_and_pressure+0x20a>
 8000ada:	223f      	movs	r2, #63	@ 0x3f
 8000adc:	2300      	movs	r3, #0
 8000ade:	1812      	adds	r2, r2, r0
 8000ae0:	414b      	adcs	r3, r1
 8000ae2:	0010      	movs	r0, r2
 8000ae4:	0019      	movs	r1, r3
 8000ae6:	068b      	lsls	r3, r1, #26
 8000ae8:	0982      	lsrs	r2, r0, #6
 8000aea:	663a      	str	r2, [r7, #96]	@ 0x60
 8000aec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000aee:	431a      	orrs	r2, r3
 8000af0:	663a      	str	r2, [r7, #96]	@ 0x60
 8000af2:	118b      	asrs	r3, r1, #6
 8000af4:	667b      	str	r3, [r7, #100]	@ 0x64
 8000af6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000af8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
    OFF = ((int64_t)calibration_data[2] * 131072)  // C2 * 2^17
 8000afa:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8000afc:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8000afe:	1880      	adds	r0, r0, r2
 8000b00:	4159      	adcs	r1, r3
 8000b02:	0002      	movs	r2, r0
 8000b04:	000b      	movs	r3, r1
 8000b06:	21a0      	movs	r1, #160	@ 0xa0
 8000b08:	1879      	adds	r1, r7, r1
 8000b0a:	600a      	str	r2, [r1, #0]
 8000b0c:	604b      	str	r3, [r1, #4]

    // 8) Calculate SENS (Sensitivity at actual temperature)
    SENS = ((int64_t)calibration_data[1] * 65536)  // C1 * 2^16
 8000b0e:	2480      	movs	r4, #128	@ 0x80
 8000b10:	193b      	adds	r3, r7, r4
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	3302      	adds	r3, #2
 8000b16:	881b      	ldrh	r3, [r3, #0]
 8000b18:	61bb      	str	r3, [r7, #24]
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	61fb      	str	r3, [r7, #28]
 8000b1e:	69b9      	ldr	r1, [r7, #24]
 8000b20:	69fa      	ldr	r2, [r7, #28]
 8000b22:	000b      	movs	r3, r1
 8000b24:	0c1b      	lsrs	r3, r3, #16
 8000b26:	0010      	movs	r0, r2
 8000b28:	0400      	lsls	r0, r0, #16
 8000b2a:	66f8      	str	r0, [r7, #108]	@ 0x6c
 8000b2c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000b2e:	4318      	orrs	r0, r3
 8000b30:	66f8      	str	r0, [r7, #108]	@ 0x6c
 8000b32:	000b      	movs	r3, r1
 8000b34:	041b      	lsls	r3, r3, #16
 8000b36:	66bb      	str	r3, [r7, #104]	@ 0x68
         + (((int64_t)calibration_data[3] * dT) / 128);  // C3 * dT / 2^7
 8000b38:	193b      	adds	r3, r7, r4
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	3306      	adds	r3, #6
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	613b      	str	r3, [r7, #16]
 8000b42:	2300      	movs	r3, #0
 8000b44:	617b      	str	r3, [r7, #20]
 8000b46:	23a8      	movs	r3, #168	@ 0xa8
 8000b48:	18fb      	adds	r3, r7, r3
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	60bb      	str	r3, [r7, #8]
 8000b4e:	17db      	asrs	r3, r3, #31
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	68ba      	ldr	r2, [r7, #8]
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	6938      	ldr	r0, [r7, #16]
 8000b58:	6979      	ldr	r1, [r7, #20]
 8000b5a:	f7ff fb6b 	bl	8000234 <__aeabi_lmul>
 8000b5e:	0002      	movs	r2, r0
 8000b60:	000b      	movs	r3, r1
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	da03      	bge.n	8000b6e <ms5837_read_temperature_and_pressure+0x292>
 8000b66:	207f      	movs	r0, #127	@ 0x7f
 8000b68:	2100      	movs	r1, #0
 8000b6a:	1812      	adds	r2, r2, r0
 8000b6c:	414b      	adcs	r3, r1
 8000b6e:	0659      	lsls	r1, r3, #25
 8000b70:	09d0      	lsrs	r0, r2, #7
 8000b72:	65b8      	str	r0, [r7, #88]	@ 0x58
 8000b74:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8000b76:	4308      	orrs	r0, r1
 8000b78:	65b8      	str	r0, [r7, #88]	@ 0x58
 8000b7a:	11db      	asrs	r3, r3, #7
 8000b7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000b7e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000b80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    SENS = ((int64_t)calibration_data[1] * 65536)  // C1 * 2^16
 8000b82:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000b84:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000b86:	1880      	adds	r0, r0, r2
 8000b88:	4159      	adcs	r1, r3
 8000b8a:	0002      	movs	r2, r0
 8000b8c:	000b      	movs	r3, r1
 8000b8e:	2198      	movs	r1, #152	@ 0x98
 8000b90:	1878      	adds	r0, r7, r1
 8000b92:	6002      	str	r2, [r0, #0]
 8000b94:	6043      	str	r3, [r0, #4]

    // 9) Calculate pressure (P)
    P = ((((int64_t)D1 * SENS) / 2097152) - OFF) / 32768;  // (D1 * SENS / 2^21 - OFF) / 2^15
 8000b96:	238c      	movs	r3, #140	@ 0x8c
 8000b98:	18fb      	adds	r3, r7, r3
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	603b      	str	r3, [r7, #0]
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	607b      	str	r3, [r7, #4]
 8000ba2:	187b      	adds	r3, r7, r1
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	6838      	ldr	r0, [r7, #0]
 8000baa:	6879      	ldr	r1, [r7, #4]
 8000bac:	f7ff fb42 	bl	8000234 <__aeabi_lmul>
 8000bb0:	0002      	movs	r2, r0
 8000bb2:	000b      	movs	r3, r1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	da03      	bge.n	8000bc0 <ms5837_read_temperature_and_pressure+0x2e4>
 8000bb8:	481a      	ldr	r0, [pc, #104]	@ (8000c24 <ms5837_read_temperature_and_pressure+0x348>)
 8000bba:	2100      	movs	r1, #0
 8000bbc:	1812      	adds	r2, r2, r0
 8000bbe:	414b      	adcs	r3, r1
 8000bc0:	02d9      	lsls	r1, r3, #11
 8000bc2:	0d50      	lsrs	r0, r2, #21
 8000bc4:	6538      	str	r0, [r7, #80]	@ 0x50
 8000bc6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000bc8:	4308      	orrs	r0, r1
 8000bca:	6538      	str	r0, [r7, #80]	@ 0x50
 8000bcc:	155b      	asrs	r3, r3, #21
 8000bce:	657b      	str	r3, [r7, #84]	@ 0x54
 8000bd0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000bd2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8000bd4:	23a0      	movs	r3, #160	@ 0xa0
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	1a80      	subs	r0, r0, r2
 8000bde:	4199      	sbcs	r1, r3
 8000be0:	0002      	movs	r2, r0
 8000be2:	000b      	movs	r3, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	da03      	bge.n	8000bf0 <ms5837_read_temperature_and_pressure+0x314>
 8000be8:	480f      	ldr	r0, [pc, #60]	@ (8000c28 <ms5837_read_temperature_and_pressure+0x34c>)
 8000bea:	2100      	movs	r1, #0
 8000bec:	1812      	adds	r2, r2, r0
 8000bee:	414b      	adcs	r3, r1
 8000bf0:	0459      	lsls	r1, r3, #17
 8000bf2:	0bd0      	lsrs	r0, r2, #15
 8000bf4:	64b8      	str	r0, [r7, #72]	@ 0x48
 8000bf6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000bf8:	4308      	orrs	r0, r1
 8000bfa:	64b8      	str	r0, [r7, #72]	@ 0x48
 8000bfc:	13db      	asrs	r3, r3, #15
 8000bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000c00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c02:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 8000c04:	2290      	movs	r2, #144	@ 0x90
 8000c06:	18b9      	adds	r1, r7, r2
 8000c08:	600b      	str	r3, [r1, #0]
 8000c0a:	604c      	str	r4, [r1, #4]
    *pressure = (int32_t)P;  // Convert to mbar (pressure in 0.01 mbar resolution)
 8000c0c:	18bb      	adds	r3, r7, r2
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000c12:	601a      	str	r2, [r3, #0]

    return E_MS58370BA01_SUCCESS;
 8000c14:	2300      	movs	r3, #0
}
 8000c16:	0018      	movs	r0, r3
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	b02d      	add	sp, #180	@ 0xb4
 8000c1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c1e:	46c0      	nop			@ (mov r8, r8)
 8000c20:	007fffff 	.word	0x007fffff
 8000c24:	001fffff 	.word	0x001fffff
 8000c28:	00007fff 	.word	0x00007fff

08000c2c <hal_write_cmd>:
#include <stdio.h>

#define MS5837_8BIT_ADDR (MS5837_ADDR << 1) // HAL expects addr<<1 for TX/RX
extern I2C_HandleTypeDef hi2c1;

static ms583730ba01_err_t hal_write_cmd(uint8_t cmd) {
 8000c2c:	b5b0      	push	{r4, r5, r7, lr}
 8000c2e:	b086      	sub	sp, #24
 8000c30:	af02      	add	r7, sp, #8
 8000c32:	0002      	movs	r2, r0
 8000c34:	1dfb      	adds	r3, r7, #7
 8000c36:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef st = HAL_I2C_Master_Transmit(&hi2c1, MS5837_8BIT_ADDR, &cmd, 1, 50);
 8000c38:	250f      	movs	r5, #15
 8000c3a:	197c      	adds	r4, r7, r5
 8000c3c:	1dfa      	adds	r2, r7, #7
 8000c3e:	480a      	ldr	r0, [pc, #40]	@ (8000c68 <hal_write_cmd+0x3c>)
 8000c40:	2332      	movs	r3, #50	@ 0x32
 8000c42:	9300      	str	r3, [sp, #0]
 8000c44:	2301      	movs	r3, #1
 8000c46:	21ec      	movs	r1, #236	@ 0xec
 8000c48:	f000 feb6 	bl	80019b8 <HAL_I2C_Master_Transmit>
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	7023      	strb	r3, [r4, #0]
    return (st == HAL_OK) ? E_MS58370BA01_SUCCESS : E_MS58370BA01_COM_ERR;
 8000c50:	197b      	adds	r3, r7, r5
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d101      	bne.n	8000c5c <hal_write_cmd+0x30>
 8000c58:	2300      	movs	r3, #0
 8000c5a:	e000      	b.n	8000c5e <hal_write_cmd+0x32>
 8000c5c:	2302      	movs	r3, #2
}
 8000c5e:	0018      	movs	r0, r3
 8000c60:	46bd      	mov	sp, r7
 8000c62:	b004      	add	sp, #16
 8000c64:	bdb0      	pop	{r4, r5, r7, pc}
 8000c66:	46c0      	nop			@ (mov r8, r8)
 8000c68:	20000098 	.word	0x20000098

08000c6c <hal_read_data>:

static ms583730ba01_err_t hal_read_data(uint8_t *buf, uint32_t n) {
 8000c6c:	b5b0      	push	{r4, r5, r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af02      	add	r7, sp, #8
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef st = HAL_I2C_Master_Receive(&hi2c1, MS5837_8BIT_ADDR, buf, n, 100);
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	b29b      	uxth	r3, r3
 8000c7a:	250f      	movs	r5, #15
 8000c7c:	197c      	adds	r4, r7, r5
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	4809      	ldr	r0, [pc, #36]	@ (8000ca8 <hal_read_data+0x3c>)
 8000c82:	2164      	movs	r1, #100	@ 0x64
 8000c84:	9100      	str	r1, [sp, #0]
 8000c86:	21ec      	movs	r1, #236	@ 0xec
 8000c88:	f000 ffc0 	bl	8001c0c <HAL_I2C_Master_Receive>
 8000c8c:	0003      	movs	r3, r0
 8000c8e:	7023      	strb	r3, [r4, #0]
    return (st == HAL_OK) ? E_MS58370BA01_SUCCESS : E_MS58370BA01_COM_ERR;
 8000c90:	197b      	adds	r3, r7, r5
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d101      	bne.n	8000c9c <hal_read_data+0x30>
 8000c98:	2300      	movs	r3, #0
 8000c9a:	e000      	b.n	8000c9e <hal_read_data+0x32>
 8000c9c:	2302      	movs	r3, #2
}
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	b004      	add	sp, #16
 8000ca4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ca6:	46c0      	nop			@ (mov r8, r8)
 8000ca8:	20000098 	.word	0x20000098

08000cac <hal_delay>:

static void hal_delay(uint16_t ms) {
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	0002      	movs	r2, r0
 8000cb4:	1dbb      	adds	r3, r7, #6
 8000cb6:	801a      	strh	r2, [r3, #0]
    HAL_Delay(ms);
 8000cb8:	1dbb      	adds	r3, r7, #6
 8000cba:	881b      	ldrh	r3, [r3, #0]
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	f000 fa91 	bl	80011e4 <HAL_Delay>
}
 8000cc2:	46c0      	nop			@ (mov r8, r8)
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	b002      	add	sp, #8
 8000cc8:	bd80      	pop	{r7, pc}
	...

08000ccc <ms5837_hal_handle_init>:

/* This function builds the handle struct you pass to ms5837 functions */
void ms5837_hal_handle_init(ms583730ba01_h *h) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
    h->write_cmd = hal_write_cmd;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4a06      	ldr	r2, [pc, #24]	@ (8000cf0 <ms5837_hal_handle_init+0x24>)
 8000cd8:	601a      	str	r2, [r3, #0]
    h->read_data = hal_read_data;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4a05      	ldr	r2, [pc, #20]	@ (8000cf4 <ms5837_hal_handle_init+0x28>)
 8000cde:	605a      	str	r2, [r3, #4]
    h->delay = hal_delay;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	4a05      	ldr	r2, [pc, #20]	@ (8000cf8 <ms5837_hal_handle_init+0x2c>)
 8000ce4:	609a      	str	r2, [r3, #8]
}
 8000ce6:	46c0      	nop			@ (mov r8, r8)
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	b002      	add	sp, #8
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	46c0      	nop			@ (mov r8, r8)
 8000cf0:	08000c2d 	.word	0x08000c2d
 8000cf4:	08000c6d 	.word	0x08000c6d
 8000cf8:	08000cad 	.word	0x08000cad

08000cfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <HAL_MspInit+0x24>)
 8000d02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d04:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <HAL_MspInit+0x24>)
 8000d06:	2101      	movs	r1, #1
 8000d08:	430a      	orrs	r2, r1
 8000d0a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d0c:	4b04      	ldr	r3, [pc, #16]	@ (8000d20 <HAL_MspInit+0x24>)
 8000d0e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d10:	4b03      	ldr	r3, [pc, #12]	@ (8000d20 <HAL_MspInit+0x24>)
 8000d12:	2180      	movs	r1, #128	@ 0x80
 8000d14:	0549      	lsls	r1, r1, #21
 8000d16:	430a      	orrs	r2, r1
 8000d18:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d1a:	46c0      	nop			@ (mov r8, r8)
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	40021000 	.word	0x40021000

08000d24 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000d24:	b590      	push	{r4, r7, lr}
 8000d26:	b089      	sub	sp, #36	@ 0x24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2c:	240c      	movs	r4, #12
 8000d2e:	193b      	adds	r3, r7, r4
 8000d30:	0018      	movs	r0, r3
 8000d32:	2314      	movs	r3, #20
 8000d34:	001a      	movs	r2, r3
 8000d36:	2100      	movs	r1, #0
 8000d38:	f003 fe26 	bl	8004988 <memset>
  if(hdac->Instance==DAC)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a14      	ldr	r2, [pc, #80]	@ (8000d94 <HAL_DAC_MspInit+0x70>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d122      	bne.n	8000d8c <HAL_DAC_MspInit+0x68>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000d46:	4b14      	ldr	r3, [pc, #80]	@ (8000d98 <HAL_DAC_MspInit+0x74>)
 8000d48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d4a:	4b13      	ldr	r3, [pc, #76]	@ (8000d98 <HAL_DAC_MspInit+0x74>)
 8000d4c:	2180      	movs	r1, #128	@ 0x80
 8000d4e:	0589      	lsls	r1, r1, #22
 8000d50:	430a      	orrs	r2, r1
 8000d52:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d54:	4b10      	ldr	r3, [pc, #64]	@ (8000d98 <HAL_DAC_MspInit+0x74>)
 8000d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d58:	4b0f      	ldr	r3, [pc, #60]	@ (8000d98 <HAL_DAC_MspInit+0x74>)
 8000d5a:	2101      	movs	r1, #1
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d60:	4b0d      	ldr	r3, [pc, #52]	@ (8000d98 <HAL_DAC_MspInit+0x74>)
 8000d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d64:	2201      	movs	r2, #1
 8000d66:	4013      	ands	r3, r2
 8000d68:	60bb      	str	r3, [r7, #8]
 8000d6a:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = DAC1_Pin|DAC2_Pin;
 8000d6c:	193b      	adds	r3, r7, r4
 8000d6e:	2230      	movs	r2, #48	@ 0x30
 8000d70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d72:	193b      	adds	r3, r7, r4
 8000d74:	2203      	movs	r2, #3
 8000d76:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	193b      	adds	r3, r7, r4
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7e:	193a      	adds	r2, r7, r4
 8000d80:	23a0      	movs	r3, #160	@ 0xa0
 8000d82:	05db      	lsls	r3, r3, #23
 8000d84:	0011      	movs	r1, r2
 8000d86:	0018      	movs	r0, r3
 8000d88:	f000 fbf2 	bl	8001570 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8000d8c:	46c0      	nop			@ (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	b009      	add	sp, #36	@ 0x24
 8000d92:	bd90      	pop	{r4, r7, pc}
 8000d94:	40007400 	.word	0x40007400
 8000d98:	40021000 	.word	0x40021000

08000d9c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d9c:	b590      	push	{r4, r7, lr}
 8000d9e:	b08b      	sub	sp, #44	@ 0x2c
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	2414      	movs	r4, #20
 8000da6:	193b      	adds	r3, r7, r4
 8000da8:	0018      	movs	r0, r3
 8000daa:	2314      	movs	r3, #20
 8000dac:	001a      	movs	r2, r3
 8000dae:	2100      	movs	r1, #0
 8000db0:	f003 fdea 	bl	8004988 <memset>
  if(hi2c->Instance==I2C1)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a38      	ldr	r2, [pc, #224]	@ (8000e9c <HAL_I2C_MspInit+0x100>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d133      	bne.n	8000e26 <HAL_I2C_MspInit+0x8a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbe:	4b38      	ldr	r3, [pc, #224]	@ (8000ea0 <HAL_I2C_MspInit+0x104>)
 8000dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000dc2:	4b37      	ldr	r3, [pc, #220]	@ (8000ea0 <HAL_I2C_MspInit+0x104>)
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000dca:	4b35      	ldr	r3, [pc, #212]	@ (8000ea0 <HAL_I2C_MspInit+0x104>)
 8000dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dce:	2201      	movs	r2, #1
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TWI0_SCL_Pin|TWI0_SDA_Pin;
 8000dd6:	193b      	adds	r3, r7, r4
 8000dd8:	22c0      	movs	r2, #192	@ 0xc0
 8000dda:	00d2      	lsls	r2, r2, #3
 8000ddc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dde:	0021      	movs	r1, r4
 8000de0:	187b      	adds	r3, r7, r1
 8000de2:	2212      	movs	r2, #18
 8000de4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	187b      	adds	r3, r7, r1
 8000de8:	2200      	movs	r2, #0
 8000dea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dec:	187b      	adds	r3, r7, r1
 8000dee:	2203      	movs	r2, #3
 8000df0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000df2:	187b      	adds	r3, r7, r1
 8000df4:	2206      	movs	r2, #6
 8000df6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df8:	187a      	adds	r2, r7, r1
 8000dfa:	23a0      	movs	r3, #160	@ 0xa0
 8000dfc:	05db      	lsls	r3, r3, #23
 8000dfe:	0011      	movs	r1, r2
 8000e00:	0018      	movs	r0, r3
 8000e02:	f000 fbb5 	bl	8001570 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e06:	4b26      	ldr	r3, [pc, #152]	@ (8000ea0 <HAL_I2C_MspInit+0x104>)
 8000e08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e0a:	4b25      	ldr	r3, [pc, #148]	@ (8000ea0 <HAL_I2C_MspInit+0x104>)
 8000e0c:	2180      	movs	r1, #128	@ 0x80
 8000e0e:	0389      	lsls	r1, r1, #14
 8000e10:	430a      	orrs	r2, r1
 8000e12:	639a      	str	r2, [r3, #56]	@ 0x38
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000e14:	2200      	movs	r2, #0
 8000e16:	2100      	movs	r1, #0
 8000e18:	2017      	movs	r0, #23
 8000e1a:	f000 fab3 	bl	8001384 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000e1e:	2017      	movs	r0, #23
 8000e20:	f000 fac5 	bl	80013ae <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000e24:	e036      	b.n	8000e94 <HAL_I2C_MspInit+0xf8>
  else if(hi2c->Instance==I2C2)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ea4 <HAL_I2C_MspInit+0x108>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d131      	bne.n	8000e94 <HAL_I2C_MspInit+0xf8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e30:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea0 <HAL_I2C_MspInit+0x104>)
 8000e32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e34:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea0 <HAL_I2C_MspInit+0x104>)
 8000e36:	2102      	movs	r1, #2
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e3c:	4b18      	ldr	r3, [pc, #96]	@ (8000ea0 <HAL_I2C_MspInit+0x104>)
 8000e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e40:	2202      	movs	r2, #2
 8000e42:	4013      	ands	r3, r2
 8000e44:	60fb      	str	r3, [r7, #12]
 8000e46:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TWI1_SCL_Pin|TWI1_SDA_Pin;
 8000e48:	2114      	movs	r1, #20
 8000e4a:	187b      	adds	r3, r7, r1
 8000e4c:	22c0      	movs	r2, #192	@ 0xc0
 8000e4e:	0112      	lsls	r2, r2, #4
 8000e50:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e52:	187b      	adds	r3, r7, r1
 8000e54:	2212      	movs	r2, #18
 8000e56:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	187b      	adds	r3, r7, r1
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e5e:	187b      	adds	r3, r7, r1
 8000e60:	2203      	movs	r2, #3
 8000e62:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8000e64:	187b      	adds	r3, r7, r1
 8000e66:	2206      	movs	r2, #6
 8000e68:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e6a:	187b      	adds	r3, r7, r1
 8000e6c:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea8 <HAL_I2C_MspInit+0x10c>)
 8000e6e:	0019      	movs	r1, r3
 8000e70:	0010      	movs	r0, r2
 8000e72:	f000 fb7d 	bl	8001570 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000e76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea0 <HAL_I2C_MspInit+0x104>)
 8000e78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <HAL_I2C_MspInit+0x104>)
 8000e7c:	2180      	movs	r1, #128	@ 0x80
 8000e7e:	03c9      	lsls	r1, r1, #15
 8000e80:	430a      	orrs	r2, r1
 8000e82:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_IRQn, 0, 0);
 8000e84:	2200      	movs	r2, #0
 8000e86:	2100      	movs	r1, #0
 8000e88:	2018      	movs	r0, #24
 8000e8a:	f000 fa7b 	bl	8001384 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_IRQn);
 8000e8e:	2018      	movs	r0, #24
 8000e90:	f000 fa8d 	bl	80013ae <HAL_NVIC_EnableIRQ>
}
 8000e94:	46c0      	nop			@ (mov r8, r8)
 8000e96:	46bd      	mov	sp, r7
 8000e98:	b00b      	add	sp, #44	@ 0x2c
 8000e9a:	bd90      	pop	{r4, r7, pc}
 8000e9c:	40005400 	.word	0x40005400
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	40005800 	.word	0x40005800
 8000ea8:	50000400 	.word	0x50000400

08000eac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	2380      	movs	r3, #128	@ 0x80
 8000eba:	05db      	lsls	r3, r3, #23
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d105      	bne.n	8000ecc <HAL_TIM_Base_MspInit+0x20>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ec0:	4b04      	ldr	r3, [pc, #16]	@ (8000ed4 <HAL_TIM_Base_MspInit+0x28>)
 8000ec2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ec4:	4b03      	ldr	r3, [pc, #12]	@ (8000ed4 <HAL_TIM_Base_MspInit+0x28>)
 8000ec6:	2101      	movs	r1, #1
 8000ec8:	430a      	orrs	r2, r1
 8000eca:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000ecc:	46c0      	nop			@ (mov r8, r8)
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	b002      	add	sp, #8
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40021000 	.word	0x40021000

08000ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000edc:	46c0      	nop			@ (mov r8, r8)
 8000ede:	e7fd      	b.n	8000edc <NMI_Handler+0x4>

08000ee0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ee4:	46c0      	nop			@ (mov r8, r8)
 8000ee6:	e7fd      	b.n	8000ee4 <HardFault_Handler+0x4>

08000ee8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ef6:	46c0      	nop			@ (mov r8, r8)
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f00:	f000 f954 	bl	80011ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f04:	46c0      	nop			@ (mov r8, r8)
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
	...

08000f0c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8000f10:	4b09      	ldr	r3, [pc, #36]	@ (8000f38 <I2C1_IRQHandler+0x2c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	699a      	ldr	r2, [r3, #24]
 8000f16:	23e0      	movs	r3, #224	@ 0xe0
 8000f18:	00db      	lsls	r3, r3, #3
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	d004      	beq.n	8000f28 <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8000f1e:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <I2C1_IRQHandler+0x2c>)
 8000f20:	0018      	movs	r0, r3
 8000f22:	f000 ff95 	bl	8001e50 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8000f26:	e003      	b.n	8000f30 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8000f28:	4b03      	ldr	r3, [pc, #12]	@ (8000f38 <I2C1_IRQHandler+0x2c>)
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f000 ff76 	bl	8001e1c <HAL_I2C_EV_IRQHandler>
}
 8000f30:	46c0      	nop			@ (mov r8, r8)
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	46c0      	nop			@ (mov r8, r8)
 8000f38:	20000098 	.word	0x20000098

08000f3c <I2C2_IRQHandler>:

/**
  * @brief This function handles I2C2 global interrupt.
  */
void I2C2_IRQHandler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_IRQn 0 */

  /* USER CODE END I2C2_IRQn 0 */
  if (hi2c2.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8000f40:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <I2C2_IRQHandler+0x2c>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	699a      	ldr	r2, [r3, #24]
 8000f46:	23e0      	movs	r3, #224	@ 0xe0
 8000f48:	00db      	lsls	r3, r3, #3
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	d004      	beq.n	8000f58 <I2C2_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c2);
 8000f4e:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <I2C2_IRQHandler+0x2c>)
 8000f50:	0018      	movs	r0, r3
 8000f52:	f000 ff7d 	bl	8001e50 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c2);
  }
  /* USER CODE BEGIN I2C2_IRQn 1 */

  /* USER CODE END I2C2_IRQn 1 */
}
 8000f56:	e003      	b.n	8000f60 <I2C2_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c2);
 8000f58:	4b03      	ldr	r3, [pc, #12]	@ (8000f68 <I2C2_IRQHandler+0x2c>)
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	f000 ff5e 	bl	8001e1c <HAL_I2C_EV_IRQHandler>
}
 8000f60:	46c0      	nop			@ (mov r8, r8)
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	46c0      	nop			@ (mov r8, r8)
 8000f68:	200000ec 	.word	0x200000ec

08000f6c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b086      	sub	sp, #24
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	60b9      	str	r1, [r7, #8]
 8000f76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f78:	2300      	movs	r3, #0
 8000f7a:	617b      	str	r3, [r7, #20]
 8000f7c:	e00a      	b.n	8000f94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f7e:	e000      	b.n	8000f82 <_read+0x16>
 8000f80:	bf00      	nop
 8000f82:	0001      	movs	r1, r0
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	1c5a      	adds	r2, r3, #1
 8000f88:	60ba      	str	r2, [r7, #8]
 8000f8a:	b2ca      	uxtb	r2, r1
 8000f8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	3301      	adds	r3, #1
 8000f92:	617b      	str	r3, [r7, #20]
 8000f94:	697a      	ldr	r2, [r7, #20]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	dbf0      	blt.n	8000f7e <_read+0x12>
  }

  return len;
 8000f9c:	687b      	ldr	r3, [r7, #4]
}
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	b006      	add	sp, #24
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b086      	sub	sp, #24
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	60f8      	str	r0, [r7, #12]
 8000fae:	60b9      	str	r1, [r7, #8]
 8000fb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	617b      	str	r3, [r7, #20]
 8000fb6:	e009      	b.n	8000fcc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	1c5a      	adds	r2, r3, #1
 8000fbc:	60ba      	str	r2, [r7, #8]
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	e000      	b.n	8000fc6 <_write+0x20>
 8000fc4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	697a      	ldr	r2, [r7, #20]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	dbf1      	blt.n	8000fb8 <_write+0x12>
  }
  return len;
 8000fd4:	687b      	ldr	r3, [r7, #4]
}
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b006      	add	sp, #24
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <_close>:

int _close(int file)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	425b      	negs	r3, r3
}
 8000fea:	0018      	movs	r0, r3
 8000fec:	46bd      	mov	sp, r7
 8000fee:	b002      	add	sp, #8
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b082      	sub	sp, #8
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
 8000ffa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	2280      	movs	r2, #128	@ 0x80
 8001000:	0192      	lsls	r2, r2, #6
 8001002:	605a      	str	r2, [r3, #4]
  return 0;
 8001004:	2300      	movs	r3, #0
}
 8001006:	0018      	movs	r0, r3
 8001008:	46bd      	mov	sp, r7
 800100a:	b002      	add	sp, #8
 800100c:	bd80      	pop	{r7, pc}

0800100e <_isatty>:

int _isatty(int file)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001016:	2301      	movs	r3, #1
}
 8001018:	0018      	movs	r0, r3
 800101a:	46bd      	mov	sp, r7
 800101c:	b002      	add	sp, #8
 800101e:	bd80      	pop	{r7, pc}

08001020 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800102c:	2300      	movs	r3, #0
}
 800102e:	0018      	movs	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	b004      	add	sp, #16
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001040:	4a14      	ldr	r2, [pc, #80]	@ (8001094 <_sbrk+0x5c>)
 8001042:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <_sbrk+0x60>)
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800104c:	4b13      	ldr	r3, [pc, #76]	@ (800109c <_sbrk+0x64>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d102      	bne.n	800105a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001054:	4b11      	ldr	r3, [pc, #68]	@ (800109c <_sbrk+0x64>)
 8001056:	4a12      	ldr	r2, [pc, #72]	@ (80010a0 <_sbrk+0x68>)
 8001058:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800105a:	4b10      	ldr	r3, [pc, #64]	@ (800109c <_sbrk+0x64>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	18d3      	adds	r3, r2, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	429a      	cmp	r2, r3
 8001066:	d207      	bcs.n	8001078 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001068:	f003 fce4 	bl	8004a34 <__errno>
 800106c:	0003      	movs	r3, r0
 800106e:	220c      	movs	r2, #12
 8001070:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001072:	2301      	movs	r3, #1
 8001074:	425b      	negs	r3, r3
 8001076:	e009      	b.n	800108c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001078:	4b08      	ldr	r3, [pc, #32]	@ (800109c <_sbrk+0x64>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800107e:	4b07      	ldr	r3, [pc, #28]	@ (800109c <_sbrk+0x64>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	18d2      	adds	r2, r2, r3
 8001086:	4b05      	ldr	r3, [pc, #20]	@ (800109c <_sbrk+0x64>)
 8001088:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800108a:	68fb      	ldr	r3, [r7, #12]
}
 800108c:	0018      	movs	r0, r3
 800108e:	46bd      	mov	sp, r7
 8001090:	b006      	add	sp, #24
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20005000 	.word	0x20005000
 8001098:	00000400 	.word	0x00000400
 800109c:	200001a8 	.word	0x200001a8
 80010a0:	20000300 	.word	0x20000300

080010a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010a8:	46c0      	nop			@ (mov r8, r8)
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
	...

080010b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80010b0:	480d      	ldr	r0, [pc, #52]	@ (80010e8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80010b2:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010b4:	f7ff fff6 	bl	80010a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010b8:	480c      	ldr	r0, [pc, #48]	@ (80010ec <LoopForever+0x6>)
  ldr r1, =_edata
 80010ba:	490d      	ldr	r1, [pc, #52]	@ (80010f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010bc:	4a0d      	ldr	r2, [pc, #52]	@ (80010f4 <LoopForever+0xe>)
  movs r3, #0
 80010be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010c0:	e002      	b.n	80010c8 <LoopCopyDataInit>

080010c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010c6:	3304      	adds	r3, #4

080010c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010cc:	d3f9      	bcc.n	80010c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ce:	4a0a      	ldr	r2, [pc, #40]	@ (80010f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010d0:	4c0a      	ldr	r4, [pc, #40]	@ (80010fc <LoopForever+0x16>)
  movs r3, #0
 80010d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010d4:	e001      	b.n	80010da <LoopFillZerobss>

080010d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010d8:	3204      	adds	r2, #4

080010da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010dc:	d3fb      	bcc.n	80010d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010de:	f003 fcaf 	bl	8004a40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010e2:	f7ff f92d 	bl	8000340 <main>

080010e6 <LoopForever>:

LoopForever:
    b LoopForever
 80010e6:	e7fe      	b.n	80010e6 <LoopForever>
   ldr   r0, =_estack
 80010e8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80010ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010f0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80010f4:	0800560c 	.word	0x0800560c
  ldr r2, =_sbss
 80010f8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80010fc:	200002fc 	.word	0x200002fc

08001100 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001100:	e7fe      	b.n	8001100 <ADC1_COMP_IRQHandler>
	...

08001104 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800110a:	1dfb      	adds	r3, r7, #7
 800110c:	2200      	movs	r2, #0
 800110e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001110:	4b0b      	ldr	r3, [pc, #44]	@ (8001140 <HAL_Init+0x3c>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4b0a      	ldr	r3, [pc, #40]	@ (8001140 <HAL_Init+0x3c>)
 8001116:	2140      	movs	r1, #64	@ 0x40
 8001118:	430a      	orrs	r2, r1
 800111a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800111c:	2003      	movs	r0, #3
 800111e:	f000 f811 	bl	8001144 <HAL_InitTick>
 8001122:	1e03      	subs	r3, r0, #0
 8001124:	d003      	beq.n	800112e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001126:	1dfb      	adds	r3, r7, #7
 8001128:	2201      	movs	r2, #1
 800112a:	701a      	strb	r2, [r3, #0]
 800112c:	e001      	b.n	8001132 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800112e:	f7ff fde5 	bl	8000cfc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001132:	1dfb      	adds	r3, r7, #7
 8001134:	781b      	ldrb	r3, [r3, #0]
}
 8001136:	0018      	movs	r0, r3
 8001138:	46bd      	mov	sp, r7
 800113a:	b002      	add	sp, #8
 800113c:	bd80      	pop	{r7, pc}
 800113e:	46c0      	nop			@ (mov r8, r8)
 8001140:	40022000 	.word	0x40022000

08001144 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001144:	b590      	push	{r4, r7, lr}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800114c:	4b14      	ldr	r3, [pc, #80]	@ (80011a0 <HAL_InitTick+0x5c>)
 800114e:	681c      	ldr	r4, [r3, #0]
 8001150:	4b14      	ldr	r3, [pc, #80]	@ (80011a4 <HAL_InitTick+0x60>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	0019      	movs	r1, r3
 8001156:	23fa      	movs	r3, #250	@ 0xfa
 8001158:	0098      	lsls	r0, r3, #2
 800115a:	f7fe ffdf 	bl	800011c <__udivsi3>
 800115e:	0003      	movs	r3, r0
 8001160:	0019      	movs	r1, r3
 8001162:	0020      	movs	r0, r4
 8001164:	f7fe ffda 	bl	800011c <__udivsi3>
 8001168:	0003      	movs	r3, r0
 800116a:	0018      	movs	r0, r3
 800116c:	f000 f92f 	bl	80013ce <HAL_SYSTICK_Config>
 8001170:	1e03      	subs	r3, r0, #0
 8001172:	d001      	beq.n	8001178 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001174:	2301      	movs	r3, #1
 8001176:	e00f      	b.n	8001198 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2b03      	cmp	r3, #3
 800117c:	d80b      	bhi.n	8001196 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800117e:	6879      	ldr	r1, [r7, #4]
 8001180:	2301      	movs	r3, #1
 8001182:	425b      	negs	r3, r3
 8001184:	2200      	movs	r2, #0
 8001186:	0018      	movs	r0, r3
 8001188:	f000 f8fc 	bl	8001384 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800118c:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <HAL_InitTick+0x64>)
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001192:	2300      	movs	r3, #0
 8001194:	e000      	b.n	8001198 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
}
 8001198:	0018      	movs	r0, r3
 800119a:	46bd      	mov	sp, r7
 800119c:	b003      	add	sp, #12
 800119e:	bd90      	pop	{r4, r7, pc}
 80011a0:	20000000 	.word	0x20000000
 80011a4:	20000008 	.word	0x20000008
 80011a8:	20000004 	.word	0x20000004

080011ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011b0:	4b05      	ldr	r3, [pc, #20]	@ (80011c8 <HAL_IncTick+0x1c>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	001a      	movs	r2, r3
 80011b6:	4b05      	ldr	r3, [pc, #20]	@ (80011cc <HAL_IncTick+0x20>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	18d2      	adds	r2, r2, r3
 80011bc:	4b03      	ldr	r3, [pc, #12]	@ (80011cc <HAL_IncTick+0x20>)
 80011be:	601a      	str	r2, [r3, #0]
}
 80011c0:	46c0      	nop			@ (mov r8, r8)
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	46c0      	nop			@ (mov r8, r8)
 80011c8:	20000008 	.word	0x20000008
 80011cc:	200001ac 	.word	0x200001ac

080011d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  return uwTick;
 80011d4:	4b02      	ldr	r3, [pc, #8]	@ (80011e0 <HAL_GetTick+0x10>)
 80011d6:	681b      	ldr	r3, [r3, #0]
}
 80011d8:	0018      	movs	r0, r3
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	46c0      	nop			@ (mov r8, r8)
 80011e0:	200001ac 	.word	0x200001ac

080011e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011ec:	f7ff fff0 	bl	80011d0 <HAL_GetTick>
 80011f0:	0003      	movs	r3, r0
 80011f2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	3301      	adds	r3, #1
 80011fc:	d005      	beq.n	800120a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001228 <HAL_Delay+0x44>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	001a      	movs	r2, r3
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	189b      	adds	r3, r3, r2
 8001208:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800120a:	46c0      	nop			@ (mov r8, r8)
 800120c:	f7ff ffe0 	bl	80011d0 <HAL_GetTick>
 8001210:	0002      	movs	r2, r0
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	429a      	cmp	r2, r3
 800121a:	d8f7      	bhi.n	800120c <HAL_Delay+0x28>
  {
  }
}
 800121c:	46c0      	nop			@ (mov r8, r8)
 800121e:	46c0      	nop			@ (mov r8, r8)
 8001220:	46bd      	mov	sp, r7
 8001222:	b004      	add	sp, #16
 8001224:	bd80      	pop	{r7, pc}
 8001226:	46c0      	nop			@ (mov r8, r8)
 8001228:	20000008 	.word	0x20000008

0800122c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	0002      	movs	r2, r0
 8001234:	1dfb      	adds	r3, r7, #7
 8001236:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001238:	1dfb      	adds	r3, r7, #7
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b7f      	cmp	r3, #127	@ 0x7f
 800123e:	d809      	bhi.n	8001254 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001240:	1dfb      	adds	r3, r7, #7
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	001a      	movs	r2, r3
 8001246:	231f      	movs	r3, #31
 8001248:	401a      	ands	r2, r3
 800124a:	4b04      	ldr	r3, [pc, #16]	@ (800125c <__NVIC_EnableIRQ+0x30>)
 800124c:	2101      	movs	r1, #1
 800124e:	4091      	lsls	r1, r2
 8001250:	000a      	movs	r2, r1
 8001252:	601a      	str	r2, [r3, #0]
  }
}
 8001254:	46c0      	nop			@ (mov r8, r8)
 8001256:	46bd      	mov	sp, r7
 8001258:	b002      	add	sp, #8
 800125a:	bd80      	pop	{r7, pc}
 800125c:	e000e100 	.word	0xe000e100

08001260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001260:	b590      	push	{r4, r7, lr}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	0002      	movs	r2, r0
 8001268:	6039      	str	r1, [r7, #0]
 800126a:	1dfb      	adds	r3, r7, #7
 800126c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800126e:	1dfb      	adds	r3, r7, #7
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b7f      	cmp	r3, #127	@ 0x7f
 8001274:	d828      	bhi.n	80012c8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001276:	4a2f      	ldr	r2, [pc, #188]	@ (8001334 <__NVIC_SetPriority+0xd4>)
 8001278:	1dfb      	adds	r3, r7, #7
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	b25b      	sxtb	r3, r3
 800127e:	089b      	lsrs	r3, r3, #2
 8001280:	33c0      	adds	r3, #192	@ 0xc0
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	589b      	ldr	r3, [r3, r2]
 8001286:	1dfa      	adds	r2, r7, #7
 8001288:	7812      	ldrb	r2, [r2, #0]
 800128a:	0011      	movs	r1, r2
 800128c:	2203      	movs	r2, #3
 800128e:	400a      	ands	r2, r1
 8001290:	00d2      	lsls	r2, r2, #3
 8001292:	21ff      	movs	r1, #255	@ 0xff
 8001294:	4091      	lsls	r1, r2
 8001296:	000a      	movs	r2, r1
 8001298:	43d2      	mvns	r2, r2
 800129a:	401a      	ands	r2, r3
 800129c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	019b      	lsls	r3, r3, #6
 80012a2:	22ff      	movs	r2, #255	@ 0xff
 80012a4:	401a      	ands	r2, r3
 80012a6:	1dfb      	adds	r3, r7, #7
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	0018      	movs	r0, r3
 80012ac:	2303      	movs	r3, #3
 80012ae:	4003      	ands	r3, r0
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012b4:	481f      	ldr	r0, [pc, #124]	@ (8001334 <__NVIC_SetPriority+0xd4>)
 80012b6:	1dfb      	adds	r3, r7, #7
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	b25b      	sxtb	r3, r3
 80012bc:	089b      	lsrs	r3, r3, #2
 80012be:	430a      	orrs	r2, r1
 80012c0:	33c0      	adds	r3, #192	@ 0xc0
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80012c6:	e031      	b.n	800132c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001338 <__NVIC_SetPriority+0xd8>)
 80012ca:	1dfb      	adds	r3, r7, #7
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	0019      	movs	r1, r3
 80012d0:	230f      	movs	r3, #15
 80012d2:	400b      	ands	r3, r1
 80012d4:	3b08      	subs	r3, #8
 80012d6:	089b      	lsrs	r3, r3, #2
 80012d8:	3306      	adds	r3, #6
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	18d3      	adds	r3, r2, r3
 80012de:	3304      	adds	r3, #4
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	1dfa      	adds	r2, r7, #7
 80012e4:	7812      	ldrb	r2, [r2, #0]
 80012e6:	0011      	movs	r1, r2
 80012e8:	2203      	movs	r2, #3
 80012ea:	400a      	ands	r2, r1
 80012ec:	00d2      	lsls	r2, r2, #3
 80012ee:	21ff      	movs	r1, #255	@ 0xff
 80012f0:	4091      	lsls	r1, r2
 80012f2:	000a      	movs	r2, r1
 80012f4:	43d2      	mvns	r2, r2
 80012f6:	401a      	ands	r2, r3
 80012f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	019b      	lsls	r3, r3, #6
 80012fe:	22ff      	movs	r2, #255	@ 0xff
 8001300:	401a      	ands	r2, r3
 8001302:	1dfb      	adds	r3, r7, #7
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	0018      	movs	r0, r3
 8001308:	2303      	movs	r3, #3
 800130a:	4003      	ands	r3, r0
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001310:	4809      	ldr	r0, [pc, #36]	@ (8001338 <__NVIC_SetPriority+0xd8>)
 8001312:	1dfb      	adds	r3, r7, #7
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	001c      	movs	r4, r3
 8001318:	230f      	movs	r3, #15
 800131a:	4023      	ands	r3, r4
 800131c:	3b08      	subs	r3, #8
 800131e:	089b      	lsrs	r3, r3, #2
 8001320:	430a      	orrs	r2, r1
 8001322:	3306      	adds	r3, #6
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	18c3      	adds	r3, r0, r3
 8001328:	3304      	adds	r3, #4
 800132a:	601a      	str	r2, [r3, #0]
}
 800132c:	46c0      	nop			@ (mov r8, r8)
 800132e:	46bd      	mov	sp, r7
 8001330:	b003      	add	sp, #12
 8001332:	bd90      	pop	{r4, r7, pc}
 8001334:	e000e100 	.word	0xe000e100
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	1e5a      	subs	r2, r3, #1
 8001348:	2380      	movs	r3, #128	@ 0x80
 800134a:	045b      	lsls	r3, r3, #17
 800134c:	429a      	cmp	r2, r3
 800134e:	d301      	bcc.n	8001354 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001350:	2301      	movs	r3, #1
 8001352:	e010      	b.n	8001376 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001354:	4b0a      	ldr	r3, [pc, #40]	@ (8001380 <SysTick_Config+0x44>)
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	3a01      	subs	r2, #1
 800135a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800135c:	2301      	movs	r3, #1
 800135e:	425b      	negs	r3, r3
 8001360:	2103      	movs	r1, #3
 8001362:	0018      	movs	r0, r3
 8001364:	f7ff ff7c 	bl	8001260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001368:	4b05      	ldr	r3, [pc, #20]	@ (8001380 <SysTick_Config+0x44>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800136e:	4b04      	ldr	r3, [pc, #16]	@ (8001380 <SysTick_Config+0x44>)
 8001370:	2207      	movs	r2, #7
 8001372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001374:	2300      	movs	r3, #0
}
 8001376:	0018      	movs	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	b002      	add	sp, #8
 800137c:	bd80      	pop	{r7, pc}
 800137e:	46c0      	nop			@ (mov r8, r8)
 8001380:	e000e010 	.word	0xe000e010

08001384 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60b9      	str	r1, [r7, #8]
 800138c:	607a      	str	r2, [r7, #4]
 800138e:	210f      	movs	r1, #15
 8001390:	187b      	adds	r3, r7, r1
 8001392:	1c02      	adds	r2, r0, #0
 8001394:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001396:	68ba      	ldr	r2, [r7, #8]
 8001398:	187b      	adds	r3, r7, r1
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	b25b      	sxtb	r3, r3
 800139e:	0011      	movs	r1, r2
 80013a0:	0018      	movs	r0, r3
 80013a2:	f7ff ff5d 	bl	8001260 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80013a6:	46c0      	nop			@ (mov r8, r8)
 80013a8:	46bd      	mov	sp, r7
 80013aa:	b004      	add	sp, #16
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	0002      	movs	r2, r0
 80013b6:	1dfb      	adds	r3, r7, #7
 80013b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ba:	1dfb      	adds	r3, r7, #7
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	b25b      	sxtb	r3, r3
 80013c0:	0018      	movs	r0, r3
 80013c2:	f7ff ff33 	bl	800122c <__NVIC_EnableIRQ>
}
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	46bd      	mov	sp, r7
 80013ca:	b002      	add	sp, #8
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b082      	sub	sp, #8
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	0018      	movs	r0, r3
 80013da:	f7ff ffaf 	bl	800133c <SysTick_Config>
 80013de:	0003      	movs	r3, r0
}
 80013e0:	0018      	movs	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b002      	add	sp, #8
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e015      	b.n	8001426 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	791b      	ldrb	r3, [r3, #4]
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	2b00      	cmp	r3, #0
 8001402:	d106      	bne.n	8001412 <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2200      	movs	r2, #0
 8001408:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	0018      	movs	r0, r3
 800140e:	f7ff fc89 	bl	8000d24 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2202      	movs	r2, #2
 8001416:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2200      	movs	r2, #0
 800141c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2201      	movs	r2, #1
 8001422:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001424:	2300      	movs	r3, #0
}
 8001426:	0018      	movs	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	b002      	add	sp, #8
 800142c:	bd80      	pop	{r7, pc}
	...

08001430 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (STM32L07x/STM32L08x only)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
 8001440:	2300      	movs	r3, #0
 8001442:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	795b      	ldrb	r3, [r3, #5]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d101      	bne.n	8001450 <HAL_DAC_ConfigChannel+0x20>
 800144c:	2302      	movs	r3, #2
 800144e:	e035      	b.n	80014bc <HAL_DAC_ConfigChannel+0x8c>
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2201      	movs	r2, #1
 8001454:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2202      	movs	r2, #2
 800145a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8001464:	4a17      	ldr	r2, [pc, #92]	@ (80014c4 <HAL_DAC_ConfigChannel+0x94>)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	409a      	lsls	r2, r3
 800146a:	0013      	movs	r3, r2
 800146c:	43da      	mvns	r2, r3
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	4013      	ands	r3, r2
 8001472:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	4313      	orrs	r3, r2
 800147e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	409a      	lsls	r2, r3
 8001486:	0013      	movs	r3, r2
 8001488:	697a      	ldr	r2, [r7, #20]
 800148a:	4313      	orrs	r3, r2
 800148c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	697a      	ldr	r2, [r7, #20]
 8001494:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	21c0      	movs	r1, #192	@ 0xc0
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4099      	lsls	r1, r3
 80014a2:	000b      	movs	r3, r1
 80014a4:	43d9      	mvns	r1, r3
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	400a      	ands	r2, r1
 80014ac:	601a      	str	r2, [r3, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2201      	movs	r2, #1
 80014b2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2200      	movs	r2, #0
 80014b8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	0018      	movs	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	b006      	add	sp, #24
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	00000ffe 	.word	0x00000ffe

080014c8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014d0:	210f      	movs	r1, #15
 80014d2:	187b      	adds	r3, r7, r1
 80014d4:	2200      	movs	r2, #0
 80014d6:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2225      	movs	r2, #37	@ 0x25
 80014dc:	5c9b      	ldrb	r3, [r3, r2]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d006      	beq.n	80014f2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2204      	movs	r2, #4
 80014e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80014ea:	187b      	adds	r3, r7, r1
 80014ec:	2201      	movs	r2, #1
 80014ee:	701a      	strb	r2, [r3, #0]
 80014f0:	e02a      	b.n	8001548 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	210e      	movs	r1, #14
 80014fe:	438a      	bics	r2, r1
 8001500:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2101      	movs	r1, #1
 800150e:	438a      	bics	r2, r1
 8001510:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001516:	221c      	movs	r2, #28
 8001518:	401a      	ands	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151e:	2101      	movs	r1, #1
 8001520:	4091      	lsls	r1, r2
 8001522:	000a      	movs	r2, r1
 8001524:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2225      	movs	r2, #37	@ 0x25
 800152a:	2101      	movs	r1, #1
 800152c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2224      	movs	r2, #36	@ 0x24
 8001532:	2100      	movs	r1, #0
 8001534:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800153a:	2b00      	cmp	r3, #0
 800153c:	d004      	beq.n	8001548 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	0010      	movs	r0, r2
 8001546:	4798      	blx	r3
    }
  }
  return status;
 8001548:	230f      	movs	r3, #15
 800154a:	18fb      	adds	r3, r7, r3
 800154c:	781b      	ldrb	r3, [r3, #0]
}
 800154e:	0018      	movs	r0, r3
 8001550:	46bd      	mov	sp, r7
 8001552:	b004      	add	sp, #16
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b082      	sub	sp, #8
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2225      	movs	r2, #37	@ 0x25
 8001562:	5c9b      	ldrb	r3, [r3, r2]
 8001564:	b2db      	uxtb	r3, r3
}
 8001566:	0018      	movs	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	b002      	add	sp, #8
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800157a:	2300      	movs	r3, #0
 800157c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800157e:	2300      	movs	r3, #0
 8001580:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001586:	e155      	b.n	8001834 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2101      	movs	r1, #1
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	4091      	lsls	r1, r2
 8001592:	000a      	movs	r2, r1
 8001594:	4013      	ands	r3, r2
 8001596:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d100      	bne.n	80015a0 <HAL_GPIO_Init+0x30>
 800159e:	e146      	b.n	800182e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	2203      	movs	r2, #3
 80015a6:	4013      	ands	r3, r2
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d005      	beq.n	80015b8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	2203      	movs	r2, #3
 80015b2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d130      	bne.n	800161a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	2203      	movs	r2, #3
 80015c4:	409a      	lsls	r2, r3
 80015c6:	0013      	movs	r3, r2
 80015c8:	43da      	mvns	r2, r3
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	4013      	ands	r3, r2
 80015ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	68da      	ldr	r2, [r3, #12]
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	409a      	lsls	r2, r3
 80015da:	0013      	movs	r3, r2
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	4313      	orrs	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015ee:	2201      	movs	r2, #1
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	409a      	lsls	r2, r3
 80015f4:	0013      	movs	r3, r2
 80015f6:	43da      	mvns	r2, r3
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	4013      	ands	r3, r2
 80015fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	091b      	lsrs	r3, r3, #4
 8001604:	2201      	movs	r2, #1
 8001606:	401a      	ands	r2, r3
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	409a      	lsls	r2, r3
 800160c:	0013      	movs	r3, r2
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	4313      	orrs	r3, r2
 8001612:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	2203      	movs	r2, #3
 8001620:	4013      	ands	r3, r2
 8001622:	2b03      	cmp	r3, #3
 8001624:	d017      	beq.n	8001656 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	2203      	movs	r2, #3
 8001632:	409a      	lsls	r2, r3
 8001634:	0013      	movs	r3, r2
 8001636:	43da      	mvns	r2, r3
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	4013      	ands	r3, r2
 800163c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	409a      	lsls	r2, r3
 8001648:	0013      	movs	r3, r2
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	4313      	orrs	r3, r2
 800164e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	2203      	movs	r2, #3
 800165c:	4013      	ands	r3, r2
 800165e:	2b02      	cmp	r3, #2
 8001660:	d123      	bne.n	80016aa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	08da      	lsrs	r2, r3, #3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3208      	adds	r2, #8
 800166a:	0092      	lsls	r2, r2, #2
 800166c:	58d3      	ldr	r3, [r2, r3]
 800166e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	2207      	movs	r2, #7
 8001674:	4013      	ands	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	220f      	movs	r2, #15
 800167a:	409a      	lsls	r2, r3
 800167c:	0013      	movs	r3, r2
 800167e:	43da      	mvns	r2, r3
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	4013      	ands	r3, r2
 8001684:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	691a      	ldr	r2, [r3, #16]
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	2107      	movs	r1, #7
 800168e:	400b      	ands	r3, r1
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	409a      	lsls	r2, r3
 8001694:	0013      	movs	r3, r2
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	4313      	orrs	r3, r2
 800169a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	08da      	lsrs	r2, r3, #3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3208      	adds	r2, #8
 80016a4:	0092      	lsls	r2, r2, #2
 80016a6:	6939      	ldr	r1, [r7, #16]
 80016a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	2203      	movs	r2, #3
 80016b6:	409a      	lsls	r2, r3
 80016b8:	0013      	movs	r3, r2
 80016ba:	43da      	mvns	r2, r3
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	4013      	ands	r3, r2
 80016c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2203      	movs	r2, #3
 80016c8:	401a      	ands	r2, r3
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	409a      	lsls	r2, r3
 80016d0:	0013      	movs	r3, r2
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685a      	ldr	r2, [r3, #4]
 80016e2:	23c0      	movs	r3, #192	@ 0xc0
 80016e4:	029b      	lsls	r3, r3, #10
 80016e6:	4013      	ands	r3, r2
 80016e8:	d100      	bne.n	80016ec <HAL_GPIO_Init+0x17c>
 80016ea:	e0a0      	b.n	800182e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ec:	4b57      	ldr	r3, [pc, #348]	@ (800184c <HAL_GPIO_Init+0x2dc>)
 80016ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016f0:	4b56      	ldr	r3, [pc, #344]	@ (800184c <HAL_GPIO_Init+0x2dc>)
 80016f2:	2101      	movs	r1, #1
 80016f4:	430a      	orrs	r2, r1
 80016f6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80016f8:	4a55      	ldr	r2, [pc, #340]	@ (8001850 <HAL_GPIO_Init+0x2e0>)
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	089b      	lsrs	r3, r3, #2
 80016fe:	3302      	adds	r3, #2
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	589b      	ldr	r3, [r3, r2]
 8001704:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	2203      	movs	r2, #3
 800170a:	4013      	ands	r3, r2
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	220f      	movs	r2, #15
 8001710:	409a      	lsls	r2, r3
 8001712:	0013      	movs	r3, r2
 8001714:	43da      	mvns	r2, r3
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	4013      	ands	r3, r2
 800171a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	23a0      	movs	r3, #160	@ 0xa0
 8001720:	05db      	lsls	r3, r3, #23
 8001722:	429a      	cmp	r2, r3
 8001724:	d01f      	beq.n	8001766 <HAL_GPIO_Init+0x1f6>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4a4a      	ldr	r2, [pc, #296]	@ (8001854 <HAL_GPIO_Init+0x2e4>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d019      	beq.n	8001762 <HAL_GPIO_Init+0x1f2>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a49      	ldr	r2, [pc, #292]	@ (8001858 <HAL_GPIO_Init+0x2e8>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d013      	beq.n	800175e <HAL_GPIO_Init+0x1ee>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a48      	ldr	r2, [pc, #288]	@ (800185c <HAL_GPIO_Init+0x2ec>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d00d      	beq.n	800175a <HAL_GPIO_Init+0x1ea>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4a47      	ldr	r2, [pc, #284]	@ (8001860 <HAL_GPIO_Init+0x2f0>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d007      	beq.n	8001756 <HAL_GPIO_Init+0x1e6>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a46      	ldr	r2, [pc, #280]	@ (8001864 <HAL_GPIO_Init+0x2f4>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d101      	bne.n	8001752 <HAL_GPIO_Init+0x1e2>
 800174e:	2305      	movs	r3, #5
 8001750:	e00a      	b.n	8001768 <HAL_GPIO_Init+0x1f8>
 8001752:	2306      	movs	r3, #6
 8001754:	e008      	b.n	8001768 <HAL_GPIO_Init+0x1f8>
 8001756:	2304      	movs	r3, #4
 8001758:	e006      	b.n	8001768 <HAL_GPIO_Init+0x1f8>
 800175a:	2303      	movs	r3, #3
 800175c:	e004      	b.n	8001768 <HAL_GPIO_Init+0x1f8>
 800175e:	2302      	movs	r3, #2
 8001760:	e002      	b.n	8001768 <HAL_GPIO_Init+0x1f8>
 8001762:	2301      	movs	r3, #1
 8001764:	e000      	b.n	8001768 <HAL_GPIO_Init+0x1f8>
 8001766:	2300      	movs	r3, #0
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	2103      	movs	r1, #3
 800176c:	400a      	ands	r2, r1
 800176e:	0092      	lsls	r2, r2, #2
 8001770:	4093      	lsls	r3, r2
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	4313      	orrs	r3, r2
 8001776:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001778:	4935      	ldr	r1, [pc, #212]	@ (8001850 <HAL_GPIO_Init+0x2e0>)
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	089b      	lsrs	r3, r3, #2
 800177e:	3302      	adds	r3, #2
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001786:	4b38      	ldr	r3, [pc, #224]	@ (8001868 <HAL_GPIO_Init+0x2f8>)
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	43da      	mvns	r2, r3
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	4013      	ands	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	2380      	movs	r3, #128	@ 0x80
 800179c:	035b      	lsls	r3, r3, #13
 800179e:	4013      	ands	r3, r2
 80017a0:	d003      	beq.n	80017aa <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80017aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001868 <HAL_GPIO_Init+0x2f8>)
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80017b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001868 <HAL_GPIO_Init+0x2f8>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	43da      	mvns	r2, r3
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	4013      	ands	r3, r2
 80017be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685a      	ldr	r2, [r3, #4]
 80017c4:	2380      	movs	r3, #128	@ 0x80
 80017c6:	039b      	lsls	r3, r3, #14
 80017c8:	4013      	ands	r3, r2
 80017ca:	d003      	beq.n	80017d4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80017cc:	693a      	ldr	r2, [r7, #16]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80017d4:	4b24      	ldr	r3, [pc, #144]	@ (8001868 <HAL_GPIO_Init+0x2f8>)
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80017da:	4b23      	ldr	r3, [pc, #140]	@ (8001868 <HAL_GPIO_Init+0x2f8>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	43da      	mvns	r2, r3
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	4013      	ands	r3, r2
 80017e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685a      	ldr	r2, [r3, #4]
 80017ee:	2380      	movs	r3, #128	@ 0x80
 80017f0:	029b      	lsls	r3, r3, #10
 80017f2:	4013      	ands	r3, r2
 80017f4:	d003      	beq.n	80017fe <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80017fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001868 <HAL_GPIO_Init+0x2f8>)
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001804:	4b18      	ldr	r3, [pc, #96]	@ (8001868 <HAL_GPIO_Init+0x2f8>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	43da      	mvns	r2, r3
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	4013      	ands	r3, r2
 8001812:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685a      	ldr	r2, [r3, #4]
 8001818:	2380      	movs	r3, #128	@ 0x80
 800181a:	025b      	lsls	r3, r3, #9
 800181c:	4013      	ands	r3, r2
 800181e:	d003      	beq.n	8001828 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	4313      	orrs	r3, r2
 8001826:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001828:	4b0f      	ldr	r3, [pc, #60]	@ (8001868 <HAL_GPIO_Init+0x2f8>)
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	3301      	adds	r3, #1
 8001832:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	40da      	lsrs	r2, r3
 800183c:	1e13      	subs	r3, r2, #0
 800183e:	d000      	beq.n	8001842 <HAL_GPIO_Init+0x2d2>
 8001840:	e6a2      	b.n	8001588 <HAL_GPIO_Init+0x18>
  }
}
 8001842:	46c0      	nop			@ (mov r8, r8)
 8001844:	46c0      	nop			@ (mov r8, r8)
 8001846:	46bd      	mov	sp, r7
 8001848:	b006      	add	sp, #24
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40021000 	.word	0x40021000
 8001850:	40010000 	.word	0x40010000
 8001854:	50000400 	.word	0x50000400
 8001858:	50000800 	.word	0x50000800
 800185c:	50000c00 	.word	0x50000c00
 8001860:	50001000 	.word	0x50001000
 8001864:	50001c00 	.word	0x50001c00
 8001868:	40010400 	.word	0x40010400

0800186c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e08f      	b.n	800199e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2241      	movs	r2, #65	@ 0x41
 8001882:	5c9b      	ldrb	r3, [r3, r2]
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b00      	cmp	r3, #0
 8001888:	d107      	bne.n	800189a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2240      	movs	r2, #64	@ 0x40
 800188e:	2100      	movs	r1, #0
 8001890:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	0018      	movs	r0, r3
 8001896:	f7ff fa81 	bl	8000d9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2241      	movs	r2, #65	@ 0x41
 800189e:	2124      	movs	r1, #36	@ 0x24
 80018a0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2101      	movs	r1, #1
 80018ae:	438a      	bics	r2, r1
 80018b0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685a      	ldr	r2, [r3, #4]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	493b      	ldr	r1, [pc, #236]	@ (80019a8 <HAL_I2C_Init+0x13c>)
 80018bc:	400a      	ands	r2, r1
 80018be:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	689a      	ldr	r2, [r3, #8]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4938      	ldr	r1, [pc, #224]	@ (80019ac <HAL_I2C_Init+0x140>)
 80018cc:	400a      	ands	r2, r1
 80018ce:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d108      	bne.n	80018ea <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689a      	ldr	r2, [r3, #8]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2180      	movs	r1, #128	@ 0x80
 80018e2:	0209      	lsls	r1, r1, #8
 80018e4:	430a      	orrs	r2, r1
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	e007      	b.n	80018fa <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	689a      	ldr	r2, [r3, #8]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2184      	movs	r1, #132	@ 0x84
 80018f4:	0209      	lsls	r1, r1, #8
 80018f6:	430a      	orrs	r2, r1
 80018f8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d109      	bne.n	8001916 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2180      	movs	r1, #128	@ 0x80
 800190e:	0109      	lsls	r1, r1, #4
 8001910:	430a      	orrs	r2, r1
 8001912:	605a      	str	r2, [r3, #4]
 8001914:	e007      	b.n	8001926 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	685a      	ldr	r2, [r3, #4]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4923      	ldr	r1, [pc, #140]	@ (80019b0 <HAL_I2C_Init+0x144>)
 8001922:	400a      	ands	r2, r1
 8001924:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	685a      	ldr	r2, [r3, #4]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4920      	ldr	r1, [pc, #128]	@ (80019b4 <HAL_I2C_Init+0x148>)
 8001932:	430a      	orrs	r2, r1
 8001934:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	68da      	ldr	r2, [r3, #12]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	491a      	ldr	r1, [pc, #104]	@ (80019ac <HAL_I2C_Init+0x140>)
 8001942:	400a      	ands	r2, r1
 8001944:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	691a      	ldr	r2, [r3, #16]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	695b      	ldr	r3, [r3, #20]
 800194e:	431a      	orrs	r2, r3
 8001950:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	430a      	orrs	r2, r1
 800195e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	69d9      	ldr	r1, [r3, #28]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a1a      	ldr	r2, [r3, #32]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	430a      	orrs	r2, r1
 800196e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2101      	movs	r1, #1
 800197c:	430a      	orrs	r2, r1
 800197e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2200      	movs	r2, #0
 8001984:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2241      	movs	r2, #65	@ 0x41
 800198a:	2120      	movs	r1, #32
 800198c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2242      	movs	r2, #66	@ 0x42
 8001998:	2100      	movs	r1, #0
 800199a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800199c:	2300      	movs	r3, #0
}
 800199e:	0018      	movs	r0, r3
 80019a0:	46bd      	mov	sp, r7
 80019a2:	b002      	add	sp, #8
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	46c0      	nop			@ (mov r8, r8)
 80019a8:	f0ffffff 	.word	0xf0ffffff
 80019ac:	ffff7fff 	.word	0xffff7fff
 80019b0:	fffff7ff 	.word	0xfffff7ff
 80019b4:	02008000 	.word	0x02008000

080019b8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80019b8:	b590      	push	{r4, r7, lr}
 80019ba:	b089      	sub	sp, #36	@ 0x24
 80019bc:	af02      	add	r7, sp, #8
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	0008      	movs	r0, r1
 80019c2:	607a      	str	r2, [r7, #4]
 80019c4:	0019      	movs	r1, r3
 80019c6:	230a      	movs	r3, #10
 80019c8:	18fb      	adds	r3, r7, r3
 80019ca:	1c02      	adds	r2, r0, #0
 80019cc:	801a      	strh	r2, [r3, #0]
 80019ce:	2308      	movs	r3, #8
 80019d0:	18fb      	adds	r3, r7, r3
 80019d2:	1c0a      	adds	r2, r1, #0
 80019d4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2241      	movs	r2, #65	@ 0x41
 80019da:	5c9b      	ldrb	r3, [r3, r2]
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	2b20      	cmp	r3, #32
 80019e0:	d000      	beq.n	80019e4 <HAL_I2C_Master_Transmit+0x2c>
 80019e2:	e10a      	b.n	8001bfa <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2240      	movs	r2, #64	@ 0x40
 80019e8:	5c9b      	ldrb	r3, [r3, r2]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d101      	bne.n	80019f2 <HAL_I2C_Master_Transmit+0x3a>
 80019ee:	2302      	movs	r3, #2
 80019f0:	e104      	b.n	8001bfc <HAL_I2C_Master_Transmit+0x244>
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2240      	movs	r2, #64	@ 0x40
 80019f6:	2101      	movs	r1, #1
 80019f8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80019fa:	f7ff fbe9 	bl	80011d0 <HAL_GetTick>
 80019fe:	0003      	movs	r3, r0
 8001a00:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001a02:	2380      	movs	r3, #128	@ 0x80
 8001a04:	0219      	lsls	r1, r3, #8
 8001a06:	68f8      	ldr	r0, [r7, #12]
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	2319      	movs	r3, #25
 8001a0e:	2201      	movs	r2, #1
 8001a10:	f001 f82c 	bl	8002a6c <I2C_WaitOnFlagUntilTimeout>
 8001a14:	1e03      	subs	r3, r0, #0
 8001a16:	d001      	beq.n	8001a1c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e0ef      	b.n	8001bfc <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2241      	movs	r2, #65	@ 0x41
 8001a20:	2121      	movs	r1, #33	@ 0x21
 8001a22:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2242      	movs	r2, #66	@ 0x42
 8001a28:	2110      	movs	r1, #16
 8001a2a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2208      	movs	r2, #8
 8001a3c:	18ba      	adds	r2, r7, r2
 8001a3e:	8812      	ldrh	r2, [r2, #0]
 8001a40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2200      	movs	r2, #0
 8001a46:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	2bff      	cmp	r3, #255	@ 0xff
 8001a50:	d906      	bls.n	8001a60 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	22ff      	movs	r2, #255	@ 0xff
 8001a56:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001a58:	2380      	movs	r3, #128	@ 0x80
 8001a5a:	045b      	lsls	r3, r3, #17
 8001a5c:	617b      	str	r3, [r7, #20]
 8001a5e:	e007      	b.n	8001a70 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a64:	b29a      	uxth	r2, r3
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001a6a:	2380      	movs	r3, #128	@ 0x80
 8001a6c:	049b      	lsls	r3, r3, #18
 8001a6e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d027      	beq.n	8001ac8 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a7c:	781a      	ldrb	r2, [r3, #0]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a88:	1c5a      	adds	r2, r3, #1
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	3b01      	subs	r3, #1
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	3301      	adds	r3, #1
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	697c      	ldr	r4, [r7, #20]
 8001ab4:	230a      	movs	r3, #10
 8001ab6:	18fb      	adds	r3, r7, r3
 8001ab8:	8819      	ldrh	r1, [r3, #0]
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	4b51      	ldr	r3, [pc, #324]	@ (8001c04 <HAL_I2C_Master_Transmit+0x24c>)
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	0023      	movs	r3, r4
 8001ac2:	f001 fa4b 	bl	8002f5c <I2C_TransferConfig>
 8001ac6:	e06f      	b.n	8001ba8 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	697c      	ldr	r4, [r7, #20]
 8001ad0:	230a      	movs	r3, #10
 8001ad2:	18fb      	adds	r3, r7, r3
 8001ad4:	8819      	ldrh	r1, [r3, #0]
 8001ad6:	68f8      	ldr	r0, [r7, #12]
 8001ad8:	4b4a      	ldr	r3, [pc, #296]	@ (8001c04 <HAL_I2C_Master_Transmit+0x24c>)
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	0023      	movs	r3, r4
 8001ade:	f001 fa3d 	bl	8002f5c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001ae2:	e061      	b.n	8001ba8 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	0018      	movs	r0, r3
 8001aec:	f001 f816 	bl	8002b1c <I2C_WaitOnTXISFlagUntilTimeout>
 8001af0:	1e03      	subs	r3, r0, #0
 8001af2:	d001      	beq.n	8001af8 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e081      	b.n	8001bfc <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001afc:	781a      	ldrb	r2, [r3, #0]
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	3b01      	subs	r3, #1
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b20:	3b01      	subs	r3, #1
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d03a      	beq.n	8001ba8 <HAL_I2C_Master_Transmit+0x1f0>
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d136      	bne.n	8001ba8 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001b3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b3c:	68f8      	ldr	r0, [r7, #12]
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	0013      	movs	r3, r2
 8001b44:	2200      	movs	r2, #0
 8001b46:	2180      	movs	r1, #128	@ 0x80
 8001b48:	f000 ff90 	bl	8002a6c <I2C_WaitOnFlagUntilTimeout>
 8001b4c:	1e03      	subs	r3, r0, #0
 8001b4e:	d001      	beq.n	8001b54 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e053      	b.n	8001bfc <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	2bff      	cmp	r3, #255	@ 0xff
 8001b5c:	d911      	bls.n	8001b82 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	22ff      	movs	r2, #255	@ 0xff
 8001b62:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b68:	b2da      	uxtb	r2, r3
 8001b6a:	2380      	movs	r3, #128	@ 0x80
 8001b6c:	045c      	lsls	r4, r3, #17
 8001b6e:	230a      	movs	r3, #10
 8001b70:	18fb      	adds	r3, r7, r3
 8001b72:	8819      	ldrh	r1, [r3, #0]
 8001b74:	68f8      	ldr	r0, [r7, #12]
 8001b76:	2300      	movs	r3, #0
 8001b78:	9300      	str	r3, [sp, #0]
 8001b7a:	0023      	movs	r3, r4
 8001b7c:	f001 f9ee 	bl	8002f5c <I2C_TransferConfig>
 8001b80:	e012      	b.n	8001ba8 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b90:	b2da      	uxtb	r2, r3
 8001b92:	2380      	movs	r3, #128	@ 0x80
 8001b94:	049c      	lsls	r4, r3, #18
 8001b96:	230a      	movs	r3, #10
 8001b98:	18fb      	adds	r3, r7, r3
 8001b9a:	8819      	ldrh	r1, [r3, #0]
 8001b9c:	68f8      	ldr	r0, [r7, #12]
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	0023      	movs	r3, r4
 8001ba4:	f001 f9da 	bl	8002f5c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d198      	bne.n	8001ae4 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	0018      	movs	r0, r3
 8001bba:	f000 fff5 	bl	8002ba8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001bbe:	1e03      	subs	r3, r0, #0
 8001bc0:	d001      	beq.n	8001bc6 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e01a      	b.n	8001bfc <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2220      	movs	r2, #32
 8001bcc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	685a      	ldr	r2, [r3, #4]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	490b      	ldr	r1, [pc, #44]	@ (8001c08 <HAL_I2C_Master_Transmit+0x250>)
 8001bda:	400a      	ands	r2, r1
 8001bdc:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2241      	movs	r2, #65	@ 0x41
 8001be2:	2120      	movs	r1, #32
 8001be4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2242      	movs	r2, #66	@ 0x42
 8001bea:	2100      	movs	r1, #0
 8001bec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2240      	movs	r2, #64	@ 0x40
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	e000      	b.n	8001bfc <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8001bfa:	2302      	movs	r3, #2
  }
}
 8001bfc:	0018      	movs	r0, r3
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	b007      	add	sp, #28
 8001c02:	bd90      	pop	{r4, r7, pc}
 8001c04:	80002000 	.word	0x80002000
 8001c08:	fe00e800 	.word	0xfe00e800

08001c0c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001c0c:	b590      	push	{r4, r7, lr}
 8001c0e:	b089      	sub	sp, #36	@ 0x24
 8001c10:	af02      	add	r7, sp, #8
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	0008      	movs	r0, r1
 8001c16:	607a      	str	r2, [r7, #4]
 8001c18:	0019      	movs	r1, r3
 8001c1a:	230a      	movs	r3, #10
 8001c1c:	18fb      	adds	r3, r7, r3
 8001c1e:	1c02      	adds	r2, r0, #0
 8001c20:	801a      	strh	r2, [r3, #0]
 8001c22:	2308      	movs	r3, #8
 8001c24:	18fb      	adds	r3, r7, r3
 8001c26:	1c0a      	adds	r2, r1, #0
 8001c28:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2241      	movs	r2, #65	@ 0x41
 8001c2e:	5c9b      	ldrb	r3, [r3, r2]
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b20      	cmp	r3, #32
 8001c34:	d000      	beq.n	8001c38 <HAL_I2C_Master_Receive+0x2c>
 8001c36:	e0e8      	b.n	8001e0a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2240      	movs	r2, #64	@ 0x40
 8001c3c:	5c9b      	ldrb	r3, [r3, r2]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d101      	bne.n	8001c46 <HAL_I2C_Master_Receive+0x3a>
 8001c42:	2302      	movs	r3, #2
 8001c44:	e0e2      	b.n	8001e0c <HAL_I2C_Master_Receive+0x200>
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2240      	movs	r2, #64	@ 0x40
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001c4e:	f7ff fabf 	bl	80011d0 <HAL_GetTick>
 8001c52:	0003      	movs	r3, r0
 8001c54:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001c56:	2380      	movs	r3, #128	@ 0x80
 8001c58:	0219      	lsls	r1, r3, #8
 8001c5a:	68f8      	ldr	r0, [r7, #12]
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	9300      	str	r3, [sp, #0]
 8001c60:	2319      	movs	r3, #25
 8001c62:	2201      	movs	r2, #1
 8001c64:	f000 ff02 	bl	8002a6c <I2C_WaitOnFlagUntilTimeout>
 8001c68:	1e03      	subs	r3, r0, #0
 8001c6a:	d001      	beq.n	8001c70 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e0cd      	b.n	8001e0c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2241      	movs	r2, #65	@ 0x41
 8001c74:	2122      	movs	r1, #34	@ 0x22
 8001c76:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2242      	movs	r2, #66	@ 0x42
 8001c7c:	2110      	movs	r1, #16
 8001c7e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2200      	movs	r2, #0
 8001c84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2208      	movs	r2, #8
 8001c90:	18ba      	adds	r2, r7, r2
 8001c92:	8812      	ldrh	r2, [r2, #0]
 8001c94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	2bff      	cmp	r3, #255	@ 0xff
 8001ca4:	d911      	bls.n	8001cca <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	2380      	movs	r3, #128	@ 0x80
 8001cb4:	045c      	lsls	r4, r3, #17
 8001cb6:	230a      	movs	r3, #10
 8001cb8:	18fb      	adds	r3, r7, r3
 8001cba:	8819      	ldrh	r1, [r3, #0]
 8001cbc:	68f8      	ldr	r0, [r7, #12]
 8001cbe:	4b55      	ldr	r3, [pc, #340]	@ (8001e14 <HAL_I2C_Master_Receive+0x208>)
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	0023      	movs	r3, r4
 8001cc4:	f001 f94a 	bl	8002f5c <I2C_TransferConfig>
 8001cc8:	e076      	b.n	8001db8 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cd8:	b2da      	uxtb	r2, r3
 8001cda:	2380      	movs	r3, #128	@ 0x80
 8001cdc:	049c      	lsls	r4, r3, #18
 8001cde:	230a      	movs	r3, #10
 8001ce0:	18fb      	adds	r3, r7, r3
 8001ce2:	8819      	ldrh	r1, [r3, #0]
 8001ce4:	68f8      	ldr	r0, [r7, #12]
 8001ce6:	4b4b      	ldr	r3, [pc, #300]	@ (8001e14 <HAL_I2C_Master_Receive+0x208>)
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	0023      	movs	r3, r4
 8001cec:	f001 f936 	bl	8002f5c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001cf0:	e062      	b.n	8001db8 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	0018      	movs	r0, r3
 8001cfa:	f000 ff99 	bl	8002c30 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001cfe:	1e03      	subs	r3, r0, #0
 8001d00:	d001      	beq.n	8001d06 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e082      	b.n	8001e0c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d10:	b2d2      	uxtb	r2, r2
 8001d12:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d18:	1c5a      	adds	r2, r3, #1
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d22:	3b01      	subs	r3, #1
 8001d24:	b29a      	uxth	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	3b01      	subs	r3, #1
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d03a      	beq.n	8001db8 <HAL_I2C_Master_Receive+0x1ac>
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d136      	bne.n	8001db8 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001d4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d4c:	68f8      	ldr	r0, [r7, #12]
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	0013      	movs	r3, r2
 8001d54:	2200      	movs	r2, #0
 8001d56:	2180      	movs	r1, #128	@ 0x80
 8001d58:	f000 fe88 	bl	8002a6c <I2C_WaitOnFlagUntilTimeout>
 8001d5c:	1e03      	subs	r3, r0, #0
 8001d5e:	d001      	beq.n	8001d64 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e053      	b.n	8001e0c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	2bff      	cmp	r3, #255	@ 0xff
 8001d6c:	d911      	bls.n	8001d92 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	22ff      	movs	r2, #255	@ 0xff
 8001d72:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d78:	b2da      	uxtb	r2, r3
 8001d7a:	2380      	movs	r3, #128	@ 0x80
 8001d7c:	045c      	lsls	r4, r3, #17
 8001d7e:	230a      	movs	r3, #10
 8001d80:	18fb      	adds	r3, r7, r3
 8001d82:	8819      	ldrh	r1, [r3, #0]
 8001d84:	68f8      	ldr	r0, [r7, #12]
 8001d86:	2300      	movs	r3, #0
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	0023      	movs	r3, r4
 8001d8c:	f001 f8e6 	bl	8002f5c <I2C_TransferConfig>
 8001d90:	e012      	b.n	8001db8 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001da0:	b2da      	uxtb	r2, r3
 8001da2:	2380      	movs	r3, #128	@ 0x80
 8001da4:	049c      	lsls	r4, r3, #18
 8001da6:	230a      	movs	r3, #10
 8001da8:	18fb      	adds	r3, r7, r3
 8001daa:	8819      	ldrh	r1, [r3, #0]
 8001dac:	68f8      	ldr	r0, [r7, #12]
 8001dae:	2300      	movs	r3, #0
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	0023      	movs	r3, r4
 8001db4:	f001 f8d2 	bl	8002f5c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d197      	bne.n	8001cf2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	0018      	movs	r0, r3
 8001dca:	f000 feed 	bl	8002ba8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001dce:	1e03      	subs	r3, r0, #0
 8001dd0:	d001      	beq.n	8001dd6 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e01a      	b.n	8001e0c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	2220      	movs	r2, #32
 8001ddc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	685a      	ldr	r2, [r3, #4]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	490b      	ldr	r1, [pc, #44]	@ (8001e18 <HAL_I2C_Master_Receive+0x20c>)
 8001dea:	400a      	ands	r2, r1
 8001dec:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2241      	movs	r2, #65	@ 0x41
 8001df2:	2120      	movs	r1, #32
 8001df4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2242      	movs	r2, #66	@ 0x42
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2240      	movs	r2, #64	@ 0x40
 8001e02:	2100      	movs	r1, #0
 8001e04:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	e000      	b.n	8001e0c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8001e0a:	2302      	movs	r3, #2
  }
}
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b007      	add	sp, #28
 8001e12:	bd90      	pop	{r4, r7, pc}
 8001e14:	80002400 	.word	0x80002400
 8001e18:	fe00e800 	.word	0xfe00e800

08001e1c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	699b      	ldr	r3, [r3, #24]
 8001e2a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e40:	68ba      	ldr	r2, [r7, #8]
 8001e42:	68f9      	ldr	r1, [r7, #12]
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	4798      	blx	r3
  }
}
 8001e48:	46c0      	nop			@ (mov r8, r8)
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	b004      	add	sp, #16
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	0a1b      	lsrs	r3, r3, #8
 8001e6c:	001a      	movs	r2, r3
 8001e6e:	2301      	movs	r3, #1
 8001e70:	4013      	ands	r3, r2
 8001e72:	d010      	beq.n	8001e96 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	09db      	lsrs	r3, r3, #7
 8001e78:	001a      	movs	r2, r3
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001e7e:	d00a      	beq.n	8001e96 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e84:	2201      	movs	r2, #1
 8001e86:	431a      	orrs	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2280      	movs	r2, #128	@ 0x80
 8001e92:	0052      	lsls	r2, r2, #1
 8001e94:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	0a9b      	lsrs	r3, r3, #10
 8001e9a:	001a      	movs	r2, r3
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	d010      	beq.n	8001ec4 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	09db      	lsrs	r3, r3, #7
 8001ea6:	001a      	movs	r2, r3
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001eac:	d00a      	beq.n	8001ec4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb2:	2208      	movs	r2, #8
 8001eb4:	431a      	orrs	r2, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2280      	movs	r2, #128	@ 0x80
 8001ec0:	00d2      	lsls	r2, r2, #3
 8001ec2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	0a5b      	lsrs	r3, r3, #9
 8001ec8:	001a      	movs	r2, r3
 8001eca:	2301      	movs	r3, #1
 8001ecc:	4013      	ands	r3, r2
 8001ece:	d010      	beq.n	8001ef2 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	09db      	lsrs	r3, r3, #7
 8001ed4:	001a      	movs	r2, r3
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001eda:	d00a      	beq.n	8001ef2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee0:	2202      	movs	r2, #2
 8001ee2:	431a      	orrs	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2280      	movs	r2, #128	@ 0x80
 8001eee:	0092      	lsls	r2, r2, #2
 8001ef0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	220b      	movs	r2, #11
 8001efc:	4013      	ands	r3, r2
 8001efe:	d005      	beq.n	8001f0c <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	0011      	movs	r1, r2
 8001f06:	0018      	movs	r0, r3
 8001f08:	f000 fc44 	bl	8002794 <I2C_ITError>
  }
}
 8001f0c:	46c0      	nop			@ (mov r8, r8)
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	b006      	add	sp, #24
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001f1c:	46c0      	nop			@ (mov r8, r8)
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b002      	add	sp, #8
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001f2c:	46c0      	nop			@ (mov r8, r8)
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	b002      	add	sp, #8
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	0008      	movs	r0, r1
 8001f3e:	0011      	movs	r1, r2
 8001f40:	1cfb      	adds	r3, r7, #3
 8001f42:	1c02      	adds	r2, r0, #0
 8001f44:	701a      	strb	r2, [r3, #0]
 8001f46:	003b      	movs	r3, r7
 8001f48:	1c0a      	adds	r2, r1, #0
 8001f4a:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001f4c:	46c0      	nop			@ (mov r8, r8)
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	b002      	add	sp, #8
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001f5c:	46c0      	nop			@ (mov r8, r8)
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	b002      	add	sp, #8
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001f6c:	46c0      	nop			@ (mov r8, r8)
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	b002      	add	sp, #8
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001f7c:	46c0      	nop			@ (mov r8, r8)
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	b002      	add	sp, #8
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f94:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2240      	movs	r2, #64	@ 0x40
 8001f9e:	5c9b      	ldrb	r3, [r3, r2]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d101      	bne.n	8001fa8 <I2C_Slave_ISR_IT+0x24>
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	e0fb      	b.n	80021a0 <I2C_Slave_ISR_IT+0x21c>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2240      	movs	r2, #64	@ 0x40
 8001fac:	2101      	movs	r1, #1
 8001fae:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	095b      	lsrs	r3, r3, #5
 8001fb4:	001a      	movs	r2, r3
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d00c      	beq.n	8001fd6 <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	095b      	lsrs	r3, r3, #5
 8001fc0:	001a      	movs	r2, r3
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001fc6:	d006      	beq.n	8001fd6 <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	0011      	movs	r1, r2
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f000 f9f6 	bl	80023c0 <I2C_ITSlaveCplt>
 8001fd4:	e0df      	b.n	8002196 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	091b      	lsrs	r3, r3, #4
 8001fda:	001a      	movs	r2, r3
 8001fdc:	2301      	movs	r3, #1
 8001fde:	4013      	ands	r3, r2
 8001fe0:	d054      	beq.n	800208c <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	091b      	lsrs	r3, r3, #4
 8001fe6:	001a      	movs	r2, r3
 8001fe8:	2301      	movs	r3, #1
 8001fea:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001fec:	d04e      	beq.n	800208c <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d12d      	bne.n	8002054 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2241      	movs	r2, #65	@ 0x41
 8001ffc:	5c9b      	ldrb	r3, [r3, r2]
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b28      	cmp	r3, #40	@ 0x28
 8002002:	d10b      	bne.n	800201c <I2C_Slave_ISR_IT+0x98>
 8002004:	697a      	ldr	r2, [r7, #20]
 8002006:	2380      	movs	r3, #128	@ 0x80
 8002008:	049b      	lsls	r3, r3, #18
 800200a:	429a      	cmp	r2, r3
 800200c:	d106      	bne.n	800201c <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	0011      	movs	r1, r2
 8002014:	0018      	movs	r0, r3
 8002016:	f000 fb63 	bl	80026e0 <I2C_ITListenCplt>
 800201a:	e036      	b.n	800208a <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2241      	movs	r2, #65	@ 0x41
 8002020:	5c9b      	ldrb	r3, [r3, r2]
 8002022:	b2db      	uxtb	r3, r3
 8002024:	2b29      	cmp	r3, #41	@ 0x29
 8002026:	d110      	bne.n	800204a <I2C_Slave_ISR_IT+0xc6>
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	4a5f      	ldr	r2, [pc, #380]	@ (80021a8 <I2C_Slave_ISR_IT+0x224>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d00c      	beq.n	800204a <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2210      	movs	r2, #16
 8002036:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	0018      	movs	r0, r3
 800203c:	f000 fcd5 	bl	80029ea <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	0018      	movs	r0, r3
 8002044:	f000 f956 	bl	80022f4 <I2C_ITSlaveSeqCplt>
 8002048:	e01f      	b.n	800208a <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	2210      	movs	r2, #16
 8002050:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002052:	e09d      	b.n	8002190 <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2210      	movs	r2, #16
 800205a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002060:	2204      	movs	r2, #4
 8002062:	431a      	orrs	r2, r3
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d005      	beq.n	800207a <I2C_Slave_ISR_IT+0xf6>
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	2380      	movs	r3, #128	@ 0x80
 8002072:	045b      	lsls	r3, r3, #17
 8002074:	429a      	cmp	r2, r3
 8002076:	d000      	beq.n	800207a <I2C_Slave_ISR_IT+0xf6>
 8002078:	e08a      	b.n	8002190 <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	0011      	movs	r1, r2
 8002082:	0018      	movs	r0, r3
 8002084:	f000 fb86 	bl	8002794 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002088:	e082      	b.n	8002190 <I2C_Slave_ISR_IT+0x20c>
 800208a:	e081      	b.n	8002190 <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	089b      	lsrs	r3, r3, #2
 8002090:	001a      	movs	r2, r3
 8002092:	2301      	movs	r3, #1
 8002094:	4013      	ands	r3, r2
 8002096:	d031      	beq.n	80020fc <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	089b      	lsrs	r3, r3, #2
 800209c:	001a      	movs	r2, r3
 800209e:	2301      	movs	r3, #1
 80020a0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80020a2:	d02b      	beq.n	80020fc <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d018      	beq.n	80020e0 <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b8:	b2d2      	uxtb	r2, r2
 80020ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c0:	1c5a      	adds	r2, r3, #1
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ca:	3b01      	subs	r3, #1
 80020cc:	b29a      	uxth	r2, r3
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	3b01      	subs	r3, #1
 80020da:	b29a      	uxth	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d154      	bne.n	8002194 <I2C_Slave_ISR_IT+0x210>
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	4a2e      	ldr	r2, [pc, #184]	@ (80021a8 <I2C_Slave_ISR_IT+0x224>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d050      	beq.n	8002194 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	0018      	movs	r0, r3
 80020f6:	f000 f8fd 	bl	80022f4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80020fa:	e04b      	b.n	8002194 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	08db      	lsrs	r3, r3, #3
 8002100:	001a      	movs	r2, r3
 8002102:	2301      	movs	r3, #1
 8002104:	4013      	ands	r3, r2
 8002106:	d00c      	beq.n	8002122 <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	08db      	lsrs	r3, r3, #3
 800210c:	001a      	movs	r2, r3
 800210e:	2301      	movs	r3, #1
 8002110:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002112:	d006      	beq.n	8002122 <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	0011      	movs	r1, r2
 800211a:	0018      	movs	r0, r3
 800211c:	f000 f846 	bl	80021ac <I2C_ITAddrCplt>
 8002120:	e039      	b.n	8002196 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	085b      	lsrs	r3, r3, #1
 8002126:	001a      	movs	r2, r3
 8002128:	2301      	movs	r3, #1
 800212a:	4013      	ands	r3, r2
 800212c:	d033      	beq.n	8002196 <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	085b      	lsrs	r3, r3, #1
 8002132:	001a      	movs	r2, r3
 8002134:	2301      	movs	r3, #1
 8002136:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002138:	d02d      	beq.n	8002196 <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800213e:	b29b      	uxth	r3, r3
 8002140:	2b00      	cmp	r3, #0
 8002142:	d018      	beq.n	8002176 <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002148:	781a      	ldrb	r2, [r3, #0]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002154:	1c5a      	adds	r2, r3, #1
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800215e:	b29b      	uxth	r3, r3
 8002160:	3b01      	subs	r3, #1
 8002162:	b29a      	uxth	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800216c:	3b01      	subs	r3, #1
 800216e:	b29a      	uxth	r2, r3
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002174:	e00f      	b.n	8002196 <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002176:	697a      	ldr	r2, [r7, #20]
 8002178:	2380      	movs	r3, #128	@ 0x80
 800217a:	045b      	lsls	r3, r3, #17
 800217c:	429a      	cmp	r2, r3
 800217e:	d002      	beq.n	8002186 <I2C_Slave_ISR_IT+0x202>
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d107      	bne.n	8002196 <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	0018      	movs	r0, r3
 800218a:	f000 f8b3 	bl	80022f4 <I2C_ITSlaveSeqCplt>
 800218e:	e002      	b.n	8002196 <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 8002190:	46c0      	nop			@ (mov r8, r8)
 8002192:	e000      	b.n	8002196 <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 8002194:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2240      	movs	r2, #64	@ 0x40
 800219a:	2100      	movs	r1, #0
 800219c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	b006      	add	sp, #24
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	ffff0000 	.word	0xffff0000

080021ac <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80021ac:	b5b0      	push	{r4, r5, r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2241      	movs	r2, #65	@ 0x41
 80021ba:	5c9b      	ldrb	r3, [r3, r2]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	001a      	movs	r2, r3
 80021c0:	2328      	movs	r3, #40	@ 0x28
 80021c2:	4013      	ands	r3, r2
 80021c4:	2b28      	cmp	r3, #40	@ 0x28
 80021c6:	d000      	beq.n	80021ca <I2C_ITAddrCplt+0x1e>
 80021c8:	e088      	b.n	80022dc <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	0c1b      	lsrs	r3, r3, #16
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	250f      	movs	r5, #15
 80021d6:	197b      	adds	r3, r7, r5
 80021d8:	2101      	movs	r1, #1
 80021da:	400a      	ands	r2, r1
 80021dc:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	0c1b      	lsrs	r3, r3, #16
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	200c      	movs	r0, #12
 80021ea:	183b      	adds	r3, r7, r0
 80021ec:	21fe      	movs	r1, #254	@ 0xfe
 80021ee:	400a      	ands	r2, r1
 80021f0:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	b29a      	uxth	r2, r3
 80021fa:	240a      	movs	r4, #10
 80021fc:	193b      	adds	r3, r7, r4
 80021fe:	0592      	lsls	r2, r2, #22
 8002200:	0d92      	lsrs	r2, r2, #22
 8002202:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	b29a      	uxth	r2, r3
 800220c:	2308      	movs	r3, #8
 800220e:	18fb      	adds	r3, r7, r3
 8002210:	21fe      	movs	r1, #254	@ 0xfe
 8002212:	400a      	ands	r2, r1
 8002214:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	2b02      	cmp	r3, #2
 800221c:	d148      	bne.n	80022b0 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800221e:	0021      	movs	r1, r4
 8002220:	187b      	adds	r3, r7, r1
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	09db      	lsrs	r3, r3, #7
 8002226:	b29a      	uxth	r2, r3
 8002228:	183b      	adds	r3, r7, r0
 800222a:	881b      	ldrh	r3, [r3, #0]
 800222c:	4053      	eors	r3, r2
 800222e:	b29b      	uxth	r3, r3
 8002230:	001a      	movs	r2, r3
 8002232:	2306      	movs	r3, #6
 8002234:	4013      	ands	r3, r2
 8002236:	d120      	bne.n	800227a <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8002238:	183b      	adds	r3, r7, r0
 800223a:	187a      	adds	r2, r7, r1
 800223c:	8812      	ldrh	r2, [r2, #0]
 800223e:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002244:	1c5a      	adds	r2, r3, #1
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800224e:	2b02      	cmp	r3, #2
 8002250:	d14c      	bne.n	80022ec <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2208      	movs	r2, #8
 800225e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2240      	movs	r2, #64	@ 0x40
 8002264:	2100      	movs	r1, #0
 8002266:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002268:	183b      	adds	r3, r7, r0
 800226a:	881a      	ldrh	r2, [r3, #0]
 800226c:	197b      	adds	r3, r7, r5
 800226e:	7819      	ldrb	r1, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	0018      	movs	r0, r3
 8002274:	f7ff fe5e 	bl	8001f34 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002278:	e038      	b.n	80022ec <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 800227a:	240c      	movs	r4, #12
 800227c:	193b      	adds	r3, r7, r4
 800227e:	2208      	movs	r2, #8
 8002280:	18ba      	adds	r2, r7, r2
 8002282:	8812      	ldrh	r2, [r2, #0]
 8002284:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002286:	2380      	movs	r3, #128	@ 0x80
 8002288:	021a      	lsls	r2, r3, #8
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	0011      	movs	r1, r2
 800228e:	0018      	movs	r0, r3
 8002290:	f000 fe9e 	bl	8002fd0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2240      	movs	r2, #64	@ 0x40
 8002298:	2100      	movs	r1, #0
 800229a:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800229c:	193b      	adds	r3, r7, r4
 800229e:	881a      	ldrh	r2, [r3, #0]
 80022a0:	230f      	movs	r3, #15
 80022a2:	18fb      	adds	r3, r7, r3
 80022a4:	7819      	ldrb	r1, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	0018      	movs	r0, r3
 80022aa:	f7ff fe43 	bl	8001f34 <HAL_I2C_AddrCallback>
}
 80022ae:	e01d      	b.n	80022ec <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80022b0:	2380      	movs	r3, #128	@ 0x80
 80022b2:	021a      	lsls	r2, r3, #8
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	0011      	movs	r1, r2
 80022b8:	0018      	movs	r0, r3
 80022ba:	f000 fe89 	bl	8002fd0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2240      	movs	r2, #64	@ 0x40
 80022c2:	2100      	movs	r1, #0
 80022c4:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80022c6:	230c      	movs	r3, #12
 80022c8:	18fb      	adds	r3, r7, r3
 80022ca:	881a      	ldrh	r2, [r3, #0]
 80022cc:	230f      	movs	r3, #15
 80022ce:	18fb      	adds	r3, r7, r3
 80022d0:	7819      	ldrb	r1, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	0018      	movs	r0, r3
 80022d6:	f7ff fe2d 	bl	8001f34 <HAL_I2C_AddrCallback>
}
 80022da:	e007      	b.n	80022ec <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2208      	movs	r2, #8
 80022e2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2240      	movs	r2, #64	@ 0x40
 80022e8:	2100      	movs	r1, #0
 80022ea:	5499      	strb	r1, [r3, r2]
}
 80022ec:	46c0      	nop			@ (mov r8, r8)
 80022ee:	46bd      	mov	sp, r7
 80022f0:	b004      	add	sp, #16
 80022f2:	bdb0      	pop	{r4, r5, r7, pc}

080022f4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2242      	movs	r2, #66	@ 0x42
 8002308:	2100      	movs	r1, #0
 800230a:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	0b9b      	lsrs	r3, r3, #14
 8002310:	001a      	movs	r2, r3
 8002312:	2301      	movs	r3, #1
 8002314:	4013      	ands	r3, r2
 8002316:	d008      	beq.n	800232a <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4925      	ldr	r1, [pc, #148]	@ (80023b8 <I2C_ITSlaveSeqCplt+0xc4>)
 8002324:	400a      	ands	r2, r1
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	e00d      	b.n	8002346 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	0bdb      	lsrs	r3, r3, #15
 800232e:	001a      	movs	r2, r3
 8002330:	2301      	movs	r3, #1
 8002332:	4013      	ands	r3, r2
 8002334:	d007      	beq.n	8002346 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	491e      	ldr	r1, [pc, #120]	@ (80023bc <I2C_ITSlaveSeqCplt+0xc8>)
 8002342:	400a      	ands	r2, r1
 8002344:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2241      	movs	r2, #65	@ 0x41
 800234a:	5c9b      	ldrb	r3, [r3, r2]
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b29      	cmp	r3, #41	@ 0x29
 8002350:	d114      	bne.n	800237c <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2241      	movs	r2, #65	@ 0x41
 8002356:	2128      	movs	r1, #40	@ 0x28
 8002358:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2221      	movs	r2, #33	@ 0x21
 800235e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2101      	movs	r1, #1
 8002364:	0018      	movs	r0, r3
 8002366:	f000 fe33 	bl	8002fd0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2240      	movs	r2, #64	@ 0x40
 800236e:	2100      	movs	r1, #0
 8002370:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	0018      	movs	r0, r3
 8002376:	f7ff fdcd 	bl	8001f14 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800237a:	e019      	b.n	80023b0 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2241      	movs	r2, #65	@ 0x41
 8002380:	5c9b      	ldrb	r3, [r3, r2]
 8002382:	b2db      	uxtb	r3, r3
 8002384:	2b2a      	cmp	r3, #42	@ 0x2a
 8002386:	d113      	bne.n	80023b0 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2241      	movs	r2, #65	@ 0x41
 800238c:	2128      	movs	r1, #40	@ 0x28
 800238e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2222      	movs	r2, #34	@ 0x22
 8002394:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2102      	movs	r1, #2
 800239a:	0018      	movs	r0, r3
 800239c:	f000 fe18 	bl	8002fd0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2240      	movs	r2, #64	@ 0x40
 80023a4:	2100      	movs	r1, #0
 80023a6:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	0018      	movs	r0, r3
 80023ac:	f7ff fdba 	bl	8001f24 <HAL_I2C_SlaveRxCpltCallback>
}
 80023b0:	46c0      	nop			@ (mov r8, r8)
 80023b2:	46bd      	mov	sp, r7
 80023b4:	b004      	add	sp, #16
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	ffffbfff 	.word	0xffffbfff
 80023bc:	ffff7fff 	.word	0xffff7fff

080023c0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023da:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80023dc:	200b      	movs	r0, #11
 80023de:	183b      	adds	r3, r7, r0
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	2141      	movs	r1, #65	@ 0x41
 80023e4:	5c52      	ldrb	r2, [r2, r1]
 80023e6:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2220      	movs	r2, #32
 80023ee:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80023f0:	183b      	adds	r3, r7, r0
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	2b21      	cmp	r3, #33	@ 0x21
 80023f6:	d003      	beq.n	8002400 <I2C_ITSlaveCplt+0x40>
 80023f8:	183b      	adds	r3, r7, r0
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2b29      	cmp	r3, #41	@ 0x29
 80023fe:	d109      	bne.n	8002414 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002400:	4ab0      	ldr	r2, [pc, #704]	@ (80026c4 <I2C_ITSlaveCplt+0x304>)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	0011      	movs	r1, r2
 8002406:	0018      	movs	r0, r3
 8002408:	f000 fde2 	bl	8002fd0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2221      	movs	r2, #33	@ 0x21
 8002410:	631a      	str	r2, [r3, #48]	@ 0x30
 8002412:	e020      	b.n	8002456 <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002414:	220b      	movs	r2, #11
 8002416:	18bb      	adds	r3, r7, r2
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b22      	cmp	r3, #34	@ 0x22
 800241c:	d003      	beq.n	8002426 <I2C_ITSlaveCplt+0x66>
 800241e:	18bb      	adds	r3, r7, r2
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	2b2a      	cmp	r3, #42	@ 0x2a
 8002424:	d109      	bne.n	800243a <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002426:	4aa8      	ldr	r2, [pc, #672]	@ (80026c8 <I2C_ITSlaveCplt+0x308>)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	0011      	movs	r1, r2
 800242c:	0018      	movs	r0, r3
 800242e:	f000 fdcf 	bl	8002fd0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2222      	movs	r2, #34	@ 0x22
 8002436:	631a      	str	r2, [r3, #48]	@ 0x30
 8002438:	e00d      	b.n	8002456 <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800243a:	230b      	movs	r3, #11
 800243c:	18fb      	adds	r3, r7, r3
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	2b28      	cmp	r3, #40	@ 0x28
 8002442:	d108      	bne.n	8002456 <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8002444:	4aa1      	ldr	r2, [pc, #644]	@ (80026cc <I2C_ITSlaveCplt+0x30c>)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	0011      	movs	r1, r2
 800244a:	0018      	movs	r0, r3
 800244c:	f000 fdc0 	bl	8002fd0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	685a      	ldr	r2, [r3, #4]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2180      	movs	r1, #128	@ 0x80
 8002462:	0209      	lsls	r1, r1, #8
 8002464:	430a      	orrs	r2, r1
 8002466:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	685a      	ldr	r2, [r3, #4]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4997      	ldr	r1, [pc, #604]	@ (80026d0 <I2C_ITSlaveCplt+0x310>)
 8002474:	400a      	ands	r2, r1
 8002476:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	0018      	movs	r0, r3
 800247c:	f000 fab5 	bl	80029ea <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	0b9b      	lsrs	r3, r3, #14
 8002484:	001a      	movs	r2, r3
 8002486:	2301      	movs	r3, #1
 8002488:	4013      	ands	r3, r2
 800248a:	d013      	beq.n	80024b4 <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	498f      	ldr	r1, [pc, #572]	@ (80026d4 <I2C_ITSlaveCplt+0x314>)
 8002498:	400a      	ands	r2, r1
 800249a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d020      	beq.n	80024e6 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80024b2:	e018      	b.n	80024e6 <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	0bdb      	lsrs	r3, r3, #15
 80024b8:	001a      	movs	r2, r3
 80024ba:	2301      	movs	r3, #1
 80024bc:	4013      	ands	r3, r2
 80024be:	d012      	beq.n	80024e6 <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4983      	ldr	r1, [pc, #524]	@ (80026d8 <I2C_ITSlaveCplt+0x318>)
 80024cc:	400a      	ands	r2, r1
 80024ce:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d006      	beq.n	80024e6 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	089b      	lsrs	r3, r3, #2
 80024ea:	001a      	movs	r2, r3
 80024ec:	2301      	movs	r3, #1
 80024ee:	4013      	ands	r3, r2
 80024f0:	d020      	beq.n	8002534 <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	2204      	movs	r2, #4
 80024f6:	4393      	bics	r3, r2
 80024f8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002504:	b2d2      	uxtb	r2, r2
 8002506:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250c:	1c5a      	adds	r2, r3, #1
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002516:	2b00      	cmp	r3, #0
 8002518:	d00c      	beq.n	8002534 <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800251e:	3b01      	subs	r3, #1
 8002520:	b29a      	uxth	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800252a:	b29b      	uxth	r3, r3
 800252c:	3b01      	subs	r3, #1
 800252e:	b29a      	uxth	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002538:	b29b      	uxth	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d005      	beq.n	800254a <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002542:	2204      	movs	r2, #4
 8002544:	431a      	orrs	r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	091b      	lsrs	r3, r3, #4
 800254e:	001a      	movs	r2, r3
 8002550:	2301      	movs	r3, #1
 8002552:	4013      	ands	r3, r2
 8002554:	d051      	beq.n	80025fa <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	091b      	lsrs	r3, r3, #4
 800255a:	001a      	movs	r2, r3
 800255c:	2301      	movs	r3, #1
 800255e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002560:	d04b      	beq.n	80025fa <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002566:	b29b      	uxth	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d12d      	bne.n	80025c8 <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2241      	movs	r2, #65	@ 0x41
 8002570:	5c9b      	ldrb	r3, [r3, r2]
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b28      	cmp	r3, #40	@ 0x28
 8002576:	d10b      	bne.n	8002590 <I2C_ITSlaveCplt+0x1d0>
 8002578:	68fa      	ldr	r2, [r7, #12]
 800257a:	2380      	movs	r3, #128	@ 0x80
 800257c:	049b      	lsls	r3, r3, #18
 800257e:	429a      	cmp	r2, r3
 8002580:	d106      	bne.n	8002590 <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	0011      	movs	r1, r2
 8002588:	0018      	movs	r0, r3
 800258a:	f000 f8a9 	bl	80026e0 <I2C_ITListenCplt>
 800258e:	e034      	b.n	80025fa <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2241      	movs	r2, #65	@ 0x41
 8002594:	5c9b      	ldrb	r3, [r3, r2]
 8002596:	b2db      	uxtb	r3, r3
 8002598:	2b29      	cmp	r3, #41	@ 0x29
 800259a:	d110      	bne.n	80025be <I2C_ITSlaveCplt+0x1fe>
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	4a4f      	ldr	r2, [pc, #316]	@ (80026dc <I2C_ITSlaveCplt+0x31c>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d00c      	beq.n	80025be <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2210      	movs	r2, #16
 80025aa:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	0018      	movs	r0, r3
 80025b0:	f000 fa1b 	bl	80029ea <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	0018      	movs	r0, r3
 80025b8:	f7ff fe9c 	bl	80022f4 <I2C_ITSlaveSeqCplt>
 80025bc:	e01d      	b.n	80025fa <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2210      	movs	r2, #16
 80025c4:	61da      	str	r2, [r3, #28]
 80025c6:	e018      	b.n	80025fa <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2210      	movs	r2, #16
 80025ce:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d4:	2204      	movs	r2, #4
 80025d6:	431a      	orrs	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d004      	beq.n	80025ec <I2C_ITSlaveCplt+0x22c>
 80025e2:	68fa      	ldr	r2, [r7, #12]
 80025e4:	2380      	movs	r3, #128	@ 0x80
 80025e6:	045b      	lsls	r3, r3, #17
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d106      	bne.n	80025fa <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	0011      	movs	r1, r2
 80025f4:	0018      	movs	r0, r3
 80025f6:	f000 f8cd 	bl	8002794 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2242      	movs	r2, #66	@ 0x42
 80025fe:	2100      	movs	r1, #0
 8002600:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260c:	2b00      	cmp	r3, #0
 800260e:	d013      	beq.n	8002638 <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	0011      	movs	r1, r2
 8002618:	0018      	movs	r0, r3
 800261a:	f000 f8bb 	bl	8002794 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2241      	movs	r2, #65	@ 0x41
 8002622:	5c9b      	ldrb	r3, [r3, r2]
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b28      	cmp	r3, #40	@ 0x28
 8002628:	d147      	bne.n	80026ba <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800262a:	697a      	ldr	r2, [r7, #20]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	0011      	movs	r1, r2
 8002630:	0018      	movs	r0, r3
 8002632:	f000 f855 	bl	80026e0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002636:	e040      	b.n	80026ba <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800263c:	4a27      	ldr	r2, [pc, #156]	@ (80026dc <I2C_ITSlaveCplt+0x31c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d016      	beq.n	8002670 <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	0018      	movs	r0, r3
 8002646:	f7ff fe55 	bl	80022f4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a23      	ldr	r2, [pc, #140]	@ (80026dc <I2C_ITSlaveCplt+0x31c>)
 800264e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2241      	movs	r2, #65	@ 0x41
 8002654:	2120      	movs	r1, #32
 8002656:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2240      	movs	r2, #64	@ 0x40
 8002662:	2100      	movs	r1, #0
 8002664:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	0018      	movs	r0, r3
 800266a:	f7ff fc73 	bl	8001f54 <HAL_I2C_ListenCpltCallback>
}
 800266e:	e024      	b.n	80026ba <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2241      	movs	r2, #65	@ 0x41
 8002674:	5c9b      	ldrb	r3, [r3, r2]
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b22      	cmp	r3, #34	@ 0x22
 800267a:	d10f      	bne.n	800269c <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2241      	movs	r2, #65	@ 0x41
 8002680:	2120      	movs	r1, #32
 8002682:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2240      	movs	r2, #64	@ 0x40
 800268e:	2100      	movs	r1, #0
 8002690:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	0018      	movs	r0, r3
 8002696:	f7ff fc45 	bl	8001f24 <HAL_I2C_SlaveRxCpltCallback>
}
 800269a:	e00e      	b.n	80026ba <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2241      	movs	r2, #65	@ 0x41
 80026a0:	2120      	movs	r1, #32
 80026a2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2240      	movs	r2, #64	@ 0x40
 80026ae:	2100      	movs	r1, #0
 80026b0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	0018      	movs	r0, r3
 80026b6:	f7ff fc2d 	bl	8001f14 <HAL_I2C_SlaveTxCpltCallback>
}
 80026ba:	46c0      	nop			@ (mov r8, r8)
 80026bc:	46bd      	mov	sp, r7
 80026be:	b006      	add	sp, #24
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	46c0      	nop			@ (mov r8, r8)
 80026c4:	00008001 	.word	0x00008001
 80026c8:	00008002 	.word	0x00008002
 80026cc:	00008003 	.word	0x00008003
 80026d0:	fe00e800 	.word	0xfe00e800
 80026d4:	ffffbfff 	.word	0xffffbfff
 80026d8:	ffff7fff 	.word	0xffff7fff
 80026dc:	ffff0000 	.word	0xffff0000

080026e0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a27      	ldr	r2, [pc, #156]	@ (800278c <I2C_ITListenCplt+0xac>)
 80026ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2241      	movs	r2, #65	@ 0x41
 80026fa:	2120      	movs	r1, #32
 80026fc:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2242      	movs	r2, #66	@ 0x42
 8002702:	2100      	movs	r1, #0
 8002704:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	089b      	lsrs	r3, r3, #2
 8002710:	001a      	movs	r2, r3
 8002712:	2301      	movs	r3, #1
 8002714:	4013      	ands	r3, r2
 8002716:	d022      	beq.n	800275e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002722:	b2d2      	uxtb	r2, r2
 8002724:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272a:	1c5a      	adds	r2, r3, #1
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002734:	2b00      	cmp	r3, #0
 8002736:	d012      	beq.n	800275e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800273c:	3b01      	subs	r3, #1
 800273e:	b29a      	uxth	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002748:	b29b      	uxth	r3, r3
 800274a:	3b01      	subs	r3, #1
 800274c:	b29a      	uxth	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002756:	2204      	movs	r2, #4
 8002758:	431a      	orrs	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800275e:	4a0c      	ldr	r2, [pc, #48]	@ (8002790 <I2C_ITListenCplt+0xb0>)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	0011      	movs	r1, r2
 8002764:	0018      	movs	r0, r3
 8002766:	f000 fc33 	bl	8002fd0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2210      	movs	r2, #16
 8002770:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2240      	movs	r2, #64	@ 0x40
 8002776:	2100      	movs	r1, #0
 8002778:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	0018      	movs	r0, r3
 800277e:	f7ff fbe9 	bl	8001f54 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002782:	46c0      	nop			@ (mov r8, r8)
 8002784:	46bd      	mov	sp, r7
 8002786:	b002      	add	sp, #8
 8002788:	bd80      	pop	{r7, pc}
 800278a:	46c0      	nop			@ (mov r8, r8)
 800278c:	ffff0000 	.word	0xffff0000
 8002790:	00008003 	.word	0x00008003

08002794 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800279e:	200f      	movs	r0, #15
 80027a0:	183b      	adds	r3, r7, r0
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	2141      	movs	r1, #65	@ 0x41
 80027a6:	5c52      	ldrb	r2, [r2, r1]
 80027a8:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2242      	movs	r2, #66	@ 0x42
 80027ae:	2100      	movs	r1, #0
 80027b0:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a72      	ldr	r2, [pc, #456]	@ (8002980 <I2C_ITError+0x1ec>)
 80027b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	431a      	orrs	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80027ca:	183b      	adds	r3, r7, r0
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	2b28      	cmp	r3, #40	@ 0x28
 80027d0:	d007      	beq.n	80027e2 <I2C_ITError+0x4e>
 80027d2:	183b      	adds	r3, r7, r0
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	2b29      	cmp	r3, #41	@ 0x29
 80027d8:	d003      	beq.n	80027e2 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80027da:	183b      	adds	r3, r7, r0
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b2a      	cmp	r3, #42	@ 0x2a
 80027e0:	d10c      	bne.n	80027fc <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2103      	movs	r1, #3
 80027e6:	0018      	movs	r0, r3
 80027e8:	f000 fbf2 	bl	8002fd0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2241      	movs	r2, #65	@ 0x41
 80027f0:	2128      	movs	r1, #40	@ 0x28
 80027f2:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4a63      	ldr	r2, [pc, #396]	@ (8002984 <I2C_ITError+0x1f0>)
 80027f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80027fa:	e032      	b.n	8002862 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80027fc:	4a62      	ldr	r2, [pc, #392]	@ (8002988 <I2C_ITError+0x1f4>)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	0011      	movs	r1, r2
 8002802:	0018      	movs	r0, r3
 8002804:	f000 fbe4 	bl	8002fd0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	0018      	movs	r0, r3
 800280c:	f000 f8ed 	bl	80029ea <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2241      	movs	r2, #65	@ 0x41
 8002814:	5c9b      	ldrb	r3, [r3, r2]
 8002816:	b2db      	uxtb	r3, r3
 8002818:	2b60      	cmp	r3, #96	@ 0x60
 800281a:	d01f      	beq.n	800285c <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2241      	movs	r2, #65	@ 0x41
 8002820:	2120      	movs	r1, #32
 8002822:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	2220      	movs	r2, #32
 800282c:	4013      	ands	r3, r2
 800282e:	2b20      	cmp	r3, #32
 8002830:	d114      	bne.n	800285c <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	699b      	ldr	r3, [r3, #24]
 8002838:	2210      	movs	r2, #16
 800283a:	4013      	ands	r3, r2
 800283c:	2b10      	cmp	r3, #16
 800283e:	d109      	bne.n	8002854 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2210      	movs	r2, #16
 8002846:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284c:	2204      	movs	r2, #4
 800284e:	431a      	orrs	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2220      	movs	r2, #32
 800285a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002866:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800286c:	2b00      	cmp	r3, #0
 800286e:	d03b      	beq.n	80028e8 <I2C_ITError+0x154>
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	2b11      	cmp	r3, #17
 8002874:	d002      	beq.n	800287c <I2C_ITError+0xe8>
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	2b21      	cmp	r3, #33	@ 0x21
 800287a:	d135      	bne.n	80028e8 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	2380      	movs	r3, #128	@ 0x80
 8002884:	01db      	lsls	r3, r3, #7
 8002886:	401a      	ands	r2, r3
 8002888:	2380      	movs	r3, #128	@ 0x80
 800288a:	01db      	lsls	r3, r3, #7
 800288c:	429a      	cmp	r2, r3
 800288e:	d107      	bne.n	80028a0 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	493c      	ldr	r1, [pc, #240]	@ (800298c <I2C_ITError+0x1f8>)
 800289c:	400a      	ands	r2, r1
 800289e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028a4:	0018      	movs	r0, r3
 80028a6:	f7fe fe56 	bl	8001556 <HAL_DMA_GetState>
 80028aa:	0003      	movs	r3, r0
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d016      	beq.n	80028de <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028b4:	4a36      	ldr	r2, [pc, #216]	@ (8002990 <I2C_ITError+0x1fc>)
 80028b6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2240      	movs	r2, #64	@ 0x40
 80028bc:	2100      	movs	r1, #0
 80028be:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028c4:	0018      	movs	r0, r3
 80028c6:	f7fe fdff 	bl	80014c8 <HAL_DMA_Abort_IT>
 80028ca:	1e03      	subs	r3, r0, #0
 80028cc:	d051      	beq.n	8002972 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d8:	0018      	movs	r0, r3
 80028da:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80028dc:	e049      	b.n	8002972 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	0018      	movs	r0, r3
 80028e2:	f000 f859 	bl	8002998 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80028e6:	e044      	b.n	8002972 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d03b      	beq.n	8002968 <I2C_ITError+0x1d4>
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	2b12      	cmp	r3, #18
 80028f4:	d002      	beq.n	80028fc <I2C_ITError+0x168>
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	2b22      	cmp	r3, #34	@ 0x22
 80028fa:	d135      	bne.n	8002968 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	2380      	movs	r3, #128	@ 0x80
 8002904:	021b      	lsls	r3, r3, #8
 8002906:	401a      	ands	r2, r3
 8002908:	2380      	movs	r3, #128	@ 0x80
 800290a:	021b      	lsls	r3, r3, #8
 800290c:	429a      	cmp	r2, r3
 800290e:	d107      	bne.n	8002920 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	491e      	ldr	r1, [pc, #120]	@ (8002994 <I2C_ITError+0x200>)
 800291c:	400a      	ands	r2, r1
 800291e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002924:	0018      	movs	r0, r3
 8002926:	f7fe fe16 	bl	8001556 <HAL_DMA_GetState>
 800292a:	0003      	movs	r3, r0
 800292c:	2b01      	cmp	r3, #1
 800292e:	d016      	beq.n	800295e <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002934:	4a16      	ldr	r2, [pc, #88]	@ (8002990 <I2C_ITError+0x1fc>)
 8002936:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2240      	movs	r2, #64	@ 0x40
 800293c:	2100      	movs	r1, #0
 800293e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002944:	0018      	movs	r0, r3
 8002946:	f7fe fdbf 	bl	80014c8 <HAL_DMA_Abort_IT>
 800294a:	1e03      	subs	r3, r0, #0
 800294c:	d013      	beq.n	8002976 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002952:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002958:	0018      	movs	r0, r3
 800295a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800295c:	e00b      	b.n	8002976 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	0018      	movs	r0, r3
 8002962:	f000 f819 	bl	8002998 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002966:	e006      	b.n	8002976 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	0018      	movs	r0, r3
 800296c:	f000 f814 	bl	8002998 <I2C_TreatErrorCallback>
  }
}
 8002970:	e002      	b.n	8002978 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002972:	46c0      	nop			@ (mov r8, r8)
 8002974:	e000      	b.n	8002978 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002976:	46c0      	nop			@ (mov r8, r8)
}
 8002978:	46c0      	nop			@ (mov r8, r8)
 800297a:	46bd      	mov	sp, r7
 800297c:	b004      	add	sp, #16
 800297e:	bd80      	pop	{r7, pc}
 8002980:	ffff0000 	.word	0xffff0000
 8002984:	08001f85 	.word	0x08001f85
 8002988:	00008003 	.word	0x00008003
 800298c:	ffffbfff 	.word	0xffffbfff
 8002990:	08002a2f 	.word	0x08002a2f
 8002994:	ffff7fff 	.word	0xffff7fff

08002998 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2241      	movs	r2, #65	@ 0x41
 80029a4:	5c9b      	ldrb	r3, [r3, r2]
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b60      	cmp	r3, #96	@ 0x60
 80029aa:	d10f      	bne.n	80029cc <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2241      	movs	r2, #65	@ 0x41
 80029b0:	2120      	movs	r1, #32
 80029b2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2240      	movs	r2, #64	@ 0x40
 80029be:	2100      	movs	r1, #0
 80029c0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	0018      	movs	r0, r3
 80029c6:	f7ff fad5 	bl	8001f74 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80029ca:	e00a      	b.n	80029e2 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2240      	movs	r2, #64	@ 0x40
 80029d6:	2100      	movs	r1, #0
 80029d8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	0018      	movs	r0, r3
 80029de:	f7ff fac1 	bl	8001f64 <HAL_I2C_ErrorCallback>
}
 80029e2:	46c0      	nop			@ (mov r8, r8)
 80029e4:	46bd      	mov	sp, r7
 80029e6:	b002      	add	sp, #8
 80029e8:	bd80      	pop	{r7, pc}

080029ea <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b082      	sub	sp, #8
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	699b      	ldr	r3, [r3, #24]
 80029f8:	2202      	movs	r2, #2
 80029fa:	4013      	ands	r3, r2
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d103      	bne.n	8002a08 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2200      	movs	r2, #0
 8002a06:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	4013      	ands	r3, r2
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d007      	beq.n	8002a26 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	699a      	ldr	r2, [r3, #24]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2101      	movs	r1, #1
 8002a22:	430a      	orrs	r2, r1
 8002a24:	619a      	str	r2, [r3, #24]
  }
}
 8002a26:	46c0      	nop			@ (mov r8, r8)
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	b002      	add	sp, #8
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b084      	sub	sp, #16
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a3a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a48:	2200      	movs	r2, #0
 8002a4a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d003      	beq.n	8002a5c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a58:	2200      	movs	r2, #0
 8002a5a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f7ff ff9a 	bl	8002998 <I2C_TreatErrorCallback>
}
 8002a64:	46c0      	nop			@ (mov r8, r8)
 8002a66:	46bd      	mov	sp, r7
 8002a68:	b004      	add	sp, #16
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	603b      	str	r3, [r7, #0]
 8002a78:	1dfb      	adds	r3, r7, #7
 8002a7a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a7c:	e03a      	b.n	8002af4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a7e:	69ba      	ldr	r2, [r7, #24]
 8002a80:	6839      	ldr	r1, [r7, #0]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	0018      	movs	r0, r3
 8002a86:	f000 f971 	bl	8002d6c <I2C_IsErrorOccurred>
 8002a8a:	1e03      	subs	r3, r0, #0
 8002a8c:	d001      	beq.n	8002a92 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e040      	b.n	8002b14 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	3301      	adds	r3, #1
 8002a96:	d02d      	beq.n	8002af4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a98:	f7fe fb9a 	bl	80011d0 <HAL_GetTick>
 8002a9c:	0002      	movs	r2, r0
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d302      	bcc.n	8002aae <I2C_WaitOnFlagUntilTimeout+0x42>
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d122      	bne.n	8002af4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	68ba      	ldr	r2, [r7, #8]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	68ba      	ldr	r2, [r7, #8]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	425a      	negs	r2, r3
 8002abe:	4153      	adcs	r3, r2
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	001a      	movs	r2, r3
 8002ac4:	1dfb      	adds	r3, r7, #7
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d113      	bne.n	8002af4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	431a      	orrs	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2241      	movs	r2, #65	@ 0x41
 8002adc:	2120      	movs	r1, #32
 8002ade:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2242      	movs	r2, #66	@ 0x42
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2240      	movs	r2, #64	@ 0x40
 8002aec:	2100      	movs	r1, #0
 8002aee:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e00f      	b.n	8002b14 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	4013      	ands	r3, r2
 8002afe:	68ba      	ldr	r2, [r7, #8]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	425a      	negs	r2, r3
 8002b04:	4153      	adcs	r3, r2
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	001a      	movs	r2, r3
 8002b0a:	1dfb      	adds	r3, r7, #7
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d0b5      	beq.n	8002a7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	0018      	movs	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b004      	add	sp, #16
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b28:	e032      	b.n	8002b90 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	68b9      	ldr	r1, [r7, #8]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	0018      	movs	r0, r3
 8002b32:	f000 f91b 	bl	8002d6c <I2C_IsErrorOccurred>
 8002b36:	1e03      	subs	r3, r0, #0
 8002b38:	d001      	beq.n	8002b3e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e030      	b.n	8002ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	3301      	adds	r3, #1
 8002b42:	d025      	beq.n	8002b90 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b44:	f7fe fb44 	bl	80011d0 <HAL_GetTick>
 8002b48:	0002      	movs	r2, r0
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	68ba      	ldr	r2, [r7, #8]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d302      	bcc.n	8002b5a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d11a      	bne.n	8002b90 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	2202      	movs	r2, #2
 8002b62:	4013      	ands	r3, r2
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d013      	beq.n	8002b90 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6c:	2220      	movs	r2, #32
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2241      	movs	r2, #65	@ 0x41
 8002b78:	2120      	movs	r1, #32
 8002b7a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2242      	movs	r2, #66	@ 0x42
 8002b80:	2100      	movs	r1, #0
 8002b82:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2240      	movs	r2, #64	@ 0x40
 8002b88:	2100      	movs	r1, #0
 8002b8a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e007      	b.n	8002ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	699b      	ldr	r3, [r3, #24]
 8002b96:	2202      	movs	r2, #2
 8002b98:	4013      	ands	r3, r2
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d1c5      	bne.n	8002b2a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	0018      	movs	r0, r3
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	b004      	add	sp, #16
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bb4:	e02f      	b.n	8002c16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	68b9      	ldr	r1, [r7, #8]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f000 f8d5 	bl	8002d6c <I2C_IsErrorOccurred>
 8002bc2:	1e03      	subs	r3, r0, #0
 8002bc4:	d001      	beq.n	8002bca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e02d      	b.n	8002c26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bca:	f7fe fb01 	bl	80011d0 <HAL_GetTick>
 8002bce:	0002      	movs	r2, r0
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	68ba      	ldr	r2, [r7, #8]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d302      	bcc.n	8002be0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d11a      	bne.n	8002c16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	2220      	movs	r2, #32
 8002be8:	4013      	ands	r3, r2
 8002bea:	2b20      	cmp	r3, #32
 8002bec:	d013      	beq.n	8002c16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf2:	2220      	movs	r2, #32
 8002bf4:	431a      	orrs	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2241      	movs	r2, #65	@ 0x41
 8002bfe:	2120      	movs	r1, #32
 8002c00:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2242      	movs	r2, #66	@ 0x42
 8002c06:	2100      	movs	r1, #0
 8002c08:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2240      	movs	r2, #64	@ 0x40
 8002c0e:	2100      	movs	r1, #0
 8002c10:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e007      	b.n	8002c26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	4013      	ands	r3, r2
 8002c20:	2b20      	cmp	r3, #32
 8002c22:	d1c8      	bne.n	8002bb6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	0018      	movs	r0, r3
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	b004      	add	sp, #16
 8002c2c:	bd80      	pop	{r7, pc}
	...

08002c30 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b086      	sub	sp, #24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c3c:	2317      	movs	r3, #23
 8002c3e:	18fb      	adds	r3, r7, r3
 8002c40:	2200      	movs	r2, #0
 8002c42:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002c44:	e07b      	b.n	8002d3e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	68b9      	ldr	r1, [r7, #8]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	f000 f88d 	bl	8002d6c <I2C_IsErrorOccurred>
 8002c52:	1e03      	subs	r3, r0, #0
 8002c54:	d003      	beq.n	8002c5e <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8002c56:	2317      	movs	r3, #23
 8002c58:	18fb      	adds	r3, r7, r3
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	2220      	movs	r2, #32
 8002c66:	4013      	ands	r3, r2
 8002c68:	2b20      	cmp	r3, #32
 8002c6a:	d140      	bne.n	8002cee <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8002c6c:	2117      	movs	r1, #23
 8002c6e:	187b      	adds	r3, r7, r1
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d13b      	bne.n	8002cee <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	2204      	movs	r2, #4
 8002c7e:	4013      	ands	r3, r2
 8002c80:	2b04      	cmp	r3, #4
 8002c82:	d106      	bne.n	8002c92 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d002      	beq.n	8002c92 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002c8c:	187b      	adds	r3, r7, r1
 8002c8e:	2200      	movs	r2, #0
 8002c90:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	699b      	ldr	r3, [r3, #24]
 8002c98:	2210      	movs	r2, #16
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	2b10      	cmp	r3, #16
 8002c9e:	d123      	bne.n	8002ce8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2210      	movs	r2, #16
 8002ca6:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2204      	movs	r2, #4
 8002cac:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	685a      	ldr	r2, [r3, #4]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4929      	ldr	r1, [pc, #164]	@ (8002d68 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8002cc2:	400a      	ands	r2, r1
 8002cc4:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2241      	movs	r2, #65	@ 0x41
 8002cca:	2120      	movs	r1, #32
 8002ccc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2242      	movs	r2, #66	@ 0x42
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2240      	movs	r2, #64	@ 0x40
 8002cda:	2100      	movs	r1, #0
 8002cdc:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002cde:	2317      	movs	r3, #23
 8002ce0:	18fb      	adds	r3, r7, r3
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	701a      	strb	r2, [r3, #0]
 8002ce6:	e002      	b.n	8002cee <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002cee:	f7fe fa6f 	bl	80011d0 <HAL_GetTick>
 8002cf2:	0002      	movs	r2, r0
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d302      	bcc.n	8002d04 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d11c      	bne.n	8002d3e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8002d04:	2017      	movs	r0, #23
 8002d06:	183b      	adds	r3, r7, r0
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d117      	bne.n	8002d3e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	2204      	movs	r2, #4
 8002d16:	4013      	ands	r3, r2
 8002d18:	2b04      	cmp	r3, #4
 8002d1a:	d010      	beq.n	8002d3e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d20:	2220      	movs	r2, #32
 8002d22:	431a      	orrs	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2241      	movs	r2, #65	@ 0x41
 8002d2c:	2120      	movs	r1, #32
 8002d2e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2240      	movs	r2, #64	@ 0x40
 8002d34:	2100      	movs	r1, #0
 8002d36:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002d38:	183b      	adds	r3, r7, r0
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	2204      	movs	r2, #4
 8002d46:	4013      	ands	r3, r2
 8002d48:	2b04      	cmp	r3, #4
 8002d4a:	d005      	beq.n	8002d58 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8002d4c:	2317      	movs	r3, #23
 8002d4e:	18fb      	adds	r3, r7, r3
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d100      	bne.n	8002d58 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8002d56:	e776      	b.n	8002c46 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8002d58:	2317      	movs	r3, #23
 8002d5a:	18fb      	adds	r3, r7, r3
 8002d5c:	781b      	ldrb	r3, [r3, #0]
}
 8002d5e:	0018      	movs	r0, r3
 8002d60:	46bd      	mov	sp, r7
 8002d62:	b006      	add	sp, #24
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	46c0      	nop			@ (mov r8, r8)
 8002d68:	fe00e800 	.word	0xfe00e800

08002d6c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b08a      	sub	sp, #40	@ 0x28
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d78:	2327      	movs	r3, #39	@ 0x27
 8002d7a:	18fb      	adds	r3, r7, r3
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	2210      	movs	r2, #16
 8002d94:	4013      	ands	r3, r2
 8002d96:	d100      	bne.n	8002d9a <I2C_IsErrorOccurred+0x2e>
 8002d98:	e079      	b.n	8002e8e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2210      	movs	r2, #16
 8002da0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002da2:	e057      	b.n	8002e54 <I2C_IsErrorOccurred+0xe8>
 8002da4:	2227      	movs	r2, #39	@ 0x27
 8002da6:	18bb      	adds	r3, r7, r2
 8002da8:	18ba      	adds	r2, r7, r2
 8002daa:	7812      	ldrb	r2, [r2, #0]
 8002dac:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	3301      	adds	r3, #1
 8002db2:	d04f      	beq.n	8002e54 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002db4:	f7fe fa0c 	bl	80011d0 <HAL_GetTick>
 8002db8:	0002      	movs	r2, r0
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d302      	bcc.n	8002dca <I2C_IsErrorOccurred+0x5e>
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d144      	bne.n	8002e54 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	2380      	movs	r3, #128	@ 0x80
 8002dd2:	01db      	lsls	r3, r3, #7
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002dd8:	2013      	movs	r0, #19
 8002dda:	183b      	adds	r3, r7, r0
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	2142      	movs	r1, #66	@ 0x42
 8002de0:	5c52      	ldrb	r2, [r2, r1]
 8002de2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	699a      	ldr	r2, [r3, #24]
 8002dea:	2380      	movs	r3, #128	@ 0x80
 8002dec:	021b      	lsls	r3, r3, #8
 8002dee:	401a      	ands	r2, r3
 8002df0:	2380      	movs	r3, #128	@ 0x80
 8002df2:	021b      	lsls	r3, r3, #8
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d126      	bne.n	8002e46 <I2C_IsErrorOccurred+0xda>
 8002df8:	697a      	ldr	r2, [r7, #20]
 8002dfa:	2380      	movs	r3, #128	@ 0x80
 8002dfc:	01db      	lsls	r3, r3, #7
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d021      	beq.n	8002e46 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002e02:	183b      	adds	r3, r7, r0
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	2b20      	cmp	r3, #32
 8002e08:	d01d      	beq.n	8002e46 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2180      	movs	r1, #128	@ 0x80
 8002e16:	01c9      	lsls	r1, r1, #7
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e1c:	f7fe f9d8 	bl	80011d0 <HAL_GetTick>
 8002e20:	0003      	movs	r3, r0
 8002e22:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e24:	e00f      	b.n	8002e46 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e26:	f7fe f9d3 	bl	80011d0 <HAL_GetTick>
 8002e2a:	0002      	movs	r2, r0
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b19      	cmp	r3, #25
 8002e32:	d908      	bls.n	8002e46 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002e34:	6a3b      	ldr	r3, [r7, #32]
 8002e36:	2220      	movs	r2, #32
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002e3c:	2327      	movs	r3, #39	@ 0x27
 8002e3e:	18fb      	adds	r3, r7, r3
 8002e40:	2201      	movs	r2, #1
 8002e42:	701a      	strb	r2, [r3, #0]

              break;
 8002e44:	e006      	b.n	8002e54 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	2220      	movs	r2, #32
 8002e4e:	4013      	ands	r3, r2
 8002e50:	2b20      	cmp	r3, #32
 8002e52:	d1e8      	bne.n	8002e26 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	2220      	movs	r2, #32
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	2b20      	cmp	r3, #32
 8002e60:	d004      	beq.n	8002e6c <I2C_IsErrorOccurred+0x100>
 8002e62:	2327      	movs	r3, #39	@ 0x27
 8002e64:	18fb      	adds	r3, r7, r3
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d09b      	beq.n	8002da4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002e6c:	2327      	movs	r3, #39	@ 0x27
 8002e6e:	18fb      	adds	r3, r7, r3
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d103      	bne.n	8002e7e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e7e:	6a3b      	ldr	r3, [r7, #32]
 8002e80:	2204      	movs	r2, #4
 8002e82:	4313      	orrs	r3, r2
 8002e84:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002e86:	2327      	movs	r3, #39	@ 0x27
 8002e88:	18fb      	adds	r3, r7, r3
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	2380      	movs	r3, #128	@ 0x80
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	d00c      	beq.n	8002eba <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002ea0:	6a3b      	ldr	r3, [r7, #32]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2280      	movs	r2, #128	@ 0x80
 8002eae:	0052      	lsls	r2, r2, #1
 8002eb0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002eb2:	2327      	movs	r3, #39	@ 0x27
 8002eb4:	18fb      	adds	r3, r7, r3
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	2380      	movs	r3, #128	@ 0x80
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	d00c      	beq.n	8002ede <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002ec4:	6a3b      	ldr	r3, [r7, #32]
 8002ec6:	2208      	movs	r2, #8
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2280      	movs	r2, #128	@ 0x80
 8002ed2:	00d2      	lsls	r2, r2, #3
 8002ed4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ed6:	2327      	movs	r3, #39	@ 0x27
 8002ed8:	18fb      	adds	r3, r7, r3
 8002eda:	2201      	movs	r2, #1
 8002edc:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	2380      	movs	r3, #128	@ 0x80
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d00c      	beq.n	8002f02 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002ee8:	6a3b      	ldr	r3, [r7, #32]
 8002eea:	2202      	movs	r2, #2
 8002eec:	4313      	orrs	r3, r2
 8002eee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2280      	movs	r2, #128	@ 0x80
 8002ef6:	0092      	lsls	r2, r2, #2
 8002ef8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002efa:	2327      	movs	r3, #39	@ 0x27
 8002efc:	18fb      	adds	r3, r7, r3
 8002efe:	2201      	movs	r2, #1
 8002f00:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002f02:	2327      	movs	r3, #39	@ 0x27
 8002f04:	18fb      	adds	r3, r7, r3
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d01d      	beq.n	8002f48 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f7ff fd6b 	bl	80029ea <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	685a      	ldr	r2, [r3, #4]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	490e      	ldr	r1, [pc, #56]	@ (8002f58 <I2C_IsErrorOccurred+0x1ec>)
 8002f20:	400a      	ands	r2, r1
 8002f22:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f28:	6a3b      	ldr	r3, [r7, #32]
 8002f2a:	431a      	orrs	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2241      	movs	r2, #65	@ 0x41
 8002f34:	2120      	movs	r1, #32
 8002f36:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2242      	movs	r2, #66	@ 0x42
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2240      	movs	r2, #64	@ 0x40
 8002f44:	2100      	movs	r1, #0
 8002f46:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002f48:	2327      	movs	r3, #39	@ 0x27
 8002f4a:	18fb      	adds	r3, r7, r3
 8002f4c:	781b      	ldrb	r3, [r3, #0]
}
 8002f4e:	0018      	movs	r0, r3
 8002f50:	46bd      	mov	sp, r7
 8002f52:	b00a      	add	sp, #40	@ 0x28
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	46c0      	nop			@ (mov r8, r8)
 8002f58:	fe00e800 	.word	0xfe00e800

08002f5c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002f5c:	b590      	push	{r4, r7, lr}
 8002f5e:	b087      	sub	sp, #28
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	0008      	movs	r0, r1
 8002f66:	0011      	movs	r1, r2
 8002f68:	607b      	str	r3, [r7, #4]
 8002f6a:	240a      	movs	r4, #10
 8002f6c:	193b      	adds	r3, r7, r4
 8002f6e:	1c02      	adds	r2, r0, #0
 8002f70:	801a      	strh	r2, [r3, #0]
 8002f72:	2009      	movs	r0, #9
 8002f74:	183b      	adds	r3, r7, r0
 8002f76:	1c0a      	adds	r2, r1, #0
 8002f78:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f7a:	193b      	adds	r3, r7, r4
 8002f7c:	881b      	ldrh	r3, [r3, #0]
 8002f7e:	059b      	lsls	r3, r3, #22
 8002f80:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f82:	183b      	adds	r3, r7, r0
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	0419      	lsls	r1, r3, #16
 8002f88:	23ff      	movs	r3, #255	@ 0xff
 8002f8a:	041b      	lsls	r3, r3, #16
 8002f8c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f8e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f96:	4313      	orrs	r3, r2
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	085b      	lsrs	r3, r3, #1
 8002f9c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fa6:	0d51      	lsrs	r1, r2, #21
 8002fa8:	2280      	movs	r2, #128	@ 0x80
 8002faa:	00d2      	lsls	r2, r2, #3
 8002fac:	400a      	ands	r2, r1
 8002fae:	4907      	ldr	r1, [pc, #28]	@ (8002fcc <I2C_TransferConfig+0x70>)
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	43d2      	mvns	r2, r2
 8002fb4:	401a      	ands	r2, r3
 8002fb6:	0011      	movs	r1, r2
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	697a      	ldr	r2, [r7, #20]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002fc2:	46c0      	nop			@ (mov r8, r8)
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	b007      	add	sp, #28
 8002fc8:	bd90      	pop	{r4, r7, pc}
 8002fca:	46c0      	nop			@ (mov r8, r8)
 8002fcc:	03ff63ff 	.word	0x03ff63ff

08002fd0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	000a      	movs	r2, r1
 8002fda:	1cbb      	adds	r3, r7, #2
 8002fdc:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002fe2:	1cbb      	adds	r3, r7, #2
 8002fe4:	881b      	ldrh	r3, [r3, #0]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	4013      	ands	r3, r2
 8002fea:	d010      	beq.n	800300e <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2242      	movs	r2, #66	@ 0x42
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2241      	movs	r2, #65	@ 0x41
 8002ff8:	5c9b      	ldrb	r3, [r3, r2]
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	001a      	movs	r2, r3
 8002ffe:	2328      	movs	r3, #40	@ 0x28
 8003000:	4013      	ands	r3, r2
 8003002:	2b28      	cmp	r3, #40	@ 0x28
 8003004:	d003      	beq.n	800300e <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	22b0      	movs	r2, #176	@ 0xb0
 800300a:	4313      	orrs	r3, r2
 800300c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800300e:	1cbb      	adds	r3, r7, #2
 8003010:	881b      	ldrh	r3, [r3, #0]
 8003012:	2202      	movs	r2, #2
 8003014:	4013      	ands	r3, r2
 8003016:	d010      	beq.n	800303a <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2244      	movs	r2, #68	@ 0x44
 800301c:	4313      	orrs	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2241      	movs	r2, #65	@ 0x41
 8003024:	5c9b      	ldrb	r3, [r3, r2]
 8003026:	b2db      	uxtb	r3, r3
 8003028:	001a      	movs	r2, r3
 800302a:	2328      	movs	r3, #40	@ 0x28
 800302c:	4013      	ands	r3, r2
 800302e:	2b28      	cmp	r3, #40	@ 0x28
 8003030:	d003      	beq.n	800303a <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	22b0      	movs	r2, #176	@ 0xb0
 8003036:	4313      	orrs	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800303a:	1cbb      	adds	r3, r7, #2
 800303c:	2200      	movs	r2, #0
 800303e:	5e9b      	ldrsh	r3, [r3, r2]
 8003040:	2b00      	cmp	r3, #0
 8003042:	da03      	bge.n	800304c <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	22b8      	movs	r2, #184	@ 0xb8
 8003048:	4313      	orrs	r3, r2
 800304a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800304c:	1cbb      	adds	r3, r7, #2
 800304e:	881b      	ldrh	r3, [r3, #0]
 8003050:	2b10      	cmp	r3, #16
 8003052:	d103      	bne.n	800305c <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2290      	movs	r2, #144	@ 0x90
 8003058:	4313      	orrs	r3, r2
 800305a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800305c:	1cbb      	adds	r3, r7, #2
 800305e:	881b      	ldrh	r3, [r3, #0]
 8003060:	2b20      	cmp	r3, #32
 8003062:	d103      	bne.n	800306c <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2220      	movs	r2, #32
 8003068:	4313      	orrs	r3, r2
 800306a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800306c:	1cbb      	adds	r3, r7, #2
 800306e:	881b      	ldrh	r3, [r3, #0]
 8003070:	2b40      	cmp	r3, #64	@ 0x40
 8003072:	d103      	bne.n	800307c <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2240      	movs	r2, #64	@ 0x40
 8003078:	4313      	orrs	r3, r2
 800307a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	43d9      	mvns	r1, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	400a      	ands	r2, r1
 800308c:	601a      	str	r2, [r3, #0]
}
 800308e:	46c0      	nop			@ (mov r8, r8)
 8003090:	46bd      	mov	sp, r7
 8003092:	b004      	add	sp, #16
 8003094:	bd80      	pop	{r7, pc}
	...

08003098 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2241      	movs	r2, #65	@ 0x41
 80030a6:	5c9b      	ldrb	r3, [r3, r2]
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b20      	cmp	r3, #32
 80030ac:	d138      	bne.n	8003120 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2240      	movs	r2, #64	@ 0x40
 80030b2:	5c9b      	ldrb	r3, [r3, r2]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d101      	bne.n	80030bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80030b8:	2302      	movs	r3, #2
 80030ba:	e032      	b.n	8003122 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2240      	movs	r2, #64	@ 0x40
 80030c0:	2101      	movs	r1, #1
 80030c2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2241      	movs	r2, #65	@ 0x41
 80030c8:	2124      	movs	r1, #36	@ 0x24
 80030ca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2101      	movs	r1, #1
 80030d8:	438a      	bics	r2, r1
 80030da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4911      	ldr	r1, [pc, #68]	@ (800312c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80030e8:	400a      	ands	r2, r1
 80030ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6819      	ldr	r1, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2101      	movs	r1, #1
 8003108:	430a      	orrs	r2, r1
 800310a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2241      	movs	r2, #65	@ 0x41
 8003110:	2120      	movs	r1, #32
 8003112:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2240      	movs	r2, #64	@ 0x40
 8003118:	2100      	movs	r1, #0
 800311a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800311c:	2300      	movs	r3, #0
 800311e:	e000      	b.n	8003122 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003120:	2302      	movs	r3, #2
  }
}
 8003122:	0018      	movs	r0, r3
 8003124:	46bd      	mov	sp, r7
 8003126:	b002      	add	sp, #8
 8003128:	bd80      	pop	{r7, pc}
 800312a:	46c0      	nop			@ (mov r8, r8)
 800312c:	ffffefff 	.word	0xffffefff

08003130 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2241      	movs	r2, #65	@ 0x41
 800313e:	5c9b      	ldrb	r3, [r3, r2]
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b20      	cmp	r3, #32
 8003144:	d139      	bne.n	80031ba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2240      	movs	r2, #64	@ 0x40
 800314a:	5c9b      	ldrb	r3, [r3, r2]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003150:	2302      	movs	r3, #2
 8003152:	e033      	b.n	80031bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2240      	movs	r2, #64	@ 0x40
 8003158:	2101      	movs	r1, #1
 800315a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2241      	movs	r2, #65	@ 0x41
 8003160:	2124      	movs	r1, #36	@ 0x24
 8003162:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2101      	movs	r1, #1
 8003170:	438a      	bics	r2, r1
 8003172:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	4a11      	ldr	r2, [pc, #68]	@ (80031c4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003180:	4013      	ands	r3, r2
 8003182:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	021b      	lsls	r3, r3, #8
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	4313      	orrs	r3, r2
 800318c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2101      	movs	r1, #1
 80031a2:	430a      	orrs	r2, r1
 80031a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2241      	movs	r2, #65	@ 0x41
 80031aa:	2120      	movs	r1, #32
 80031ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2240      	movs	r2, #64	@ 0x40
 80031b2:	2100      	movs	r1, #0
 80031b4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80031b6:	2300      	movs	r3, #0
 80031b8:	e000      	b.n	80031bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80031ba:	2302      	movs	r3, #2
  }
}
 80031bc:	0018      	movs	r0, r3
 80031be:	46bd      	mov	sp, r7
 80031c0:	b004      	add	sp, #16
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	fffff0ff 	.word	0xfffff0ff

080031c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031c8:	b5b0      	push	{r4, r5, r7, lr}
 80031ca:	b08a      	sub	sp, #40	@ 0x28
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d102      	bne.n	80031dc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	f000 fbbf 	bl	800395a <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031dc:	4bc9      	ldr	r3, [pc, #804]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	220c      	movs	r2, #12
 80031e2:	4013      	ands	r3, r2
 80031e4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031e6:	4bc7      	ldr	r3, [pc, #796]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 80031e8:	68da      	ldr	r2, [r3, #12]
 80031ea:	2380      	movs	r3, #128	@ 0x80
 80031ec:	025b      	lsls	r3, r3, #9
 80031ee:	4013      	ands	r3, r2
 80031f0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2201      	movs	r2, #1
 80031f8:	4013      	ands	r3, r2
 80031fa:	d100      	bne.n	80031fe <HAL_RCC_OscConfig+0x36>
 80031fc:	e07e      	b.n	80032fc <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	2b08      	cmp	r3, #8
 8003202:	d007      	beq.n	8003214 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	2b0c      	cmp	r3, #12
 8003208:	d112      	bne.n	8003230 <HAL_RCC_OscConfig+0x68>
 800320a:	69ba      	ldr	r2, [r7, #24]
 800320c:	2380      	movs	r3, #128	@ 0x80
 800320e:	025b      	lsls	r3, r3, #9
 8003210:	429a      	cmp	r2, r3
 8003212:	d10d      	bne.n	8003230 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003214:	4bbb      	ldr	r3, [pc, #748]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	2380      	movs	r3, #128	@ 0x80
 800321a:	029b      	lsls	r3, r3, #10
 800321c:	4013      	ands	r3, r2
 800321e:	d100      	bne.n	8003222 <HAL_RCC_OscConfig+0x5a>
 8003220:	e06b      	b.n	80032fa <HAL_RCC_OscConfig+0x132>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d167      	bne.n	80032fa <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	f000 fb95 	bl	800395a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	2380      	movs	r3, #128	@ 0x80
 8003236:	025b      	lsls	r3, r3, #9
 8003238:	429a      	cmp	r2, r3
 800323a:	d107      	bne.n	800324c <HAL_RCC_OscConfig+0x84>
 800323c:	4bb1      	ldr	r3, [pc, #708]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4bb0      	ldr	r3, [pc, #704]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003242:	2180      	movs	r1, #128	@ 0x80
 8003244:	0249      	lsls	r1, r1, #9
 8003246:	430a      	orrs	r2, r1
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	e027      	b.n	800329c <HAL_RCC_OscConfig+0xd4>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	23a0      	movs	r3, #160	@ 0xa0
 8003252:	02db      	lsls	r3, r3, #11
 8003254:	429a      	cmp	r2, r3
 8003256:	d10e      	bne.n	8003276 <HAL_RCC_OscConfig+0xae>
 8003258:	4baa      	ldr	r3, [pc, #680]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	4ba9      	ldr	r3, [pc, #676]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 800325e:	2180      	movs	r1, #128	@ 0x80
 8003260:	02c9      	lsls	r1, r1, #11
 8003262:	430a      	orrs	r2, r1
 8003264:	601a      	str	r2, [r3, #0]
 8003266:	4ba7      	ldr	r3, [pc, #668]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	4ba6      	ldr	r3, [pc, #664]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 800326c:	2180      	movs	r1, #128	@ 0x80
 800326e:	0249      	lsls	r1, r1, #9
 8003270:	430a      	orrs	r2, r1
 8003272:	601a      	str	r2, [r3, #0]
 8003274:	e012      	b.n	800329c <HAL_RCC_OscConfig+0xd4>
 8003276:	4ba3      	ldr	r3, [pc, #652]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	4ba2      	ldr	r3, [pc, #648]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 800327c:	49a2      	ldr	r1, [pc, #648]	@ (8003508 <HAL_RCC_OscConfig+0x340>)
 800327e:	400a      	ands	r2, r1
 8003280:	601a      	str	r2, [r3, #0]
 8003282:	4ba0      	ldr	r3, [pc, #640]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	2380      	movs	r3, #128	@ 0x80
 8003288:	025b      	lsls	r3, r3, #9
 800328a:	4013      	ands	r3, r2
 800328c:	60fb      	str	r3, [r7, #12]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	4b9c      	ldr	r3, [pc, #624]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	4b9b      	ldr	r3, [pc, #620]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003296:	499d      	ldr	r1, [pc, #628]	@ (800350c <HAL_RCC_OscConfig+0x344>)
 8003298:	400a      	ands	r2, r1
 800329a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d015      	beq.n	80032d0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a4:	f7fd ff94 	bl	80011d0 <HAL_GetTick>
 80032a8:	0003      	movs	r3, r0
 80032aa:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80032ac:	e009      	b.n	80032c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032ae:	f7fd ff8f 	bl	80011d0 <HAL_GetTick>
 80032b2:	0002      	movs	r2, r0
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	2b64      	cmp	r3, #100	@ 0x64
 80032ba:	d902      	bls.n	80032c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	f000 fb4c 	bl	800395a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80032c2:	4b90      	ldr	r3, [pc, #576]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	2380      	movs	r3, #128	@ 0x80
 80032c8:	029b      	lsls	r3, r3, #10
 80032ca:	4013      	ands	r3, r2
 80032cc:	d0ef      	beq.n	80032ae <HAL_RCC_OscConfig+0xe6>
 80032ce:	e015      	b.n	80032fc <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d0:	f7fd ff7e 	bl	80011d0 <HAL_GetTick>
 80032d4:	0003      	movs	r3, r0
 80032d6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80032d8:	e008      	b.n	80032ec <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032da:	f7fd ff79 	bl	80011d0 <HAL_GetTick>
 80032de:	0002      	movs	r2, r0
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b64      	cmp	r3, #100	@ 0x64
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e336      	b.n	800395a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80032ec:	4b85      	ldr	r3, [pc, #532]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	2380      	movs	r3, #128	@ 0x80
 80032f2:	029b      	lsls	r3, r3, #10
 80032f4:	4013      	ands	r3, r2
 80032f6:	d1f0      	bne.n	80032da <HAL_RCC_OscConfig+0x112>
 80032f8:	e000      	b.n	80032fc <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032fa:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2202      	movs	r2, #2
 8003302:	4013      	ands	r3, r2
 8003304:	d100      	bne.n	8003308 <HAL_RCC_OscConfig+0x140>
 8003306:	e099      	b.n	800343c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800330e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003310:	2220      	movs	r2, #32
 8003312:	4013      	ands	r3, r2
 8003314:	d009      	beq.n	800332a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003316:	4b7b      	ldr	r3, [pc, #492]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	4b7a      	ldr	r3, [pc, #488]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 800331c:	2120      	movs	r1, #32
 800331e:	430a      	orrs	r2, r1
 8003320:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003324:	2220      	movs	r2, #32
 8003326:	4393      	bics	r3, r2
 8003328:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	2b04      	cmp	r3, #4
 800332e:	d005      	beq.n	800333c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	2b0c      	cmp	r3, #12
 8003334:	d13e      	bne.n	80033b4 <HAL_RCC_OscConfig+0x1ec>
 8003336:	69bb      	ldr	r3, [r7, #24]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d13b      	bne.n	80033b4 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800333c:	4b71      	ldr	r3, [pc, #452]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2204      	movs	r2, #4
 8003342:	4013      	ands	r3, r2
 8003344:	d004      	beq.n	8003350 <HAL_RCC_OscConfig+0x188>
 8003346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e304      	b.n	800395a <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003350:	4b6c      	ldr	r3, [pc, #432]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	4a6e      	ldr	r2, [pc, #440]	@ (8003510 <HAL_RCC_OscConfig+0x348>)
 8003356:	4013      	ands	r3, r2
 8003358:	0019      	movs	r1, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	021a      	lsls	r2, r3, #8
 8003360:	4b68      	ldr	r3, [pc, #416]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003362:	430a      	orrs	r2, r1
 8003364:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003366:	4b67      	ldr	r3, [pc, #412]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2209      	movs	r2, #9
 800336c:	4393      	bics	r3, r2
 800336e:	0019      	movs	r1, r3
 8003370:	4b64      	ldr	r3, [pc, #400]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003374:	430a      	orrs	r2, r1
 8003376:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003378:	f000 fc42 	bl	8003c00 <HAL_RCC_GetSysClockFreq>
 800337c:	0001      	movs	r1, r0
 800337e:	4b61      	ldr	r3, [pc, #388]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	091b      	lsrs	r3, r3, #4
 8003384:	220f      	movs	r2, #15
 8003386:	4013      	ands	r3, r2
 8003388:	4a62      	ldr	r2, [pc, #392]	@ (8003514 <HAL_RCC_OscConfig+0x34c>)
 800338a:	5cd3      	ldrb	r3, [r2, r3]
 800338c:	000a      	movs	r2, r1
 800338e:	40da      	lsrs	r2, r3
 8003390:	4b61      	ldr	r3, [pc, #388]	@ (8003518 <HAL_RCC_OscConfig+0x350>)
 8003392:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003394:	4b61      	ldr	r3, [pc, #388]	@ (800351c <HAL_RCC_OscConfig+0x354>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2513      	movs	r5, #19
 800339a:	197c      	adds	r4, r7, r5
 800339c:	0018      	movs	r0, r3
 800339e:	f7fd fed1 	bl	8001144 <HAL_InitTick>
 80033a2:	0003      	movs	r3, r0
 80033a4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80033a6:	197b      	adds	r3, r7, r5
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d046      	beq.n	800343c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80033ae:	197b      	adds	r3, r7, r5
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	e2d2      	b.n	800395a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80033b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d027      	beq.n	800340a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80033ba:	4b52      	ldr	r3, [pc, #328]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2209      	movs	r2, #9
 80033c0:	4393      	bics	r3, r2
 80033c2:	0019      	movs	r1, r3
 80033c4:	4b4f      	ldr	r3, [pc, #316]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 80033c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033c8:	430a      	orrs	r2, r1
 80033ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033cc:	f7fd ff00 	bl	80011d0 <HAL_GetTick>
 80033d0:	0003      	movs	r3, r0
 80033d2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80033d4:	e008      	b.n	80033e8 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033d6:	f7fd fefb 	bl	80011d0 <HAL_GetTick>
 80033da:	0002      	movs	r2, r0
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e2b8      	b.n	800395a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80033e8:	4b46      	ldr	r3, [pc, #280]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2204      	movs	r2, #4
 80033ee:	4013      	ands	r3, r2
 80033f0:	d0f1      	beq.n	80033d6 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f2:	4b44      	ldr	r3, [pc, #272]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	4a46      	ldr	r2, [pc, #280]	@ (8003510 <HAL_RCC_OscConfig+0x348>)
 80033f8:	4013      	ands	r3, r2
 80033fa:	0019      	movs	r1, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	021a      	lsls	r2, r3, #8
 8003402:	4b40      	ldr	r3, [pc, #256]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003404:	430a      	orrs	r2, r1
 8003406:	605a      	str	r2, [r3, #4]
 8003408:	e018      	b.n	800343c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800340a:	4b3e      	ldr	r3, [pc, #248]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	4b3d      	ldr	r3, [pc, #244]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003410:	2101      	movs	r1, #1
 8003412:	438a      	bics	r2, r1
 8003414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003416:	f7fd fedb 	bl	80011d0 <HAL_GetTick>
 800341a:	0003      	movs	r3, r0
 800341c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800341e:	e008      	b.n	8003432 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003420:	f7fd fed6 	bl	80011d0 <HAL_GetTick>
 8003424:	0002      	movs	r2, r0
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d901      	bls.n	8003432 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e293      	b.n	800395a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003432:	4b34      	ldr	r3, [pc, #208]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2204      	movs	r2, #4
 8003438:	4013      	ands	r3, r2
 800343a:	d1f1      	bne.n	8003420 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2210      	movs	r2, #16
 8003442:	4013      	ands	r3, r2
 8003444:	d100      	bne.n	8003448 <HAL_RCC_OscConfig+0x280>
 8003446:	e0a2      	b.n	800358e <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d140      	bne.n	80034d0 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800344e:	4b2d      	ldr	r3, [pc, #180]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	2380      	movs	r3, #128	@ 0x80
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	4013      	ands	r3, r2
 8003458:	d005      	beq.n	8003466 <HAL_RCC_OscConfig+0x29e>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e279      	b.n	800395a <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003466:	4b27      	ldr	r3, [pc, #156]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	4a2d      	ldr	r2, [pc, #180]	@ (8003520 <HAL_RCC_OscConfig+0x358>)
 800346c:	4013      	ands	r3, r2
 800346e:	0019      	movs	r1, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003474:	4b23      	ldr	r3, [pc, #140]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 8003476:	430a      	orrs	r2, r1
 8003478:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800347a:	4b22      	ldr	r3, [pc, #136]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	021b      	lsls	r3, r3, #8
 8003480:	0a19      	lsrs	r1, r3, #8
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a1b      	ldr	r3, [r3, #32]
 8003486:	061a      	lsls	r2, r3, #24
 8003488:	4b1e      	ldr	r3, [pc, #120]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 800348a:	430a      	orrs	r2, r1
 800348c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003492:	0b5b      	lsrs	r3, r3, #13
 8003494:	3301      	adds	r3, #1
 8003496:	2280      	movs	r2, #128	@ 0x80
 8003498:	0212      	lsls	r2, r2, #8
 800349a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800349c:	4b19      	ldr	r3, [pc, #100]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	091b      	lsrs	r3, r3, #4
 80034a2:	210f      	movs	r1, #15
 80034a4:	400b      	ands	r3, r1
 80034a6:	491b      	ldr	r1, [pc, #108]	@ (8003514 <HAL_RCC_OscConfig+0x34c>)
 80034a8:	5ccb      	ldrb	r3, [r1, r3]
 80034aa:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80034ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003518 <HAL_RCC_OscConfig+0x350>)
 80034ae:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80034b0:	4b1a      	ldr	r3, [pc, #104]	@ (800351c <HAL_RCC_OscConfig+0x354>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2513      	movs	r5, #19
 80034b6:	197c      	adds	r4, r7, r5
 80034b8:	0018      	movs	r0, r3
 80034ba:	f7fd fe43 	bl	8001144 <HAL_InitTick>
 80034be:	0003      	movs	r3, r0
 80034c0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80034c2:	197b      	adds	r3, r7, r5
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d061      	beq.n	800358e <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80034ca:	197b      	adds	r3, r7, r5
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	e244      	b.n	800395a <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	69db      	ldr	r3, [r3, #28]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d040      	beq.n	800355a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80034d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	4b09      	ldr	r3, [pc, #36]	@ (8003504 <HAL_RCC_OscConfig+0x33c>)
 80034de:	2180      	movs	r1, #128	@ 0x80
 80034e0:	0049      	lsls	r1, r1, #1
 80034e2:	430a      	orrs	r2, r1
 80034e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e6:	f7fd fe73 	bl	80011d0 <HAL_GetTick>
 80034ea:	0003      	movs	r3, r0
 80034ec:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80034ee:	e019      	b.n	8003524 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034f0:	f7fd fe6e 	bl	80011d0 <HAL_GetTick>
 80034f4:	0002      	movs	r2, r0
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d912      	bls.n	8003524 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e22b      	b.n	800395a <HAL_RCC_OscConfig+0x792>
 8003502:	46c0      	nop			@ (mov r8, r8)
 8003504:	40021000 	.word	0x40021000
 8003508:	fffeffff 	.word	0xfffeffff
 800350c:	fffbffff 	.word	0xfffbffff
 8003510:	ffffe0ff 	.word	0xffffe0ff
 8003514:	080055b8 	.word	0x080055b8
 8003518:	20000000 	.word	0x20000000
 800351c:	20000004 	.word	0x20000004
 8003520:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003524:	4bca      	ldr	r3, [pc, #808]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	2380      	movs	r3, #128	@ 0x80
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	4013      	ands	r3, r2
 800352e:	d0df      	beq.n	80034f0 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003530:	4bc7      	ldr	r3, [pc, #796]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	4ac7      	ldr	r2, [pc, #796]	@ (8003854 <HAL_RCC_OscConfig+0x68c>)
 8003536:	4013      	ands	r3, r2
 8003538:	0019      	movs	r1, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800353e:	4bc4      	ldr	r3, [pc, #784]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003540:	430a      	orrs	r2, r1
 8003542:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003544:	4bc2      	ldr	r3, [pc, #776]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	021b      	lsls	r3, r3, #8
 800354a:	0a19      	lsrs	r1, r3, #8
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	061a      	lsls	r2, r3, #24
 8003552:	4bbf      	ldr	r3, [pc, #764]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003554:	430a      	orrs	r2, r1
 8003556:	605a      	str	r2, [r3, #4]
 8003558:	e019      	b.n	800358e <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800355a:	4bbd      	ldr	r3, [pc, #756]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	4bbc      	ldr	r3, [pc, #752]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003560:	49bd      	ldr	r1, [pc, #756]	@ (8003858 <HAL_RCC_OscConfig+0x690>)
 8003562:	400a      	ands	r2, r1
 8003564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003566:	f7fd fe33 	bl	80011d0 <HAL_GetTick>
 800356a:	0003      	movs	r3, r0
 800356c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003570:	f7fd fe2e 	bl	80011d0 <HAL_GetTick>
 8003574:	0002      	movs	r2, r0
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b02      	cmp	r3, #2
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e1eb      	b.n	800395a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003582:	4bb3      	ldr	r3, [pc, #716]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	2380      	movs	r3, #128	@ 0x80
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	4013      	ands	r3, r2
 800358c:	d1f0      	bne.n	8003570 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2208      	movs	r2, #8
 8003594:	4013      	ands	r3, r2
 8003596:	d036      	beq.n	8003606 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	695b      	ldr	r3, [r3, #20]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d019      	beq.n	80035d4 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035a0:	4bab      	ldr	r3, [pc, #684]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80035a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80035a4:	4baa      	ldr	r3, [pc, #680]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80035a6:	2101      	movs	r1, #1
 80035a8:	430a      	orrs	r2, r1
 80035aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ac:	f7fd fe10 	bl	80011d0 <HAL_GetTick>
 80035b0:	0003      	movs	r3, r0
 80035b2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80035b4:	e008      	b.n	80035c8 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035b6:	f7fd fe0b 	bl	80011d0 <HAL_GetTick>
 80035ba:	0002      	movs	r2, r0
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d901      	bls.n	80035c8 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e1c8      	b.n	800395a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80035c8:	4ba1      	ldr	r3, [pc, #644]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80035ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035cc:	2202      	movs	r2, #2
 80035ce:	4013      	ands	r3, r2
 80035d0:	d0f1      	beq.n	80035b6 <HAL_RCC_OscConfig+0x3ee>
 80035d2:	e018      	b.n	8003606 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035d4:	4b9e      	ldr	r3, [pc, #632]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80035d6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80035d8:	4b9d      	ldr	r3, [pc, #628]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80035da:	2101      	movs	r1, #1
 80035dc:	438a      	bics	r2, r1
 80035de:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e0:	f7fd fdf6 	bl	80011d0 <HAL_GetTick>
 80035e4:	0003      	movs	r3, r0
 80035e6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035e8:	e008      	b.n	80035fc <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035ea:	f7fd fdf1 	bl	80011d0 <HAL_GetTick>
 80035ee:	0002      	movs	r2, r0
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d901      	bls.n	80035fc <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e1ae      	b.n	800395a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035fc:	4b94      	ldr	r3, [pc, #592]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80035fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003600:	2202      	movs	r2, #2
 8003602:	4013      	ands	r3, r2
 8003604:	d1f1      	bne.n	80035ea <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2204      	movs	r2, #4
 800360c:	4013      	ands	r3, r2
 800360e:	d100      	bne.n	8003612 <HAL_RCC_OscConfig+0x44a>
 8003610:	e0ae      	b.n	8003770 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003612:	2023      	movs	r0, #35	@ 0x23
 8003614:	183b      	adds	r3, r7, r0
 8003616:	2200      	movs	r2, #0
 8003618:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800361a:	4b8d      	ldr	r3, [pc, #564]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 800361c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800361e:	2380      	movs	r3, #128	@ 0x80
 8003620:	055b      	lsls	r3, r3, #21
 8003622:	4013      	ands	r3, r2
 8003624:	d109      	bne.n	800363a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003626:	4b8a      	ldr	r3, [pc, #552]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003628:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800362a:	4b89      	ldr	r3, [pc, #548]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 800362c:	2180      	movs	r1, #128	@ 0x80
 800362e:	0549      	lsls	r1, r1, #21
 8003630:	430a      	orrs	r2, r1
 8003632:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003634:	183b      	adds	r3, r7, r0
 8003636:	2201      	movs	r2, #1
 8003638:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800363a:	4b88      	ldr	r3, [pc, #544]	@ (800385c <HAL_RCC_OscConfig+0x694>)
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	2380      	movs	r3, #128	@ 0x80
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	4013      	ands	r3, r2
 8003644:	d11a      	bne.n	800367c <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003646:	4b85      	ldr	r3, [pc, #532]	@ (800385c <HAL_RCC_OscConfig+0x694>)
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	4b84      	ldr	r3, [pc, #528]	@ (800385c <HAL_RCC_OscConfig+0x694>)
 800364c:	2180      	movs	r1, #128	@ 0x80
 800364e:	0049      	lsls	r1, r1, #1
 8003650:	430a      	orrs	r2, r1
 8003652:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003654:	f7fd fdbc 	bl	80011d0 <HAL_GetTick>
 8003658:	0003      	movs	r3, r0
 800365a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800365c:	e008      	b.n	8003670 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800365e:	f7fd fdb7 	bl	80011d0 <HAL_GetTick>
 8003662:	0002      	movs	r2, r0
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b64      	cmp	r3, #100	@ 0x64
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e174      	b.n	800395a <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003670:	4b7a      	ldr	r3, [pc, #488]	@ (800385c <HAL_RCC_OscConfig+0x694>)
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	2380      	movs	r3, #128	@ 0x80
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	4013      	ands	r3, r2
 800367a:	d0f0      	beq.n	800365e <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689a      	ldr	r2, [r3, #8]
 8003680:	2380      	movs	r3, #128	@ 0x80
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	429a      	cmp	r2, r3
 8003686:	d107      	bne.n	8003698 <HAL_RCC_OscConfig+0x4d0>
 8003688:	4b71      	ldr	r3, [pc, #452]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 800368a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800368c:	4b70      	ldr	r3, [pc, #448]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 800368e:	2180      	movs	r1, #128	@ 0x80
 8003690:	0049      	lsls	r1, r1, #1
 8003692:	430a      	orrs	r2, r1
 8003694:	651a      	str	r2, [r3, #80]	@ 0x50
 8003696:	e031      	b.n	80036fc <HAL_RCC_OscConfig+0x534>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10c      	bne.n	80036ba <HAL_RCC_OscConfig+0x4f2>
 80036a0:	4b6b      	ldr	r3, [pc, #428]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80036a4:	4b6a      	ldr	r3, [pc, #424]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036a6:	496c      	ldr	r1, [pc, #432]	@ (8003858 <HAL_RCC_OscConfig+0x690>)
 80036a8:	400a      	ands	r2, r1
 80036aa:	651a      	str	r2, [r3, #80]	@ 0x50
 80036ac:	4b68      	ldr	r3, [pc, #416]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80036b0:	4b67      	ldr	r3, [pc, #412]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036b2:	496b      	ldr	r1, [pc, #428]	@ (8003860 <HAL_RCC_OscConfig+0x698>)
 80036b4:	400a      	ands	r2, r1
 80036b6:	651a      	str	r2, [r3, #80]	@ 0x50
 80036b8:	e020      	b.n	80036fc <HAL_RCC_OscConfig+0x534>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	689a      	ldr	r2, [r3, #8]
 80036be:	23a0      	movs	r3, #160	@ 0xa0
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d10e      	bne.n	80036e4 <HAL_RCC_OscConfig+0x51c>
 80036c6:	4b62      	ldr	r3, [pc, #392]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80036ca:	4b61      	ldr	r3, [pc, #388]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036cc:	2180      	movs	r1, #128	@ 0x80
 80036ce:	00c9      	lsls	r1, r1, #3
 80036d0:	430a      	orrs	r2, r1
 80036d2:	651a      	str	r2, [r3, #80]	@ 0x50
 80036d4:	4b5e      	ldr	r3, [pc, #376]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036d6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80036d8:	4b5d      	ldr	r3, [pc, #372]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036da:	2180      	movs	r1, #128	@ 0x80
 80036dc:	0049      	lsls	r1, r1, #1
 80036de:	430a      	orrs	r2, r1
 80036e0:	651a      	str	r2, [r3, #80]	@ 0x50
 80036e2:	e00b      	b.n	80036fc <HAL_RCC_OscConfig+0x534>
 80036e4:	4b5a      	ldr	r3, [pc, #360]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036e6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80036e8:	4b59      	ldr	r3, [pc, #356]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036ea:	495b      	ldr	r1, [pc, #364]	@ (8003858 <HAL_RCC_OscConfig+0x690>)
 80036ec:	400a      	ands	r2, r1
 80036ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80036f0:	4b57      	ldr	r3, [pc, #348]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80036f4:	4b56      	ldr	r3, [pc, #344]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80036f6:	495a      	ldr	r1, [pc, #360]	@ (8003860 <HAL_RCC_OscConfig+0x698>)
 80036f8:	400a      	ands	r2, r1
 80036fa:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d015      	beq.n	8003730 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003704:	f7fd fd64 	bl	80011d0 <HAL_GetTick>
 8003708:	0003      	movs	r3, r0
 800370a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800370c:	e009      	b.n	8003722 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800370e:	f7fd fd5f 	bl	80011d0 <HAL_GetTick>
 8003712:	0002      	movs	r2, r0
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	4a52      	ldr	r2, [pc, #328]	@ (8003864 <HAL_RCC_OscConfig+0x69c>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e11b      	b.n	800395a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003722:	4b4b      	ldr	r3, [pc, #300]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003724:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003726:	2380      	movs	r3, #128	@ 0x80
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	4013      	ands	r3, r2
 800372c:	d0ef      	beq.n	800370e <HAL_RCC_OscConfig+0x546>
 800372e:	e014      	b.n	800375a <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003730:	f7fd fd4e 	bl	80011d0 <HAL_GetTick>
 8003734:	0003      	movs	r3, r0
 8003736:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003738:	e009      	b.n	800374e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800373a:	f7fd fd49 	bl	80011d0 <HAL_GetTick>
 800373e:	0002      	movs	r2, r0
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	4a47      	ldr	r2, [pc, #284]	@ (8003864 <HAL_RCC_OscConfig+0x69c>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e105      	b.n	800395a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800374e:	4b40      	ldr	r3, [pc, #256]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003750:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003752:	2380      	movs	r3, #128	@ 0x80
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	4013      	ands	r3, r2
 8003758:	d1ef      	bne.n	800373a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800375a:	2323      	movs	r3, #35	@ 0x23
 800375c:	18fb      	adds	r3, r7, r3
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d105      	bne.n	8003770 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003764:	4b3a      	ldr	r3, [pc, #232]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003766:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003768:	4b39      	ldr	r3, [pc, #228]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 800376a:	493f      	ldr	r1, [pc, #252]	@ (8003868 <HAL_RCC_OscConfig+0x6a0>)
 800376c:	400a      	ands	r2, r1
 800376e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2220      	movs	r2, #32
 8003776:	4013      	ands	r3, r2
 8003778:	d049      	beq.n	800380e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d026      	beq.n	80037d0 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003782:	4b33      	ldr	r3, [pc, #204]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003784:	689a      	ldr	r2, [r3, #8]
 8003786:	4b32      	ldr	r3, [pc, #200]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003788:	2101      	movs	r1, #1
 800378a:	430a      	orrs	r2, r1
 800378c:	609a      	str	r2, [r3, #8]
 800378e:	4b30      	ldr	r3, [pc, #192]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003790:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003792:	4b2f      	ldr	r3, [pc, #188]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003794:	2101      	movs	r1, #1
 8003796:	430a      	orrs	r2, r1
 8003798:	635a      	str	r2, [r3, #52]	@ 0x34
 800379a:	4b34      	ldr	r3, [pc, #208]	@ (800386c <HAL_RCC_OscConfig+0x6a4>)
 800379c:	6a1a      	ldr	r2, [r3, #32]
 800379e:	4b33      	ldr	r3, [pc, #204]	@ (800386c <HAL_RCC_OscConfig+0x6a4>)
 80037a0:	2180      	movs	r1, #128	@ 0x80
 80037a2:	0189      	lsls	r1, r1, #6
 80037a4:	430a      	orrs	r2, r1
 80037a6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a8:	f7fd fd12 	bl	80011d0 <HAL_GetTick>
 80037ac:	0003      	movs	r3, r0
 80037ae:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80037b0:	e008      	b.n	80037c4 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037b2:	f7fd fd0d 	bl	80011d0 <HAL_GetTick>
 80037b6:	0002      	movs	r2, r0
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d901      	bls.n	80037c4 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e0ca      	b.n	800395a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80037c4:	4b22      	ldr	r3, [pc, #136]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	2202      	movs	r2, #2
 80037ca:	4013      	ands	r3, r2
 80037cc:	d0f1      	beq.n	80037b2 <HAL_RCC_OscConfig+0x5ea>
 80037ce:	e01e      	b.n	800380e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80037d0:	4b1f      	ldr	r3, [pc, #124]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 80037d6:	2101      	movs	r1, #1
 80037d8:	438a      	bics	r2, r1
 80037da:	609a      	str	r2, [r3, #8]
 80037dc:	4b23      	ldr	r3, [pc, #140]	@ (800386c <HAL_RCC_OscConfig+0x6a4>)
 80037de:	6a1a      	ldr	r2, [r3, #32]
 80037e0:	4b22      	ldr	r3, [pc, #136]	@ (800386c <HAL_RCC_OscConfig+0x6a4>)
 80037e2:	4923      	ldr	r1, [pc, #140]	@ (8003870 <HAL_RCC_OscConfig+0x6a8>)
 80037e4:	400a      	ands	r2, r1
 80037e6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e8:	f7fd fcf2 	bl	80011d0 <HAL_GetTick>
 80037ec:	0003      	movs	r3, r0
 80037ee:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80037f0:	e008      	b.n	8003804 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037f2:	f7fd fced 	bl	80011d0 <HAL_GetTick>
 80037f6:	0002      	movs	r2, r0
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d901      	bls.n	8003804 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e0aa      	b.n	800395a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003804:	4b12      	ldr	r3, [pc, #72]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	2202      	movs	r2, #2
 800380a:	4013      	ands	r3, r2
 800380c:	d1f1      	bne.n	80037f2 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003812:	2b00      	cmp	r3, #0
 8003814:	d100      	bne.n	8003818 <HAL_RCC_OscConfig+0x650>
 8003816:	e09f      	b.n	8003958 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	2b0c      	cmp	r3, #12
 800381c:	d100      	bne.n	8003820 <HAL_RCC_OscConfig+0x658>
 800381e:	e078      	b.n	8003912 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003824:	2b02      	cmp	r3, #2
 8003826:	d159      	bne.n	80038dc <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003828:	4b09      	ldr	r3, [pc, #36]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	4b08      	ldr	r3, [pc, #32]	@ (8003850 <HAL_RCC_OscConfig+0x688>)
 800382e:	4911      	ldr	r1, [pc, #68]	@ (8003874 <HAL_RCC_OscConfig+0x6ac>)
 8003830:	400a      	ands	r2, r1
 8003832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003834:	f7fd fccc 	bl	80011d0 <HAL_GetTick>
 8003838:	0003      	movs	r3, r0
 800383a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800383c:	e01c      	b.n	8003878 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800383e:	f7fd fcc7 	bl	80011d0 <HAL_GetTick>
 8003842:	0002      	movs	r2, r0
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	2b02      	cmp	r3, #2
 800384a:	d915      	bls.n	8003878 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e084      	b.n	800395a <HAL_RCC_OscConfig+0x792>
 8003850:	40021000 	.word	0x40021000
 8003854:	ffff1fff 	.word	0xffff1fff
 8003858:	fffffeff 	.word	0xfffffeff
 800385c:	40007000 	.word	0x40007000
 8003860:	fffffbff 	.word	0xfffffbff
 8003864:	00001388 	.word	0x00001388
 8003868:	efffffff 	.word	0xefffffff
 800386c:	40010000 	.word	0x40010000
 8003870:	ffffdfff 	.word	0xffffdfff
 8003874:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003878:	4b3a      	ldr	r3, [pc, #232]	@ (8003964 <HAL_RCC_OscConfig+0x79c>)
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	2380      	movs	r3, #128	@ 0x80
 800387e:	049b      	lsls	r3, r3, #18
 8003880:	4013      	ands	r3, r2
 8003882:	d1dc      	bne.n	800383e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003884:	4b37      	ldr	r3, [pc, #220]	@ (8003964 <HAL_RCC_OscConfig+0x79c>)
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	4a37      	ldr	r2, [pc, #220]	@ (8003968 <HAL_RCC_OscConfig+0x7a0>)
 800388a:	4013      	ands	r3, r2
 800388c:	0019      	movs	r1, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003896:	431a      	orrs	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800389c:	431a      	orrs	r2, r3
 800389e:	4b31      	ldr	r3, [pc, #196]	@ (8003964 <HAL_RCC_OscConfig+0x79c>)
 80038a0:	430a      	orrs	r2, r1
 80038a2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038a4:	4b2f      	ldr	r3, [pc, #188]	@ (8003964 <HAL_RCC_OscConfig+0x79c>)
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	4b2e      	ldr	r3, [pc, #184]	@ (8003964 <HAL_RCC_OscConfig+0x79c>)
 80038aa:	2180      	movs	r1, #128	@ 0x80
 80038ac:	0449      	lsls	r1, r1, #17
 80038ae:	430a      	orrs	r2, r1
 80038b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b2:	f7fd fc8d 	bl	80011d0 <HAL_GetTick>
 80038b6:	0003      	movs	r3, r0
 80038b8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80038ba:	e008      	b.n	80038ce <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038bc:	f7fd fc88 	bl	80011d0 <HAL_GetTick>
 80038c0:	0002      	movs	r2, r0
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e045      	b.n	800395a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80038ce:	4b25      	ldr	r3, [pc, #148]	@ (8003964 <HAL_RCC_OscConfig+0x79c>)
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	2380      	movs	r3, #128	@ 0x80
 80038d4:	049b      	lsls	r3, r3, #18
 80038d6:	4013      	ands	r3, r2
 80038d8:	d0f0      	beq.n	80038bc <HAL_RCC_OscConfig+0x6f4>
 80038da:	e03d      	b.n	8003958 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038dc:	4b21      	ldr	r3, [pc, #132]	@ (8003964 <HAL_RCC_OscConfig+0x79c>)
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	4b20      	ldr	r3, [pc, #128]	@ (8003964 <HAL_RCC_OscConfig+0x79c>)
 80038e2:	4922      	ldr	r1, [pc, #136]	@ (800396c <HAL_RCC_OscConfig+0x7a4>)
 80038e4:	400a      	ands	r2, r1
 80038e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e8:	f7fd fc72 	bl	80011d0 <HAL_GetTick>
 80038ec:	0003      	movs	r3, r0
 80038ee:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80038f0:	e008      	b.n	8003904 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038f2:	f7fd fc6d 	bl	80011d0 <HAL_GetTick>
 80038f6:	0002      	movs	r2, r0
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e02a      	b.n	800395a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003904:	4b17      	ldr	r3, [pc, #92]	@ (8003964 <HAL_RCC_OscConfig+0x79c>)
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	2380      	movs	r3, #128	@ 0x80
 800390a:	049b      	lsls	r3, r3, #18
 800390c:	4013      	ands	r3, r2
 800390e:	d1f0      	bne.n	80038f2 <HAL_RCC_OscConfig+0x72a>
 8003910:	e022      	b.n	8003958 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003916:	2b01      	cmp	r3, #1
 8003918:	d101      	bne.n	800391e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e01d      	b.n	800395a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800391e:	4b11      	ldr	r3, [pc, #68]	@ (8003964 <HAL_RCC_OscConfig+0x79c>)
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	2380      	movs	r3, #128	@ 0x80
 8003928:	025b      	lsls	r3, r3, #9
 800392a:	401a      	ands	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003930:	429a      	cmp	r2, r3
 8003932:	d10f      	bne.n	8003954 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	23f0      	movs	r3, #240	@ 0xf0
 8003938:	039b      	lsls	r3, r3, #14
 800393a:	401a      	ands	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003940:	429a      	cmp	r2, r3
 8003942:	d107      	bne.n	8003954 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	23c0      	movs	r3, #192	@ 0xc0
 8003948:	041b      	lsls	r3, r3, #16
 800394a:	401a      	ands	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003950:	429a      	cmp	r2, r3
 8003952:	d001      	beq.n	8003958 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e000      	b.n	800395a <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	0018      	movs	r0, r3
 800395c:	46bd      	mov	sp, r7
 800395e:	b00a      	add	sp, #40	@ 0x28
 8003960:	bdb0      	pop	{r4, r5, r7, pc}
 8003962:	46c0      	nop			@ (mov r8, r8)
 8003964:	40021000 	.word	0x40021000
 8003968:	ff02ffff 	.word	0xff02ffff
 800396c:	feffffff 	.word	0xfeffffff

08003970 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003970:	b5b0      	push	{r4, r5, r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e128      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003984:	4b96      	ldr	r3, [pc, #600]	@ (8003be0 <HAL_RCC_ClockConfig+0x270>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2201      	movs	r2, #1
 800398a:	4013      	ands	r3, r2
 800398c:	683a      	ldr	r2, [r7, #0]
 800398e:	429a      	cmp	r2, r3
 8003990:	d91e      	bls.n	80039d0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003992:	4b93      	ldr	r3, [pc, #588]	@ (8003be0 <HAL_RCC_ClockConfig+0x270>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2201      	movs	r2, #1
 8003998:	4393      	bics	r3, r2
 800399a:	0019      	movs	r1, r3
 800399c:	4b90      	ldr	r3, [pc, #576]	@ (8003be0 <HAL_RCC_ClockConfig+0x270>)
 800399e:	683a      	ldr	r2, [r7, #0]
 80039a0:	430a      	orrs	r2, r1
 80039a2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80039a4:	f7fd fc14 	bl	80011d0 <HAL_GetTick>
 80039a8:	0003      	movs	r3, r0
 80039aa:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ac:	e009      	b.n	80039c2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039ae:	f7fd fc0f 	bl	80011d0 <HAL_GetTick>
 80039b2:	0002      	movs	r2, r0
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	4a8a      	ldr	r2, [pc, #552]	@ (8003be4 <HAL_RCC_ClockConfig+0x274>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e109      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039c2:	4b87      	ldr	r3, [pc, #540]	@ (8003be0 <HAL_RCC_ClockConfig+0x270>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2201      	movs	r2, #1
 80039c8:	4013      	ands	r3, r2
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d1ee      	bne.n	80039ae <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2202      	movs	r2, #2
 80039d6:	4013      	ands	r3, r2
 80039d8:	d009      	beq.n	80039ee <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039da:	4b83      	ldr	r3, [pc, #524]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	22f0      	movs	r2, #240	@ 0xf0
 80039e0:	4393      	bics	r3, r2
 80039e2:	0019      	movs	r1, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	689a      	ldr	r2, [r3, #8]
 80039e8:	4b7f      	ldr	r3, [pc, #508]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 80039ea:	430a      	orrs	r2, r1
 80039ec:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2201      	movs	r2, #1
 80039f4:	4013      	ands	r3, r2
 80039f6:	d100      	bne.n	80039fa <HAL_RCC_ClockConfig+0x8a>
 80039f8:	e089      	b.n	8003b0e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d107      	bne.n	8003a12 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a02:	4b79      	ldr	r3, [pc, #484]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	2380      	movs	r3, #128	@ 0x80
 8003a08:	029b      	lsls	r3, r3, #10
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	d120      	bne.n	8003a50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e0e1      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	2b03      	cmp	r3, #3
 8003a18:	d107      	bne.n	8003a2a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a1a:	4b73      	ldr	r3, [pc, #460]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	2380      	movs	r3, #128	@ 0x80
 8003a20:	049b      	lsls	r3, r3, #18
 8003a22:	4013      	ands	r3, r2
 8003a24:	d114      	bne.n	8003a50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e0d5      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d106      	bne.n	8003a40 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a32:	4b6d      	ldr	r3, [pc, #436]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2204      	movs	r2, #4
 8003a38:	4013      	ands	r3, r2
 8003a3a:	d109      	bne.n	8003a50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e0ca      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003a40:	4b69      	ldr	r3, [pc, #420]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	2380      	movs	r3, #128	@ 0x80
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4013      	ands	r3, r2
 8003a4a:	d101      	bne.n	8003a50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e0c2      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a50:	4b65      	ldr	r3, [pc, #404]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	2203      	movs	r2, #3
 8003a56:	4393      	bics	r3, r2
 8003a58:	0019      	movs	r1, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	4b62      	ldr	r3, [pc, #392]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003a60:	430a      	orrs	r2, r1
 8003a62:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a64:	f7fd fbb4 	bl	80011d0 <HAL_GetTick>
 8003a68:	0003      	movs	r3, r0
 8003a6a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d111      	bne.n	8003a98 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a74:	e009      	b.n	8003a8a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a76:	f7fd fbab 	bl	80011d0 <HAL_GetTick>
 8003a7a:	0002      	movs	r2, r0
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	4a58      	ldr	r2, [pc, #352]	@ (8003be4 <HAL_RCC_ClockConfig+0x274>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e0a5      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a8a:	4b57      	ldr	r3, [pc, #348]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	220c      	movs	r2, #12
 8003a90:	4013      	ands	r3, r2
 8003a92:	2b08      	cmp	r3, #8
 8003a94:	d1ef      	bne.n	8003a76 <HAL_RCC_ClockConfig+0x106>
 8003a96:	e03a      	b.n	8003b0e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	2b03      	cmp	r3, #3
 8003a9e:	d111      	bne.n	8003ac4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aa0:	e009      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aa2:	f7fd fb95 	bl	80011d0 <HAL_GetTick>
 8003aa6:	0002      	movs	r2, r0
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	4a4d      	ldr	r2, [pc, #308]	@ (8003be4 <HAL_RCC_ClockConfig+0x274>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e08f      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ab6:	4b4c      	ldr	r3, [pc, #304]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	220c      	movs	r2, #12
 8003abc:	4013      	ands	r3, r2
 8003abe:	2b0c      	cmp	r3, #12
 8003ac0:	d1ef      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0x132>
 8003ac2:	e024      	b.n	8003b0e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d11b      	bne.n	8003b04 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003acc:	e009      	b.n	8003ae2 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ace:	f7fd fb7f 	bl	80011d0 <HAL_GetTick>
 8003ad2:	0002      	movs	r2, r0
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	4a42      	ldr	r2, [pc, #264]	@ (8003be4 <HAL_RCC_ClockConfig+0x274>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e079      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ae2:	4b41      	ldr	r3, [pc, #260]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	220c      	movs	r2, #12
 8003ae8:	4013      	ands	r3, r2
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	d1ef      	bne.n	8003ace <HAL_RCC_ClockConfig+0x15e>
 8003aee:	e00e      	b.n	8003b0e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003af0:	f7fd fb6e 	bl	80011d0 <HAL_GetTick>
 8003af4:	0002      	movs	r2, r0
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	4a3a      	ldr	r2, [pc, #232]	@ (8003be4 <HAL_RCC_ClockConfig+0x274>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d901      	bls.n	8003b04 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e068      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003b04:	4b38      	ldr	r3, [pc, #224]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	220c      	movs	r2, #12
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	d1f0      	bne.n	8003af0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b0e:	4b34      	ldr	r3, [pc, #208]	@ (8003be0 <HAL_RCC_ClockConfig+0x270>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2201      	movs	r2, #1
 8003b14:	4013      	ands	r3, r2
 8003b16:	683a      	ldr	r2, [r7, #0]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d21e      	bcs.n	8003b5a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b1c:	4b30      	ldr	r3, [pc, #192]	@ (8003be0 <HAL_RCC_ClockConfig+0x270>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2201      	movs	r2, #1
 8003b22:	4393      	bics	r3, r2
 8003b24:	0019      	movs	r1, r3
 8003b26:	4b2e      	ldr	r3, [pc, #184]	@ (8003be0 <HAL_RCC_ClockConfig+0x270>)
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003b2e:	f7fd fb4f 	bl	80011d0 <HAL_GetTick>
 8003b32:	0003      	movs	r3, r0
 8003b34:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b36:	e009      	b.n	8003b4c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b38:	f7fd fb4a 	bl	80011d0 <HAL_GetTick>
 8003b3c:	0002      	movs	r2, r0
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	4a28      	ldr	r2, [pc, #160]	@ (8003be4 <HAL_RCC_ClockConfig+0x274>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e044      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b4c:	4b24      	ldr	r3, [pc, #144]	@ (8003be0 <HAL_RCC_ClockConfig+0x270>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2201      	movs	r2, #1
 8003b52:	4013      	ands	r3, r2
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d1ee      	bne.n	8003b38 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2204      	movs	r2, #4
 8003b60:	4013      	ands	r3, r2
 8003b62:	d009      	beq.n	8003b78 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b64:	4b20      	ldr	r3, [pc, #128]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	4a20      	ldr	r2, [pc, #128]	@ (8003bec <HAL_RCC_ClockConfig+0x27c>)
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	0019      	movs	r1, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	68da      	ldr	r2, [r3, #12]
 8003b72:	4b1d      	ldr	r3, [pc, #116]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003b74:	430a      	orrs	r2, r1
 8003b76:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2208      	movs	r2, #8
 8003b7e:	4013      	ands	r3, r2
 8003b80:	d00a      	beq.n	8003b98 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b82:	4b19      	ldr	r3, [pc, #100]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	4a1a      	ldr	r2, [pc, #104]	@ (8003bf0 <HAL_RCC_ClockConfig+0x280>)
 8003b88:	4013      	ands	r3, r2
 8003b8a:	0019      	movs	r1, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	691b      	ldr	r3, [r3, #16]
 8003b90:	00da      	lsls	r2, r3, #3
 8003b92:	4b15      	ldr	r3, [pc, #84]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003b94:	430a      	orrs	r2, r1
 8003b96:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b98:	f000 f832 	bl	8003c00 <HAL_RCC_GetSysClockFreq>
 8003b9c:	0001      	movs	r1, r0
 8003b9e:	4b12      	ldr	r3, [pc, #72]	@ (8003be8 <HAL_RCC_ClockConfig+0x278>)
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	091b      	lsrs	r3, r3, #4
 8003ba4:	220f      	movs	r2, #15
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	4a12      	ldr	r2, [pc, #72]	@ (8003bf4 <HAL_RCC_ClockConfig+0x284>)
 8003baa:	5cd3      	ldrb	r3, [r2, r3]
 8003bac:	000a      	movs	r2, r1
 8003bae:	40da      	lsrs	r2, r3
 8003bb0:	4b11      	ldr	r3, [pc, #68]	@ (8003bf8 <HAL_RCC_ClockConfig+0x288>)
 8003bb2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003bb4:	4b11      	ldr	r3, [pc, #68]	@ (8003bfc <HAL_RCC_ClockConfig+0x28c>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	250b      	movs	r5, #11
 8003bba:	197c      	adds	r4, r7, r5
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	f7fd fac1 	bl	8001144 <HAL_InitTick>
 8003bc2:	0003      	movs	r3, r0
 8003bc4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003bc6:	197b      	adds	r3, r7, r5
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d002      	beq.n	8003bd4 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003bce:	197b      	adds	r3, r7, r5
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	e000      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	0018      	movs	r0, r3
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	b004      	add	sp, #16
 8003bdc:	bdb0      	pop	{r4, r5, r7, pc}
 8003bde:	46c0      	nop			@ (mov r8, r8)
 8003be0:	40022000 	.word	0x40022000
 8003be4:	00001388 	.word	0x00001388
 8003be8:	40021000 	.word	0x40021000
 8003bec:	fffff8ff 	.word	0xfffff8ff
 8003bf0:	ffffc7ff 	.word	0xffffc7ff
 8003bf4:	080055b8 	.word	0x080055b8
 8003bf8:	20000000 	.word	0x20000000
 8003bfc:	20000004 	.word	0x20000004

08003c00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b086      	sub	sp, #24
 8003c04:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003c06:	4b3c      	ldr	r3, [pc, #240]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	220c      	movs	r2, #12
 8003c10:	4013      	ands	r3, r2
 8003c12:	2b0c      	cmp	r3, #12
 8003c14:	d013      	beq.n	8003c3e <HAL_RCC_GetSysClockFreq+0x3e>
 8003c16:	d85c      	bhi.n	8003cd2 <HAL_RCC_GetSysClockFreq+0xd2>
 8003c18:	2b04      	cmp	r3, #4
 8003c1a:	d002      	beq.n	8003c22 <HAL_RCC_GetSysClockFreq+0x22>
 8003c1c:	2b08      	cmp	r3, #8
 8003c1e:	d00b      	beq.n	8003c38 <HAL_RCC_GetSysClockFreq+0x38>
 8003c20:	e057      	b.n	8003cd2 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003c22:	4b35      	ldr	r3, [pc, #212]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2210      	movs	r2, #16
 8003c28:	4013      	ands	r3, r2
 8003c2a:	d002      	beq.n	8003c32 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003c2c:	4b33      	ldr	r3, [pc, #204]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0xfc>)
 8003c2e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003c30:	e05d      	b.n	8003cee <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8003c32:	4b33      	ldr	r3, [pc, #204]	@ (8003d00 <HAL_RCC_GetSysClockFreq+0x100>)
 8003c34:	613b      	str	r3, [r7, #16]
      break;
 8003c36:	e05a      	b.n	8003cee <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c38:	4b32      	ldr	r3, [pc, #200]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x104>)
 8003c3a:	613b      	str	r3, [r7, #16]
      break;
 8003c3c:	e057      	b.n	8003cee <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	0c9b      	lsrs	r3, r3, #18
 8003c42:	220f      	movs	r2, #15
 8003c44:	4013      	ands	r3, r2
 8003c46:	4a30      	ldr	r2, [pc, #192]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c48:	5cd3      	ldrb	r3, [r2, r3]
 8003c4a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	0d9b      	lsrs	r3, r3, #22
 8003c50:	2203      	movs	r2, #3
 8003c52:	4013      	ands	r3, r2
 8003c54:	3301      	adds	r3, #1
 8003c56:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c58:	4b27      	ldr	r3, [pc, #156]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c5a:	68da      	ldr	r2, [r3, #12]
 8003c5c:	2380      	movs	r3, #128	@ 0x80
 8003c5e:	025b      	lsls	r3, r3, #9
 8003c60:	4013      	ands	r3, r2
 8003c62:	d00f      	beq.n	8003c84 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8003c64:	68b9      	ldr	r1, [r7, #8]
 8003c66:	000a      	movs	r2, r1
 8003c68:	0152      	lsls	r2, r2, #5
 8003c6a:	1a52      	subs	r2, r2, r1
 8003c6c:	0193      	lsls	r3, r2, #6
 8003c6e:	1a9b      	subs	r3, r3, r2
 8003c70:	00db      	lsls	r3, r3, #3
 8003c72:	185b      	adds	r3, r3, r1
 8003c74:	025b      	lsls	r3, r3, #9
 8003c76:	6879      	ldr	r1, [r7, #4]
 8003c78:	0018      	movs	r0, r3
 8003c7a:	f7fc fa4f 	bl	800011c <__udivsi3>
 8003c7e:	0003      	movs	r3, r0
 8003c80:	617b      	str	r3, [r7, #20]
 8003c82:	e023      	b.n	8003ccc <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003c84:	4b1c      	ldr	r3, [pc, #112]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2210      	movs	r2, #16
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	d00f      	beq.n	8003cae <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8003c8e:	68b9      	ldr	r1, [r7, #8]
 8003c90:	000a      	movs	r2, r1
 8003c92:	0152      	lsls	r2, r2, #5
 8003c94:	1a52      	subs	r2, r2, r1
 8003c96:	0193      	lsls	r3, r2, #6
 8003c98:	1a9b      	subs	r3, r3, r2
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	185b      	adds	r3, r3, r1
 8003c9e:	021b      	lsls	r3, r3, #8
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f7fc fa3a 	bl	800011c <__udivsi3>
 8003ca8:	0003      	movs	r3, r0
 8003caa:	617b      	str	r3, [r7, #20]
 8003cac:	e00e      	b.n	8003ccc <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8003cae:	68b9      	ldr	r1, [r7, #8]
 8003cb0:	000a      	movs	r2, r1
 8003cb2:	0152      	lsls	r2, r2, #5
 8003cb4:	1a52      	subs	r2, r2, r1
 8003cb6:	0193      	lsls	r3, r2, #6
 8003cb8:	1a9b      	subs	r3, r3, r2
 8003cba:	00db      	lsls	r3, r3, #3
 8003cbc:	185b      	adds	r3, r3, r1
 8003cbe:	029b      	lsls	r3, r3, #10
 8003cc0:	6879      	ldr	r1, [r7, #4]
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	f7fc fa2a 	bl	800011c <__udivsi3>
 8003cc8:	0003      	movs	r3, r0
 8003cca:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	613b      	str	r3, [r7, #16]
      break;
 8003cd0:	e00d      	b.n	8003cee <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003cd2:	4b09      	ldr	r3, [pc, #36]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	0b5b      	lsrs	r3, r3, #13
 8003cd8:	2207      	movs	r2, #7
 8003cda:	4013      	ands	r3, r2
 8003cdc:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	2280      	movs	r2, #128	@ 0x80
 8003ce4:	0212      	lsls	r2, r2, #8
 8003ce6:	409a      	lsls	r2, r3
 8003ce8:	0013      	movs	r3, r2
 8003cea:	613b      	str	r3, [r7, #16]
      break;
 8003cec:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003cee:	693b      	ldr	r3, [r7, #16]
}
 8003cf0:	0018      	movs	r0, r3
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	b006      	add	sp, #24
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	003d0900 	.word	0x003d0900
 8003d00:	00f42400 	.word	0x00f42400
 8003d04:	007a1200 	.word	0x007a1200
 8003d08:	080055c8 	.word	0x080055c8

08003d0c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003d14:	2017      	movs	r0, #23
 8003d16:	183b      	adds	r3, r7, r0
 8003d18:	2200      	movs	r2, #0
 8003d1a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2220      	movs	r2, #32
 8003d22:	4013      	ands	r3, r2
 8003d24:	d100      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8003d26:	e0c7      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d28:	4b9b      	ldr	r3, [pc, #620]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003d2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d2c:	2380      	movs	r3, #128	@ 0x80
 8003d2e:	055b      	lsls	r3, r3, #21
 8003d30:	4013      	ands	r3, r2
 8003d32:	d109      	bne.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d34:	4b98      	ldr	r3, [pc, #608]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003d36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d38:	4b97      	ldr	r3, [pc, #604]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003d3a:	2180      	movs	r1, #128	@ 0x80
 8003d3c:	0549      	lsls	r1, r1, #21
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003d42:	183b      	adds	r3, r7, r0
 8003d44:	2201      	movs	r2, #1
 8003d46:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d48:	4b94      	ldr	r3, [pc, #592]	@ (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	2380      	movs	r3, #128	@ 0x80
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	4013      	ands	r3, r2
 8003d52:	d11a      	bne.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d54:	4b91      	ldr	r3, [pc, #580]	@ (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	4b90      	ldr	r3, [pc, #576]	@ (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8003d5a:	2180      	movs	r1, #128	@ 0x80
 8003d5c:	0049      	lsls	r1, r1, #1
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d62:	f7fd fa35 	bl	80011d0 <HAL_GetTick>
 8003d66:	0003      	movs	r3, r0
 8003d68:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d6a:	e008      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d6c:	f7fd fa30 	bl	80011d0 <HAL_GetTick>
 8003d70:	0002      	movs	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b64      	cmp	r3, #100	@ 0x64
 8003d78:	d901      	bls.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e107      	b.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d7e:	4b87      	ldr	r3, [pc, #540]	@ (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	2380      	movs	r3, #128	@ 0x80
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	4013      	ands	r3, r2
 8003d88:	d0f0      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003d8a:	4b83      	ldr	r3, [pc, #524]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	23c0      	movs	r3, #192	@ 0xc0
 8003d90:	039b      	lsls	r3, r3, #14
 8003d92:	4013      	ands	r3, r2
 8003d94:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685a      	ldr	r2, [r3, #4]
 8003d9a:	23c0      	movs	r3, #192	@ 0xc0
 8003d9c:	039b      	lsls	r3, r3, #14
 8003d9e:	4013      	ands	r3, r2
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d013      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685a      	ldr	r2, [r3, #4]
 8003daa:	23c0      	movs	r3, #192	@ 0xc0
 8003dac:	029b      	lsls	r3, r3, #10
 8003dae:	401a      	ands	r2, r3
 8003db0:	23c0      	movs	r3, #192	@ 0xc0
 8003db2:	029b      	lsls	r3, r3, #10
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d10a      	bne.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003db8:	4b77      	ldr	r3, [pc, #476]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	2380      	movs	r3, #128	@ 0x80
 8003dbe:	029b      	lsls	r3, r3, #10
 8003dc0:	401a      	ands	r2, r3
 8003dc2:	2380      	movs	r3, #128	@ 0x80
 8003dc4:	029b      	lsls	r3, r3, #10
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d101      	bne.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e0df      	b.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003dce:	4b72      	ldr	r3, [pc, #456]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003dd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003dd2:	23c0      	movs	r3, #192	@ 0xc0
 8003dd4:	029b      	lsls	r3, r3, #10
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d03b      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685a      	ldr	r2, [r3, #4]
 8003de4:	23c0      	movs	r3, #192	@ 0xc0
 8003de6:	029b      	lsls	r3, r3, #10
 8003de8:	4013      	ands	r3, r2
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d033      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2220      	movs	r2, #32
 8003df6:	4013      	ands	r3, r2
 8003df8:	d02e      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003dfa:	4b67      	ldr	r3, [pc, #412]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003dfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dfe:	4a68      	ldr	r2, [pc, #416]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003e00:	4013      	ands	r3, r2
 8003e02:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e04:	4b64      	ldr	r3, [pc, #400]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003e06:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003e08:	4b63      	ldr	r3, [pc, #396]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003e0a:	2180      	movs	r1, #128	@ 0x80
 8003e0c:	0309      	lsls	r1, r1, #12
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e12:	4b61      	ldr	r3, [pc, #388]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003e14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003e16:	4b60      	ldr	r3, [pc, #384]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003e18:	4962      	ldr	r1, [pc, #392]	@ (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003e1a:	400a      	ands	r2, r1
 8003e1c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003e1e:	4b5e      	ldr	r3, [pc, #376]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003e20:	68fa      	ldr	r2, [r7, #12]
 8003e22:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003e24:	68fa      	ldr	r2, [r7, #12]
 8003e26:	2380      	movs	r3, #128	@ 0x80
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	d014      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2e:	f7fd f9cf 	bl	80011d0 <HAL_GetTick>
 8003e32:	0003      	movs	r3, r0
 8003e34:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e36:	e009      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e38:	f7fd f9ca 	bl	80011d0 <HAL_GetTick>
 8003e3c:	0002      	movs	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	4a59      	ldr	r2, [pc, #356]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d901      	bls.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e0a0      	b.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e4c:	4b52      	ldr	r3, [pc, #328]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003e4e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003e50:	2380      	movs	r3, #128	@ 0x80
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	4013      	ands	r3, r2
 8003e56:	d0ef      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	4013      	ands	r3, r2
 8003e60:	d01f      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685a      	ldr	r2, [r3, #4]
 8003e66:	23c0      	movs	r3, #192	@ 0xc0
 8003e68:	029b      	lsls	r3, r3, #10
 8003e6a:	401a      	ands	r2, r3
 8003e6c:	23c0      	movs	r3, #192	@ 0xc0
 8003e6e:	029b      	lsls	r3, r3, #10
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d10c      	bne.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8003e74:	4b48      	ldr	r3, [pc, #288]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a4c      	ldr	r2, [pc, #304]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	0019      	movs	r1, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	23c0      	movs	r3, #192	@ 0xc0
 8003e84:	039b      	lsls	r3, r3, #14
 8003e86:	401a      	ands	r2, r3
 8003e88:	4b43      	ldr	r3, [pc, #268]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	601a      	str	r2, [r3, #0]
 8003e8e:	4b42      	ldr	r3, [pc, #264]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003e90:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685a      	ldr	r2, [r3, #4]
 8003e96:	23c0      	movs	r3, #192	@ 0xc0
 8003e98:	029b      	lsls	r3, r3, #10
 8003e9a:	401a      	ands	r2, r3
 8003e9c:	4b3e      	ldr	r3, [pc, #248]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ea2:	2317      	movs	r3, #23
 8003ea4:	18fb      	adds	r3, r7, r3
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d105      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eac:	4b3a      	ldr	r3, [pc, #232]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003eae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003eb0:	4b39      	ldr	r3, [pc, #228]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003eb2:	493f      	ldr	r1, [pc, #252]	@ (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8003eb4:	400a      	ands	r2, r1
 8003eb6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	d009      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ec2:	4b35      	ldr	r3, [pc, #212]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ec6:	2203      	movs	r2, #3
 8003ec8:	4393      	bics	r3, r2
 8003eca:	0019      	movs	r1, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689a      	ldr	r2, [r3, #8]
 8003ed0:	4b31      	ldr	r3, [pc, #196]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2202      	movs	r2, #2
 8003edc:	4013      	ands	r3, r2
 8003ede:	d009      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ee0:	4b2d      	ldr	r3, [pc, #180]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ee4:	220c      	movs	r2, #12
 8003ee6:	4393      	bics	r3, r2
 8003ee8:	0019      	movs	r1, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	68da      	ldr	r2, [r3, #12]
 8003eee:	4b2a      	ldr	r3, [pc, #168]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2204      	movs	r2, #4
 8003efa:	4013      	ands	r3, r2
 8003efc:	d009      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003efe:	4b26      	ldr	r3, [pc, #152]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f02:	4a2c      	ldr	r2, [pc, #176]	@ (8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8003f04:	4013      	ands	r3, r2
 8003f06:	0019      	movs	r1, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	4b22      	ldr	r3, [pc, #136]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2208      	movs	r2, #8
 8003f18:	4013      	ands	r3, r2
 8003f1a:	d009      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f1c:	4b1e      	ldr	r3, [pc, #120]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003f1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f20:	4a25      	ldr	r2, [pc, #148]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8003f22:	4013      	ands	r3, r2
 8003f24:	0019      	movs	r1, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	695a      	ldr	r2, [r3, #20]
 8003f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	2380      	movs	r3, #128	@ 0x80
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	4013      	ands	r3, r2
 8003f3a:	d009      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f3c:	4b16      	ldr	r3, [pc, #88]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f40:	4a17      	ldr	r2, [pc, #92]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003f42:	4013      	ands	r3, r2
 8003f44:	0019      	movs	r1, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	699a      	ldr	r2, [r3, #24]
 8003f4a:	4b13      	ldr	r3, [pc, #76]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2240      	movs	r2, #64	@ 0x40
 8003f56:	4013      	ands	r3, r2
 8003f58:	d009      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f5e:	4a17      	ldr	r2, [pc, #92]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003f60:	4013      	ands	r3, r2
 8003f62:	0019      	movs	r1, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6a1a      	ldr	r2, [r3, #32]
 8003f68:	4b0b      	ldr	r3, [pc, #44]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2280      	movs	r2, #128	@ 0x80
 8003f74:	4013      	ands	r3, r2
 8003f76:	d009      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003f78:	4b07      	ldr	r3, [pc, #28]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003f7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f7c:	4a10      	ldr	r2, [pc, #64]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8003f7e:	4013      	ands	r3, r2
 8003f80:	0019      	movs	r1, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	69da      	ldr	r2, [r3, #28]
 8003f86:	4b04      	ldr	r3, [pc, #16]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	0018      	movs	r0, r3
 8003f90:	46bd      	mov	sp, r7
 8003f92:	b006      	add	sp, #24
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	46c0      	nop			@ (mov r8, r8)
 8003f98:	40021000 	.word	0x40021000
 8003f9c:	40007000 	.word	0x40007000
 8003fa0:	fffcffff 	.word	0xfffcffff
 8003fa4:	fff7ffff 	.word	0xfff7ffff
 8003fa8:	00001388 	.word	0x00001388
 8003fac:	ffcfffff 	.word	0xffcfffff
 8003fb0:	efffffff 	.word	0xefffffff
 8003fb4:	fffff3ff 	.word	0xfffff3ff
 8003fb8:	ffffcfff 	.word	0xffffcfff
 8003fbc:	fbffffff 	.word	0xfbffffff
 8003fc0:	fff3ffff 	.word	0xfff3ffff

08003fc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b082      	sub	sp, #8
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e032      	b.n	800403c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2239      	movs	r2, #57	@ 0x39
 8003fda:	5c9b      	ldrb	r3, [r3, r2]
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d107      	bne.n	8003ff2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2238      	movs	r2, #56	@ 0x38
 8003fe6:	2100      	movs	r1, #0
 8003fe8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	0018      	movs	r0, r3
 8003fee:	f7fc ff5d 	bl	8000eac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2239      	movs	r2, #57	@ 0x39
 8003ff6:	2102      	movs	r1, #2
 8003ff8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	3304      	adds	r3, #4
 8004002:	0019      	movs	r1, r3
 8004004:	0010      	movs	r0, r2
 8004006:	f000 f943 	bl	8004290 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	223e      	movs	r2, #62	@ 0x3e
 800400e:	2101      	movs	r1, #1
 8004010:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	223a      	movs	r2, #58	@ 0x3a
 8004016:	2101      	movs	r1, #1
 8004018:	5499      	strb	r1, [r3, r2]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	223b      	movs	r2, #59	@ 0x3b
 800401e:	2101      	movs	r1, #1
 8004020:	5499      	strb	r1, [r3, r2]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	223c      	movs	r2, #60	@ 0x3c
 8004026:	2101      	movs	r1, #1
 8004028:	5499      	strb	r1, [r3, r2]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	223d      	movs	r2, #61	@ 0x3d
 800402e:	2101      	movs	r1, #1
 8004030:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2239      	movs	r2, #57	@ 0x39
 8004036:	2101      	movs	r1, #1
 8004038:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800403a:	2300      	movs	r3, #0
}
 800403c:	0018      	movs	r0, r3
 800403e:	46bd      	mov	sp, r7
 8004040:	b002      	add	sp, #8
 8004042:	bd80      	pop	{r7, pc}

08004044 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2239      	movs	r2, #57	@ 0x39
 8004050:	5c9b      	ldrb	r3, [r3, r2]
 8004052:	b2db      	uxtb	r3, r3
 8004054:	2b01      	cmp	r3, #1
 8004056:	d001      	beq.n	800405c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e03b      	b.n	80040d4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2239      	movs	r2, #57	@ 0x39
 8004060:	2102      	movs	r1, #2
 8004062:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68da      	ldr	r2, [r3, #12]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2101      	movs	r1, #1
 8004070:	430a      	orrs	r2, r1
 8004072:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	2380      	movs	r3, #128	@ 0x80
 800407a:	05db      	lsls	r3, r3, #23
 800407c:	429a      	cmp	r2, r3
 800407e:	d00e      	beq.n	800409e <HAL_TIM_Base_Start_IT+0x5a>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a15      	ldr	r2, [pc, #84]	@ (80040dc <HAL_TIM_Base_Start_IT+0x98>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d009      	beq.n	800409e <HAL_TIM_Base_Start_IT+0x5a>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a14      	ldr	r2, [pc, #80]	@ (80040e0 <HAL_TIM_Base_Start_IT+0x9c>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d004      	beq.n	800409e <HAL_TIM_Base_Start_IT+0x5a>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a12      	ldr	r2, [pc, #72]	@ (80040e4 <HAL_TIM_Base_Start_IT+0xa0>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d111      	bne.n	80040c2 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	2207      	movs	r2, #7
 80040a6:	4013      	ands	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2b06      	cmp	r3, #6
 80040ae:	d010      	beq.n	80040d2 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2101      	movs	r1, #1
 80040bc:	430a      	orrs	r2, r1
 80040be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040c0:	e007      	b.n	80040d2 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2101      	movs	r1, #1
 80040ce:	430a      	orrs	r2, r1
 80040d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	0018      	movs	r0, r3
 80040d6:	46bd      	mov	sp, r7
 80040d8:	b004      	add	sp, #16
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40000400 	.word	0x40000400
 80040e0:	40010800 	.word	0x40010800
 80040e4:	40011400 	.word	0x40011400

080040e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040f2:	230f      	movs	r3, #15
 80040f4:	18fb      	adds	r3, r7, r3
 80040f6:	2200      	movs	r2, #0
 80040f8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2238      	movs	r2, #56	@ 0x38
 80040fe:	5c9b      	ldrb	r3, [r3, r2]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d101      	bne.n	8004108 <HAL_TIM_ConfigClockSource+0x20>
 8004104:	2302      	movs	r3, #2
 8004106:	e0bc      	b.n	8004282 <HAL_TIM_ConfigClockSource+0x19a>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2238      	movs	r2, #56	@ 0x38
 800410c:	2101      	movs	r1, #1
 800410e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2239      	movs	r2, #57	@ 0x39
 8004114:	2102      	movs	r1, #2
 8004116:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	2277      	movs	r2, #119	@ 0x77
 8004124:	4393      	bics	r3, r2
 8004126:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	4a58      	ldr	r2, [pc, #352]	@ (800428c <HAL_TIM_ConfigClockSource+0x1a4>)
 800412c:	4013      	ands	r3, r2
 800412e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68ba      	ldr	r2, [r7, #8]
 8004136:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2280      	movs	r2, #128	@ 0x80
 800413e:	0192      	lsls	r2, r2, #6
 8004140:	4293      	cmp	r3, r2
 8004142:	d040      	beq.n	80041c6 <HAL_TIM_ConfigClockSource+0xde>
 8004144:	2280      	movs	r2, #128	@ 0x80
 8004146:	0192      	lsls	r2, r2, #6
 8004148:	4293      	cmp	r3, r2
 800414a:	d900      	bls.n	800414e <HAL_TIM_ConfigClockSource+0x66>
 800414c:	e088      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x178>
 800414e:	2280      	movs	r2, #128	@ 0x80
 8004150:	0152      	lsls	r2, r2, #5
 8004152:	4293      	cmp	r3, r2
 8004154:	d100      	bne.n	8004158 <HAL_TIM_ConfigClockSource+0x70>
 8004156:	e088      	b.n	800426a <HAL_TIM_ConfigClockSource+0x182>
 8004158:	2280      	movs	r2, #128	@ 0x80
 800415a:	0152      	lsls	r2, r2, #5
 800415c:	4293      	cmp	r3, r2
 800415e:	d900      	bls.n	8004162 <HAL_TIM_ConfigClockSource+0x7a>
 8004160:	e07e      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x178>
 8004162:	2b70      	cmp	r3, #112	@ 0x70
 8004164:	d018      	beq.n	8004198 <HAL_TIM_ConfigClockSource+0xb0>
 8004166:	d900      	bls.n	800416a <HAL_TIM_ConfigClockSource+0x82>
 8004168:	e07a      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x178>
 800416a:	2b60      	cmp	r3, #96	@ 0x60
 800416c:	d04f      	beq.n	800420e <HAL_TIM_ConfigClockSource+0x126>
 800416e:	d900      	bls.n	8004172 <HAL_TIM_ConfigClockSource+0x8a>
 8004170:	e076      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x178>
 8004172:	2b50      	cmp	r3, #80	@ 0x50
 8004174:	d03b      	beq.n	80041ee <HAL_TIM_ConfigClockSource+0x106>
 8004176:	d900      	bls.n	800417a <HAL_TIM_ConfigClockSource+0x92>
 8004178:	e072      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x178>
 800417a:	2b40      	cmp	r3, #64	@ 0x40
 800417c:	d057      	beq.n	800422e <HAL_TIM_ConfigClockSource+0x146>
 800417e:	d900      	bls.n	8004182 <HAL_TIM_ConfigClockSource+0x9a>
 8004180:	e06e      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x178>
 8004182:	2b30      	cmp	r3, #48	@ 0x30
 8004184:	d063      	beq.n	800424e <HAL_TIM_ConfigClockSource+0x166>
 8004186:	d86b      	bhi.n	8004260 <HAL_TIM_ConfigClockSource+0x178>
 8004188:	2b20      	cmp	r3, #32
 800418a:	d060      	beq.n	800424e <HAL_TIM_ConfigClockSource+0x166>
 800418c:	d868      	bhi.n	8004260 <HAL_TIM_ConfigClockSource+0x178>
 800418e:	2b00      	cmp	r3, #0
 8004190:	d05d      	beq.n	800424e <HAL_TIM_ConfigClockSource+0x166>
 8004192:	2b10      	cmp	r3, #16
 8004194:	d05b      	beq.n	800424e <HAL_TIM_ConfigClockSource+0x166>
 8004196:	e063      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041a8:	f000 f950 	bl	800444c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	2277      	movs	r2, #119	@ 0x77
 80041b8:	4313      	orrs	r3, r2
 80041ba:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68ba      	ldr	r2, [r7, #8]
 80041c2:	609a      	str	r2, [r3, #8]
      break;
 80041c4:	e052      	b.n	800426c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041d6:	f000 f939 	bl	800444c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689a      	ldr	r2, [r3, #8]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2180      	movs	r1, #128	@ 0x80
 80041e6:	01c9      	lsls	r1, r1, #7
 80041e8:	430a      	orrs	r2, r1
 80041ea:	609a      	str	r2, [r3, #8]
      break;
 80041ec:	e03e      	b.n	800426c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041fa:	001a      	movs	r2, r3
 80041fc:	f000 f8ac 	bl	8004358 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2150      	movs	r1, #80	@ 0x50
 8004206:	0018      	movs	r0, r3
 8004208:	f000 f906 	bl	8004418 <TIM_ITRx_SetConfig>
      break;
 800420c:	e02e      	b.n	800426c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800421a:	001a      	movs	r2, r3
 800421c:	f000 f8ca 	bl	80043b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2160      	movs	r1, #96	@ 0x60
 8004226:	0018      	movs	r0, r3
 8004228:	f000 f8f6 	bl	8004418 <TIM_ITRx_SetConfig>
      break;
 800422c:	e01e      	b.n	800426c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800423a:	001a      	movs	r2, r3
 800423c:	f000 f88c 	bl	8004358 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2140      	movs	r1, #64	@ 0x40
 8004246:	0018      	movs	r0, r3
 8004248:	f000 f8e6 	bl	8004418 <TIM_ITRx_SetConfig>
      break;
 800424c:	e00e      	b.n	800426c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	0019      	movs	r1, r3
 8004258:	0010      	movs	r0, r2
 800425a:	f000 f8dd 	bl	8004418 <TIM_ITRx_SetConfig>
      break;
 800425e:	e005      	b.n	800426c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004260:	230f      	movs	r3, #15
 8004262:	18fb      	adds	r3, r7, r3
 8004264:	2201      	movs	r2, #1
 8004266:	701a      	strb	r2, [r3, #0]
      break;
 8004268:	e000      	b.n	800426c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800426a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2239      	movs	r2, #57	@ 0x39
 8004270:	2101      	movs	r1, #1
 8004272:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2238      	movs	r2, #56	@ 0x38
 8004278:	2100      	movs	r1, #0
 800427a:	5499      	strb	r1, [r3, r2]

  return status;
 800427c:	230f      	movs	r3, #15
 800427e:	18fb      	adds	r3, r7, r3
 8004280:	781b      	ldrb	r3, [r3, #0]
}
 8004282:	0018      	movs	r0, r3
 8004284:	46bd      	mov	sp, r7
 8004286:	b004      	add	sp, #16
 8004288:	bd80      	pop	{r7, pc}
 800428a:	46c0      	nop			@ (mov r8, r8)
 800428c:	ffff00ff 	.word	0xffff00ff

08004290 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	2380      	movs	r3, #128	@ 0x80
 80042a4:	05db      	lsls	r3, r3, #23
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d00b      	beq.n	80042c2 <TIM_Base_SetConfig+0x32>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a26      	ldr	r2, [pc, #152]	@ (8004348 <TIM_Base_SetConfig+0xb8>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d007      	beq.n	80042c2 <TIM_Base_SetConfig+0x32>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a25      	ldr	r2, [pc, #148]	@ (800434c <TIM_Base_SetConfig+0xbc>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d003      	beq.n	80042c2 <TIM_Base_SetConfig+0x32>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a24      	ldr	r2, [pc, #144]	@ (8004350 <TIM_Base_SetConfig+0xc0>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d108      	bne.n	80042d4 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2270      	movs	r2, #112	@ 0x70
 80042c6:	4393      	bics	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	68fa      	ldr	r2, [r7, #12]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	2380      	movs	r3, #128	@ 0x80
 80042d8:	05db      	lsls	r3, r3, #23
 80042da:	429a      	cmp	r2, r3
 80042dc:	d00b      	beq.n	80042f6 <TIM_Base_SetConfig+0x66>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a19      	ldr	r2, [pc, #100]	@ (8004348 <TIM_Base_SetConfig+0xb8>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d007      	beq.n	80042f6 <TIM_Base_SetConfig+0x66>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a18      	ldr	r2, [pc, #96]	@ (800434c <TIM_Base_SetConfig+0xbc>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d003      	beq.n	80042f6 <TIM_Base_SetConfig+0x66>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a17      	ldr	r2, [pc, #92]	@ (8004350 <TIM_Base_SetConfig+0xc0>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d108      	bne.n	8004308 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	4a16      	ldr	r2, [pc, #88]	@ (8004354 <TIM_Base_SetConfig+0xc4>)
 80042fa:	4013      	ands	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	4313      	orrs	r3, r2
 8004306:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2280      	movs	r2, #128	@ 0x80
 800430c:	4393      	bics	r3, r2
 800430e:	001a      	movs	r2, r3
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	4313      	orrs	r3, r2
 8004316:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2204      	movs	r2, #4
 800432e:	431a      	orrs	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	601a      	str	r2, [r3, #0]
}
 8004340:	46c0      	nop			@ (mov r8, r8)
 8004342:	46bd      	mov	sp, r7
 8004344:	b004      	add	sp, #16
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40000400 	.word	0x40000400
 800434c:	40010800 	.word	0x40010800
 8004350:	40011400 	.word	0x40011400
 8004354:	fffffcff 	.word	0xfffffcff

08004358 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6a1b      	ldr	r3, [r3, #32]
 800436e:	2201      	movs	r2, #1
 8004370:	4393      	bics	r3, r2
 8004372:	001a      	movs	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	22f0      	movs	r2, #240	@ 0xf0
 8004382:	4393      	bics	r3, r2
 8004384:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	011b      	lsls	r3, r3, #4
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	4313      	orrs	r3, r2
 800438e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	220a      	movs	r2, #10
 8004394:	4393      	bics	r3, r2
 8004396:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	4313      	orrs	r3, r2
 800439e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	697a      	ldr	r2, [r7, #20]
 80043aa:	621a      	str	r2, [r3, #32]
}
 80043ac:	46c0      	nop			@ (mov r8, r8)
 80043ae:	46bd      	mov	sp, r7
 80043b0:	b006      	add	sp, #24
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6a1b      	ldr	r3, [r3, #32]
 80043c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6a1b      	ldr	r3, [r3, #32]
 80043ca:	2210      	movs	r2, #16
 80043cc:	4393      	bics	r3, r2
 80043ce:	001a      	movs	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	4a0d      	ldr	r2, [pc, #52]	@ (8004414 <TIM_TI2_ConfigInputStage+0x60>)
 80043de:	4013      	ands	r3, r2
 80043e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	031b      	lsls	r3, r3, #12
 80043e6:	693a      	ldr	r2, [r7, #16]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	22a0      	movs	r2, #160	@ 0xa0
 80043f0:	4393      	bics	r3, r2
 80043f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	011b      	lsls	r3, r3, #4
 80043f8:	697a      	ldr	r2, [r7, #20]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	621a      	str	r2, [r3, #32]
}
 800440a:	46c0      	nop			@ (mov r8, r8)
 800440c:	46bd      	mov	sp, r7
 800440e:	b006      	add	sp, #24
 8004410:	bd80      	pop	{r7, pc}
 8004412:	46c0      	nop			@ (mov r8, r8)
 8004414:	ffff0fff 	.word	0xffff0fff

08004418 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2270      	movs	r2, #112	@ 0x70
 800442c:	4393      	bics	r3, r2
 800442e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004430:	683a      	ldr	r2, [r7, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	4313      	orrs	r3, r2
 8004436:	2207      	movs	r2, #7
 8004438:	4313      	orrs	r3, r2
 800443a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	609a      	str	r2, [r3, #8]
}
 8004442:	46c0      	nop			@ (mov r8, r8)
 8004444:	46bd      	mov	sp, r7
 8004446:	b004      	add	sp, #16
 8004448:	bd80      	pop	{r7, pc}
	...

0800444c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
 8004458:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	4a09      	ldr	r2, [pc, #36]	@ (8004488 <TIM_ETR_SetConfig+0x3c>)
 8004464:	4013      	ands	r3, r2
 8004466:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	021a      	lsls	r2, r3, #8
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	431a      	orrs	r2, r3
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	4313      	orrs	r3, r2
 8004474:	697a      	ldr	r2, [r7, #20]
 8004476:	4313      	orrs	r3, r2
 8004478:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	609a      	str	r2, [r3, #8]
}
 8004480:	46c0      	nop			@ (mov r8, r8)
 8004482:	46bd      	mov	sp, r7
 8004484:	b006      	add	sp, #24
 8004486:	bd80      	pop	{r7, pc}
 8004488:	ffff00ff 	.word	0xffff00ff

0800448c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2238      	movs	r2, #56	@ 0x38
 800449a:	5c9b      	ldrb	r3, [r3, r2]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d101      	bne.n	80044a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044a0:	2302      	movs	r3, #2
 80044a2:	e047      	b.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2238      	movs	r2, #56	@ 0x38
 80044a8:	2101      	movs	r1, #1
 80044aa:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2239      	movs	r2, #57	@ 0x39
 80044b0:	2102      	movs	r1, #2
 80044b2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2270      	movs	r2, #112	@ 0x70
 80044c8:	4393      	bics	r3, r2
 80044ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	68fa      	ldr	r2, [r7, #12]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	2380      	movs	r3, #128	@ 0x80
 80044e4:	05db      	lsls	r3, r3, #23
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d00e      	beq.n	8004508 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a13      	ldr	r2, [pc, #76]	@ (800453c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d009      	beq.n	8004508 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a11      	ldr	r2, [pc, #68]	@ (8004540 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d004      	beq.n	8004508 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a10      	ldr	r2, [pc, #64]	@ (8004544 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d10c      	bne.n	8004522 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2280      	movs	r2, #128	@ 0x80
 800450c:	4393      	bics	r3, r2
 800450e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	68ba      	ldr	r2, [r7, #8]
 8004516:	4313      	orrs	r3, r2
 8004518:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2239      	movs	r2, #57	@ 0x39
 8004526:	2101      	movs	r1, #1
 8004528:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2238      	movs	r2, #56	@ 0x38
 800452e:	2100      	movs	r1, #0
 8004530:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004532:	2300      	movs	r3, #0
}
 8004534:	0018      	movs	r0, r3
 8004536:	46bd      	mov	sp, r7
 8004538:	b004      	add	sp, #16
 800453a:	bd80      	pop	{r7, pc}
 800453c:	40000400 	.word	0x40000400
 8004540:	40010800 	.word	0x40010800
 8004544:	40011400 	.word	0x40011400

08004548 <std>:
 8004548:	2300      	movs	r3, #0
 800454a:	b510      	push	{r4, lr}
 800454c:	0004      	movs	r4, r0
 800454e:	6003      	str	r3, [r0, #0]
 8004550:	6043      	str	r3, [r0, #4]
 8004552:	6083      	str	r3, [r0, #8]
 8004554:	8181      	strh	r1, [r0, #12]
 8004556:	6643      	str	r3, [r0, #100]	@ 0x64
 8004558:	81c2      	strh	r2, [r0, #14]
 800455a:	6103      	str	r3, [r0, #16]
 800455c:	6143      	str	r3, [r0, #20]
 800455e:	6183      	str	r3, [r0, #24]
 8004560:	0019      	movs	r1, r3
 8004562:	2208      	movs	r2, #8
 8004564:	305c      	adds	r0, #92	@ 0x5c
 8004566:	f000 fa0f 	bl	8004988 <memset>
 800456a:	4b0b      	ldr	r3, [pc, #44]	@ (8004598 <std+0x50>)
 800456c:	6224      	str	r4, [r4, #32]
 800456e:	6263      	str	r3, [r4, #36]	@ 0x24
 8004570:	4b0a      	ldr	r3, [pc, #40]	@ (800459c <std+0x54>)
 8004572:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004574:	4b0a      	ldr	r3, [pc, #40]	@ (80045a0 <std+0x58>)
 8004576:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004578:	4b0a      	ldr	r3, [pc, #40]	@ (80045a4 <std+0x5c>)
 800457a:	6323      	str	r3, [r4, #48]	@ 0x30
 800457c:	4b0a      	ldr	r3, [pc, #40]	@ (80045a8 <std+0x60>)
 800457e:	429c      	cmp	r4, r3
 8004580:	d005      	beq.n	800458e <std+0x46>
 8004582:	4b0a      	ldr	r3, [pc, #40]	@ (80045ac <std+0x64>)
 8004584:	429c      	cmp	r4, r3
 8004586:	d002      	beq.n	800458e <std+0x46>
 8004588:	4b09      	ldr	r3, [pc, #36]	@ (80045b0 <std+0x68>)
 800458a:	429c      	cmp	r4, r3
 800458c:	d103      	bne.n	8004596 <std+0x4e>
 800458e:	0020      	movs	r0, r4
 8004590:	3058      	adds	r0, #88	@ 0x58
 8004592:	f000 fa79 	bl	8004a88 <__retarget_lock_init_recursive>
 8004596:	bd10      	pop	{r4, pc}
 8004598:	080047b1 	.word	0x080047b1
 800459c:	080047d9 	.word	0x080047d9
 80045a0:	08004811 	.word	0x08004811
 80045a4:	0800483d 	.word	0x0800483d
 80045a8:	200001b0 	.word	0x200001b0
 80045ac:	20000218 	.word	0x20000218
 80045b0:	20000280 	.word	0x20000280

080045b4 <stdio_exit_handler>:
 80045b4:	b510      	push	{r4, lr}
 80045b6:	4a03      	ldr	r2, [pc, #12]	@ (80045c4 <stdio_exit_handler+0x10>)
 80045b8:	4903      	ldr	r1, [pc, #12]	@ (80045c8 <stdio_exit_handler+0x14>)
 80045ba:	4804      	ldr	r0, [pc, #16]	@ (80045cc <stdio_exit_handler+0x18>)
 80045bc:	f000 f86c 	bl	8004698 <_fwalk_sglue>
 80045c0:	bd10      	pop	{r4, pc}
 80045c2:	46c0      	nop			@ (mov r8, r8)
 80045c4:	2000000c 	.word	0x2000000c
 80045c8:	08005315 	.word	0x08005315
 80045cc:	2000001c 	.word	0x2000001c

080045d0 <cleanup_stdio>:
 80045d0:	6841      	ldr	r1, [r0, #4]
 80045d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004600 <cleanup_stdio+0x30>)
 80045d4:	b510      	push	{r4, lr}
 80045d6:	0004      	movs	r4, r0
 80045d8:	4299      	cmp	r1, r3
 80045da:	d001      	beq.n	80045e0 <cleanup_stdio+0x10>
 80045dc:	f000 fe9a 	bl	8005314 <_fflush_r>
 80045e0:	68a1      	ldr	r1, [r4, #8]
 80045e2:	4b08      	ldr	r3, [pc, #32]	@ (8004604 <cleanup_stdio+0x34>)
 80045e4:	4299      	cmp	r1, r3
 80045e6:	d002      	beq.n	80045ee <cleanup_stdio+0x1e>
 80045e8:	0020      	movs	r0, r4
 80045ea:	f000 fe93 	bl	8005314 <_fflush_r>
 80045ee:	68e1      	ldr	r1, [r4, #12]
 80045f0:	4b05      	ldr	r3, [pc, #20]	@ (8004608 <cleanup_stdio+0x38>)
 80045f2:	4299      	cmp	r1, r3
 80045f4:	d002      	beq.n	80045fc <cleanup_stdio+0x2c>
 80045f6:	0020      	movs	r0, r4
 80045f8:	f000 fe8c 	bl	8005314 <_fflush_r>
 80045fc:	bd10      	pop	{r4, pc}
 80045fe:	46c0      	nop			@ (mov r8, r8)
 8004600:	200001b0 	.word	0x200001b0
 8004604:	20000218 	.word	0x20000218
 8004608:	20000280 	.word	0x20000280

0800460c <global_stdio_init.part.0>:
 800460c:	b510      	push	{r4, lr}
 800460e:	4b09      	ldr	r3, [pc, #36]	@ (8004634 <global_stdio_init.part.0+0x28>)
 8004610:	4a09      	ldr	r2, [pc, #36]	@ (8004638 <global_stdio_init.part.0+0x2c>)
 8004612:	2104      	movs	r1, #4
 8004614:	601a      	str	r2, [r3, #0]
 8004616:	4809      	ldr	r0, [pc, #36]	@ (800463c <global_stdio_init.part.0+0x30>)
 8004618:	2200      	movs	r2, #0
 800461a:	f7ff ff95 	bl	8004548 <std>
 800461e:	2201      	movs	r2, #1
 8004620:	2109      	movs	r1, #9
 8004622:	4807      	ldr	r0, [pc, #28]	@ (8004640 <global_stdio_init.part.0+0x34>)
 8004624:	f7ff ff90 	bl	8004548 <std>
 8004628:	2202      	movs	r2, #2
 800462a:	2112      	movs	r1, #18
 800462c:	4805      	ldr	r0, [pc, #20]	@ (8004644 <global_stdio_init.part.0+0x38>)
 800462e:	f7ff ff8b 	bl	8004548 <std>
 8004632:	bd10      	pop	{r4, pc}
 8004634:	200002e8 	.word	0x200002e8
 8004638:	080045b5 	.word	0x080045b5
 800463c:	200001b0 	.word	0x200001b0
 8004640:	20000218 	.word	0x20000218
 8004644:	20000280 	.word	0x20000280

08004648 <__sfp_lock_acquire>:
 8004648:	b510      	push	{r4, lr}
 800464a:	4802      	ldr	r0, [pc, #8]	@ (8004654 <__sfp_lock_acquire+0xc>)
 800464c:	f000 fa1d 	bl	8004a8a <__retarget_lock_acquire_recursive>
 8004650:	bd10      	pop	{r4, pc}
 8004652:	46c0      	nop			@ (mov r8, r8)
 8004654:	200002f1 	.word	0x200002f1

08004658 <__sfp_lock_release>:
 8004658:	b510      	push	{r4, lr}
 800465a:	4802      	ldr	r0, [pc, #8]	@ (8004664 <__sfp_lock_release+0xc>)
 800465c:	f000 fa16 	bl	8004a8c <__retarget_lock_release_recursive>
 8004660:	bd10      	pop	{r4, pc}
 8004662:	46c0      	nop			@ (mov r8, r8)
 8004664:	200002f1 	.word	0x200002f1

08004668 <__sinit>:
 8004668:	b510      	push	{r4, lr}
 800466a:	0004      	movs	r4, r0
 800466c:	f7ff ffec 	bl	8004648 <__sfp_lock_acquire>
 8004670:	6a23      	ldr	r3, [r4, #32]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d002      	beq.n	800467c <__sinit+0x14>
 8004676:	f7ff ffef 	bl	8004658 <__sfp_lock_release>
 800467a:	bd10      	pop	{r4, pc}
 800467c:	4b04      	ldr	r3, [pc, #16]	@ (8004690 <__sinit+0x28>)
 800467e:	6223      	str	r3, [r4, #32]
 8004680:	4b04      	ldr	r3, [pc, #16]	@ (8004694 <__sinit+0x2c>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d1f6      	bne.n	8004676 <__sinit+0xe>
 8004688:	f7ff ffc0 	bl	800460c <global_stdio_init.part.0>
 800468c:	e7f3      	b.n	8004676 <__sinit+0xe>
 800468e:	46c0      	nop			@ (mov r8, r8)
 8004690:	080045d1 	.word	0x080045d1
 8004694:	200002e8 	.word	0x200002e8

08004698 <_fwalk_sglue>:
 8004698:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800469a:	0014      	movs	r4, r2
 800469c:	2600      	movs	r6, #0
 800469e:	9000      	str	r0, [sp, #0]
 80046a0:	9101      	str	r1, [sp, #4]
 80046a2:	68a5      	ldr	r5, [r4, #8]
 80046a4:	6867      	ldr	r7, [r4, #4]
 80046a6:	3f01      	subs	r7, #1
 80046a8:	d504      	bpl.n	80046b4 <_fwalk_sglue+0x1c>
 80046aa:	6824      	ldr	r4, [r4, #0]
 80046ac:	2c00      	cmp	r4, #0
 80046ae:	d1f8      	bne.n	80046a2 <_fwalk_sglue+0xa>
 80046b0:	0030      	movs	r0, r6
 80046b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80046b4:	89ab      	ldrh	r3, [r5, #12]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d908      	bls.n	80046cc <_fwalk_sglue+0x34>
 80046ba:	220e      	movs	r2, #14
 80046bc:	5eab      	ldrsh	r3, [r5, r2]
 80046be:	3301      	adds	r3, #1
 80046c0:	d004      	beq.n	80046cc <_fwalk_sglue+0x34>
 80046c2:	0029      	movs	r1, r5
 80046c4:	9800      	ldr	r0, [sp, #0]
 80046c6:	9b01      	ldr	r3, [sp, #4]
 80046c8:	4798      	blx	r3
 80046ca:	4306      	orrs	r6, r0
 80046cc:	3568      	adds	r5, #104	@ 0x68
 80046ce:	e7ea      	b.n	80046a6 <_fwalk_sglue+0xe>

080046d0 <iprintf>:
 80046d0:	b40f      	push	{r0, r1, r2, r3}
 80046d2:	b507      	push	{r0, r1, r2, lr}
 80046d4:	4905      	ldr	r1, [pc, #20]	@ (80046ec <iprintf+0x1c>)
 80046d6:	ab04      	add	r3, sp, #16
 80046d8:	6808      	ldr	r0, [r1, #0]
 80046da:	cb04      	ldmia	r3!, {r2}
 80046dc:	6881      	ldr	r1, [r0, #8]
 80046de:	9301      	str	r3, [sp, #4]
 80046e0:	f000 fafa 	bl	8004cd8 <_vfiprintf_r>
 80046e4:	b003      	add	sp, #12
 80046e6:	bc08      	pop	{r3}
 80046e8:	b004      	add	sp, #16
 80046ea:	4718      	bx	r3
 80046ec:	20000018 	.word	0x20000018

080046f0 <_puts_r>:
 80046f0:	6a03      	ldr	r3, [r0, #32]
 80046f2:	b570      	push	{r4, r5, r6, lr}
 80046f4:	0005      	movs	r5, r0
 80046f6:	000e      	movs	r6, r1
 80046f8:	6884      	ldr	r4, [r0, #8]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d101      	bne.n	8004702 <_puts_r+0x12>
 80046fe:	f7ff ffb3 	bl	8004668 <__sinit>
 8004702:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004704:	07db      	lsls	r3, r3, #31
 8004706:	d405      	bmi.n	8004714 <_puts_r+0x24>
 8004708:	89a3      	ldrh	r3, [r4, #12]
 800470a:	059b      	lsls	r3, r3, #22
 800470c:	d402      	bmi.n	8004714 <_puts_r+0x24>
 800470e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004710:	f000 f9bb 	bl	8004a8a <__retarget_lock_acquire_recursive>
 8004714:	89a3      	ldrh	r3, [r4, #12]
 8004716:	071b      	lsls	r3, r3, #28
 8004718:	d502      	bpl.n	8004720 <_puts_r+0x30>
 800471a:	6923      	ldr	r3, [r4, #16]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d11f      	bne.n	8004760 <_puts_r+0x70>
 8004720:	0021      	movs	r1, r4
 8004722:	0028      	movs	r0, r5
 8004724:	f000 f8d2 	bl	80048cc <__swsetup_r>
 8004728:	2800      	cmp	r0, #0
 800472a:	d019      	beq.n	8004760 <_puts_r+0x70>
 800472c:	2501      	movs	r5, #1
 800472e:	426d      	negs	r5, r5
 8004730:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004732:	07db      	lsls	r3, r3, #31
 8004734:	d405      	bmi.n	8004742 <_puts_r+0x52>
 8004736:	89a3      	ldrh	r3, [r4, #12]
 8004738:	059b      	lsls	r3, r3, #22
 800473a:	d402      	bmi.n	8004742 <_puts_r+0x52>
 800473c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800473e:	f000 f9a5 	bl	8004a8c <__retarget_lock_release_recursive>
 8004742:	0028      	movs	r0, r5
 8004744:	bd70      	pop	{r4, r5, r6, pc}
 8004746:	3601      	adds	r6, #1
 8004748:	60a3      	str	r3, [r4, #8]
 800474a:	2b00      	cmp	r3, #0
 800474c:	da04      	bge.n	8004758 <_puts_r+0x68>
 800474e:	69a2      	ldr	r2, [r4, #24]
 8004750:	429a      	cmp	r2, r3
 8004752:	dc16      	bgt.n	8004782 <_puts_r+0x92>
 8004754:	290a      	cmp	r1, #10
 8004756:	d014      	beq.n	8004782 <_puts_r+0x92>
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	1c5a      	adds	r2, r3, #1
 800475c:	6022      	str	r2, [r4, #0]
 800475e:	7019      	strb	r1, [r3, #0]
 8004760:	68a3      	ldr	r3, [r4, #8]
 8004762:	7831      	ldrb	r1, [r6, #0]
 8004764:	3b01      	subs	r3, #1
 8004766:	2900      	cmp	r1, #0
 8004768:	d1ed      	bne.n	8004746 <_puts_r+0x56>
 800476a:	60a3      	str	r3, [r4, #8]
 800476c:	2b00      	cmp	r3, #0
 800476e:	da0f      	bge.n	8004790 <_puts_r+0xa0>
 8004770:	0022      	movs	r2, r4
 8004772:	0028      	movs	r0, r5
 8004774:	310a      	adds	r1, #10
 8004776:	f000 f867 	bl	8004848 <__swbuf_r>
 800477a:	3001      	adds	r0, #1
 800477c:	d0d6      	beq.n	800472c <_puts_r+0x3c>
 800477e:	250a      	movs	r5, #10
 8004780:	e7d6      	b.n	8004730 <_puts_r+0x40>
 8004782:	0022      	movs	r2, r4
 8004784:	0028      	movs	r0, r5
 8004786:	f000 f85f 	bl	8004848 <__swbuf_r>
 800478a:	3001      	adds	r0, #1
 800478c:	d1e8      	bne.n	8004760 <_puts_r+0x70>
 800478e:	e7cd      	b.n	800472c <_puts_r+0x3c>
 8004790:	6823      	ldr	r3, [r4, #0]
 8004792:	1c5a      	adds	r2, r3, #1
 8004794:	6022      	str	r2, [r4, #0]
 8004796:	220a      	movs	r2, #10
 8004798:	701a      	strb	r2, [r3, #0]
 800479a:	e7f0      	b.n	800477e <_puts_r+0x8e>

0800479c <puts>:
 800479c:	b510      	push	{r4, lr}
 800479e:	4b03      	ldr	r3, [pc, #12]	@ (80047ac <puts+0x10>)
 80047a0:	0001      	movs	r1, r0
 80047a2:	6818      	ldr	r0, [r3, #0]
 80047a4:	f7ff ffa4 	bl	80046f0 <_puts_r>
 80047a8:	bd10      	pop	{r4, pc}
 80047aa:	46c0      	nop			@ (mov r8, r8)
 80047ac:	20000018 	.word	0x20000018

080047b0 <__sread>:
 80047b0:	b570      	push	{r4, r5, r6, lr}
 80047b2:	000c      	movs	r4, r1
 80047b4:	250e      	movs	r5, #14
 80047b6:	5f49      	ldrsh	r1, [r1, r5]
 80047b8:	f000 f914 	bl	80049e4 <_read_r>
 80047bc:	2800      	cmp	r0, #0
 80047be:	db03      	blt.n	80047c8 <__sread+0x18>
 80047c0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80047c2:	181b      	adds	r3, r3, r0
 80047c4:	6563      	str	r3, [r4, #84]	@ 0x54
 80047c6:	bd70      	pop	{r4, r5, r6, pc}
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	4a02      	ldr	r2, [pc, #8]	@ (80047d4 <__sread+0x24>)
 80047cc:	4013      	ands	r3, r2
 80047ce:	81a3      	strh	r3, [r4, #12]
 80047d0:	e7f9      	b.n	80047c6 <__sread+0x16>
 80047d2:	46c0      	nop			@ (mov r8, r8)
 80047d4:	ffffefff 	.word	0xffffefff

080047d8 <__swrite>:
 80047d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047da:	001f      	movs	r7, r3
 80047dc:	898b      	ldrh	r3, [r1, #12]
 80047de:	0005      	movs	r5, r0
 80047e0:	000c      	movs	r4, r1
 80047e2:	0016      	movs	r6, r2
 80047e4:	05db      	lsls	r3, r3, #23
 80047e6:	d505      	bpl.n	80047f4 <__swrite+0x1c>
 80047e8:	230e      	movs	r3, #14
 80047ea:	5ec9      	ldrsh	r1, [r1, r3]
 80047ec:	2200      	movs	r2, #0
 80047ee:	2302      	movs	r3, #2
 80047f0:	f000 f8e4 	bl	80049bc <_lseek_r>
 80047f4:	89a3      	ldrh	r3, [r4, #12]
 80047f6:	4a05      	ldr	r2, [pc, #20]	@ (800480c <__swrite+0x34>)
 80047f8:	0028      	movs	r0, r5
 80047fa:	4013      	ands	r3, r2
 80047fc:	81a3      	strh	r3, [r4, #12]
 80047fe:	0032      	movs	r2, r6
 8004800:	230e      	movs	r3, #14
 8004802:	5ee1      	ldrsh	r1, [r4, r3]
 8004804:	003b      	movs	r3, r7
 8004806:	f000 f901 	bl	8004a0c <_write_r>
 800480a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800480c:	ffffefff 	.word	0xffffefff

08004810 <__sseek>:
 8004810:	b570      	push	{r4, r5, r6, lr}
 8004812:	000c      	movs	r4, r1
 8004814:	250e      	movs	r5, #14
 8004816:	5f49      	ldrsh	r1, [r1, r5]
 8004818:	f000 f8d0 	bl	80049bc <_lseek_r>
 800481c:	89a3      	ldrh	r3, [r4, #12]
 800481e:	1c42      	adds	r2, r0, #1
 8004820:	d103      	bne.n	800482a <__sseek+0x1a>
 8004822:	4a05      	ldr	r2, [pc, #20]	@ (8004838 <__sseek+0x28>)
 8004824:	4013      	ands	r3, r2
 8004826:	81a3      	strh	r3, [r4, #12]
 8004828:	bd70      	pop	{r4, r5, r6, pc}
 800482a:	2280      	movs	r2, #128	@ 0x80
 800482c:	0152      	lsls	r2, r2, #5
 800482e:	4313      	orrs	r3, r2
 8004830:	81a3      	strh	r3, [r4, #12]
 8004832:	6560      	str	r0, [r4, #84]	@ 0x54
 8004834:	e7f8      	b.n	8004828 <__sseek+0x18>
 8004836:	46c0      	nop			@ (mov r8, r8)
 8004838:	ffffefff 	.word	0xffffefff

0800483c <__sclose>:
 800483c:	b510      	push	{r4, lr}
 800483e:	230e      	movs	r3, #14
 8004840:	5ec9      	ldrsh	r1, [r1, r3]
 8004842:	f000 f8a9 	bl	8004998 <_close_r>
 8004846:	bd10      	pop	{r4, pc}

08004848 <__swbuf_r>:
 8004848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800484a:	0006      	movs	r6, r0
 800484c:	000d      	movs	r5, r1
 800484e:	0014      	movs	r4, r2
 8004850:	2800      	cmp	r0, #0
 8004852:	d004      	beq.n	800485e <__swbuf_r+0x16>
 8004854:	6a03      	ldr	r3, [r0, #32]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <__swbuf_r+0x16>
 800485a:	f7ff ff05 	bl	8004668 <__sinit>
 800485e:	69a3      	ldr	r3, [r4, #24]
 8004860:	60a3      	str	r3, [r4, #8]
 8004862:	89a3      	ldrh	r3, [r4, #12]
 8004864:	071b      	lsls	r3, r3, #28
 8004866:	d502      	bpl.n	800486e <__swbuf_r+0x26>
 8004868:	6923      	ldr	r3, [r4, #16]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d109      	bne.n	8004882 <__swbuf_r+0x3a>
 800486e:	0021      	movs	r1, r4
 8004870:	0030      	movs	r0, r6
 8004872:	f000 f82b 	bl	80048cc <__swsetup_r>
 8004876:	2800      	cmp	r0, #0
 8004878:	d003      	beq.n	8004882 <__swbuf_r+0x3a>
 800487a:	2501      	movs	r5, #1
 800487c:	426d      	negs	r5, r5
 800487e:	0028      	movs	r0, r5
 8004880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004882:	6923      	ldr	r3, [r4, #16]
 8004884:	6820      	ldr	r0, [r4, #0]
 8004886:	b2ef      	uxtb	r7, r5
 8004888:	1ac0      	subs	r0, r0, r3
 800488a:	6963      	ldr	r3, [r4, #20]
 800488c:	b2ed      	uxtb	r5, r5
 800488e:	4283      	cmp	r3, r0
 8004890:	dc05      	bgt.n	800489e <__swbuf_r+0x56>
 8004892:	0021      	movs	r1, r4
 8004894:	0030      	movs	r0, r6
 8004896:	f000 fd3d 	bl	8005314 <_fflush_r>
 800489a:	2800      	cmp	r0, #0
 800489c:	d1ed      	bne.n	800487a <__swbuf_r+0x32>
 800489e:	68a3      	ldr	r3, [r4, #8]
 80048a0:	3001      	adds	r0, #1
 80048a2:	3b01      	subs	r3, #1
 80048a4:	60a3      	str	r3, [r4, #8]
 80048a6:	6823      	ldr	r3, [r4, #0]
 80048a8:	1c5a      	adds	r2, r3, #1
 80048aa:	6022      	str	r2, [r4, #0]
 80048ac:	701f      	strb	r7, [r3, #0]
 80048ae:	6963      	ldr	r3, [r4, #20]
 80048b0:	4283      	cmp	r3, r0
 80048b2:	d004      	beq.n	80048be <__swbuf_r+0x76>
 80048b4:	89a3      	ldrh	r3, [r4, #12]
 80048b6:	07db      	lsls	r3, r3, #31
 80048b8:	d5e1      	bpl.n	800487e <__swbuf_r+0x36>
 80048ba:	2d0a      	cmp	r5, #10
 80048bc:	d1df      	bne.n	800487e <__swbuf_r+0x36>
 80048be:	0021      	movs	r1, r4
 80048c0:	0030      	movs	r0, r6
 80048c2:	f000 fd27 	bl	8005314 <_fflush_r>
 80048c6:	2800      	cmp	r0, #0
 80048c8:	d0d9      	beq.n	800487e <__swbuf_r+0x36>
 80048ca:	e7d6      	b.n	800487a <__swbuf_r+0x32>

080048cc <__swsetup_r>:
 80048cc:	4b2d      	ldr	r3, [pc, #180]	@ (8004984 <__swsetup_r+0xb8>)
 80048ce:	b570      	push	{r4, r5, r6, lr}
 80048d0:	0005      	movs	r5, r0
 80048d2:	6818      	ldr	r0, [r3, #0]
 80048d4:	000c      	movs	r4, r1
 80048d6:	2800      	cmp	r0, #0
 80048d8:	d004      	beq.n	80048e4 <__swsetup_r+0x18>
 80048da:	6a03      	ldr	r3, [r0, #32]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d101      	bne.n	80048e4 <__swsetup_r+0x18>
 80048e0:	f7ff fec2 	bl	8004668 <__sinit>
 80048e4:	220c      	movs	r2, #12
 80048e6:	5ea3      	ldrsh	r3, [r4, r2]
 80048e8:	071a      	lsls	r2, r3, #28
 80048ea:	d423      	bmi.n	8004934 <__swsetup_r+0x68>
 80048ec:	06da      	lsls	r2, r3, #27
 80048ee:	d407      	bmi.n	8004900 <__swsetup_r+0x34>
 80048f0:	2209      	movs	r2, #9
 80048f2:	602a      	str	r2, [r5, #0]
 80048f4:	2240      	movs	r2, #64	@ 0x40
 80048f6:	2001      	movs	r0, #1
 80048f8:	4313      	orrs	r3, r2
 80048fa:	81a3      	strh	r3, [r4, #12]
 80048fc:	4240      	negs	r0, r0
 80048fe:	e03a      	b.n	8004976 <__swsetup_r+0xaa>
 8004900:	075b      	lsls	r3, r3, #29
 8004902:	d513      	bpl.n	800492c <__swsetup_r+0x60>
 8004904:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004906:	2900      	cmp	r1, #0
 8004908:	d008      	beq.n	800491c <__swsetup_r+0x50>
 800490a:	0023      	movs	r3, r4
 800490c:	3344      	adds	r3, #68	@ 0x44
 800490e:	4299      	cmp	r1, r3
 8004910:	d002      	beq.n	8004918 <__swsetup_r+0x4c>
 8004912:	0028      	movs	r0, r5
 8004914:	f000 f8bc 	bl	8004a90 <_free_r>
 8004918:	2300      	movs	r3, #0
 800491a:	6363      	str	r3, [r4, #52]	@ 0x34
 800491c:	2224      	movs	r2, #36	@ 0x24
 800491e:	89a3      	ldrh	r3, [r4, #12]
 8004920:	4393      	bics	r3, r2
 8004922:	81a3      	strh	r3, [r4, #12]
 8004924:	2300      	movs	r3, #0
 8004926:	6063      	str	r3, [r4, #4]
 8004928:	6923      	ldr	r3, [r4, #16]
 800492a:	6023      	str	r3, [r4, #0]
 800492c:	2308      	movs	r3, #8
 800492e:	89a2      	ldrh	r2, [r4, #12]
 8004930:	4313      	orrs	r3, r2
 8004932:	81a3      	strh	r3, [r4, #12]
 8004934:	6923      	ldr	r3, [r4, #16]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10b      	bne.n	8004952 <__swsetup_r+0x86>
 800493a:	21a0      	movs	r1, #160	@ 0xa0
 800493c:	2280      	movs	r2, #128	@ 0x80
 800493e:	89a3      	ldrh	r3, [r4, #12]
 8004940:	0089      	lsls	r1, r1, #2
 8004942:	0092      	lsls	r2, r2, #2
 8004944:	400b      	ands	r3, r1
 8004946:	4293      	cmp	r3, r2
 8004948:	d003      	beq.n	8004952 <__swsetup_r+0x86>
 800494a:	0021      	movs	r1, r4
 800494c:	0028      	movs	r0, r5
 800494e:	f000 fd37 	bl	80053c0 <__smakebuf_r>
 8004952:	220c      	movs	r2, #12
 8004954:	5ea3      	ldrsh	r3, [r4, r2]
 8004956:	2101      	movs	r1, #1
 8004958:	001a      	movs	r2, r3
 800495a:	400a      	ands	r2, r1
 800495c:	420b      	tst	r3, r1
 800495e:	d00b      	beq.n	8004978 <__swsetup_r+0xac>
 8004960:	2200      	movs	r2, #0
 8004962:	60a2      	str	r2, [r4, #8]
 8004964:	6962      	ldr	r2, [r4, #20]
 8004966:	4252      	negs	r2, r2
 8004968:	61a2      	str	r2, [r4, #24]
 800496a:	2000      	movs	r0, #0
 800496c:	6922      	ldr	r2, [r4, #16]
 800496e:	4282      	cmp	r2, r0
 8004970:	d101      	bne.n	8004976 <__swsetup_r+0xaa>
 8004972:	061a      	lsls	r2, r3, #24
 8004974:	d4be      	bmi.n	80048f4 <__swsetup_r+0x28>
 8004976:	bd70      	pop	{r4, r5, r6, pc}
 8004978:	0799      	lsls	r1, r3, #30
 800497a:	d400      	bmi.n	800497e <__swsetup_r+0xb2>
 800497c:	6962      	ldr	r2, [r4, #20]
 800497e:	60a2      	str	r2, [r4, #8]
 8004980:	e7f3      	b.n	800496a <__swsetup_r+0x9e>
 8004982:	46c0      	nop			@ (mov r8, r8)
 8004984:	20000018 	.word	0x20000018

08004988 <memset>:
 8004988:	0003      	movs	r3, r0
 800498a:	1882      	adds	r2, r0, r2
 800498c:	4293      	cmp	r3, r2
 800498e:	d100      	bne.n	8004992 <memset+0xa>
 8004990:	4770      	bx	lr
 8004992:	7019      	strb	r1, [r3, #0]
 8004994:	3301      	adds	r3, #1
 8004996:	e7f9      	b.n	800498c <memset+0x4>

08004998 <_close_r>:
 8004998:	2300      	movs	r3, #0
 800499a:	b570      	push	{r4, r5, r6, lr}
 800499c:	4d06      	ldr	r5, [pc, #24]	@ (80049b8 <_close_r+0x20>)
 800499e:	0004      	movs	r4, r0
 80049a0:	0008      	movs	r0, r1
 80049a2:	602b      	str	r3, [r5, #0]
 80049a4:	f7fc fb1b 	bl	8000fde <_close>
 80049a8:	1c43      	adds	r3, r0, #1
 80049aa:	d103      	bne.n	80049b4 <_close_r+0x1c>
 80049ac:	682b      	ldr	r3, [r5, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d000      	beq.n	80049b4 <_close_r+0x1c>
 80049b2:	6023      	str	r3, [r4, #0]
 80049b4:	bd70      	pop	{r4, r5, r6, pc}
 80049b6:	46c0      	nop			@ (mov r8, r8)
 80049b8:	200002ec 	.word	0x200002ec

080049bc <_lseek_r>:
 80049bc:	b570      	push	{r4, r5, r6, lr}
 80049be:	0004      	movs	r4, r0
 80049c0:	0008      	movs	r0, r1
 80049c2:	0011      	movs	r1, r2
 80049c4:	001a      	movs	r2, r3
 80049c6:	2300      	movs	r3, #0
 80049c8:	4d05      	ldr	r5, [pc, #20]	@ (80049e0 <_lseek_r+0x24>)
 80049ca:	602b      	str	r3, [r5, #0]
 80049cc:	f7fc fb28 	bl	8001020 <_lseek>
 80049d0:	1c43      	adds	r3, r0, #1
 80049d2:	d103      	bne.n	80049dc <_lseek_r+0x20>
 80049d4:	682b      	ldr	r3, [r5, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d000      	beq.n	80049dc <_lseek_r+0x20>
 80049da:	6023      	str	r3, [r4, #0]
 80049dc:	bd70      	pop	{r4, r5, r6, pc}
 80049de:	46c0      	nop			@ (mov r8, r8)
 80049e0:	200002ec 	.word	0x200002ec

080049e4 <_read_r>:
 80049e4:	b570      	push	{r4, r5, r6, lr}
 80049e6:	0004      	movs	r4, r0
 80049e8:	0008      	movs	r0, r1
 80049ea:	0011      	movs	r1, r2
 80049ec:	001a      	movs	r2, r3
 80049ee:	2300      	movs	r3, #0
 80049f0:	4d05      	ldr	r5, [pc, #20]	@ (8004a08 <_read_r+0x24>)
 80049f2:	602b      	str	r3, [r5, #0]
 80049f4:	f7fc faba 	bl	8000f6c <_read>
 80049f8:	1c43      	adds	r3, r0, #1
 80049fa:	d103      	bne.n	8004a04 <_read_r+0x20>
 80049fc:	682b      	ldr	r3, [r5, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d000      	beq.n	8004a04 <_read_r+0x20>
 8004a02:	6023      	str	r3, [r4, #0]
 8004a04:	bd70      	pop	{r4, r5, r6, pc}
 8004a06:	46c0      	nop			@ (mov r8, r8)
 8004a08:	200002ec 	.word	0x200002ec

08004a0c <_write_r>:
 8004a0c:	b570      	push	{r4, r5, r6, lr}
 8004a0e:	0004      	movs	r4, r0
 8004a10:	0008      	movs	r0, r1
 8004a12:	0011      	movs	r1, r2
 8004a14:	001a      	movs	r2, r3
 8004a16:	2300      	movs	r3, #0
 8004a18:	4d05      	ldr	r5, [pc, #20]	@ (8004a30 <_write_r+0x24>)
 8004a1a:	602b      	str	r3, [r5, #0]
 8004a1c:	f7fc fac3 	bl	8000fa6 <_write>
 8004a20:	1c43      	adds	r3, r0, #1
 8004a22:	d103      	bne.n	8004a2c <_write_r+0x20>
 8004a24:	682b      	ldr	r3, [r5, #0]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d000      	beq.n	8004a2c <_write_r+0x20>
 8004a2a:	6023      	str	r3, [r4, #0]
 8004a2c:	bd70      	pop	{r4, r5, r6, pc}
 8004a2e:	46c0      	nop			@ (mov r8, r8)
 8004a30:	200002ec 	.word	0x200002ec

08004a34 <__errno>:
 8004a34:	4b01      	ldr	r3, [pc, #4]	@ (8004a3c <__errno+0x8>)
 8004a36:	6818      	ldr	r0, [r3, #0]
 8004a38:	4770      	bx	lr
 8004a3a:	46c0      	nop			@ (mov r8, r8)
 8004a3c:	20000018 	.word	0x20000018

08004a40 <__libc_init_array>:
 8004a40:	b570      	push	{r4, r5, r6, lr}
 8004a42:	2600      	movs	r6, #0
 8004a44:	4c0c      	ldr	r4, [pc, #48]	@ (8004a78 <__libc_init_array+0x38>)
 8004a46:	4d0d      	ldr	r5, [pc, #52]	@ (8004a7c <__libc_init_array+0x3c>)
 8004a48:	1b64      	subs	r4, r4, r5
 8004a4a:	10a4      	asrs	r4, r4, #2
 8004a4c:	42a6      	cmp	r6, r4
 8004a4e:	d109      	bne.n	8004a64 <__libc_init_array+0x24>
 8004a50:	2600      	movs	r6, #0
 8004a52:	f000 fd39 	bl	80054c8 <_init>
 8004a56:	4c0a      	ldr	r4, [pc, #40]	@ (8004a80 <__libc_init_array+0x40>)
 8004a58:	4d0a      	ldr	r5, [pc, #40]	@ (8004a84 <__libc_init_array+0x44>)
 8004a5a:	1b64      	subs	r4, r4, r5
 8004a5c:	10a4      	asrs	r4, r4, #2
 8004a5e:	42a6      	cmp	r6, r4
 8004a60:	d105      	bne.n	8004a6e <__libc_init_array+0x2e>
 8004a62:	bd70      	pop	{r4, r5, r6, pc}
 8004a64:	00b3      	lsls	r3, r6, #2
 8004a66:	58eb      	ldr	r3, [r5, r3]
 8004a68:	4798      	blx	r3
 8004a6a:	3601      	adds	r6, #1
 8004a6c:	e7ee      	b.n	8004a4c <__libc_init_array+0xc>
 8004a6e:	00b3      	lsls	r3, r6, #2
 8004a70:	58eb      	ldr	r3, [r5, r3]
 8004a72:	4798      	blx	r3
 8004a74:	3601      	adds	r6, #1
 8004a76:	e7f2      	b.n	8004a5e <__libc_init_array+0x1e>
 8004a78:	08005604 	.word	0x08005604
 8004a7c:	08005604 	.word	0x08005604
 8004a80:	08005608 	.word	0x08005608
 8004a84:	08005604 	.word	0x08005604

08004a88 <__retarget_lock_init_recursive>:
 8004a88:	4770      	bx	lr

08004a8a <__retarget_lock_acquire_recursive>:
 8004a8a:	4770      	bx	lr

08004a8c <__retarget_lock_release_recursive>:
 8004a8c:	4770      	bx	lr
	...

08004a90 <_free_r>:
 8004a90:	b570      	push	{r4, r5, r6, lr}
 8004a92:	0005      	movs	r5, r0
 8004a94:	1e0c      	subs	r4, r1, #0
 8004a96:	d010      	beq.n	8004aba <_free_r+0x2a>
 8004a98:	3c04      	subs	r4, #4
 8004a9a:	6823      	ldr	r3, [r4, #0]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	da00      	bge.n	8004aa2 <_free_r+0x12>
 8004aa0:	18e4      	adds	r4, r4, r3
 8004aa2:	0028      	movs	r0, r5
 8004aa4:	f000 f8e0 	bl	8004c68 <__malloc_lock>
 8004aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8004b20 <_free_r+0x90>)
 8004aaa:	6813      	ldr	r3, [r2, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d105      	bne.n	8004abc <_free_r+0x2c>
 8004ab0:	6063      	str	r3, [r4, #4]
 8004ab2:	6014      	str	r4, [r2, #0]
 8004ab4:	0028      	movs	r0, r5
 8004ab6:	f000 f8df 	bl	8004c78 <__malloc_unlock>
 8004aba:	bd70      	pop	{r4, r5, r6, pc}
 8004abc:	42a3      	cmp	r3, r4
 8004abe:	d908      	bls.n	8004ad2 <_free_r+0x42>
 8004ac0:	6820      	ldr	r0, [r4, #0]
 8004ac2:	1821      	adds	r1, r4, r0
 8004ac4:	428b      	cmp	r3, r1
 8004ac6:	d1f3      	bne.n	8004ab0 <_free_r+0x20>
 8004ac8:	6819      	ldr	r1, [r3, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	1809      	adds	r1, r1, r0
 8004ace:	6021      	str	r1, [r4, #0]
 8004ad0:	e7ee      	b.n	8004ab0 <_free_r+0x20>
 8004ad2:	001a      	movs	r2, r3
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <_free_r+0x4e>
 8004ada:	42a3      	cmp	r3, r4
 8004adc:	d9f9      	bls.n	8004ad2 <_free_r+0x42>
 8004ade:	6811      	ldr	r1, [r2, #0]
 8004ae0:	1850      	adds	r0, r2, r1
 8004ae2:	42a0      	cmp	r0, r4
 8004ae4:	d10b      	bne.n	8004afe <_free_r+0x6e>
 8004ae6:	6820      	ldr	r0, [r4, #0]
 8004ae8:	1809      	adds	r1, r1, r0
 8004aea:	1850      	adds	r0, r2, r1
 8004aec:	6011      	str	r1, [r2, #0]
 8004aee:	4283      	cmp	r3, r0
 8004af0:	d1e0      	bne.n	8004ab4 <_free_r+0x24>
 8004af2:	6818      	ldr	r0, [r3, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	1841      	adds	r1, r0, r1
 8004af8:	6011      	str	r1, [r2, #0]
 8004afa:	6053      	str	r3, [r2, #4]
 8004afc:	e7da      	b.n	8004ab4 <_free_r+0x24>
 8004afe:	42a0      	cmp	r0, r4
 8004b00:	d902      	bls.n	8004b08 <_free_r+0x78>
 8004b02:	230c      	movs	r3, #12
 8004b04:	602b      	str	r3, [r5, #0]
 8004b06:	e7d5      	b.n	8004ab4 <_free_r+0x24>
 8004b08:	6820      	ldr	r0, [r4, #0]
 8004b0a:	1821      	adds	r1, r4, r0
 8004b0c:	428b      	cmp	r3, r1
 8004b0e:	d103      	bne.n	8004b18 <_free_r+0x88>
 8004b10:	6819      	ldr	r1, [r3, #0]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	1809      	adds	r1, r1, r0
 8004b16:	6021      	str	r1, [r4, #0]
 8004b18:	6063      	str	r3, [r4, #4]
 8004b1a:	6054      	str	r4, [r2, #4]
 8004b1c:	e7ca      	b.n	8004ab4 <_free_r+0x24>
 8004b1e:	46c0      	nop			@ (mov r8, r8)
 8004b20:	200002f8 	.word	0x200002f8

08004b24 <sbrk_aligned>:
 8004b24:	b570      	push	{r4, r5, r6, lr}
 8004b26:	4e0f      	ldr	r6, [pc, #60]	@ (8004b64 <sbrk_aligned+0x40>)
 8004b28:	000d      	movs	r5, r1
 8004b2a:	6831      	ldr	r1, [r6, #0]
 8004b2c:	0004      	movs	r4, r0
 8004b2e:	2900      	cmp	r1, #0
 8004b30:	d102      	bne.n	8004b38 <sbrk_aligned+0x14>
 8004b32:	f000 fcab 	bl	800548c <_sbrk_r>
 8004b36:	6030      	str	r0, [r6, #0]
 8004b38:	0029      	movs	r1, r5
 8004b3a:	0020      	movs	r0, r4
 8004b3c:	f000 fca6 	bl	800548c <_sbrk_r>
 8004b40:	1c43      	adds	r3, r0, #1
 8004b42:	d103      	bne.n	8004b4c <sbrk_aligned+0x28>
 8004b44:	2501      	movs	r5, #1
 8004b46:	426d      	negs	r5, r5
 8004b48:	0028      	movs	r0, r5
 8004b4a:	bd70      	pop	{r4, r5, r6, pc}
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	1cc5      	adds	r5, r0, #3
 8004b50:	439d      	bics	r5, r3
 8004b52:	42a8      	cmp	r0, r5
 8004b54:	d0f8      	beq.n	8004b48 <sbrk_aligned+0x24>
 8004b56:	1a29      	subs	r1, r5, r0
 8004b58:	0020      	movs	r0, r4
 8004b5a:	f000 fc97 	bl	800548c <_sbrk_r>
 8004b5e:	3001      	adds	r0, #1
 8004b60:	d1f2      	bne.n	8004b48 <sbrk_aligned+0x24>
 8004b62:	e7ef      	b.n	8004b44 <sbrk_aligned+0x20>
 8004b64:	200002f4 	.word	0x200002f4

08004b68 <_malloc_r>:
 8004b68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b6a:	2203      	movs	r2, #3
 8004b6c:	1ccb      	adds	r3, r1, #3
 8004b6e:	4393      	bics	r3, r2
 8004b70:	3308      	adds	r3, #8
 8004b72:	0005      	movs	r5, r0
 8004b74:	001f      	movs	r7, r3
 8004b76:	2b0c      	cmp	r3, #12
 8004b78:	d234      	bcs.n	8004be4 <_malloc_r+0x7c>
 8004b7a:	270c      	movs	r7, #12
 8004b7c:	42b9      	cmp	r1, r7
 8004b7e:	d833      	bhi.n	8004be8 <_malloc_r+0x80>
 8004b80:	0028      	movs	r0, r5
 8004b82:	f000 f871 	bl	8004c68 <__malloc_lock>
 8004b86:	4e37      	ldr	r6, [pc, #220]	@ (8004c64 <_malloc_r+0xfc>)
 8004b88:	6833      	ldr	r3, [r6, #0]
 8004b8a:	001c      	movs	r4, r3
 8004b8c:	2c00      	cmp	r4, #0
 8004b8e:	d12f      	bne.n	8004bf0 <_malloc_r+0x88>
 8004b90:	0039      	movs	r1, r7
 8004b92:	0028      	movs	r0, r5
 8004b94:	f7ff ffc6 	bl	8004b24 <sbrk_aligned>
 8004b98:	0004      	movs	r4, r0
 8004b9a:	1c43      	adds	r3, r0, #1
 8004b9c:	d15f      	bne.n	8004c5e <_malloc_r+0xf6>
 8004b9e:	6834      	ldr	r4, [r6, #0]
 8004ba0:	9400      	str	r4, [sp, #0]
 8004ba2:	9b00      	ldr	r3, [sp, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d14a      	bne.n	8004c3e <_malloc_r+0xd6>
 8004ba8:	2c00      	cmp	r4, #0
 8004baa:	d052      	beq.n	8004c52 <_malloc_r+0xea>
 8004bac:	6823      	ldr	r3, [r4, #0]
 8004bae:	0028      	movs	r0, r5
 8004bb0:	18e3      	adds	r3, r4, r3
 8004bb2:	9900      	ldr	r1, [sp, #0]
 8004bb4:	9301      	str	r3, [sp, #4]
 8004bb6:	f000 fc69 	bl	800548c <_sbrk_r>
 8004bba:	9b01      	ldr	r3, [sp, #4]
 8004bbc:	4283      	cmp	r3, r0
 8004bbe:	d148      	bne.n	8004c52 <_malloc_r+0xea>
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	0028      	movs	r0, r5
 8004bc4:	1aff      	subs	r7, r7, r3
 8004bc6:	0039      	movs	r1, r7
 8004bc8:	f7ff ffac 	bl	8004b24 <sbrk_aligned>
 8004bcc:	3001      	adds	r0, #1
 8004bce:	d040      	beq.n	8004c52 <_malloc_r+0xea>
 8004bd0:	6823      	ldr	r3, [r4, #0]
 8004bd2:	19db      	adds	r3, r3, r7
 8004bd4:	6023      	str	r3, [r4, #0]
 8004bd6:	6833      	ldr	r3, [r6, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	2a00      	cmp	r2, #0
 8004bdc:	d133      	bne.n	8004c46 <_malloc_r+0xde>
 8004bde:	9b00      	ldr	r3, [sp, #0]
 8004be0:	6033      	str	r3, [r6, #0]
 8004be2:	e019      	b.n	8004c18 <_malloc_r+0xb0>
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	dac9      	bge.n	8004b7c <_malloc_r+0x14>
 8004be8:	230c      	movs	r3, #12
 8004bea:	602b      	str	r3, [r5, #0]
 8004bec:	2000      	movs	r0, #0
 8004bee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004bf0:	6821      	ldr	r1, [r4, #0]
 8004bf2:	1bc9      	subs	r1, r1, r7
 8004bf4:	d420      	bmi.n	8004c38 <_malloc_r+0xd0>
 8004bf6:	290b      	cmp	r1, #11
 8004bf8:	d90a      	bls.n	8004c10 <_malloc_r+0xa8>
 8004bfa:	19e2      	adds	r2, r4, r7
 8004bfc:	6027      	str	r7, [r4, #0]
 8004bfe:	42a3      	cmp	r3, r4
 8004c00:	d104      	bne.n	8004c0c <_malloc_r+0xa4>
 8004c02:	6032      	str	r2, [r6, #0]
 8004c04:	6863      	ldr	r3, [r4, #4]
 8004c06:	6011      	str	r1, [r2, #0]
 8004c08:	6053      	str	r3, [r2, #4]
 8004c0a:	e005      	b.n	8004c18 <_malloc_r+0xb0>
 8004c0c:	605a      	str	r2, [r3, #4]
 8004c0e:	e7f9      	b.n	8004c04 <_malloc_r+0x9c>
 8004c10:	6862      	ldr	r2, [r4, #4]
 8004c12:	42a3      	cmp	r3, r4
 8004c14:	d10e      	bne.n	8004c34 <_malloc_r+0xcc>
 8004c16:	6032      	str	r2, [r6, #0]
 8004c18:	0028      	movs	r0, r5
 8004c1a:	f000 f82d 	bl	8004c78 <__malloc_unlock>
 8004c1e:	0020      	movs	r0, r4
 8004c20:	2207      	movs	r2, #7
 8004c22:	300b      	adds	r0, #11
 8004c24:	1d23      	adds	r3, r4, #4
 8004c26:	4390      	bics	r0, r2
 8004c28:	1ac2      	subs	r2, r0, r3
 8004c2a:	4298      	cmp	r0, r3
 8004c2c:	d0df      	beq.n	8004bee <_malloc_r+0x86>
 8004c2e:	1a1b      	subs	r3, r3, r0
 8004c30:	50a3      	str	r3, [r4, r2]
 8004c32:	e7dc      	b.n	8004bee <_malloc_r+0x86>
 8004c34:	605a      	str	r2, [r3, #4]
 8004c36:	e7ef      	b.n	8004c18 <_malloc_r+0xb0>
 8004c38:	0023      	movs	r3, r4
 8004c3a:	6864      	ldr	r4, [r4, #4]
 8004c3c:	e7a6      	b.n	8004b8c <_malloc_r+0x24>
 8004c3e:	9c00      	ldr	r4, [sp, #0]
 8004c40:	6863      	ldr	r3, [r4, #4]
 8004c42:	9300      	str	r3, [sp, #0]
 8004c44:	e7ad      	b.n	8004ba2 <_malloc_r+0x3a>
 8004c46:	001a      	movs	r2, r3
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	42a3      	cmp	r3, r4
 8004c4c:	d1fb      	bne.n	8004c46 <_malloc_r+0xde>
 8004c4e:	2300      	movs	r3, #0
 8004c50:	e7da      	b.n	8004c08 <_malloc_r+0xa0>
 8004c52:	230c      	movs	r3, #12
 8004c54:	0028      	movs	r0, r5
 8004c56:	602b      	str	r3, [r5, #0]
 8004c58:	f000 f80e 	bl	8004c78 <__malloc_unlock>
 8004c5c:	e7c6      	b.n	8004bec <_malloc_r+0x84>
 8004c5e:	6007      	str	r7, [r0, #0]
 8004c60:	e7da      	b.n	8004c18 <_malloc_r+0xb0>
 8004c62:	46c0      	nop			@ (mov r8, r8)
 8004c64:	200002f8 	.word	0x200002f8

08004c68 <__malloc_lock>:
 8004c68:	b510      	push	{r4, lr}
 8004c6a:	4802      	ldr	r0, [pc, #8]	@ (8004c74 <__malloc_lock+0xc>)
 8004c6c:	f7ff ff0d 	bl	8004a8a <__retarget_lock_acquire_recursive>
 8004c70:	bd10      	pop	{r4, pc}
 8004c72:	46c0      	nop			@ (mov r8, r8)
 8004c74:	200002f0 	.word	0x200002f0

08004c78 <__malloc_unlock>:
 8004c78:	b510      	push	{r4, lr}
 8004c7a:	4802      	ldr	r0, [pc, #8]	@ (8004c84 <__malloc_unlock+0xc>)
 8004c7c:	f7ff ff06 	bl	8004a8c <__retarget_lock_release_recursive>
 8004c80:	bd10      	pop	{r4, pc}
 8004c82:	46c0      	nop			@ (mov r8, r8)
 8004c84:	200002f0 	.word	0x200002f0

08004c88 <__sfputc_r>:
 8004c88:	6893      	ldr	r3, [r2, #8]
 8004c8a:	b510      	push	{r4, lr}
 8004c8c:	3b01      	subs	r3, #1
 8004c8e:	6093      	str	r3, [r2, #8]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	da04      	bge.n	8004c9e <__sfputc_r+0x16>
 8004c94:	6994      	ldr	r4, [r2, #24]
 8004c96:	42a3      	cmp	r3, r4
 8004c98:	db07      	blt.n	8004caa <__sfputc_r+0x22>
 8004c9a:	290a      	cmp	r1, #10
 8004c9c:	d005      	beq.n	8004caa <__sfputc_r+0x22>
 8004c9e:	6813      	ldr	r3, [r2, #0]
 8004ca0:	1c58      	adds	r0, r3, #1
 8004ca2:	6010      	str	r0, [r2, #0]
 8004ca4:	7019      	strb	r1, [r3, #0]
 8004ca6:	0008      	movs	r0, r1
 8004ca8:	bd10      	pop	{r4, pc}
 8004caa:	f7ff fdcd 	bl	8004848 <__swbuf_r>
 8004cae:	0001      	movs	r1, r0
 8004cb0:	e7f9      	b.n	8004ca6 <__sfputc_r+0x1e>

08004cb2 <__sfputs_r>:
 8004cb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cb4:	0006      	movs	r6, r0
 8004cb6:	000f      	movs	r7, r1
 8004cb8:	0014      	movs	r4, r2
 8004cba:	18d5      	adds	r5, r2, r3
 8004cbc:	42ac      	cmp	r4, r5
 8004cbe:	d101      	bne.n	8004cc4 <__sfputs_r+0x12>
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	e007      	b.n	8004cd4 <__sfputs_r+0x22>
 8004cc4:	7821      	ldrb	r1, [r4, #0]
 8004cc6:	003a      	movs	r2, r7
 8004cc8:	0030      	movs	r0, r6
 8004cca:	f7ff ffdd 	bl	8004c88 <__sfputc_r>
 8004cce:	3401      	adds	r4, #1
 8004cd0:	1c43      	adds	r3, r0, #1
 8004cd2:	d1f3      	bne.n	8004cbc <__sfputs_r+0xa>
 8004cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004cd8 <_vfiprintf_r>:
 8004cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cda:	b0a1      	sub	sp, #132	@ 0x84
 8004cdc:	000f      	movs	r7, r1
 8004cde:	0015      	movs	r5, r2
 8004ce0:	001e      	movs	r6, r3
 8004ce2:	9003      	str	r0, [sp, #12]
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	d004      	beq.n	8004cf2 <_vfiprintf_r+0x1a>
 8004ce8:	6a03      	ldr	r3, [r0, #32]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <_vfiprintf_r+0x1a>
 8004cee:	f7ff fcbb 	bl	8004668 <__sinit>
 8004cf2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cf4:	07db      	lsls	r3, r3, #31
 8004cf6:	d405      	bmi.n	8004d04 <_vfiprintf_r+0x2c>
 8004cf8:	89bb      	ldrh	r3, [r7, #12]
 8004cfa:	059b      	lsls	r3, r3, #22
 8004cfc:	d402      	bmi.n	8004d04 <_vfiprintf_r+0x2c>
 8004cfe:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004d00:	f7ff fec3 	bl	8004a8a <__retarget_lock_acquire_recursive>
 8004d04:	89bb      	ldrh	r3, [r7, #12]
 8004d06:	071b      	lsls	r3, r3, #28
 8004d08:	d502      	bpl.n	8004d10 <_vfiprintf_r+0x38>
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d113      	bne.n	8004d38 <_vfiprintf_r+0x60>
 8004d10:	0039      	movs	r1, r7
 8004d12:	9803      	ldr	r0, [sp, #12]
 8004d14:	f7ff fdda 	bl	80048cc <__swsetup_r>
 8004d18:	2800      	cmp	r0, #0
 8004d1a:	d00d      	beq.n	8004d38 <_vfiprintf_r+0x60>
 8004d1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d1e:	07db      	lsls	r3, r3, #31
 8004d20:	d503      	bpl.n	8004d2a <_vfiprintf_r+0x52>
 8004d22:	2001      	movs	r0, #1
 8004d24:	4240      	negs	r0, r0
 8004d26:	b021      	add	sp, #132	@ 0x84
 8004d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d2a:	89bb      	ldrh	r3, [r7, #12]
 8004d2c:	059b      	lsls	r3, r3, #22
 8004d2e:	d4f8      	bmi.n	8004d22 <_vfiprintf_r+0x4a>
 8004d30:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004d32:	f7ff feab 	bl	8004a8c <__retarget_lock_release_recursive>
 8004d36:	e7f4      	b.n	8004d22 <_vfiprintf_r+0x4a>
 8004d38:	2300      	movs	r3, #0
 8004d3a:	ac08      	add	r4, sp, #32
 8004d3c:	6163      	str	r3, [r4, #20]
 8004d3e:	3320      	adds	r3, #32
 8004d40:	7663      	strb	r3, [r4, #25]
 8004d42:	3310      	adds	r3, #16
 8004d44:	76a3      	strb	r3, [r4, #26]
 8004d46:	9607      	str	r6, [sp, #28]
 8004d48:	002e      	movs	r6, r5
 8004d4a:	7833      	ldrb	r3, [r6, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d001      	beq.n	8004d54 <_vfiprintf_r+0x7c>
 8004d50:	2b25      	cmp	r3, #37	@ 0x25
 8004d52:	d148      	bne.n	8004de6 <_vfiprintf_r+0x10e>
 8004d54:	1b73      	subs	r3, r6, r5
 8004d56:	9305      	str	r3, [sp, #20]
 8004d58:	42ae      	cmp	r6, r5
 8004d5a:	d00b      	beq.n	8004d74 <_vfiprintf_r+0x9c>
 8004d5c:	002a      	movs	r2, r5
 8004d5e:	0039      	movs	r1, r7
 8004d60:	9803      	ldr	r0, [sp, #12]
 8004d62:	f7ff ffa6 	bl	8004cb2 <__sfputs_r>
 8004d66:	3001      	adds	r0, #1
 8004d68:	d100      	bne.n	8004d6c <_vfiprintf_r+0x94>
 8004d6a:	e0ae      	b.n	8004eca <_vfiprintf_r+0x1f2>
 8004d6c:	6963      	ldr	r3, [r4, #20]
 8004d6e:	9a05      	ldr	r2, [sp, #20]
 8004d70:	189b      	adds	r3, r3, r2
 8004d72:	6163      	str	r3, [r4, #20]
 8004d74:	7833      	ldrb	r3, [r6, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d100      	bne.n	8004d7c <_vfiprintf_r+0xa4>
 8004d7a:	e0a6      	b.n	8004eca <_vfiprintf_r+0x1f2>
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	2300      	movs	r3, #0
 8004d80:	4252      	negs	r2, r2
 8004d82:	6062      	str	r2, [r4, #4]
 8004d84:	a904      	add	r1, sp, #16
 8004d86:	3254      	adds	r2, #84	@ 0x54
 8004d88:	1852      	adds	r2, r2, r1
 8004d8a:	1c75      	adds	r5, r6, #1
 8004d8c:	6023      	str	r3, [r4, #0]
 8004d8e:	60e3      	str	r3, [r4, #12]
 8004d90:	60a3      	str	r3, [r4, #8]
 8004d92:	7013      	strb	r3, [r2, #0]
 8004d94:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004d96:	4b59      	ldr	r3, [pc, #356]	@ (8004efc <_vfiprintf_r+0x224>)
 8004d98:	2205      	movs	r2, #5
 8004d9a:	0018      	movs	r0, r3
 8004d9c:	7829      	ldrb	r1, [r5, #0]
 8004d9e:	9305      	str	r3, [sp, #20]
 8004da0:	f000 fb86 	bl	80054b0 <memchr>
 8004da4:	1c6e      	adds	r6, r5, #1
 8004da6:	2800      	cmp	r0, #0
 8004da8:	d11f      	bne.n	8004dea <_vfiprintf_r+0x112>
 8004daa:	6822      	ldr	r2, [r4, #0]
 8004dac:	06d3      	lsls	r3, r2, #27
 8004dae:	d504      	bpl.n	8004dba <_vfiprintf_r+0xe2>
 8004db0:	2353      	movs	r3, #83	@ 0x53
 8004db2:	a904      	add	r1, sp, #16
 8004db4:	185b      	adds	r3, r3, r1
 8004db6:	2120      	movs	r1, #32
 8004db8:	7019      	strb	r1, [r3, #0]
 8004dba:	0713      	lsls	r3, r2, #28
 8004dbc:	d504      	bpl.n	8004dc8 <_vfiprintf_r+0xf0>
 8004dbe:	2353      	movs	r3, #83	@ 0x53
 8004dc0:	a904      	add	r1, sp, #16
 8004dc2:	185b      	adds	r3, r3, r1
 8004dc4:	212b      	movs	r1, #43	@ 0x2b
 8004dc6:	7019      	strb	r1, [r3, #0]
 8004dc8:	782b      	ldrb	r3, [r5, #0]
 8004dca:	2b2a      	cmp	r3, #42	@ 0x2a
 8004dcc:	d016      	beq.n	8004dfc <_vfiprintf_r+0x124>
 8004dce:	002e      	movs	r6, r5
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	200a      	movs	r0, #10
 8004dd4:	68e3      	ldr	r3, [r4, #12]
 8004dd6:	7832      	ldrb	r2, [r6, #0]
 8004dd8:	1c75      	adds	r5, r6, #1
 8004dda:	3a30      	subs	r2, #48	@ 0x30
 8004ddc:	2a09      	cmp	r2, #9
 8004dde:	d950      	bls.n	8004e82 <_vfiprintf_r+0x1aa>
 8004de0:	2900      	cmp	r1, #0
 8004de2:	d111      	bne.n	8004e08 <_vfiprintf_r+0x130>
 8004de4:	e017      	b.n	8004e16 <_vfiprintf_r+0x13e>
 8004de6:	3601      	adds	r6, #1
 8004de8:	e7af      	b.n	8004d4a <_vfiprintf_r+0x72>
 8004dea:	9b05      	ldr	r3, [sp, #20]
 8004dec:	6822      	ldr	r2, [r4, #0]
 8004dee:	1ac0      	subs	r0, r0, r3
 8004df0:	2301      	movs	r3, #1
 8004df2:	4083      	lsls	r3, r0
 8004df4:	4313      	orrs	r3, r2
 8004df6:	0035      	movs	r5, r6
 8004df8:	6023      	str	r3, [r4, #0]
 8004dfa:	e7cc      	b.n	8004d96 <_vfiprintf_r+0xbe>
 8004dfc:	9b07      	ldr	r3, [sp, #28]
 8004dfe:	1d19      	adds	r1, r3, #4
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	9107      	str	r1, [sp, #28]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	db01      	blt.n	8004e0c <_vfiprintf_r+0x134>
 8004e08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e0a:	e004      	b.n	8004e16 <_vfiprintf_r+0x13e>
 8004e0c:	425b      	negs	r3, r3
 8004e0e:	60e3      	str	r3, [r4, #12]
 8004e10:	2302      	movs	r3, #2
 8004e12:	4313      	orrs	r3, r2
 8004e14:	6023      	str	r3, [r4, #0]
 8004e16:	7833      	ldrb	r3, [r6, #0]
 8004e18:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e1a:	d10c      	bne.n	8004e36 <_vfiprintf_r+0x15e>
 8004e1c:	7873      	ldrb	r3, [r6, #1]
 8004e1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e20:	d134      	bne.n	8004e8c <_vfiprintf_r+0x1b4>
 8004e22:	9b07      	ldr	r3, [sp, #28]
 8004e24:	3602      	adds	r6, #2
 8004e26:	1d1a      	adds	r2, r3, #4
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	9207      	str	r2, [sp, #28]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	da01      	bge.n	8004e34 <_vfiprintf_r+0x15c>
 8004e30:	2301      	movs	r3, #1
 8004e32:	425b      	negs	r3, r3
 8004e34:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e36:	4d32      	ldr	r5, [pc, #200]	@ (8004f00 <_vfiprintf_r+0x228>)
 8004e38:	2203      	movs	r2, #3
 8004e3a:	0028      	movs	r0, r5
 8004e3c:	7831      	ldrb	r1, [r6, #0]
 8004e3e:	f000 fb37 	bl	80054b0 <memchr>
 8004e42:	2800      	cmp	r0, #0
 8004e44:	d006      	beq.n	8004e54 <_vfiprintf_r+0x17c>
 8004e46:	2340      	movs	r3, #64	@ 0x40
 8004e48:	1b40      	subs	r0, r0, r5
 8004e4a:	4083      	lsls	r3, r0
 8004e4c:	6822      	ldr	r2, [r4, #0]
 8004e4e:	3601      	adds	r6, #1
 8004e50:	4313      	orrs	r3, r2
 8004e52:	6023      	str	r3, [r4, #0]
 8004e54:	7831      	ldrb	r1, [r6, #0]
 8004e56:	2206      	movs	r2, #6
 8004e58:	482a      	ldr	r0, [pc, #168]	@ (8004f04 <_vfiprintf_r+0x22c>)
 8004e5a:	1c75      	adds	r5, r6, #1
 8004e5c:	7621      	strb	r1, [r4, #24]
 8004e5e:	f000 fb27 	bl	80054b0 <memchr>
 8004e62:	2800      	cmp	r0, #0
 8004e64:	d040      	beq.n	8004ee8 <_vfiprintf_r+0x210>
 8004e66:	4b28      	ldr	r3, [pc, #160]	@ (8004f08 <_vfiprintf_r+0x230>)
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d122      	bne.n	8004eb2 <_vfiprintf_r+0x1da>
 8004e6c:	2207      	movs	r2, #7
 8004e6e:	9b07      	ldr	r3, [sp, #28]
 8004e70:	3307      	adds	r3, #7
 8004e72:	4393      	bics	r3, r2
 8004e74:	3308      	adds	r3, #8
 8004e76:	9307      	str	r3, [sp, #28]
 8004e78:	6963      	ldr	r3, [r4, #20]
 8004e7a:	9a04      	ldr	r2, [sp, #16]
 8004e7c:	189b      	adds	r3, r3, r2
 8004e7e:	6163      	str	r3, [r4, #20]
 8004e80:	e762      	b.n	8004d48 <_vfiprintf_r+0x70>
 8004e82:	4343      	muls	r3, r0
 8004e84:	002e      	movs	r6, r5
 8004e86:	2101      	movs	r1, #1
 8004e88:	189b      	adds	r3, r3, r2
 8004e8a:	e7a4      	b.n	8004dd6 <_vfiprintf_r+0xfe>
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	200a      	movs	r0, #10
 8004e90:	0019      	movs	r1, r3
 8004e92:	3601      	adds	r6, #1
 8004e94:	6063      	str	r3, [r4, #4]
 8004e96:	7832      	ldrb	r2, [r6, #0]
 8004e98:	1c75      	adds	r5, r6, #1
 8004e9a:	3a30      	subs	r2, #48	@ 0x30
 8004e9c:	2a09      	cmp	r2, #9
 8004e9e:	d903      	bls.n	8004ea8 <_vfiprintf_r+0x1d0>
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d0c8      	beq.n	8004e36 <_vfiprintf_r+0x15e>
 8004ea4:	9109      	str	r1, [sp, #36]	@ 0x24
 8004ea6:	e7c6      	b.n	8004e36 <_vfiprintf_r+0x15e>
 8004ea8:	4341      	muls	r1, r0
 8004eaa:	002e      	movs	r6, r5
 8004eac:	2301      	movs	r3, #1
 8004eae:	1889      	adds	r1, r1, r2
 8004eb0:	e7f1      	b.n	8004e96 <_vfiprintf_r+0x1be>
 8004eb2:	aa07      	add	r2, sp, #28
 8004eb4:	9200      	str	r2, [sp, #0]
 8004eb6:	0021      	movs	r1, r4
 8004eb8:	003a      	movs	r2, r7
 8004eba:	4b14      	ldr	r3, [pc, #80]	@ (8004f0c <_vfiprintf_r+0x234>)
 8004ebc:	9803      	ldr	r0, [sp, #12]
 8004ebe:	e000      	b.n	8004ec2 <_vfiprintf_r+0x1ea>
 8004ec0:	bf00      	nop
 8004ec2:	9004      	str	r0, [sp, #16]
 8004ec4:	9b04      	ldr	r3, [sp, #16]
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	d1d6      	bne.n	8004e78 <_vfiprintf_r+0x1a0>
 8004eca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ecc:	07db      	lsls	r3, r3, #31
 8004ece:	d405      	bmi.n	8004edc <_vfiprintf_r+0x204>
 8004ed0:	89bb      	ldrh	r3, [r7, #12]
 8004ed2:	059b      	lsls	r3, r3, #22
 8004ed4:	d402      	bmi.n	8004edc <_vfiprintf_r+0x204>
 8004ed6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004ed8:	f7ff fdd8 	bl	8004a8c <__retarget_lock_release_recursive>
 8004edc:	89bb      	ldrh	r3, [r7, #12]
 8004ede:	065b      	lsls	r3, r3, #25
 8004ee0:	d500      	bpl.n	8004ee4 <_vfiprintf_r+0x20c>
 8004ee2:	e71e      	b.n	8004d22 <_vfiprintf_r+0x4a>
 8004ee4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004ee6:	e71e      	b.n	8004d26 <_vfiprintf_r+0x4e>
 8004ee8:	aa07      	add	r2, sp, #28
 8004eea:	9200      	str	r2, [sp, #0]
 8004eec:	0021      	movs	r1, r4
 8004eee:	003a      	movs	r2, r7
 8004ef0:	4b06      	ldr	r3, [pc, #24]	@ (8004f0c <_vfiprintf_r+0x234>)
 8004ef2:	9803      	ldr	r0, [sp, #12]
 8004ef4:	f000 f87c 	bl	8004ff0 <_printf_i>
 8004ef8:	e7e3      	b.n	8004ec2 <_vfiprintf_r+0x1ea>
 8004efa:	46c0      	nop			@ (mov r8, r8)
 8004efc:	080055d1 	.word	0x080055d1
 8004f00:	080055d7 	.word	0x080055d7
 8004f04:	080055db 	.word	0x080055db
 8004f08:	00000000 	.word	0x00000000
 8004f0c:	08004cb3 	.word	0x08004cb3

08004f10 <_printf_common>:
 8004f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f12:	0016      	movs	r6, r2
 8004f14:	9301      	str	r3, [sp, #4]
 8004f16:	688a      	ldr	r2, [r1, #8]
 8004f18:	690b      	ldr	r3, [r1, #16]
 8004f1a:	000c      	movs	r4, r1
 8004f1c:	9000      	str	r0, [sp, #0]
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	da00      	bge.n	8004f24 <_printf_common+0x14>
 8004f22:	0013      	movs	r3, r2
 8004f24:	0022      	movs	r2, r4
 8004f26:	6033      	str	r3, [r6, #0]
 8004f28:	3243      	adds	r2, #67	@ 0x43
 8004f2a:	7812      	ldrb	r2, [r2, #0]
 8004f2c:	2a00      	cmp	r2, #0
 8004f2e:	d001      	beq.n	8004f34 <_printf_common+0x24>
 8004f30:	3301      	adds	r3, #1
 8004f32:	6033      	str	r3, [r6, #0]
 8004f34:	6823      	ldr	r3, [r4, #0]
 8004f36:	069b      	lsls	r3, r3, #26
 8004f38:	d502      	bpl.n	8004f40 <_printf_common+0x30>
 8004f3a:	6833      	ldr	r3, [r6, #0]
 8004f3c:	3302      	adds	r3, #2
 8004f3e:	6033      	str	r3, [r6, #0]
 8004f40:	6822      	ldr	r2, [r4, #0]
 8004f42:	2306      	movs	r3, #6
 8004f44:	0015      	movs	r5, r2
 8004f46:	401d      	ands	r5, r3
 8004f48:	421a      	tst	r2, r3
 8004f4a:	d027      	beq.n	8004f9c <_printf_common+0x8c>
 8004f4c:	0023      	movs	r3, r4
 8004f4e:	3343      	adds	r3, #67	@ 0x43
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	1e5a      	subs	r2, r3, #1
 8004f54:	4193      	sbcs	r3, r2
 8004f56:	6822      	ldr	r2, [r4, #0]
 8004f58:	0692      	lsls	r2, r2, #26
 8004f5a:	d430      	bmi.n	8004fbe <_printf_common+0xae>
 8004f5c:	0022      	movs	r2, r4
 8004f5e:	9901      	ldr	r1, [sp, #4]
 8004f60:	9800      	ldr	r0, [sp, #0]
 8004f62:	9d08      	ldr	r5, [sp, #32]
 8004f64:	3243      	adds	r2, #67	@ 0x43
 8004f66:	47a8      	blx	r5
 8004f68:	3001      	adds	r0, #1
 8004f6a:	d025      	beq.n	8004fb8 <_printf_common+0xa8>
 8004f6c:	2206      	movs	r2, #6
 8004f6e:	6823      	ldr	r3, [r4, #0]
 8004f70:	2500      	movs	r5, #0
 8004f72:	4013      	ands	r3, r2
 8004f74:	2b04      	cmp	r3, #4
 8004f76:	d105      	bne.n	8004f84 <_printf_common+0x74>
 8004f78:	6833      	ldr	r3, [r6, #0]
 8004f7a:	68e5      	ldr	r5, [r4, #12]
 8004f7c:	1aed      	subs	r5, r5, r3
 8004f7e:	43eb      	mvns	r3, r5
 8004f80:	17db      	asrs	r3, r3, #31
 8004f82:	401d      	ands	r5, r3
 8004f84:	68a3      	ldr	r3, [r4, #8]
 8004f86:	6922      	ldr	r2, [r4, #16]
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	dd01      	ble.n	8004f90 <_printf_common+0x80>
 8004f8c:	1a9b      	subs	r3, r3, r2
 8004f8e:	18ed      	adds	r5, r5, r3
 8004f90:	2600      	movs	r6, #0
 8004f92:	42b5      	cmp	r5, r6
 8004f94:	d120      	bne.n	8004fd8 <_printf_common+0xc8>
 8004f96:	2000      	movs	r0, #0
 8004f98:	e010      	b.n	8004fbc <_printf_common+0xac>
 8004f9a:	3501      	adds	r5, #1
 8004f9c:	68e3      	ldr	r3, [r4, #12]
 8004f9e:	6832      	ldr	r2, [r6, #0]
 8004fa0:	1a9b      	subs	r3, r3, r2
 8004fa2:	42ab      	cmp	r3, r5
 8004fa4:	ddd2      	ble.n	8004f4c <_printf_common+0x3c>
 8004fa6:	0022      	movs	r2, r4
 8004fa8:	2301      	movs	r3, #1
 8004faa:	9901      	ldr	r1, [sp, #4]
 8004fac:	9800      	ldr	r0, [sp, #0]
 8004fae:	9f08      	ldr	r7, [sp, #32]
 8004fb0:	3219      	adds	r2, #25
 8004fb2:	47b8      	blx	r7
 8004fb4:	3001      	adds	r0, #1
 8004fb6:	d1f0      	bne.n	8004f9a <_printf_common+0x8a>
 8004fb8:	2001      	movs	r0, #1
 8004fba:	4240      	negs	r0, r0
 8004fbc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004fbe:	2030      	movs	r0, #48	@ 0x30
 8004fc0:	18e1      	adds	r1, r4, r3
 8004fc2:	3143      	adds	r1, #67	@ 0x43
 8004fc4:	7008      	strb	r0, [r1, #0]
 8004fc6:	0021      	movs	r1, r4
 8004fc8:	1c5a      	adds	r2, r3, #1
 8004fca:	3145      	adds	r1, #69	@ 0x45
 8004fcc:	7809      	ldrb	r1, [r1, #0]
 8004fce:	18a2      	adds	r2, r4, r2
 8004fd0:	3243      	adds	r2, #67	@ 0x43
 8004fd2:	3302      	adds	r3, #2
 8004fd4:	7011      	strb	r1, [r2, #0]
 8004fd6:	e7c1      	b.n	8004f5c <_printf_common+0x4c>
 8004fd8:	0022      	movs	r2, r4
 8004fda:	2301      	movs	r3, #1
 8004fdc:	9901      	ldr	r1, [sp, #4]
 8004fde:	9800      	ldr	r0, [sp, #0]
 8004fe0:	9f08      	ldr	r7, [sp, #32]
 8004fe2:	321a      	adds	r2, #26
 8004fe4:	47b8      	blx	r7
 8004fe6:	3001      	adds	r0, #1
 8004fe8:	d0e6      	beq.n	8004fb8 <_printf_common+0xa8>
 8004fea:	3601      	adds	r6, #1
 8004fec:	e7d1      	b.n	8004f92 <_printf_common+0x82>
	...

08004ff0 <_printf_i>:
 8004ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ff2:	b08b      	sub	sp, #44	@ 0x2c
 8004ff4:	9206      	str	r2, [sp, #24]
 8004ff6:	000a      	movs	r2, r1
 8004ff8:	3243      	adds	r2, #67	@ 0x43
 8004ffa:	9307      	str	r3, [sp, #28]
 8004ffc:	9005      	str	r0, [sp, #20]
 8004ffe:	9203      	str	r2, [sp, #12]
 8005000:	7e0a      	ldrb	r2, [r1, #24]
 8005002:	000c      	movs	r4, r1
 8005004:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005006:	2a78      	cmp	r2, #120	@ 0x78
 8005008:	d809      	bhi.n	800501e <_printf_i+0x2e>
 800500a:	2a62      	cmp	r2, #98	@ 0x62
 800500c:	d80b      	bhi.n	8005026 <_printf_i+0x36>
 800500e:	2a00      	cmp	r2, #0
 8005010:	d100      	bne.n	8005014 <_printf_i+0x24>
 8005012:	e0ba      	b.n	800518a <_printf_i+0x19a>
 8005014:	497a      	ldr	r1, [pc, #488]	@ (8005200 <_printf_i+0x210>)
 8005016:	9104      	str	r1, [sp, #16]
 8005018:	2a58      	cmp	r2, #88	@ 0x58
 800501a:	d100      	bne.n	800501e <_printf_i+0x2e>
 800501c:	e08e      	b.n	800513c <_printf_i+0x14c>
 800501e:	0025      	movs	r5, r4
 8005020:	3542      	adds	r5, #66	@ 0x42
 8005022:	702a      	strb	r2, [r5, #0]
 8005024:	e022      	b.n	800506c <_printf_i+0x7c>
 8005026:	0010      	movs	r0, r2
 8005028:	3863      	subs	r0, #99	@ 0x63
 800502a:	2815      	cmp	r0, #21
 800502c:	d8f7      	bhi.n	800501e <_printf_i+0x2e>
 800502e:	f7fb f86b 	bl	8000108 <__gnu_thumb1_case_shi>
 8005032:	0016      	.short	0x0016
 8005034:	fff6001f 	.word	0xfff6001f
 8005038:	fff6fff6 	.word	0xfff6fff6
 800503c:	001ffff6 	.word	0x001ffff6
 8005040:	fff6fff6 	.word	0xfff6fff6
 8005044:	fff6fff6 	.word	0xfff6fff6
 8005048:	0036009f 	.word	0x0036009f
 800504c:	fff6007e 	.word	0xfff6007e
 8005050:	00b0fff6 	.word	0x00b0fff6
 8005054:	0036fff6 	.word	0x0036fff6
 8005058:	fff6fff6 	.word	0xfff6fff6
 800505c:	0082      	.short	0x0082
 800505e:	0025      	movs	r5, r4
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	3542      	adds	r5, #66	@ 0x42
 8005064:	1d11      	adds	r1, r2, #4
 8005066:	6019      	str	r1, [r3, #0]
 8005068:	6813      	ldr	r3, [r2, #0]
 800506a:	702b      	strb	r3, [r5, #0]
 800506c:	2301      	movs	r3, #1
 800506e:	e09e      	b.n	80051ae <_printf_i+0x1be>
 8005070:	6818      	ldr	r0, [r3, #0]
 8005072:	6809      	ldr	r1, [r1, #0]
 8005074:	1d02      	adds	r2, r0, #4
 8005076:	060d      	lsls	r5, r1, #24
 8005078:	d50b      	bpl.n	8005092 <_printf_i+0xa2>
 800507a:	6806      	ldr	r6, [r0, #0]
 800507c:	601a      	str	r2, [r3, #0]
 800507e:	2e00      	cmp	r6, #0
 8005080:	da03      	bge.n	800508a <_printf_i+0x9a>
 8005082:	232d      	movs	r3, #45	@ 0x2d
 8005084:	9a03      	ldr	r2, [sp, #12]
 8005086:	4276      	negs	r6, r6
 8005088:	7013      	strb	r3, [r2, #0]
 800508a:	4b5d      	ldr	r3, [pc, #372]	@ (8005200 <_printf_i+0x210>)
 800508c:	270a      	movs	r7, #10
 800508e:	9304      	str	r3, [sp, #16]
 8005090:	e018      	b.n	80050c4 <_printf_i+0xd4>
 8005092:	6806      	ldr	r6, [r0, #0]
 8005094:	601a      	str	r2, [r3, #0]
 8005096:	0649      	lsls	r1, r1, #25
 8005098:	d5f1      	bpl.n	800507e <_printf_i+0x8e>
 800509a:	b236      	sxth	r6, r6
 800509c:	e7ef      	b.n	800507e <_printf_i+0x8e>
 800509e:	6808      	ldr	r0, [r1, #0]
 80050a0:	6819      	ldr	r1, [r3, #0]
 80050a2:	c940      	ldmia	r1!, {r6}
 80050a4:	0605      	lsls	r5, r0, #24
 80050a6:	d402      	bmi.n	80050ae <_printf_i+0xbe>
 80050a8:	0640      	lsls	r0, r0, #25
 80050aa:	d500      	bpl.n	80050ae <_printf_i+0xbe>
 80050ac:	b2b6      	uxth	r6, r6
 80050ae:	6019      	str	r1, [r3, #0]
 80050b0:	4b53      	ldr	r3, [pc, #332]	@ (8005200 <_printf_i+0x210>)
 80050b2:	270a      	movs	r7, #10
 80050b4:	9304      	str	r3, [sp, #16]
 80050b6:	2a6f      	cmp	r2, #111	@ 0x6f
 80050b8:	d100      	bne.n	80050bc <_printf_i+0xcc>
 80050ba:	3f02      	subs	r7, #2
 80050bc:	0023      	movs	r3, r4
 80050be:	2200      	movs	r2, #0
 80050c0:	3343      	adds	r3, #67	@ 0x43
 80050c2:	701a      	strb	r2, [r3, #0]
 80050c4:	6863      	ldr	r3, [r4, #4]
 80050c6:	60a3      	str	r3, [r4, #8]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	db06      	blt.n	80050da <_printf_i+0xea>
 80050cc:	2104      	movs	r1, #4
 80050ce:	6822      	ldr	r2, [r4, #0]
 80050d0:	9d03      	ldr	r5, [sp, #12]
 80050d2:	438a      	bics	r2, r1
 80050d4:	6022      	str	r2, [r4, #0]
 80050d6:	4333      	orrs	r3, r6
 80050d8:	d00c      	beq.n	80050f4 <_printf_i+0x104>
 80050da:	9d03      	ldr	r5, [sp, #12]
 80050dc:	0030      	movs	r0, r6
 80050de:	0039      	movs	r1, r7
 80050e0:	f7fb f8a2 	bl	8000228 <__aeabi_uidivmod>
 80050e4:	9b04      	ldr	r3, [sp, #16]
 80050e6:	3d01      	subs	r5, #1
 80050e8:	5c5b      	ldrb	r3, [r3, r1]
 80050ea:	702b      	strb	r3, [r5, #0]
 80050ec:	0033      	movs	r3, r6
 80050ee:	0006      	movs	r6, r0
 80050f0:	429f      	cmp	r7, r3
 80050f2:	d9f3      	bls.n	80050dc <_printf_i+0xec>
 80050f4:	2f08      	cmp	r7, #8
 80050f6:	d109      	bne.n	800510c <_printf_i+0x11c>
 80050f8:	6823      	ldr	r3, [r4, #0]
 80050fa:	07db      	lsls	r3, r3, #31
 80050fc:	d506      	bpl.n	800510c <_printf_i+0x11c>
 80050fe:	6862      	ldr	r2, [r4, #4]
 8005100:	6923      	ldr	r3, [r4, #16]
 8005102:	429a      	cmp	r2, r3
 8005104:	dc02      	bgt.n	800510c <_printf_i+0x11c>
 8005106:	2330      	movs	r3, #48	@ 0x30
 8005108:	3d01      	subs	r5, #1
 800510a:	702b      	strb	r3, [r5, #0]
 800510c:	9b03      	ldr	r3, [sp, #12]
 800510e:	1b5b      	subs	r3, r3, r5
 8005110:	6123      	str	r3, [r4, #16]
 8005112:	9b07      	ldr	r3, [sp, #28]
 8005114:	0021      	movs	r1, r4
 8005116:	9300      	str	r3, [sp, #0]
 8005118:	9805      	ldr	r0, [sp, #20]
 800511a:	9b06      	ldr	r3, [sp, #24]
 800511c:	aa09      	add	r2, sp, #36	@ 0x24
 800511e:	f7ff fef7 	bl	8004f10 <_printf_common>
 8005122:	3001      	adds	r0, #1
 8005124:	d148      	bne.n	80051b8 <_printf_i+0x1c8>
 8005126:	2001      	movs	r0, #1
 8005128:	4240      	negs	r0, r0
 800512a:	b00b      	add	sp, #44	@ 0x2c
 800512c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800512e:	2220      	movs	r2, #32
 8005130:	6809      	ldr	r1, [r1, #0]
 8005132:	430a      	orrs	r2, r1
 8005134:	6022      	str	r2, [r4, #0]
 8005136:	2278      	movs	r2, #120	@ 0x78
 8005138:	4932      	ldr	r1, [pc, #200]	@ (8005204 <_printf_i+0x214>)
 800513a:	9104      	str	r1, [sp, #16]
 800513c:	0021      	movs	r1, r4
 800513e:	3145      	adds	r1, #69	@ 0x45
 8005140:	700a      	strb	r2, [r1, #0]
 8005142:	6819      	ldr	r1, [r3, #0]
 8005144:	6822      	ldr	r2, [r4, #0]
 8005146:	c940      	ldmia	r1!, {r6}
 8005148:	0610      	lsls	r0, r2, #24
 800514a:	d402      	bmi.n	8005152 <_printf_i+0x162>
 800514c:	0650      	lsls	r0, r2, #25
 800514e:	d500      	bpl.n	8005152 <_printf_i+0x162>
 8005150:	b2b6      	uxth	r6, r6
 8005152:	6019      	str	r1, [r3, #0]
 8005154:	07d3      	lsls	r3, r2, #31
 8005156:	d502      	bpl.n	800515e <_printf_i+0x16e>
 8005158:	2320      	movs	r3, #32
 800515a:	4313      	orrs	r3, r2
 800515c:	6023      	str	r3, [r4, #0]
 800515e:	2e00      	cmp	r6, #0
 8005160:	d001      	beq.n	8005166 <_printf_i+0x176>
 8005162:	2710      	movs	r7, #16
 8005164:	e7aa      	b.n	80050bc <_printf_i+0xcc>
 8005166:	2220      	movs	r2, #32
 8005168:	6823      	ldr	r3, [r4, #0]
 800516a:	4393      	bics	r3, r2
 800516c:	6023      	str	r3, [r4, #0]
 800516e:	e7f8      	b.n	8005162 <_printf_i+0x172>
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	680d      	ldr	r5, [r1, #0]
 8005174:	1d10      	adds	r0, r2, #4
 8005176:	6949      	ldr	r1, [r1, #20]
 8005178:	6018      	str	r0, [r3, #0]
 800517a:	6813      	ldr	r3, [r2, #0]
 800517c:	062e      	lsls	r6, r5, #24
 800517e:	d501      	bpl.n	8005184 <_printf_i+0x194>
 8005180:	6019      	str	r1, [r3, #0]
 8005182:	e002      	b.n	800518a <_printf_i+0x19a>
 8005184:	066d      	lsls	r5, r5, #25
 8005186:	d5fb      	bpl.n	8005180 <_printf_i+0x190>
 8005188:	8019      	strh	r1, [r3, #0]
 800518a:	2300      	movs	r3, #0
 800518c:	9d03      	ldr	r5, [sp, #12]
 800518e:	6123      	str	r3, [r4, #16]
 8005190:	e7bf      	b.n	8005112 <_printf_i+0x122>
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	1d11      	adds	r1, r2, #4
 8005196:	6019      	str	r1, [r3, #0]
 8005198:	6815      	ldr	r5, [r2, #0]
 800519a:	2100      	movs	r1, #0
 800519c:	0028      	movs	r0, r5
 800519e:	6862      	ldr	r2, [r4, #4]
 80051a0:	f000 f986 	bl	80054b0 <memchr>
 80051a4:	2800      	cmp	r0, #0
 80051a6:	d001      	beq.n	80051ac <_printf_i+0x1bc>
 80051a8:	1b40      	subs	r0, r0, r5
 80051aa:	6060      	str	r0, [r4, #4]
 80051ac:	6863      	ldr	r3, [r4, #4]
 80051ae:	6123      	str	r3, [r4, #16]
 80051b0:	2300      	movs	r3, #0
 80051b2:	9a03      	ldr	r2, [sp, #12]
 80051b4:	7013      	strb	r3, [r2, #0]
 80051b6:	e7ac      	b.n	8005112 <_printf_i+0x122>
 80051b8:	002a      	movs	r2, r5
 80051ba:	6923      	ldr	r3, [r4, #16]
 80051bc:	9906      	ldr	r1, [sp, #24]
 80051be:	9805      	ldr	r0, [sp, #20]
 80051c0:	9d07      	ldr	r5, [sp, #28]
 80051c2:	47a8      	blx	r5
 80051c4:	3001      	adds	r0, #1
 80051c6:	d0ae      	beq.n	8005126 <_printf_i+0x136>
 80051c8:	6823      	ldr	r3, [r4, #0]
 80051ca:	079b      	lsls	r3, r3, #30
 80051cc:	d415      	bmi.n	80051fa <_printf_i+0x20a>
 80051ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051d0:	68e0      	ldr	r0, [r4, #12]
 80051d2:	4298      	cmp	r0, r3
 80051d4:	daa9      	bge.n	800512a <_printf_i+0x13a>
 80051d6:	0018      	movs	r0, r3
 80051d8:	e7a7      	b.n	800512a <_printf_i+0x13a>
 80051da:	0022      	movs	r2, r4
 80051dc:	2301      	movs	r3, #1
 80051de:	9906      	ldr	r1, [sp, #24]
 80051e0:	9805      	ldr	r0, [sp, #20]
 80051e2:	9e07      	ldr	r6, [sp, #28]
 80051e4:	3219      	adds	r2, #25
 80051e6:	47b0      	blx	r6
 80051e8:	3001      	adds	r0, #1
 80051ea:	d09c      	beq.n	8005126 <_printf_i+0x136>
 80051ec:	3501      	adds	r5, #1
 80051ee:	68e3      	ldr	r3, [r4, #12]
 80051f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80051f2:	1a9b      	subs	r3, r3, r2
 80051f4:	42ab      	cmp	r3, r5
 80051f6:	dcf0      	bgt.n	80051da <_printf_i+0x1ea>
 80051f8:	e7e9      	b.n	80051ce <_printf_i+0x1de>
 80051fa:	2500      	movs	r5, #0
 80051fc:	e7f7      	b.n	80051ee <_printf_i+0x1fe>
 80051fe:	46c0      	nop			@ (mov r8, r8)
 8005200:	080055e2 	.word	0x080055e2
 8005204:	080055f3 	.word	0x080055f3

08005208 <__sflush_r>:
 8005208:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800520a:	220c      	movs	r2, #12
 800520c:	5e8b      	ldrsh	r3, [r1, r2]
 800520e:	0005      	movs	r5, r0
 8005210:	000c      	movs	r4, r1
 8005212:	071a      	lsls	r2, r3, #28
 8005214:	d456      	bmi.n	80052c4 <__sflush_r+0xbc>
 8005216:	684a      	ldr	r2, [r1, #4]
 8005218:	2a00      	cmp	r2, #0
 800521a:	dc02      	bgt.n	8005222 <__sflush_r+0x1a>
 800521c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800521e:	2a00      	cmp	r2, #0
 8005220:	dd4e      	ble.n	80052c0 <__sflush_r+0xb8>
 8005222:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005224:	2f00      	cmp	r7, #0
 8005226:	d04b      	beq.n	80052c0 <__sflush_r+0xb8>
 8005228:	2200      	movs	r2, #0
 800522a:	2080      	movs	r0, #128	@ 0x80
 800522c:	682e      	ldr	r6, [r5, #0]
 800522e:	602a      	str	r2, [r5, #0]
 8005230:	001a      	movs	r2, r3
 8005232:	0140      	lsls	r0, r0, #5
 8005234:	6a21      	ldr	r1, [r4, #32]
 8005236:	4002      	ands	r2, r0
 8005238:	4203      	tst	r3, r0
 800523a:	d033      	beq.n	80052a4 <__sflush_r+0x9c>
 800523c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800523e:	89a3      	ldrh	r3, [r4, #12]
 8005240:	075b      	lsls	r3, r3, #29
 8005242:	d506      	bpl.n	8005252 <__sflush_r+0x4a>
 8005244:	6863      	ldr	r3, [r4, #4]
 8005246:	1ad2      	subs	r2, r2, r3
 8005248:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <__sflush_r+0x4a>
 800524e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005250:	1ad2      	subs	r2, r2, r3
 8005252:	2300      	movs	r3, #0
 8005254:	0028      	movs	r0, r5
 8005256:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005258:	6a21      	ldr	r1, [r4, #32]
 800525a:	47b8      	blx	r7
 800525c:	89a2      	ldrh	r2, [r4, #12]
 800525e:	1c43      	adds	r3, r0, #1
 8005260:	d106      	bne.n	8005270 <__sflush_r+0x68>
 8005262:	6829      	ldr	r1, [r5, #0]
 8005264:	291d      	cmp	r1, #29
 8005266:	d846      	bhi.n	80052f6 <__sflush_r+0xee>
 8005268:	4b29      	ldr	r3, [pc, #164]	@ (8005310 <__sflush_r+0x108>)
 800526a:	40cb      	lsrs	r3, r1
 800526c:	07db      	lsls	r3, r3, #31
 800526e:	d542      	bpl.n	80052f6 <__sflush_r+0xee>
 8005270:	2300      	movs	r3, #0
 8005272:	6063      	str	r3, [r4, #4]
 8005274:	6923      	ldr	r3, [r4, #16]
 8005276:	6023      	str	r3, [r4, #0]
 8005278:	04d2      	lsls	r2, r2, #19
 800527a:	d505      	bpl.n	8005288 <__sflush_r+0x80>
 800527c:	1c43      	adds	r3, r0, #1
 800527e:	d102      	bne.n	8005286 <__sflush_r+0x7e>
 8005280:	682b      	ldr	r3, [r5, #0]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d100      	bne.n	8005288 <__sflush_r+0x80>
 8005286:	6560      	str	r0, [r4, #84]	@ 0x54
 8005288:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800528a:	602e      	str	r6, [r5, #0]
 800528c:	2900      	cmp	r1, #0
 800528e:	d017      	beq.n	80052c0 <__sflush_r+0xb8>
 8005290:	0023      	movs	r3, r4
 8005292:	3344      	adds	r3, #68	@ 0x44
 8005294:	4299      	cmp	r1, r3
 8005296:	d002      	beq.n	800529e <__sflush_r+0x96>
 8005298:	0028      	movs	r0, r5
 800529a:	f7ff fbf9 	bl	8004a90 <_free_r>
 800529e:	2300      	movs	r3, #0
 80052a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80052a2:	e00d      	b.n	80052c0 <__sflush_r+0xb8>
 80052a4:	2301      	movs	r3, #1
 80052a6:	0028      	movs	r0, r5
 80052a8:	47b8      	blx	r7
 80052aa:	0002      	movs	r2, r0
 80052ac:	1c43      	adds	r3, r0, #1
 80052ae:	d1c6      	bne.n	800523e <__sflush_r+0x36>
 80052b0:	682b      	ldr	r3, [r5, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d0c3      	beq.n	800523e <__sflush_r+0x36>
 80052b6:	2b1d      	cmp	r3, #29
 80052b8:	d001      	beq.n	80052be <__sflush_r+0xb6>
 80052ba:	2b16      	cmp	r3, #22
 80052bc:	d11a      	bne.n	80052f4 <__sflush_r+0xec>
 80052be:	602e      	str	r6, [r5, #0]
 80052c0:	2000      	movs	r0, #0
 80052c2:	e01e      	b.n	8005302 <__sflush_r+0xfa>
 80052c4:	690e      	ldr	r6, [r1, #16]
 80052c6:	2e00      	cmp	r6, #0
 80052c8:	d0fa      	beq.n	80052c0 <__sflush_r+0xb8>
 80052ca:	680f      	ldr	r7, [r1, #0]
 80052cc:	600e      	str	r6, [r1, #0]
 80052ce:	1bba      	subs	r2, r7, r6
 80052d0:	9201      	str	r2, [sp, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	079b      	lsls	r3, r3, #30
 80052d6:	d100      	bne.n	80052da <__sflush_r+0xd2>
 80052d8:	694a      	ldr	r2, [r1, #20]
 80052da:	60a2      	str	r2, [r4, #8]
 80052dc:	9b01      	ldr	r3, [sp, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	ddee      	ble.n	80052c0 <__sflush_r+0xb8>
 80052e2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80052e4:	0032      	movs	r2, r6
 80052e6:	001f      	movs	r7, r3
 80052e8:	0028      	movs	r0, r5
 80052ea:	9b01      	ldr	r3, [sp, #4]
 80052ec:	6a21      	ldr	r1, [r4, #32]
 80052ee:	47b8      	blx	r7
 80052f0:	2800      	cmp	r0, #0
 80052f2:	dc07      	bgt.n	8005304 <__sflush_r+0xfc>
 80052f4:	89a2      	ldrh	r2, [r4, #12]
 80052f6:	2340      	movs	r3, #64	@ 0x40
 80052f8:	2001      	movs	r0, #1
 80052fa:	4313      	orrs	r3, r2
 80052fc:	b21b      	sxth	r3, r3
 80052fe:	81a3      	strh	r3, [r4, #12]
 8005300:	4240      	negs	r0, r0
 8005302:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005304:	9b01      	ldr	r3, [sp, #4]
 8005306:	1836      	adds	r6, r6, r0
 8005308:	1a1b      	subs	r3, r3, r0
 800530a:	9301      	str	r3, [sp, #4]
 800530c:	e7e6      	b.n	80052dc <__sflush_r+0xd4>
 800530e:	46c0      	nop			@ (mov r8, r8)
 8005310:	20400001 	.word	0x20400001

08005314 <_fflush_r>:
 8005314:	690b      	ldr	r3, [r1, #16]
 8005316:	b570      	push	{r4, r5, r6, lr}
 8005318:	0005      	movs	r5, r0
 800531a:	000c      	movs	r4, r1
 800531c:	2b00      	cmp	r3, #0
 800531e:	d102      	bne.n	8005326 <_fflush_r+0x12>
 8005320:	2500      	movs	r5, #0
 8005322:	0028      	movs	r0, r5
 8005324:	bd70      	pop	{r4, r5, r6, pc}
 8005326:	2800      	cmp	r0, #0
 8005328:	d004      	beq.n	8005334 <_fflush_r+0x20>
 800532a:	6a03      	ldr	r3, [r0, #32]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d101      	bne.n	8005334 <_fflush_r+0x20>
 8005330:	f7ff f99a 	bl	8004668 <__sinit>
 8005334:	220c      	movs	r2, #12
 8005336:	5ea3      	ldrsh	r3, [r4, r2]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d0f1      	beq.n	8005320 <_fflush_r+0xc>
 800533c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800533e:	07d2      	lsls	r2, r2, #31
 8005340:	d404      	bmi.n	800534c <_fflush_r+0x38>
 8005342:	059b      	lsls	r3, r3, #22
 8005344:	d402      	bmi.n	800534c <_fflush_r+0x38>
 8005346:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005348:	f7ff fb9f 	bl	8004a8a <__retarget_lock_acquire_recursive>
 800534c:	0028      	movs	r0, r5
 800534e:	0021      	movs	r1, r4
 8005350:	f7ff ff5a 	bl	8005208 <__sflush_r>
 8005354:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005356:	0005      	movs	r5, r0
 8005358:	07db      	lsls	r3, r3, #31
 800535a:	d4e2      	bmi.n	8005322 <_fflush_r+0xe>
 800535c:	89a3      	ldrh	r3, [r4, #12]
 800535e:	059b      	lsls	r3, r3, #22
 8005360:	d4df      	bmi.n	8005322 <_fflush_r+0xe>
 8005362:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005364:	f7ff fb92 	bl	8004a8c <__retarget_lock_release_recursive>
 8005368:	e7db      	b.n	8005322 <_fflush_r+0xe>
	...

0800536c <__swhatbuf_r>:
 800536c:	b570      	push	{r4, r5, r6, lr}
 800536e:	000e      	movs	r6, r1
 8005370:	001d      	movs	r5, r3
 8005372:	230e      	movs	r3, #14
 8005374:	5ec9      	ldrsh	r1, [r1, r3]
 8005376:	0014      	movs	r4, r2
 8005378:	b096      	sub	sp, #88	@ 0x58
 800537a:	2900      	cmp	r1, #0
 800537c:	da0c      	bge.n	8005398 <__swhatbuf_r+0x2c>
 800537e:	89b2      	ldrh	r2, [r6, #12]
 8005380:	2380      	movs	r3, #128	@ 0x80
 8005382:	0011      	movs	r1, r2
 8005384:	4019      	ands	r1, r3
 8005386:	421a      	tst	r2, r3
 8005388:	d114      	bne.n	80053b4 <__swhatbuf_r+0x48>
 800538a:	2380      	movs	r3, #128	@ 0x80
 800538c:	00db      	lsls	r3, r3, #3
 800538e:	2000      	movs	r0, #0
 8005390:	6029      	str	r1, [r5, #0]
 8005392:	6023      	str	r3, [r4, #0]
 8005394:	b016      	add	sp, #88	@ 0x58
 8005396:	bd70      	pop	{r4, r5, r6, pc}
 8005398:	466a      	mov	r2, sp
 800539a:	f000 f853 	bl	8005444 <_fstat_r>
 800539e:	2800      	cmp	r0, #0
 80053a0:	dbed      	blt.n	800537e <__swhatbuf_r+0x12>
 80053a2:	23f0      	movs	r3, #240	@ 0xf0
 80053a4:	9901      	ldr	r1, [sp, #4]
 80053a6:	021b      	lsls	r3, r3, #8
 80053a8:	4019      	ands	r1, r3
 80053aa:	4b04      	ldr	r3, [pc, #16]	@ (80053bc <__swhatbuf_r+0x50>)
 80053ac:	18c9      	adds	r1, r1, r3
 80053ae:	424b      	negs	r3, r1
 80053b0:	4159      	adcs	r1, r3
 80053b2:	e7ea      	b.n	800538a <__swhatbuf_r+0x1e>
 80053b4:	2100      	movs	r1, #0
 80053b6:	2340      	movs	r3, #64	@ 0x40
 80053b8:	e7e9      	b.n	800538e <__swhatbuf_r+0x22>
 80053ba:	46c0      	nop			@ (mov r8, r8)
 80053bc:	ffffe000 	.word	0xffffe000

080053c0 <__smakebuf_r>:
 80053c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053c2:	2602      	movs	r6, #2
 80053c4:	898b      	ldrh	r3, [r1, #12]
 80053c6:	0005      	movs	r5, r0
 80053c8:	000c      	movs	r4, r1
 80053ca:	b085      	sub	sp, #20
 80053cc:	4233      	tst	r3, r6
 80053ce:	d007      	beq.n	80053e0 <__smakebuf_r+0x20>
 80053d0:	0023      	movs	r3, r4
 80053d2:	3347      	adds	r3, #71	@ 0x47
 80053d4:	6023      	str	r3, [r4, #0]
 80053d6:	6123      	str	r3, [r4, #16]
 80053d8:	2301      	movs	r3, #1
 80053da:	6163      	str	r3, [r4, #20]
 80053dc:	b005      	add	sp, #20
 80053de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053e0:	ab03      	add	r3, sp, #12
 80053e2:	aa02      	add	r2, sp, #8
 80053e4:	f7ff ffc2 	bl	800536c <__swhatbuf_r>
 80053e8:	9f02      	ldr	r7, [sp, #8]
 80053ea:	9001      	str	r0, [sp, #4]
 80053ec:	0039      	movs	r1, r7
 80053ee:	0028      	movs	r0, r5
 80053f0:	f7ff fbba 	bl	8004b68 <_malloc_r>
 80053f4:	2800      	cmp	r0, #0
 80053f6:	d108      	bne.n	800540a <__smakebuf_r+0x4a>
 80053f8:	220c      	movs	r2, #12
 80053fa:	5ea3      	ldrsh	r3, [r4, r2]
 80053fc:	059a      	lsls	r2, r3, #22
 80053fe:	d4ed      	bmi.n	80053dc <__smakebuf_r+0x1c>
 8005400:	2203      	movs	r2, #3
 8005402:	4393      	bics	r3, r2
 8005404:	431e      	orrs	r6, r3
 8005406:	81a6      	strh	r6, [r4, #12]
 8005408:	e7e2      	b.n	80053d0 <__smakebuf_r+0x10>
 800540a:	2380      	movs	r3, #128	@ 0x80
 800540c:	89a2      	ldrh	r2, [r4, #12]
 800540e:	6020      	str	r0, [r4, #0]
 8005410:	4313      	orrs	r3, r2
 8005412:	81a3      	strh	r3, [r4, #12]
 8005414:	9b03      	ldr	r3, [sp, #12]
 8005416:	6120      	str	r0, [r4, #16]
 8005418:	6167      	str	r7, [r4, #20]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00c      	beq.n	8005438 <__smakebuf_r+0x78>
 800541e:	0028      	movs	r0, r5
 8005420:	230e      	movs	r3, #14
 8005422:	5ee1      	ldrsh	r1, [r4, r3]
 8005424:	f000 f820 	bl	8005468 <_isatty_r>
 8005428:	2800      	cmp	r0, #0
 800542a:	d005      	beq.n	8005438 <__smakebuf_r+0x78>
 800542c:	2303      	movs	r3, #3
 800542e:	89a2      	ldrh	r2, [r4, #12]
 8005430:	439a      	bics	r2, r3
 8005432:	3b02      	subs	r3, #2
 8005434:	4313      	orrs	r3, r2
 8005436:	81a3      	strh	r3, [r4, #12]
 8005438:	89a3      	ldrh	r3, [r4, #12]
 800543a:	9a01      	ldr	r2, [sp, #4]
 800543c:	4313      	orrs	r3, r2
 800543e:	81a3      	strh	r3, [r4, #12]
 8005440:	e7cc      	b.n	80053dc <__smakebuf_r+0x1c>
	...

08005444 <_fstat_r>:
 8005444:	2300      	movs	r3, #0
 8005446:	b570      	push	{r4, r5, r6, lr}
 8005448:	4d06      	ldr	r5, [pc, #24]	@ (8005464 <_fstat_r+0x20>)
 800544a:	0004      	movs	r4, r0
 800544c:	0008      	movs	r0, r1
 800544e:	0011      	movs	r1, r2
 8005450:	602b      	str	r3, [r5, #0]
 8005452:	f7fb fdce 	bl	8000ff2 <_fstat>
 8005456:	1c43      	adds	r3, r0, #1
 8005458:	d103      	bne.n	8005462 <_fstat_r+0x1e>
 800545a:	682b      	ldr	r3, [r5, #0]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d000      	beq.n	8005462 <_fstat_r+0x1e>
 8005460:	6023      	str	r3, [r4, #0]
 8005462:	bd70      	pop	{r4, r5, r6, pc}
 8005464:	200002ec 	.word	0x200002ec

08005468 <_isatty_r>:
 8005468:	2300      	movs	r3, #0
 800546a:	b570      	push	{r4, r5, r6, lr}
 800546c:	4d06      	ldr	r5, [pc, #24]	@ (8005488 <_isatty_r+0x20>)
 800546e:	0004      	movs	r4, r0
 8005470:	0008      	movs	r0, r1
 8005472:	602b      	str	r3, [r5, #0]
 8005474:	f7fb fdcb 	bl	800100e <_isatty>
 8005478:	1c43      	adds	r3, r0, #1
 800547a:	d103      	bne.n	8005484 <_isatty_r+0x1c>
 800547c:	682b      	ldr	r3, [r5, #0]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d000      	beq.n	8005484 <_isatty_r+0x1c>
 8005482:	6023      	str	r3, [r4, #0]
 8005484:	bd70      	pop	{r4, r5, r6, pc}
 8005486:	46c0      	nop			@ (mov r8, r8)
 8005488:	200002ec 	.word	0x200002ec

0800548c <_sbrk_r>:
 800548c:	2300      	movs	r3, #0
 800548e:	b570      	push	{r4, r5, r6, lr}
 8005490:	4d06      	ldr	r5, [pc, #24]	@ (80054ac <_sbrk_r+0x20>)
 8005492:	0004      	movs	r4, r0
 8005494:	0008      	movs	r0, r1
 8005496:	602b      	str	r3, [r5, #0]
 8005498:	f7fb fdce 	bl	8001038 <_sbrk>
 800549c:	1c43      	adds	r3, r0, #1
 800549e:	d103      	bne.n	80054a8 <_sbrk_r+0x1c>
 80054a0:	682b      	ldr	r3, [r5, #0]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d000      	beq.n	80054a8 <_sbrk_r+0x1c>
 80054a6:	6023      	str	r3, [r4, #0]
 80054a8:	bd70      	pop	{r4, r5, r6, pc}
 80054aa:	46c0      	nop			@ (mov r8, r8)
 80054ac:	200002ec 	.word	0x200002ec

080054b0 <memchr>:
 80054b0:	b2c9      	uxtb	r1, r1
 80054b2:	1882      	adds	r2, r0, r2
 80054b4:	4290      	cmp	r0, r2
 80054b6:	d101      	bne.n	80054bc <memchr+0xc>
 80054b8:	2000      	movs	r0, #0
 80054ba:	4770      	bx	lr
 80054bc:	7803      	ldrb	r3, [r0, #0]
 80054be:	428b      	cmp	r3, r1
 80054c0:	d0fb      	beq.n	80054ba <memchr+0xa>
 80054c2:	3001      	adds	r0, #1
 80054c4:	e7f6      	b.n	80054b4 <memchr+0x4>
	...

080054c8 <_init>:
 80054c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ca:	46c0      	nop			@ (mov r8, r8)
 80054cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ce:	bc08      	pop	{r3}
 80054d0:	469e      	mov	lr, r3
 80054d2:	4770      	bx	lr

080054d4 <_fini>:
 80054d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054d6:	46c0      	nop			@ (mov r8, r8)
 80054d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054da:	bc08      	pop	{r3}
 80054dc:	469e      	mov	lr, r3
 80054de:	4770      	bx	lr
