
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038334                       # Number of seconds simulated
sim_ticks                                 38333893434                       # Number of ticks simulated
final_tick                               567898273371                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261410                       # Simulator instruction rate (inst/s)
host_op_rate                                   336609                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2311141                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926124                       # Number of bytes of host memory used
host_seconds                                 16586.57                       # Real time elapsed on the host
sim_insts                                  4335887018                       # Number of instructions simulated
sim_ops                                    5583188359                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3939840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2864768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1580800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2333184                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10725376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3178496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3178496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        30780                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22381                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12350                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18228                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 83792                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           24832                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                24832                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102776933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     74731986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     41237658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     60864780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               279788329                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50086                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46747                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43408                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             176971                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          82916075                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               82916075                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          82916075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102776933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     74731986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     41237658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     60864780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              362704405                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                91927803                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31008273                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25434598                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018588                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13117099                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093177                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157249                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87088                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32051246                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170405133                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31008273                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15250426                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36609286                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10826494                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9235605                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15677857                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86671172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.415830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.311889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        50061886     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658005      4.22%     61.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196766      3.69%     65.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3443392      3.97%     69.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2995987      3.46%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575979      1.82%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029221      1.19%     76.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717568      3.14%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17992368     20.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86671172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.337311                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.853684                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33713679                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8819014                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34825161                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544727                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8768582                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079445                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6499                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202061561                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51066                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8768582                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35388713                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4737267                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1369009                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33660700                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2746893                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195205021                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13995                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1716246                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          174                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271185725                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910244075                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910244075                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102926461                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34166                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18124                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7291525                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19232082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10036465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241122                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3315089                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184029787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34130                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147834627                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287921                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61102843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186736922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2086                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86671172                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.705695                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.902010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32379481     37.36%     37.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17860217     20.61%     57.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12065878     13.92%     71.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7645975      8.82%     80.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7509577      8.66%     89.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4435741      5.12%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383604      3.90%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       739500      0.85%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       651199      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86671172                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083098     70.15%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202987     13.15%     83.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257826     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121623842     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018702      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15750473     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8425588      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147834627                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.608160                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1543952                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010444                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384172295                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245167820                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143693343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149378579                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262019                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7019953                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          399                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1076                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2294792                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8768582                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3918524                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       167035                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184063917                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       298825                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19232082                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10036465                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18108                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119881                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6758                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1076                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1236732                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145257856                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14799332                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576767                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22987173                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20590120                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8187841                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.580130                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143837827                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143693343                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93746719                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261820324                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.563111                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358057                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61646221                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044259                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77902590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154338                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32582390     41.82%     41.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453608     26.26%     68.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8383878     10.76%     78.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294484      5.51%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685580      4.73%     89.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1807839      2.32%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2006491      2.58%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009917      1.30%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3678403      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77902590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3678403                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           258292328                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376913163                       # The number of ROB writes
system.switch_cpus0.timesIdled                  48645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5256631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.919278                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.919278                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.087810                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.087810                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655852560                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197126592                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189525179                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                91927803                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31471657                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27525237                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1989569                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15830527                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15153661                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2256711                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62772                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     37119764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175151867                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31471657                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17410372                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36059155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9773778                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4999792                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18296343                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       785533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85951602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.345131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.164533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49892447     58.05%     58.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1784120      2.08%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3275214      3.81%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3062169      3.56%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5063528      5.89%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5259708      6.12%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1243772      1.45%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          933702      1.09%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15436942     17.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85951602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.342352                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.905320                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38303054                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4845579                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34897263                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138557                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7767148                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3415368                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5727                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195894781                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7767148                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39914456                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2089304                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       499905                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33413709                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2267079                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     190749720                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           54                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        759717                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       939978                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    253155737                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    868186900                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    868186900                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164965964                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88189686                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22460                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10986                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6015368                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29408150                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6371878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       107333                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2325022                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180586710                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21950                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152495356                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201894                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53985317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148396475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85951602                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774200                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.837734                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30105543     35.03%     35.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15907321     18.51%     53.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14022255     16.31%     69.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8477992      9.86%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8867672     10.32%     90.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5241639      6.10%     96.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2295342      2.67%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       612090      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       421748      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85951602                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         597104     66.23%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        193808     21.50%     87.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110600     12.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119585082     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1199636      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10965      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26298376     17.25%     96.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5401297      3.54%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152495356                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.658860                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             901512                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005912                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    392045714                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234594460                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147546998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153396868                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       373481                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8377795                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          973                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          485                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1557146                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7767148                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1374452                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71756                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180608664                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       210425                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29408150                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6371878                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10986                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          258                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          485                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1060928                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1170286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2231214                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149666598                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25283291                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2828752                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30555402                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22629481                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5272111                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.628088                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147711059                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147546998                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90630182                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221027381                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.605031                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410041                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110875023                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125917401                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54692068                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21928                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1994848                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     78184454                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610517                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.315272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     36316001     46.45%     46.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16421137     21.00%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9193599     11.76%     79.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3110878      3.98%     83.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2987528      3.82%     87.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1253079      1.60%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3344522      4.28%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       967887      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4589823      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     78184454                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110875023                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125917401                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25845084                       # Number of memory references committed
system.switch_cpus1.commit.loads             21030352                       # Number of loads committed
system.switch_cpus1.commit.membars              10964                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19722169                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109907654                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1698884                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4589823                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254204100                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368992497                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5976201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110875023                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125917401                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110875023                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.829112                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.829112                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.206110                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.206110                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       692442067                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193338238                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      202044798                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21928                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                91927803                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32711474                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26668471                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2184289                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13857351                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12791883                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3529504                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96907                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32728101                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179662397                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32711474                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16321387                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39921447                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11607484                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6622474                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16159634                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1061790                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88668307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.511335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.285477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48746860     54.98%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2641440      2.98%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4942113      5.57%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4917185      5.55%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3050880      3.44%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2432349      2.74%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1521149      1.72%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1424167      1.61%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18992164     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88668307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355839                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.954386                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34130284                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6558773                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38347969                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       235248                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9396026                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5533813                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215571713                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9396026                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36609665                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1069503                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2094994                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36056202                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3441911                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     207850692                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1433306                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1052725                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    291848430                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    969661985                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    969661985                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180556629                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111291779                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37011                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17778                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9570250                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19239192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9812255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123068                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3490201                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195985760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156117879                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       304651                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66260083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    202729288                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     88668307                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760695                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895038                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31019865     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19033553     21.47%     56.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12652151     14.27%     70.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8245018      9.30%     80.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8678641      9.79%     89.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4199298      4.74%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3314975      3.74%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       754382      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       770424      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88668307                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         972572     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        185407     13.83%     86.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       183024     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130590016     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2097268      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17778      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15105329      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8307488      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156117879                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.698266                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1341003                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    402549715                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    262281754                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152550582                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157458882                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       486126                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7468810                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2081                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2355886                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9396026                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         553595                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93507                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    196021319                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       389976                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19239192                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9812255                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17778                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73025                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1366293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1213398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2579691                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    154054947                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14410586                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2062928                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22523439                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21843105                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8112853                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.675825                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152598565                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152550582                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         97232654                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        279050221                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.659461                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348441                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105155539                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129476940                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66544817                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2210717                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79272281                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633319                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.143241                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30676918     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21936705     27.67%     66.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9116583     11.50%     77.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4541337      5.73%     83.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4536548      5.72%     89.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1834427      2.31%     91.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1844094      2.33%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       985185      1.24%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3800484      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79272281                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105155539                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129476940                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19226743                       # Number of memory references committed
system.switch_cpus2.commit.loads             11770376                       # Number of loads committed
system.switch_cpus2.commit.membars              17778                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18688637                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116648682                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2670401                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3800484                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           271493554                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401445750                       # The number of ROB writes
system.switch_cpus2.timesIdled                  35831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3259496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105155539                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129476940                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105155539                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.874208                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.874208                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.143893                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.143893                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       692037212                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211922348                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      198013916                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35556                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                91927803                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31770809                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25856654                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2123029                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13551818                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12524595                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3269389                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93721                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35116750                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173500764                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31770809                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15793984                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36458360                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10891362                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7302162                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17165801                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       853140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     87609221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.439099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.284145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        51150861     58.39%     58.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1971270      2.25%     60.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2565004      2.93%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3862739      4.41%     67.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3748132      4.28%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2851667      3.25%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1696480      1.94%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2536245      2.89%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17226823     19.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     87609221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345606                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.887359                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36274724                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7183609                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35144612                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       274599                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8731676                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5380411                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207569115                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1360                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8731676                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38200819                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1129817                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3250633                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33448180                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2848090                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201522135                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1083                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1230661                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       894761                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          196                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280808844                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    938492841                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    938492841                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174601007                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106207833                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42829                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24092                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8054718                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18675932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9896750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       192449                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3373739                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187293129                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40599                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150878364                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       282115                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60891312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    185131883                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6511                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     87609221                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.722174                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893553                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     31539329     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18891148     21.56%     57.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12239638     13.97%     71.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8295630      9.47%     81.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7764313      8.86%     89.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4149711      4.74%     94.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3052028      3.48%     98.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       916317      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       761107      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87609221                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         742417     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             8      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152642     14.24%     83.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       177179     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125555270     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2131635      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17044      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14894345      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8280070      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150878364                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.641270                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1072246                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007107                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    390720310                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    248225882                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146647676                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151950610                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       513355                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7154376                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2389                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          880                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2511965                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          595                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8731676                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         687292                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       101726                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187333733                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1285994                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18675932                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9896750                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23555                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         77107                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          880                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1298695                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1197229                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2495924                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147994918                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14021781                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2883446                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22120912                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20732273                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8099131                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.609904                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146686573                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146647676                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94220220                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264567694                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.595248                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356129                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102254547                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125674933                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61659056                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34088                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2158026                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     78877544                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.593292                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141135                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     31454283     39.88%     39.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22184273     28.12%     68.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8159907     10.35%     78.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4676643      5.93%     84.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3907015      4.95%     89.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1946423      2.47%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1897066      2.41%     94.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       817126      1.04%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3834808      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     78877544                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102254547                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125674933                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18906341                       # Number of memory references committed
system.switch_cpus3.commit.loads             11521556                       # Number of loads committed
system.switch_cpus3.commit.membars              17044                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18024739                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113278829                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2564258                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3834808                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           262376725                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          383404254                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4318582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102254547                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125674933                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102254547                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.899009                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.899009                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.112335                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.112335                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       665983067                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202554567                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191709829                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34088                       # number of misc regfile writes
system.l20.replacements                         30791                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          357433                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32839                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.884406                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.173428                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.450515                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1693.239707                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           352.136351                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001061                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000220                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.826777                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171942                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65407                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65407                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10658                       # number of Writeback hits
system.l20.Writeback_hits::total                10658                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65407                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65407                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65407                       # number of overall hits
system.l20.overall_hits::total                  65407                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        30780                       # number of ReadReq misses
system.l20.ReadReq_misses::total                30791                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        30780                       # number of demand (read+write) misses
system.l20.demand_misses::total                 30791                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        30780                       # number of overall misses
system.l20.overall_misses::total                30791                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1418468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5239782676                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5241201144                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1418468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5239782676                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5241201144                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1418468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5239782676                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5241201144                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96187                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96198                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10658                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10658                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96187                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96198                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96187                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96198                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.320002                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.320079                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.320002                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.320079                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.320002                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.320079                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170233.355296                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170218.607515                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170233.355296                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170218.607515                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170233.355296                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170218.607515                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5362                       # number of writebacks
system.l20.writebacks::total                     5362                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        30780                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           30791                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        30780                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            30791                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        30780                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           30791                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4889165534                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4890459372                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4889165534                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4890459372                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4889165534                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4890459372                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320002                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.320079                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.320002                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.320079                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.320002                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.320079                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158842.285055                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158827.559092                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158842.285055                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158827.559092                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158842.285055                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158827.559092                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22400                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          116661                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24448                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.771801                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.057496                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.064874                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1749.317157                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           269.560473                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013700                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000520                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.854159                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.131621                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32395                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32395                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7762                       # number of Writeback hits
system.l21.Writeback_hits::total                 7762                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32395                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32395                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32395                       # number of overall hits
system.l21.overall_hits::total                  32395                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22381                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22396                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22381                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22396                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22381                       # number of overall misses
system.l21.overall_misses::total                22396                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2142218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3440192741                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3442334959                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2142218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3440192741                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3442334959                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2142218                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3440192741                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3442334959                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54776                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54791                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7762                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7762                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54776                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54791                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54776                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54791                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.408591                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.408753                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.408591                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.408753                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.408591                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.408753                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 153710.412448                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 153703.114797                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 153710.412448                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 153703.114797                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 153710.412448                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 153703.114797                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3309                       # number of writebacks
system.l21.writebacks::total                     3309                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22381                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22396                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22381                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22396                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22381                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22396                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3179145141                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3181111409                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3179145141                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3181111409                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3179145141                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3181111409                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.408591                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.408753                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.408591                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.408753                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.408591                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.408753                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142046.608328                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142039.266342                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142046.608328                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142039.266342                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142046.608328                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142039.266342                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12370                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          188810                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14418                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.095436                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.368244                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.437045                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1535.938697                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           486.256014                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.011899                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000702                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.749970                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.237430                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28627                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28627                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9406                       # number of Writeback hits
system.l22.Writeback_hits::total                 9406                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        28627                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28627                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28627                       # number of overall hits
system.l22.overall_hits::total                  28627                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12350                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12364                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12350                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12364                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12350                       # number of overall misses
system.l22.overall_misses::total                12364                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1979579                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1966818848                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1968798427                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1979579                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1966818848                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1968798427                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1979579                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1966818848                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1968798427                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40977                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40991                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9406                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9406                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40977                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40991                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40977                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40991                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.301389                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.301627                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.301389                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.301627                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.301389                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.301627                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 159256.586883                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 159236.365820                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 159256.586883                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 159236.365820                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 159256.586883                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 159236.365820                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5544                       # number of writebacks
system.l22.writebacks::total                     5544                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12350                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12364                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12350                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12364                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12350                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12364                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1825941589                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1827762548                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1825941589                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1827762548                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1825941589                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1827762548                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.301389                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.301627                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.301389                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.301627                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.301389                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.301627                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147849.521377                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 147829.387577                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 147849.521377                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 147829.387577                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 147849.521377                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 147829.387577                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         18247                       # number of replacements
system.l23.tagsinuse                      2047.983216                       # Cycle average of tags in use
system.l23.total_refs                          209014                       # Total number of references to valid blocks.
system.l23.sampled_refs                         20295                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.298793                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.552274                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.078983                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1658.026684                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           371.325275                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008570                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000527                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.809583                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.181311                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999992                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        35223                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  35223                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19899                       # number of Writeback hits
system.l23.Writeback_hits::total                19899                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        35223                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35223                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        35223                       # number of overall hits
system.l23.overall_hits::total                  35223                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        18223                       # number of ReadReq misses
system.l23.ReadReq_misses::total                18236                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        18228                       # number of demand (read+write) misses
system.l23.demand_misses::total                 18241                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        18228                       # number of overall misses
system.l23.overall_misses::total                18241                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3180514                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2764951948                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2768132462                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       514391                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       514391                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3180514                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2765466339                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2768646853                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3180514                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2765466339                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2768646853                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53446                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53459                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19899                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19899                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53451                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53464                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53451                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53464                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.340961                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341121                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341023                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341183                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341023                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341183                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151728.691653                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151794.936499                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 102878.200000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 102878.200000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151715.291804                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151781.528041                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151715.291804                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151781.528041                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10617                       # number of writebacks
system.l23.writebacks::total                    10617                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        18223                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           18236                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        18228                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            18241                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        18228                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           18241                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2556924880                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2559957446                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       457501                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       457501                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2557382381                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2560414947                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2557382381                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2560414947                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.340961                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341121                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341023                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341183                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341023                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341183                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 140313.059321                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140379.329129                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 91500.200000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 91500.200000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 140299.669794                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140365.930980                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 140299.669794                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140365.930980                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996516                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015685507                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843349.377495                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996516                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15677846                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15677846                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15677846                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15677846                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15677846                       # number of overall hits
system.cpu0.icache.overall_hits::total       15677846                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1469838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1469838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15677857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15677857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15677857                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15677857                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15677857                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15677857                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96187                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191893139                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96443                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1989.705204                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494827                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505173                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11628630                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11628630                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17240                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17240                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19338055                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19338055                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19338055                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19338055                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       364181                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       364181                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       364281                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        364281                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       364281                       # number of overall misses
system.cpu0.dcache.overall_misses::total       364281                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23883336479                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23883336479                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8596725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8596725                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23891933204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23891933204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23891933204                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23891933204                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11992811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11992811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19702336                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19702336                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19702336                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19702336                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030367                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030367                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018489                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018489                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018489                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018489                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65580.951447                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65580.951447                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85967.250000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85967.250000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65586.547758                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65586.547758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65586.547758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65586.547758                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10658                       # number of writebacks
system.cpu0.dcache.writebacks::total            10658                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       267994                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       267994                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       268094                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       268094                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       268094                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       268094                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96187                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96187                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96187                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96187                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96187                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96187                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5752639676                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5752639676                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5752639676                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5752639676                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5752639676                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5752639676                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008020                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008020                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59806.831235                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59806.831235                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59806.831235                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59806.831235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59806.831235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59806.831235                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993974                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929762317                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715428.629151                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993974                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18296327                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18296327                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18296327                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18296327                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18296327                       # number of overall hits
system.cpu1.icache.overall_hits::total       18296327                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2314733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2314733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18296343                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18296343                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18296343                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18296343                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18296343                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18296343                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54776                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232728644                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55032                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4228.969400                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.680561                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.319439                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830783                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169217                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22944708                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22944708                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4792785                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4792785                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10983                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10983                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10964                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10964                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27737493                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27737493                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27737493                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27737493                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       192392                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       192392                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       192392                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        192392                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       192392                       # number of overall misses
system.cpu1.dcache.overall_misses::total       192392                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20850386536                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20850386536                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20850386536                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20850386536                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20850386536                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20850386536                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23137100                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23137100                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4792785                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4792785                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27929885                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27929885                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27929885                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27929885                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008315                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008315                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006888                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006888                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006888                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006888                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108374.498607                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108374.498607                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108374.498607                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108374.498607                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108374.498607                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108374.498607                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7762                       # number of writebacks
system.cpu1.dcache.writebacks::total             7762                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       137616                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       137616                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       137616                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       137616                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       137616                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       137616                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54776                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54776                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54776                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54776                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3693438069                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3693438069                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3693438069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3693438069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3693438069                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3693438069                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67428.035435                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67428.035435                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 67428.035435                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67428.035435                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 67428.035435                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67428.035435                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997837                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019119491                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2201122.010799                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997837                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16159617                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16159617                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16159617                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16159617                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16159617                       # number of overall hits
system.cpu2.icache.overall_hits::total       16159617                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2692636                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2692636                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16159634                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16159634                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16159634                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16159634                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16159634                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16159634                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40977                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170553445                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41233                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4136.333641                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.919488                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.080512                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905936                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094064                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10996730                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10996730                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7421395                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7421395                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17778                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17778                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17778                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17778                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18418125                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18418125                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18418125                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18418125                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       106096                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       106096                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       106096                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        106096                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       106096                       # number of overall misses
system.cpu2.dcache.overall_misses::total       106096                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8437775319                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8437775319                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8437775319                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8437775319                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8437775319                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8437775319                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11102826                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11102826                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7421395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7421395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17778                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17778                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18524221                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18524221                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18524221                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18524221                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009556                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009556                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005727                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 79529.627121                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79529.627121                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79529.627121                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79529.627121                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79529.627121                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79529.627121                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9406                       # number of writebacks
system.cpu2.dcache.writebacks::total             9406                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        65119                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65119                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        65119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        65119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        65119                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        65119                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40977                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40977                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40977                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40977                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40977                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40977                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2159056783                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2159056783                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2159056783                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2159056783                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2159056783                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2159056783                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52689.479049                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52689.479049                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 52689.479049                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 52689.479049                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 52689.479049                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 52689.479049                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997125                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020389205                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057236.300403                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997125                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17165784                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17165784                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17165784                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17165784                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17165784                       # number of overall hits
system.cpu3.icache.overall_hits::total       17165784                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4287513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4287513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17165801                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17165801                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17165801                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17165801                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17165801                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17165801                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53451                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174516168                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53707                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3249.411957                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.239823                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.760177                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911093                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088907                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10666298                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10666298                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7345670                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7345670                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17995                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17995                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17044                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17044                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18011968                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18011968                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18011968                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18011968                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135383                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135383                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3993                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3993                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       139376                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        139376                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       139376                       # number of overall misses
system.cpu3.dcache.overall_misses::total       139376                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11201973647                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11201973647                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    572305153                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    572305153                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  11774278800                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11774278800                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  11774278800                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11774278800                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10801681                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10801681                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7349663                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7349663                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17044                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17044                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18151344                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18151344                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18151344                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18151344                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012534                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012534                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000543                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000543                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007679                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007679                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007679                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007679                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 82742.838074                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82742.838074                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 143327.110694                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 143327.110694                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 84478.524280                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84478.524280                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 84478.524280                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84478.524280                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2725476                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 100943.555556                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19899                       # number of writebacks
system.cpu3.dcache.writebacks::total            19899                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81937                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81937                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3988                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3988                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85925                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85925                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85925                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85925                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53446                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53446                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53451                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53451                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53451                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53451                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3069264352                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3069264352                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       521943                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       521943                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3069786295                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3069786295                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3069786295                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3069786295                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57427.391236                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 57427.391236                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 104388.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 104388.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57431.784157                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57431.784157                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57431.784157                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57431.784157                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
