<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_F87EFF87-165A-4A83-9CEF-BD9F7999DC9B"><title>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</title><body><section id="SECTION_41EDA98E-552C-4C87-97D8-1A9456D8D20E"><fig id="FIG_spi0_flash_100mhz_and_76_8mhz_2_load_branch_device_down_with_g3_flash_sharing_topology_diagram_1"><title>SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</title><image href="FIG_spi0 flash 100mhz and 76.8mhz 2 load branch (device down) with g3 flash sharing topology diagram_1.png" scalefit="yes" id="IMG_spi0_flash_100mhz_and_76_8mhz_2_load_branch_device_down_with_g3_flash_sharing_topology_diagram_1_png" /></fig><fig id="FIG_spi0_flash_100mhz_and_76_8mhz_3_load_branch_device_down_with_g3_flash_sharing_of_flash_and_tpm_topology_diagram_1"><title>SPI0 Flash 100MHz and 76.8MHz 3 Load Branch (Device Down) with G3 Flash Sharing of Flash and TPM Topology Diagram</title><image href="FIG_spi0 flash 100mhz and 76.8mhz 3 load branch (device down) with g3 flash sharing of flash and tpm topology diagram_1.png" scalefit="yes" id="IMG_spi0_flash_100mhz_and_76_8mhz_3_load_branch_device_down_with_g3_flash_sharing_of_flash_and_tpm_topology_diagram_1_png" /></fig><fig id="FIG_spi0_flash_100mhz_and_76_8mhz_3_load_branch_device_down_with_g3_flash_sharing_of_flash_and_debug_tool_topology_diagram_1"><title>SPI0 Flash 100MHz and 76.8MHz 3 Load Branch (Device Down) with G3 Flash Sharing of Flash and Debug Tool Topology Diagram</title><image href="FIG_spi0 flash 100mhz and 76.8mhz 3 load branch (device down) with g3 flash sharing of flash and debug tool topology diagram_1.png" scalefit="yes" id="IMG_spi0_flash_100mhz_and_76_8mhz_3_load_branch_device_down_with_g3_flash_sharing_of_flash_and_debug_tool_topology_diagram_1_png" /></fig><fig id="FIG_spi0_flash_100mhz_and_76_8mhz_4_load_branch_device_down_with_g3_flash_sharing_topology_diagram_1"><title>SPI0 Flash 100MHz and 76.8MHz 4 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</title><image href="FIG_spi0 flash 100mhz and 76.8mhz 4 load branch (device down) with g3 flash sharing topology diagram_1.png" scalefit="yes" id="IMG_spi0_flash_100mhz_and_76_8mhz_4_load_branch_device_down_with_g3_flash_sharing_topology_diagram_1_png" /></fig><table id="TABLE_41EDA98E-552C-4C87-97D8-1A9456D8D20E_1"><title>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>Flash 1: 100 MHz.</p><p>TPM and Debug Tool:  &lt; 14.3 MHz.</p><p>EC: 50MHz.</p></entry></row><row><entry><p>R1 (100 MHz)</p></entry><entry><p>5 Ω ± 5%.</p><p>To be placed within 12.7 mm from flash device on SPI0_CLK.</p><p>10 Ω ± 5%.</p><p>To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p></entry></row><row><entry><p>R1 (76.8 MHz)</p></entry><entry><p>10 Ω ± 5%.</p><p>To be placed within 12.7 mm from flash device on SPI0_CLK.</p><p>15 Ω ± 5%.</p><p>To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p></entry></row><row><entry><p>R2</p></entry><entry><p>430 Ω ± 5%. </p><p>To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p></entry></row><row><entry><p>Length from CPU to Flash 1</p></entry><entry><p>Length from CPU to flash 1: </p><p>= BO + M1 + M2 + M3 + M4</p></entry></row><row><entry><p>Minimum length, total</p></entry><entry><p>BO + M1 + M2 + M3 = 30.48mm</p></entry></row><row><entry><p>Routing scheme</p></entry><entry><p>Interleave 1 CS with every 2 DATA lanes is recommended. </p><p>Recommend to route DATA and CLK on same layer.</p></entry></row><row><entry><p>Flash device electrical characteristics recommendation for 100MHz support</p></entry><entry><p>[1] Driver strength spec: 45 Ω or stronger across worse case corners.</p><p>[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. </p><p>[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).</p><p>[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).</p><p>[5] Data input setup time ≤ 1.75 ns.</p><p>[6] Data input hold time ≤ 2 ns.</p><p>[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.</p><p>[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</p></entry></row><row><entry><p>Flash device electrical characteristics recommendation for 76.8MHz support</p></entry><entry><p>[1] Driver strength spec: 50 Ω or stronger across worse case corners.</p><p>[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. </p><p>[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).</p><p>[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).</p><p>[5] Data input setup time ≤ 1.75 ns.</p><p>[6] Data input hold time ≤ 2 ns.</p><p>[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.</p><p>[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</p></entry></row><row><entry><p>FET component criteria</p></entry><entry><p>Ron &lt; 4.5 Ω.</p><p>Cin &lt; 6 pF.</p></entry></row><row><entry><p>Length matching between CLK and DATA/ CS# signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.250 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</p></entry></row></tbody></tgroup></table><table id="TABLE_41EDA98E-552C-4C87-97D8-1A9456D8D20E_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>5</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_38D97B12-4E87-4DA7-905B-4BF7A52C4E6C"><title>Segment Lengths for 100MHz</title><table id="TABLE_38D97B12-4E87-4DA7-905B-4BF7A52C4E6C_1"><title>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for 100MHz Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL</p></entry><entry><p>58.42</p></entry><entry><p /></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL</p></entry><entry><p>5.08</p></entry><entry><p /></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M5</p></entry><entry><p>MS, DSL</p></entry><entry><p>5.08</p></entry><entry><p /></entry></row><row><entry><p>M6</p></entry><entry><p>MS, DSL</p></entry><entry><p>127</p></entry><entry><p /></entry></row><row><entry><p>M7</p></entry><entry><p>MS, DSL</p></entry><entry><p>5.08</p></entry><entry><p>This length only applicable for TPM and Debug Tool branch</p></entry></row><row><entry><p>M8</p></entry><entry><p>MS, DSL</p></entry><entry><p>76.2</p></entry><entry><p>This length only applicable for TPM and Debug Tool branch</p></entry></row><row><entry><p>M9</p></entry><entry><p>MS, DSL</p></entry><entry><p>76.2</p></entry><entry><p>This length only applicable for TPM and Debug Tool branch</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 101.6 mm;​  2) Total topology length for: 2-load topology = 233.68 mm; 3-load topology = 314.96 mm; 4-load topology = 391.16 mm</p></section><section id="SECTION_FC5B682D-59A0-4DB9-9055-8EC63C9341B0"><title>Segment Lengths for Maximum 76.8MHz</title><table id="TABLE_FC5B682D-59A0-4DB9-9055-8EC63C9341B0_1"><title>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL</p></entry><entry><p>38.1</p></entry><entry><p /></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL</p></entry><entry><p>58.42</p></entry><entry><p /></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL</p></entry><entry><p>5.08</p></entry><entry><p /></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M5</p></entry><entry><p>MS, DSL</p></entry><entry><p>5.08</p></entry><entry><p /></entry></row><row><entry><p>M6</p></entry><entry><p>MS, DSL</p></entry><entry><p>127</p></entry><entry><p /></entry></row><row><entry><p>M7</p></entry><entry><p>MS, DSL</p></entry><entry><p>5.08</p></entry><entry><p>This length only applicable for TPM and Debug Tool branch</p></entry></row><row><entry><p>M8</p></entry><entry><p>MS, DSL</p></entry><entry><p>76.2</p></entry><entry><p>This length only applicable for TPM and Debug Tool branch</p></entry></row><row><entry><p>M9</p></entry><entry><p>MS, DSL</p></entry><entry><p>76.2</p></entry><entry><p>This length only applicable for TPM and Debug Tool branch</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 127</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 127 mm;​  2) Total topology length for: 2-load topology = 259.08 mm; 3-load topology = 340.36 mm; 4-load topology = 416.56 mm</p></section></body></topic>