#Build: Fabric Compiler 2024.2-SP1.2, Build 187561, May 22 18:16 2025
#Install: C:\studyware\pango\PDS_2024.2-SP1.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: z02665mj
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Mon Feb  9 21:01:32 2026
Parameters for debugging are loaded as follows:
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
C: ConstraintEditor-2019: Port 'i_BMC_I2C9_PAL_M_SCL1_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CLK_PAL_IN_25M' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPLD_M_S_SGPIO_MISO' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_D0_BIOS_OVER' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_D0_PWR_CTR0_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_D0_PWR_CTR1_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_VR8_CAT_FLT' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_VR_ALERT_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_VR8_CAT_FLT' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_VR_ALERT_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_FRONT_PAL_INTRUDER' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_INTRUDER_CABLE_INST_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_BMCUID_BUTTON_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU0_D0_VPH_1V8_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU0_D0_VP_0V9_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU0_D1_VPH_1V8_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU0_D1_VP_0V9_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU0_DDR_VDD_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU0_P1V8_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU0_PLL_P1V8_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU0_VDDQ_P1V1_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU0_VDD_VCORE_P0V8_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU1_D0_VPH_1V8_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU1_D0_VP_0V9_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU1_D1_VPH_1V8_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU1_D1_VP_0V9_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU1_DDR_VDD_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU1_P1V8_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU1_PLL_P1V8_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU1_VDDQ_P1V1_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_CPU1_VDD_VCORE_P0V8_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_P3V3_STBY_PGD' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_P5V_STBY_PGD' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_P12V_CPU0_VIN_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_P12V_CPU1_VIN_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_PGD_P12V_DROOP' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_PGD_P12V_STBY_DROOP' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_PS1_ACFAIL' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_PS1_DCOK' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_PS1_PRSNT' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_PS1_SMB_ALERT_TO_FPGA' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_PS2_ACFAIL' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_PS2_DCOK' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_PS2_PRSNT' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_PS2_SMB_ALERT_TO_FPGA' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_REAT_BP_EFUSE_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_RTC_INTB' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_VCC_1V1_PG' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_SMB_PEHP_CPU0_3V3_ALERT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_SMB_PEHP_CPU1_3V3_ALERT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_BMC_I2C9_PAL_M_SDA1_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_BMC_I2C9_PAL_M_SDA_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_PAL_BP1_PWR_ON_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_PAL_BP2_PWR_ON_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_BIOS0_RST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_BIOS1_RST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPLD_M_S_EXCHANGE_S1_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPLD_M_S_SGPIO_CLK_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPLD_M_S_SGPIO_LD_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPLD_M_S_SGPIO_MOSI_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU0_D0_SOFT_SHUTDOWN_INT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU0_I2C_TRAN_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU0_PE2_RST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU0_PE3_RST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU0_POR_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU1_D0_SOFT_SHUTDOWN_INT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU1_I2C_TRAN_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU1_PE1_RST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU1_PE2_RST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU1_POR_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_P5V_USB_MB_DOWN_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_P5V_USB_MB_UP_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_88SE9230_RST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_BMC_PERST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_BMC_SRST_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_D0_VPH_1V8_EN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_D0_VP_0V9_EN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_D1_VPH_1V8_EN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_D1_VP_0V9_EN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_DDR_VDD_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_NVME_ALERT_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_P1V8_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_PLL_P1V8_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_VDDQ_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_VDD_CORE_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_VR8_RESET_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_VR_SELECT_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_D0_VPH_1V8_EN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_D0_VP_0V9_EN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_D1_VPH_1V8_EN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_D1_VP_0V9_EN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_DDR_VDD_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_NVME_ALERT_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_P1V8_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_PLL_P1V8_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_VDDQ_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_VDD_CORE_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_VR8_RESET_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_VR_SELECT_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_FAN0_PWM_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_FAN1_PWM_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_FAN2_PWM_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_FAN3_PWM_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_P3V3_STBY_RST_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_P5V_BD_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_P5V_STBY_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_P12V_CPU0_VIN_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_P12V_CPU1_VIN_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_P12V_RISER1_VIN_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_P12V_RISER2_VIN_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_PVCC_HPMOS_CPU_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_REAT_BP_EFUSE_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RISER1_PWR_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RISER2_PWR_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RST_CPU0_VPP_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RST_CPU1_VPP_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RTC_SELECT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_UPD_VCC_3V3_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_VCC_1V1_EN_R' unspecified I/O constraint.
Elaborate the liberty model.
I: Multithreading enabled for Timing using a maximum of 4 processes.
I: Column Clock Check close.

Placement started.
Building architecture floorplan logic view.

Stage 1 Pre Global Placement start.
Placement Logic Optimization "Enable".
LUT6D Packing Strategy "3".
DRCP Convert Loc Constraint successful.
AutoDRC Flow for Design Check Start.
AutoDRC Flow for Design Check End.
AutoDRCFlow Time(s) cpu = 0h:0m:1s ; process cpu(s) = 0h:0m:1s ; realtime = 0h:0m:1s.
Mapping instance GRS_INST/grs_ccs to CCS_10_162.
Design Utilization : 36%.
Planning Before Place "Disable".

Stage 1.1 GP placement start.
Stage: before init GP | Time (s): real = 0h:0m:6s ; cpu = 0h:0m:4s ; process = 0h:0m:4s | Memory (MB): curr = 285.046875 ; peak = 288.269531 | Checksum: 6B92D18554DE557C
[GP] Placement Decongestion Mode 1.
I: Multithreading enabled for place using a maximum of 4 processes.
[GP] Placement Initial Method "Quad".
[GP] Recovery Analysis in GP "Enable".
Init coarse delay table.
Read place coarse delay table takes 0.05 sec.
build place dedicate switch graph takes 0.20 sec
[GP] Init timing API takes 0.61 sec.
[GP] Init GP graph takes 0.81 sec.
Device graph total memory: 3.70626163 MB
[GP] GP graph memory: 18.37563038 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 122126.75, average node move: 44.62
[GP] Timing analysis take 0.446000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=987604
[GP] Place thread size: 4
[GP] Node size: 3533, net size: 3040
[GP] Design graph total memory: 11.88587475 MB
[GP] Timing analysis take 0.095000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989240
[GP] Step 0 take 0.138 secs: WL=1626.62 OF=0.995781
[GP] Timing analysis take 0.033000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=988790
[GP] Step 1 take 0.213 secs: WL=1090.08 OF=0.992184
[GP] Timing analysis take 0.035000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989393
[GP] Step 2 take 0.205 secs: WL=1463.54 OF=0.970271
[GP] Timing analysis take 0.051000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989194
[GP] Step 3 take 0.184 secs: WL=1826.50 OF=0.864101
[GP] Timing analysis take 0.036000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989194
[GP] Step 4 take 0.200 secs: WL=2143.39 OF=0.785815
[GP] Timing analysis take 0.037000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989194
[GP] Step 5 take 0.166 secs: WL=2436.20 OF=0.727005
[GP] Timing analysis take 0.040000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989263
[GP] Step 6 take 0.172 secs: WL=2711.58 OF=0.665176
[GP] Timing analysis take 0.035000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=988911
[GP] Step 7 take 0.176 secs: WL=3139.51 OF=0.633012
[GP] Timing analysis take 0.035000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=988971
[GP] Step 8 take 0.160 secs: WL=3501.08 OF=0.579378
[GP] Timing analysis take 0.058000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=988998
[GP] Step 9 take 0.209 secs: WL=3899.56 OF=0.525156
[GP] Timing analysis take 0.042000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=988971
[GP] Step 10 take 0.172 secs: WL=4280.18 OF=0.471014
[GP] Timing analysis take 0.043000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=988961
[GP] Step 11 take 0.223 secs: WL=4647.25 OF=0.414795
[GP] Timing analysis take 0.036000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989059
[GP] Step 12 take 0.171 secs: WL=4953.66 OF=0.346415
[GP] Timing analysis take 0.035000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989059
[GP] Step 13 take 0.171 secs: WL=5194.70 OF=0.280987
[GP] Timing analysis take 0.035000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989059
[GP] Step 14 take 0.171 secs: WL=5406.34 OF=0.228166
[GP] Timing analysis take 0.034000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989059
[GP] Step 15 take 0.167 secs: WL=5589.09 OF=0.177454
[GP] Timing analysis take 0.040000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989059
[GP] Step 16 take 0.174 secs: WL=5855.59 OF=0.128074
[GP] Timing analysis take 0.067000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989234
[GP] Timing analysis take 0.071000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989234
[GP] Final best WL=6148.353452 OF=0.088160, totally takes 3.394000 secs, run timing analysis 20 times totally takes 1.304000 secs.
[GP] Total node move: 132261.56, average node move: 48.32
[GP] Placer use memory: 3.62503433 MB
[GP] GP graph memory: 18.54313183 MB
Stage: after clock region global placement | Performance: WL = 6274 ; TNS = 0 ; WNS = 989234 | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:7s ; process = 0h:0m:17s | Memory (MB): curr = 353.832031 ; peak = 382.312500 | Checksum: ADF49CE4366BDB23

Stage 1.2 Base clock placement start.
Mapping instance pll_inst/u_pll_e2/goppll to PLL_11_20.
Mapping instance clkbufg_0/gopclkbufg to USCMDC_79_152.
Mapping instance clkbufg_1/gopclkbufg to USCMDC_79_153.
Stage: after Base clock placement | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:8s ; process = 0h:0m:17s | Memory (MB): curr = 356.324219 ; peak = 382.312500

Stage: after pre global placement | Performance: WL = 6274 ; TNS = 0 ; WNS = 989234 | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:8s ; process = 0h:0m:17s | Memory (MB): curr = 356.343750 ; peak = 382.312500 | Checksum: ADF49CE4366BDB23

Stage 2 Global Placement start.

Stage 2.1 Fixed placement start.
Placed fixed instance GRS_INST/grs_ccs on CCS_10_162.
Placed fixed instance clkbufg_0/gopclkbufg on USCMDC_79_152.
Placed fixed instance clkbufg_1/gopclkbufg on USCMDC_79_153.
Placed fixed instance pll_inst/u_pll_e2/goppll on PLL_11_20.
Stage: after Fixed placement | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:8s ; process = 0h:0m:17s | Memory (MB): curr = 356.500000 ; peak = 382.312500


Stage 2.2 Process placement start.
DRC Placement Start.
DRC final successful.
DRCP Time(s) cpu = 0h:0m:0s ; process cpu(s) = 0h:0m:0s ; realtime = 0h:0m:0s.
DRC Placement End.
AutoDRCFlow Time(s) cpu = 0h:0m:0s ; process cpu(s) = 0h:0m:0s ; realtime = 0h:0m:0s.
Stage: after Process placement | Time (s): real = 0h:0m:12s ; cpu = 0h:0m:9s ; process = 0h:0m:19s | Memory (MB): curr = 356.988281 ; peak = 382.312500


Stage 2.3 IO placement start.
First map gop timing takes 0.00 sec
The average distance in IO place is 20.568862.
Stage: after IO placement | Time (s): real = 0h:0m:13s ; cpu = 0h:0m:9s ; process = 0h:0m:19s | Memory (MB): curr = 361.863281 ; peak = 382.312500


Stage 2.4 Post Process placement start.
Stage: after Post Process placement | Time (s): real = 0h:0m:13s ; cpu = 0h:0m:9s ; process = 0h:0m:19s | Memory (MB): curr = 361.871094 ; peak = 382.312500

Design Utilization : 36%.

Stage 2.5 GP placement start.
Stage: before global placement | Performance: WL = 6666 | Time (s): real = 0h:0m:13s ; cpu = 0h:0m:9s ; process = 0h:0m:19s | Memory (MB): curr = 361.886719 ; peak = 382.312500 | Checksum: 8C0A173EF7F0EA56
I: Multithreading enabled for place using a maximum of 4 processes.
Stage: before init GP | Time (s): real = 0h:0m:13s ; cpu = 0h:0m:9s ; process = 0h:0m:19s | Memory (MB): curr = 361.886719 ; peak = 382.312500 | Checksum: 8C0A173EF7F0EA56
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.07 sec.
Device graph total memory: 3.70626163 MB
[GP] GP graph memory: 18.46866131 MB
[GP] Read position from netlist take 0 msec
[GP] Timing analysis take 0.088000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989234
[GP] Place thread size: 4
[GP] Node size: 3365, net size: 3040
[GP] Design graph total memory: 11.86490726 MB
[GP] Timing analysis take 0.039000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989263
[GP] Step 0 take 0.064 secs: WL=6134.16 OF=0.172819
[GP] Timing analysis take 0.037000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989234
[GP] Step 1 take 0.196 secs: WL=5997.67 OF=0.227078
[GP] Timing analysis take 0.034000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989234
[GP] Step 2 take 0.201 secs: WL=6064.19 OF=0.176204
[GP] Timing analysis take 0.034000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989234
[GP] Step 3 take 0.193 secs: WL=6166.66 OF=0.133455
[GP] Timing analysis take 0.034000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989228
[GP] Step 4 take 0.200 secs: WL=6343.33 OF=0.090460
[GP] Timing analysis take 0.033000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989212
[GP] Final best WL=6416.201588 OF=0.076949, totally takes 0.957000 secs, run timing analysis 7 times totally takes 0.299000 secs.
[GP] Total node move: 2614.94, average node move: 1.02
[GP] Placer use memory: 3.67913437 MB
[GP] GP graph memory: 18.52903271 MB
Stage: after global placement | Performance: WL = 6487 ; TNS = 0 ; WNS = 989212 | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:10s ; process = 0h:0m:22s | Memory (MB): curr = 368.132813 ; peak = 396.445313 | Checksum: EABD75BD5D628B51

Stage 3 Post Global Placement start.

Stage 3.1 Macro placement start.
Early Place Macro "Global".
Auto Dispose Macro Object "Enable".
Stage: after macro cell placement | Performance: WL = 6487 | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:10s ; process = 0h:0m:22s | Memory (MB): curr = 368.500000 ; peak = 396.445313 | Checksum: EABD75BD5D628B51

Design Utilization : 36%.

Stage 3.2 GP placement start.
Stage: before post global placement | Performance: WL = 6487 | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:10s ; process = 0h:0m:22s | Memory (MB): curr = 368.503906 ; peak = 396.445313 | Checksum: EABD75BD5D628B51
I: Multithreading enabled for place using a maximum of 4 processes.
Stage: before init GP | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:10s ; process = 0h:0m:22s | Memory (MB): curr = 368.503906 ; peak = 396.445313 | Checksum: EABD75BD5D628B51
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.07 sec.
Device graph total memory: 3.70626163 MB
[GP] GP graph memory: 18.46866131 MB
[GP] Read position from netlist take 0 msec
[GP] Place thread size: 4
[GP] Node size: 3365, net size: 3040
[GP] Design graph total memory: 11.86490726 MB
[GP] Timing analysis take 0.085000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989212
[GP] Step 0 take 0.110 secs: WL=6389.93 OF=0.092824
[GP] Timing analysis take 0.035000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989228
[GP] Step 1 take 0.199 secs: WL=6183.67 OF=0.126599
[GP] Timing analysis take 0.034000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989228
[GP] Step 2 take 0.202 secs: WL=6350.94 OF=0.086161
[GP] Timing analysis take 0.036000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=989228
[GP] Final best WL=6408.435150 OF=0.075148, totally takes 0.604000 secs, run timing analysis 4 times totally takes 0.190000 secs.
[GP] Total node move: 1055.58, average node move: 0.41
[GP] Placer use memory: 3.69033432 MB
[GP] GP graph memory: 18.52903271 MB
Stage: post global placement | Performance: WL = 6489 ; TNS = 0 ; WNS = 989228 | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:11s ; process = 0h:0m:24s | Memory (MB): curr = 371.515625 ; peak = 400.613281 | Checksum: 5A60E42B4B462D61

Stage 4 Legalization start.
The average distance in LP is 0.254106, max distance is 3, variance is 0.283739.
Stage: after legalization | Performance: WL = 7765 | Time (s): real = 0h:0m:15s ; cpu = 0h:0m:11s ; process = 0h:0m:24s | Memory (MB): curr = 374.792969 ; peak = 400.613281 | Checksum: F4BF4DE646B7B744

Stage 5 Timing-driven DP start.

Stage 5.1 Replication placement start.
Design Cells Duplication "Enable".
Recovery Analysis in RP "Disable".
Worst slack before Replication Place is 989603, TNS before Replication Place is 0. 
Stage: after replication placement | Performance: WL = 7765 | Time (s): real = 0h:0m:15s ; cpu = 0h:0m:11s ; process = 0h:0m:25s | Memory (MB): curr = 397.437500 ; peak = 408.097656 | Checksum: F4BF4DE646B7B744
Recovery Analysis in DP "Disable".
RefinePlacement Mode "Bump".

Stage 5.2 DP placement start.
Legalized cost 989603.000000.
RefinePlacement Cluster "Enable".
RefinePlacement Iteration "20".
The detailed placement ends at 0th iteration.
Stage: after DP placement | Time (s): real = 0h:0m:15s ; cpu = 0h:0m:11s ; process = 0h:0m:26s | Memory (MB): curr = 400.593750 ; peak = 421.582031

Stage: after detailed placement | Performance: WL = 7765 ; TNS = 0 ; WNS = 989603 | Time (s): real = 0h:0m:15s ; cpu = 0h:0m:11s ; process = 0h:0m:26s | Memory (MB): curr = 400.605469 ; peak = 421.582031 | Checksum: F4BF4DE646B7B744
Worst slack is 989603, TNS after placement is 0.

Congestion analysis started.
I: Start printing congestion info.
I: Finish printing congestion info.
Congestion analysis takes 0.13 sec.



Device Utilization Summary :
+----------------------------------------------------------------------------+
| Device Type                      | Used     | Available     | Util(%)     
+----------------------------------------------------------------------------+
| CLMA                             | 321      | 592           | 55          
| + FF                             | 750      | 3552          | 22          
| + LUT                            | 852      | 2368          | 36          
|   + LUT as Logic                 | 852      |               |             
|   + LUT as Const                 | 0        |               |             
|   + LUT as Bypass                | 0        |               |             
| CLMS                             | 463      | 888           | 53          
| + FF                             | 1190     | 5328          | 23          
| + LUT                            | 1221     | 3552          | 35          
|   + LUT as Logic                 | 1221     |               |             
|   + LUT as Memory                | 0        |               |             
|     + LUT as Distributed RAM     | 0        |               |             
|   + LUT as Const                 | 0        |               |             
|   + LUT as Bypass                | 0        |               |             
| IO                               | 168      | 336           | 50          
| + IOBD                           | 14       | 21            | 67          
| + IOBR                           | 38       | 42            | 91          
| + IOBS                           | 116      | 273           | 43          
| BKCL                             | 0        | 6             | 0           
| CCS                              | 1        | 1             | 100         
| CLKDIV                           | 0        | 4             | 0           
| CLKDLY                           | 0        | 8             | 0           
| DLL                              | 0        | 2             | 0           
| DRM                              | 0        | 26            | 0           
| HARD0N1                          | 0        | 936           | 0           
| IOCKBRG                          | 0        | 2             | 0           
| IOCKGATE                         | 0        | 4             | 0           
| + IOCKGATE as Bypass             | 0        |               |             
| IOLDLYS                          | 39       | 252           | 16          
| IOLDLY                           | 15       | 84            | 18          
| IOL                              | 168      | 336           | 50          
| ISERDES                          | 0        | 21            | 0           
| LDO                              | 0        | 2             | 0           
| OSC                              | 0        | 1             | 0           
| OSERDES                          | 0        | 21            | 0           
| PLLINMUXD                        | 1        | 2             | 50          
| + PLLINMUXD as Bypass            | 0        |               |             
| PLL                              | 1        | 2             | 50          
| USCMDC                           | 2        | 8             | 25          
| + USCMDC as Bypass               | 0        |               |             
| USCMD                            | 0        | 2             | 0           
| + USCMD as Bypass                | 0        |               |             
| USSMBUF                          | 0        | 8             | 0           
| + USSMBUF as Bypass              | 0        |               |             
+----------------------------------------------------------------------------+

Action place: Export DB successfully.
Placement done.
Total placement takes 9.95 sec.
Finished placement.
Design 'Tieta_Feiteng_1001_top' has been placed successfully.
Action place: Real time elapsed is 0h:0m:16s
Action place: CPU time elapsed is 0h:0m:12s
Action place: Process CPU time elapsed is 0h:0m:27s
Action place: Peak memory pool usage is 594 MB

Current time: Mon Feb  9 21:01:46 2026
