/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [8:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [27:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[154] ? in_data[156] : in_data[167];
  assign celloutsig_1_13z = ~((_00_ | celloutsig_1_0z) & celloutsig_1_1z[2]);
  assign celloutsig_0_15z = ~((celloutsig_0_12z | celloutsig_0_14z) & celloutsig_0_4z);
  assign celloutsig_0_31z = ~((celloutsig_0_0z | celloutsig_0_14z) & celloutsig_0_5z[9]);
  assign celloutsig_1_17z = celloutsig_1_13z ^ celloutsig_1_5z[1];
  assign celloutsig_0_8z = celloutsig_0_7z[4] ^ celloutsig_0_4z;
  assign celloutsig_0_12z = celloutsig_0_9z ^ celloutsig_0_8z;
  assign celloutsig_1_18z = celloutsig_1_11z[20:14] + { in_data[179], celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_7z };
  reg [2:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 3'h0;
    else _11_ <= { celloutsig_1_5z[1:0], celloutsig_1_6z };
  assign { _01_[2], _00_, _01_[0] } = _11_;
  always_ff @(posedge out_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_1z[1], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[184:171], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, in_data[160:144] };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } / { 1'h1, in_data[94:86] };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } == { in_data[63:62], celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_10z } && { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_6z = celloutsig_0_4z & ~(celloutsig_0_0z);
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_12z } != { _02_[7:6], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_5z[6], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z } != { in_data[20:14], celloutsig_0_4z, celloutsig_0_15z, _02_, celloutsig_0_10z };
  assign celloutsig_1_5z = - celloutsig_1_3z[7:2];
  assign celloutsig_0_7z = ~ { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_1z = ~ in_data[66:64];
  assign celloutsig_0_30z = ~ { celloutsig_0_18z[1], celloutsig_0_15z, celloutsig_0_22z };
  assign celloutsig_0_9z = & { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[2] & in_data[39];
  assign celloutsig_1_2z = celloutsig_1_1z[3] & in_data[159];
  assign celloutsig_1_7z = | { celloutsig_1_6z, celloutsig_1_3z[16:6], celloutsig_1_2z };
  assign celloutsig_0_0z = ~^ in_data[46:41];
  assign celloutsig_0_10z = ~^ { celloutsig_0_7z[3:2], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_12z = { in_data[152:149], 1'h0, celloutsig_1_2z } << { celloutsig_1_5z[1], celloutsig_1_0z, celloutsig_1_7z, _01_[2], _00_, _01_[0] };
  assign celloutsig_0_18z = celloutsig_0_7z[3:0] ~^ { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_6z = ~((celloutsig_1_3z[0] & celloutsig_1_0z) | (celloutsig_1_2z & celloutsig_1_1z[1]));
  assign out_data[97] = ~ celloutsig_1_3z[3];
  assign celloutsig_1_1z[3:1] = in_data[116:114] ~^ in_data[121:119];
  assign { celloutsig_1_11z[12:6], celloutsig_1_11z[27:13] } = ~ { celloutsig_1_6z, celloutsig_1_5z, in_data[131:117] };
  assign { out_data[99:98], out_data[96] } = { celloutsig_1_12z[3:2], celloutsig_1_0z } ~^ { celloutsig_1_3z[5:4], celloutsig_1_2z };
  assign _01_[1] = _00_;
  assign celloutsig_1_11z[5:0] = celloutsig_1_11z[11:6];
  assign celloutsig_1_1z[0] = 1'h1;
  assign { out_data[134:128], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
