-- generated by newgenasym Thu Jul 01 15:43:30 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity pcf8575 is
    port (    
	A:         IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	GNDD:      IN     STD_LOGIC;    
	\int*\:    OUT    STD_LOGIC;    
	P:         INOUT  STD_LOGIC_VECTOR (15 DOWNTO 0);    
	P5V0:      IN     STD_LOGIC;    
	SCL:       IN     STD_LOGIC;    
	SDA:       INOUT  STD_LOGIC);
end pcf8575;
