###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon May 24 22:59:41 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.309
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.142
     +------------------------------------------------------------------------------------------------+ 
     |     Instance      |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                   |                    |                  |       |       |  Time   |   Time   | 
     |-------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                   | in_BUS1_S2_T2[0] v |                  | 0.028 |       |   0.142 |   -0.176 | 
     | sb_1b/U65         |                    | AOI22D0BWP40     | 0.029 | 0.002 |   0.144 |   -0.174 | 
     | sb_1b/U65         | B1 v -> ZN ^       | AOI22D0BWP40     | 0.028 | 0.031 |   0.176 |   -0.143 | 
     | sb_1b/FE_RC_129_0 |                    | AOI21D0BWP40     | 0.028 | 0.000 |   0.176 |   -0.143 | 
     | sb_1b/FE_RC_129_0 | A1 ^ -> ZN v       | AOI21D0BWP40     | 0.025 | 0.033 |   0.208 |   -0.110 | 
     | sb_1b/U245        |                    | MUX2D1BWP40      | 0.025 | 0.000 |   0.208 |   -0.110 | 
     | sb_1b/U245        | I0 v -> Z v        | MUX2D1BWP40      | 0.106 | 0.097 |   0.306 |   -0.013 | 
     |                   |                    | pe_tile_new_unq1 | 0.106 | 0.003 |   0.309 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.310
  Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.135
     +------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |            |                    |                  |       |        |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+--------+---------+----------| 
     |            | in_BUS1_S0_T3[0] v |                  | 0.013 |        |   0.135 |   -0.184 | 
     | sb_1b/U136 |                    | AOI22D0BWP40     | 0.013 | -0.000 |   0.135 |   -0.185 | 
     | sb_1b/U136 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.033 |  0.030 |   0.165 |   -0.155 | 
     | sb_1b/U138 |                    | AOI22D1BWP40     | 0.033 |  0.000 |   0.165 |   -0.155 | 
     | sb_1b/U138 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.038 |  0.035 |   0.200 |   -0.120 | 
     | sb_1b/U239 |                    | MUX2D1BWP40      | 0.038 |  0.000 |   0.200 |   -0.120 | 
     | sb_1b/U239 | I0 v -> Z v        | MUX2D1BWP40      | 0.136 |  0.103 |   0.303 |   -0.016 | 
     |            |                    | pe_tile_new_unq1 | 0.135 |  0.006 |   0.310 |   -0.010 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.312
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |            |                    |                  |       |        |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+--------+---------+----------| 
     |            | in_BUS1_S0_T2[0] v |                  | 0.015 |        |   0.137 |   -0.185 | 
     | sb_1b/U139 |                    | AOI22D0BWP40     | 0.015 | -0.000 |   0.136 |   -0.186 | 
     | sb_1b/U139 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.030 |  0.029 |   0.165 |   -0.157 | 
     | sb_1b/U141 |                    | AOI22D1BWP40     | 0.030 |  0.000 |   0.165 |   -0.157 | 
     | sb_1b/U141 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.040 |  0.035 |   0.200 |   -0.122 | 
     | sb_1b/U240 |                    | MUX2D1BWP40      | 0.040 |  0.000 |   0.200 |   -0.122 | 
     | sb_1b/U240 | I0 v -> Z v        | MUX2D1BWP40      | 0.136 |  0.104 |   0.304 |   -0.017 | 
     |            |                    | pe_tile_new_unq1 | 0.136 |  0.007 |   0.312 |   -0.010 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.312
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |           |                    |                  |       |        |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+--------+---------+----------| 
     |           | in_BUS1_S0_T2[0] v |                  | 0.015 |        |   0.137 |   -0.186 | 
     | sb_1b/U74 |                    | AOI22D0BWP40     | 0.015 | -0.000 |   0.136 |   -0.186 | 
     | sb_1b/U74 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.030 |  0.029 |   0.165 |   -0.157 | 
     | sb_1b/U77 |                    | AOI22D0BWP40     | 0.030 |  0.000 |   0.165 |   -0.157 | 
     | sb_1b/U77 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.035 |  0.034 |   0.199 |   -0.123 | 
     | sb_1b/U78 |                    | MUX2D1BWP40      | 0.035 |  0.000 |   0.199 |   -0.123 | 
     | sb_1b/U78 | I0 v -> Z v        | MUX2D1BWP40      | 0.153 |  0.104 |   0.303 |   -0.020 | 
     |           |                    | pe_tile_new_unq1 | 0.154 |  0.010 |   0.312 |   -0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.314
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.135
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S0_T4[0] v |                  | 0.013 |       |   0.135 |   -0.189 | 
     | sb_1b/U154       |                    | AOI22D0BWP40     | 0.013 | 0.000 |   0.135 |   -0.189 | 
     | sb_1b/U154       | B1 v -> ZN ^       | AOI22D0BWP40     | 0.031 | 0.029 |   0.164 |   -0.160 | 
     | sb_1b/FE_RC_97_0 |                    | ND2D1BWP40       | 0.031 | 0.000 |   0.164 |   -0.160 | 
     | sb_1b/FE_RC_97_0 | A2 ^ -> ZN v       | ND2D1BWP40       | 0.014 | 0.017 |   0.181 |   -0.144 | 
     | sb_1b/FE_RC_96_0 |                    | IOA21D0BWP40     | 0.014 | 0.000 |   0.181 |   -0.144 | 
     | sb_1b/FE_RC_96_0 | B v -> ZN ^        | IOA21D0BWP40     | 0.019 | 0.016 |   0.197 |   -0.127 | 
     | sb_1b/FE_RC_11_0 |                    | INVD0BWP40       | 0.019 | 0.000 |   0.197 |   -0.127 | 
     | sb_1b/FE_RC_11_0 | I ^ -> ZN v        | INVD0BWP40       | 0.023 | 0.020 |   0.217 |   -0.107 | 
     | sb_1b/U243       |                    | MUX2D1BWP40      | 0.023 | 0.000 |   0.217 |   -0.107 | 
     | sb_1b/U243       | I0 v -> Z v        | MUX2D1BWP40      | 0.107 | 0.094 |   0.311 |   -0.013 | 
     |                  |                    | pe_tile_new_unq1 | 0.108 | 0.003 |   0.314 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.316
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.135
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T4[0] v |                  | 0.013 |       |   0.135 |   -0.191 | 
     | sb_1b/U59 |                    | AOI22D0BWP40     | 0.013 | 0.000 |   0.135 |   -0.191 | 
     | sb_1b/U59 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.032 | 0.029 |   0.165 |   -0.162 | 
     | sb_1b/U62 |                    | AOI22D1BWP40     | 0.032 | 0.000 |   0.165 |   -0.162 | 
     | sb_1b/U62 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.053 | 0.038 |   0.202 |   -0.124 | 
     | sb_1b/U63 |                    | MUX2D1BWP40      | 0.053 | 0.000 |   0.202 |   -0.124 | 
     | sb_1b/U63 | I0 v -> Z v        | MUX2D1BWP40      | 0.140 | 0.106 |   0.309 |   -0.017 | 
     |           |                    | pe_tile_new_unq1 | 0.140 | 0.007 |   0.316 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.317
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[15] v |                       | 0.024 |        |   0.143 |   -0.184 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.024 |  0.000 |   0.143 |   -0.183 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd1_4i_8b | 0.068 |  0.049 |   0.192 |   -0.134 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15 |                      | nem_ohmux_invd1_2i_8b | 0.068 |  0.000 |   0.192 |   -0.134 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd1_2i_8b | 0.043 |  0.039 |   0.231 |   -0.096 | 
     | FE_OFC9_out_BUS16_S1_T4_15        |                      | BUFFD3BWP40           | 0.048 | -0.010 |   0.220 |   -0.106 | 
     | FE_OFC9_out_BUS16_S1_T4_15        | I v -> Z v           | BUFFD3BWP40           | 0.107 |  0.081 |   0.301 |   -0.025 | 
     |                                   |                      | pe_tile_new_unq1      | 0.112 |  0.015 |   0.317 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.322
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T4[6] v |                       | 0.033 |        |   0.149 |   -0.183 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.034 |  0.001 |   0.150 |   -0.182 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b | 0.070 |  0.047 |   0.197 |   -0.134 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.070 |  0.000 |   0.197 |   -0.134 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd1_2i_8b | 0.043 |  0.042 |   0.239 |   -0.093 | 
     | FE_OFC10_out_BUS16_S1_T4_6       |                     | BUFFD3BWP40           | 0.048 | -0.010 |   0.228 |   -0.103 | 
     | FE_OFC10_out_BUS16_S1_T4_6       | I v -> Z v          | BUFFD3BWP40           | 0.103 |  0.083 |   0.311 |   -0.021 | 
     |                                  |                     | pe_tile_new_unq1      | 0.106 |  0.011 |   0.322 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.323
  Slack Time                    0.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.135
     +---------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |                           |                    |                  |       |        |  Time   |   Time   | 
     |---------------------------+--------------------+------------------+-------+--------+---------+----------| 
     |                           | in_BUS1_S0_T3[0] v |                  | 0.013 |        |   0.135 |   -0.198 | 
     | sb_1b/U67                 |                    | AOI22D0BWP40     | 0.013 | -0.000 |   0.135 |   -0.198 | 
     | sb_1b/U67                 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.025 |  0.026 |   0.160 |   -0.173 | 
     | sb_1b/FE_RC_134_0         |                    | IOA21D1BWP40     | 0.025 |  0.000 |   0.160 |   -0.173 | 
     | sb_1b/FE_RC_134_0         | A1 ^ -> ZN ^       | IOA21D1BWP40     | 0.020 |  0.037 |   0.198 |   -0.136 | 
     | sb_1b/FE_OFC99_FE_RN_77_0 |                    | CKND1BWP40       | 0.020 |  0.000 |   0.198 |   -0.136 | 
     | sb_1b/FE_OFC99_FE_RN_77_0 | I ^ -> ZN v        | CKND1BWP40       | 0.030 |  0.025 |   0.223 |   -0.111 | 
     | sb_1b/U71                 |                    | MUX2D1BWP40      | 0.030 |  0.000 |   0.223 |   -0.111 | 
     | sb_1b/U71                 | I0 v -> Z v        | MUX2D1BWP40      | 0.150 |  0.091 |   0.314 |   -0.019 | 
     |                           |                    | pe_tile_new_unq1 | 0.151 |  0.009 |   0.323 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.328
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------+ 
     | Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |          |                    |                  |       |       |  Time   |   Time   | 
     |----------+--------------------+------------------+-------+-------+---------+----------| 
     |          | in_BUS1_S0_T0[0] v |                  | 0.015 |       |   0.137 |   -0.201 | 
     | sb_1b/U5 |                    | AOI22D0BWP40     | 0.015 | 0.000 |   0.137 |   -0.201 | 
     | sb_1b/U5 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.031 | 0.029 |   0.166 |   -0.171 | 
     | sb_1b/U7 |                    | AOI22D0BWP40     | 0.031 | 0.000 |   0.166 |   -0.171 | 
     | sb_1b/U7 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.060 | 0.041 |   0.207 |   -0.131 | 
     | sb_1b/U8 |                    | MUX2D1BWP40      | 0.060 | 0.000 |   0.207 |   -0.131 | 
     | sb_1b/U8 | I0 v -> Z v        | MUX2D1BWP40      | 0.156 | 0.111 |   0.318 |   -0.019 | 
     |          |                    | pe_tile_new_unq1 | 0.157 | 0.009 |   0.328 |   -0.010 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.329
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[14] v |                       | 0.024 |        |   0.143 |   -0.196 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.024 |  0.001 |   0.144 |   -0.195 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd1_4i_8b | 0.083 |  0.053 |   0.197 |   -0.142 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15 |                      | nem_ohmux_invd1_2i_8b | 0.083 |  0.000 |   0.197 |   -0.142 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd1_2i_8b | 0.046 |  0.043 |   0.241 |   -0.098 | 
     | FE_OFC8_out_BUS16_S1_T4_14        |                      | BUFFD3BWP40           | 0.051 | -0.010 |   0.230 |   -0.109 | 
     | FE_OFC8_out_BUS16_S1_T4_14        | I v -> Z v           | BUFFD3BWP40           | 0.107 |  0.084 |   0.314 |   -0.025 | 
     |                                   |                      | pe_tile_new_unq1      | 0.111 |  0.015 |   0.329 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.332
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T4[0] v |                  | 0.030 |       |   0.143 |   -0.199 | 
     | sb_1b/U10 |                    | AOI22D0BWP40     | 0.031 | 0.001 |   0.145 |   -0.198 | 
     | sb_1b/U10 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.025 | 0.030 |   0.175 |   -0.168 | 
     | sb_1b/U13 |                    | AOI22D0BWP40     | 0.025 | 0.000 |   0.175 |   -0.168 | 
     | sb_1b/U13 | A2 ^ -> ZN v       | AOI22D0BWP40     | 0.051 | 0.034 |   0.209 |   -0.134 | 
     | sb_1b/U14 |                    | MUX2D0BWP40      | 0.051 | 0.000 |   0.209 |   -0.134 | 
     | sb_1b/U14 | I0 v -> Z v        | MUX2D0BWP40      | 0.132 | 0.123 |   0.332 |   -0.010 | 
     |           |                    | pe_tile_new_unq1 | 0.132 | 0.000 |   0.332 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.333
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.140
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S1_T2[0] v |                  | 0.022 |       |   0.140 |   -0.204 | 
     | sb_1b/U87 |                    | AOI22D0BWP40     | 0.022 | 0.001 |   0.141 |   -0.203 | 
     | sb_1b/U87 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.032 | 0.032 |   0.173 |   -0.171 | 
     | sb_1b/U89 |                    | AOI22D1BWP40     | 0.032 | 0.000 |   0.173 |   -0.171 | 
     | sb_1b/U89 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.043 | 0.037 |   0.209 |   -0.134 | 
     | sb_1b/U90 |                    | MUX2D0BWP40      | 0.043 | 0.000 |   0.210 |   -0.134 | 
     | sb_1b/U90 | I0 v -> Z v        | MUX2D0BWP40      | 0.136 | 0.123 |   0.333 |   -0.011 | 
     |           |                    | pe_tile_new_unq1 | 0.136 | 0.001 |   0.333 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.335
  Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S0_T0[0] v |                  | 0.015 |       |   0.137 |   -0.208 | 
     | sb_1b/U148       |                    | AOI22D0BWP40     | 0.015 | 0.000 |   0.137 |   -0.208 | 
     | sb_1b/U148       | B1 v -> ZN ^       | AOI22D0BWP40     | 0.031 | 0.029 |   0.166 |   -0.179 | 
     | sb_1b/U150       |                    | AOI22D0BWP40     | 0.031 | 0.000 |   0.166 |   -0.179 | 
     | sb_1b/U150       | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.033 | 0.034 |   0.200 |   -0.145 | 
     | sb_1b/FE_RC_40_0 |                    | AOI22D0BWP40     | 0.033 | 0.000 |   0.200 |   -0.145 | 
     | sb_1b/FE_RC_40_0 | A2 v -> ZN ^       | AOI22D0BWP40     | 0.089 | 0.049 |   0.249 |   -0.096 | 
     | sb_1b/FE_RC_41_0 |                    | INVD1BWP40       | 0.089 | 0.000 |   0.249 |   -0.096 | 
     | sb_1b/FE_RC_41_0 | I ^ -> ZN v        | INVD1BWP40       | 0.105 | 0.083 |   0.332 |   -0.013 | 
     |                  |                    | pe_tile_new_unq1 | 0.105 | 0.003 |   0.335 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.335
  Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T0[0] v |                  | 0.034 |       |   0.145 |   -0.201 | 
     | sb_1b/U16 |                    | AOI22D0BWP40     | 0.035 | 0.002 |   0.147 |   -0.198 | 
     | sb_1b/U16 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.031 | 0.035 |   0.182 |   -0.163 | 
     | sb_1b/U19 |                    | AOI22D1BWP40     | 0.031 | 0.000 |   0.182 |   -0.163 | 
     | sb_1b/U19 | A1 ^ -> ZN v       | AOI22D1BWP40     | 0.042 | 0.030 |   0.212 |   -0.133 | 
     | sb_1b/U20 |                    | MUX2D0BWP40      | 0.042 | 0.000 |   0.212 |   -0.133 | 
     | sb_1b/U20 | I0 v -> Z v        | MUX2D0BWP40      | 0.135 | 0.123 |   0.335 |   -0.011 | 
     |           |                    | pe_tile_new_unq1 | 0.135 | 0.001 |   0.335 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.336
  Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.140
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S1_T1[0] v |                  | 0.022 |       |   0.140 |   -0.206 | 
     | sb_1b/U93 |                    | AOI22D0BWP40     | 0.022 | 0.002 |   0.142 |   -0.204 | 
     | sb_1b/U93 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.038 | 0.035 |   0.177 |   -0.169 | 
     | sb_1b/U95 |                    | AOI22D1BWP40     | 0.038 | 0.000 |   0.177 |   -0.169 | 
     | sb_1b/U95 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.044 | 0.036 |   0.213 |   -0.133 | 
     | sb_1b/U96 |                    | MUX2D0BWP40      | 0.044 | 0.000 |   0.213 |   -0.133 | 
     | sb_1b/U96 | I0 v -> Z v        | MUX2D0BWP40      | 0.134 | 0.122 |   0.336 |   -0.010 | 
     |           |                    | pe_tile_new_unq1 | 0.134 | 0.000 |   0.336 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.336
  Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.140
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S1_T3[0] v |                  | 0.022 |       |   0.140 |   -0.206 | 
     | sb_1b/U81 |                    | AOI22D0BWP40     | 0.022 | 0.001 |   0.141 |   -0.205 | 
     | sb_1b/U81 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.036 | 0.034 |   0.175 |   -0.171 | 
     | sb_1b/U83 |                    | AOI22D1BWP40     | 0.036 | 0.000 |   0.175 |   -0.171 | 
     | sb_1b/U83 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.046 | 0.040 |   0.215 |   -0.131 | 
     | sb_1b/U84 |                    | MUX2D0BWP40      | 0.046 | 0.000 |   0.215 |   -0.131 | 
     | sb_1b/U84 | I0 v -> Z v        | MUX2D0BWP40      | 0.129 | 0.121 |   0.336 |   -0.010 | 
     |           |                    | pe_tile_new_unq1 | 0.129 | 0.000 |   0.336 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.344
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------------------------+ 
     |     Instance      |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                   |                    |                  |       |       |  Time   |   Time   | 
     |-------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                   | in_BUS1_S2_T3[0] v |                  | 0.030 |       |   0.143 |   -0.211 | 
     | sb_1b/U60         |                    | AOI22D0BWP40     | 0.031 | 0.003 |   0.146 |   -0.208 | 
     | sb_1b/U60         | B1 v -> ZN ^       | AOI22D0BWP40     | 0.032 | 0.035 |   0.181 |   -0.173 | 
     | sb_1b/FE_RC_131_0 |                    | AO21D0BWP40      | 0.032 | 0.000 |   0.181 |   -0.173 | 
     | sb_1b/FE_RC_131_0 | A1 ^ -> Z ^        | AO21D0BWP40      | 0.021 | 0.038 |   0.219 |   -0.135 | 
     | sb_1b/FE_RC_133_0 |                    | CKND1BWP40       | 0.021 | 0.000 |   0.219 |   -0.135 | 
     | sb_1b/FE_RC_133_0 | I ^ -> ZN v        | CKND1BWP40       | 0.024 | 0.021 |   0.240 |   -0.114 | 
     | sb_1b/U244        |                    | MUX2D1BWP40      | 0.024 | 0.000 |   0.240 |   -0.114 | 
     | sb_1b/U244        | I0 v -> Z v        | MUX2D1BWP40      | 0.110 | 0.100 |   0.340 |   -0.014 | 
     |                   |                    | pe_tile_new_unq1 | 0.111 | 0.004 |   0.344 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.352
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T1[0] v |                  | 0.015 |       |   0.137 |   -0.226 | 
     | sb_1b/U23 |                    | AOI22D0BWP40     | 0.015 | 0.001 |   0.137 |   -0.225 | 
     | sb_1b/U23 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.034 | 0.031 |   0.169 |   -0.194 | 
     | sb_1b/U25 |                    | AOI22D0BWP40     | 0.034 | 0.000 |   0.169 |   -0.194 | 
     | sb_1b/U25 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.056 | 0.047 |   0.215 |   -0.147 | 
     | sb_1b/U26 |                    | MUX2D1BWP40      | 0.056 | 0.000 |   0.215 |   -0.147 | 
     | sb_1b/U26 | I0 v -> Z v        | MUX2D1BWP40      | 0.158 | 0.126 |   0.341 |   -0.021 | 
     |           |                    | pe_tile_new_unq1 | 0.160 | 0.011 |   0.352 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T4[0]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.354
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +------------------------------------------------------------------------------------------------+ 
     |     Instance      |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                   |                    |                  |       |       |  Time   |   Time   | 
     |-------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                   | in_BUS1_S0_T4[0] ^ |                  | 0.019 |       |   0.137 |   -0.227 | 
     | sb_1b/U160        |                    | AOI22D0BWP40     | 0.019 | 0.000 |   0.137 |   -0.226 | 
     | sb_1b/U160        | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.029 | 0.026 |   0.163 |   -0.200 | 
     | sb_1b/U105        |                    | AN2D0BWP40       | 0.029 | 0.000 |   0.163 |   -0.200 | 
     | sb_1b/U105        | A2 v -> Z v        | AN2D0BWP40       | 0.019 | 0.036 |   0.199 |   -0.165 | 
     | sb_1b/FE_RC_126_0 |                    | CKNR2D1BWP40     | 0.019 | 0.000 |   0.199 |   -0.165 | 
     | sb_1b/FE_RC_126_0 | A2 v -> ZN ^       | CKNR2D1BWP40     | 0.034 | 0.027 |   0.226 |   -0.138 | 
     | sb_1b/U99         |                    | ND2D1BWP40       | 0.034 | 0.000 |   0.226 |   -0.138 | 
     | sb_1b/U99         | A1 ^ -> ZN v       | ND2D1BWP40       | 0.015 | 0.019 |   0.245 |   -0.119 | 
     | sb_1b/FE_RC_92_0  |                    | AN2D0BWP40       | 0.015 | 0.000 |   0.245 |   -0.119 | 
     | sb_1b/FE_RC_92_0  | A1 v -> Z v        | AN2D0BWP40       | 0.025 | 0.033 |   0.278 |   -0.085 | 
     | sb_1b/FE_RC_93_0  |                    | CKND2BWP40       | 0.025 | 0.000 |   0.278 |   -0.085 | 
     | sb_1b/FE_RC_93_0  | I v -> ZN ^        | CKND2BWP40       | 0.118 | 0.069 |   0.347 |   -0.016 | 
     |                   |                    | pe_tile_new_unq1 | 0.118 | 0.006 |   0.354 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.362
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S0_T0[0] v |                  | 0.015 |       |   0.137 |   -0.235 | 
     | sb_1b/U157       |                    | AOI22D0BWP40     | 0.015 | 0.000 |   0.137 |   -0.234 | 
     | sb_1b/U157       | B1 v -> ZN ^       | AOI22D0BWP40     | 0.038 | 0.034 |   0.171 |   -0.201 | 
     | sb_1b/FE_RC_13_0 |                    | AOI22D1BWP40     | 0.038 | 0.000 |   0.171 |   -0.201 | 
     | sb_1b/FE_RC_13_0 | B2 ^ -> ZN v       | AOI22D1BWP40     | 0.042 | 0.037 |   0.208 |   -0.163 | 
     | sb_1b/FE_RC_43_0 |                    | AOI22D0BWP40     | 0.042 | 0.000 |   0.208 |   -0.163 | 
     | sb_1b/FE_RC_43_0 | A2 v -> ZN ^       | AOI22D0BWP40     | 0.101 | 0.060 |   0.268 |   -0.103 | 
     | sb_1b/FE_RC_44_0 |                    | CKND2BWP40       | 0.101 | 0.000 |   0.269 |   -0.103 | 
     | sb_1b/FE_RC_44_0 | I ^ -> ZN v        | CKND2BWP40       | 0.111 | 0.086 |   0.355 |   -0.017 | 
     |                  |                    | pe_tile_new_unq1 | 0.112 | 0.007 |   0.362 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.372
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S0_T1[0] v |                  | 0.015 |       |   0.137 |   -0.245 | 
     | sb_1b/U145       |                    | AOI22D0BWP40     | 0.015 | 0.001 |   0.137 |   -0.244 | 
     | sb_1b/U145       | B1 v -> ZN ^       | AOI22D0BWP40     | 0.031 | 0.029 |   0.167 |   -0.215 | 
     | sb_1b/U147       |                    | AOI22D0BWP40     | 0.031 | 0.000 |   0.167 |   -0.215 | 
     | sb_1b/U147       | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.052 | 0.044 |   0.211 |   -0.171 | 
     | sb_1b/FE_RC_33_0 |                    | AOI22D0BWP40     | 0.052 | 0.000 |   0.211 |   -0.171 | 
     | sb_1b/FE_RC_33_0 | A2 v -> ZN ^       | AOI22D0BWP40     | 0.083 | 0.068 |   0.278 |   -0.103 | 
     | sb_1b/FE_RC_34_0 |                    | CKND2BWP40       | 0.083 | 0.000 |   0.278 |   -0.103 | 
     | sb_1b/FE_RC_34_0 | I ^ -> ZN v        | CKND2BWP40       | 0.112 | 0.086 |   0.364 |   -0.017 | 
     |                  |                    | pe_tile_new_unq1 | 0.113 | 0.007 |   0.372 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.372
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[7] v |                       | 0.032 |       |   0.146 |   -0.236 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.033 | 0.000 |   0.146 |   -0.236 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_7 v -> ZN_7 ^    | nem_ohmux_invd1_4i_8b | 0.065 | 0.049 |   0.196 |   -0.186 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.065 | 0.000 |   0.196 |   -0.186 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd1_2i_8b | 0.261 | 0.174 |   0.369 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.261 | 0.003 |   0.372 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.374
  Slack Time                    0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[1] v |                       | 0.034 |       |   0.147 |   -0.238 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.036 | 0.001 |   0.148 |   -0.237 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b | 0.064 | 0.050 |   0.197 |   -0.187 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.064 | 0.000 |   0.197 |   -0.187 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b | 0.262 | 0.174 |   0.371 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.263 | 0.003 |   0.374 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.375
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[0] v |                       | 0.032 |       |   0.147 |   -0.239 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.033 | 0.000 |   0.147 |   -0.238 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b | 0.067 | 0.050 |   0.197 |   -0.188 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.067 | 0.000 |   0.197 |   -0.188 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd1_2i_8b | 0.262 | 0.175 |   0.372 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.262 | 0.003 |   0.375 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.376
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                       |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[12] v |                       | 0.038 |       |   0.148 |   -0.238 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.040 | 0.002 |   0.150 |   -0.236 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd1_4i_8b | 0.071 | 0.047 |   0.197 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd1_2i_8b | 0.071 | 0.000 |   0.197 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd1_2i_8b | 0.261 | 0.176 |   0.373 |   -0.013 | 
     |                                   |                      | pe_tile_new_unq1      | 0.261 | 0.003 |   0.376 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.377
  Slack Time                    0.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                       |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T3[13] v |                       | 0.034 |       |   0.147 |   -0.241 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.035 | 0.003 |   0.150 |   -0.237 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b | 0.070 | 0.047 |   0.197 |   -0.190 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd1_2i_8b | 0.070 | 0.000 |   0.197 |   -0.190 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd1_2i_8b | 0.284 | 0.174 |   0.371 |   -0.016 | 
     |                                   |                      | pe_tile_new_unq1      | 0.285 | 0.006 |   0.377 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.378
  Slack Time                    0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.141
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T4[9] v |                       | 0.021 |       |   0.141 |   -0.247 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                     | nem_ohmux_invd1_4i_8b | 0.022 | 0.001 |   0.143 |   -0.245 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b | 0.070 | 0.044 |   0.187 |   -0.201 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                     | nem_ohmux_invd1_2i_8b | 0.070 | 0.000 |   0.187 |   -0.201 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b | 0.303 | 0.182 |   0.369 |   -0.019 | 
     |                                   |                     | pe_tile_new_unq1      | 0.303 | 0.009 |   0.378 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.379
  Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[0] v |                       | 0.037 |       |   0.150 |   -0.239 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.037 | 0.002 |   0.152 |   -0.237 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b | 0.065 | 0.048 |   0.200 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.065 | 0.000 |   0.200 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd1_2i_8b | 0.265 | 0.175 |   0.376 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.265 | 0.003 |   0.379 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.379
  Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                       |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[10] v |                       | 0.036 |       |   0.149 |   -0.240 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.037 | 0.001 |   0.149 |   -0.240 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b | 0.068 | 0.052 |   0.202 |   -0.187 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd1_2i_8b | 0.068 | 0.000 |   0.202 |   -0.187 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd1_2i_8b | 0.259 | 0.174 |   0.376 |   -0.013 | 
     |                                   |                      | pe_tile_new_unq1      | 0.259 | 0.003 |   0.379 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.380
  Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[4] v |                       | 0.028 |       |   0.145 |   -0.245 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.028 | 0.001 |   0.146 |   -0.244 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd1_4i_8b | 0.068 | 0.041 |   0.187 |   -0.203 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.068 | 0.000 |   0.187 |   -0.203 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd1_2i_8b | 0.299 | 0.185 |   0.372 |   -0.018 | 
     |                                  |                     | pe_tile_new_unq1      | 0.299 | 0.008 |   0.380 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.381
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T1[1] v |                       | 0.040 |       |   0.148 |   -0.243 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.043 | 0.006 |   0.154 |   -0.237 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b | 0.065 | 0.048 |   0.203 |   -0.188 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.065 | 0.000 |   0.203 |   -0.188 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b | 0.264 | 0.175 |   0.378 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.265 | 0.003 |   0.381 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.381
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[4] v |                       | 0.032 |       |   0.147 |   -0.245 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.033 | 0.003 |   0.150 |   -0.242 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_4 v -> ZN_4 ^    | nem_ohmux_invd1_4i_8b | 0.071 | 0.053 |   0.202 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.071 | 0.000 |   0.202 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd1_2i_8b | 0.256 | 0.176 |   0.378 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.256 | 0.003 |   0.381 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.381
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                       |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[14] v |                       | 0.039 |       |   0.149 |   -0.242 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.040 | 0.003 |   0.152 |   -0.239 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_6 v -> ZN_6 ^     | nem_ohmux_invd1_4i_8b | 0.073 | 0.048 |   0.200 |   -0.191 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd1_2i_8b | 0.073 | 0.000 |   0.200 |   -0.191 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd1_2i_8b | 0.257 | 0.178 |   0.378 |   -0.013 | 
     |                                   |                      | pe_tile_new_unq1      | 0.257 | 0.003 |   0.381 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.382
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[3] v |                       | 0.031 |       |   0.145 |   -0.247 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.032 | 0.004 |   0.149 |   -0.243 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd1_4i_8b | 0.072 | 0.053 |   0.202 |   -0.190 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.072 | 0.000 |   0.202 |   -0.190 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd1_2i_8b | 0.258 | 0.177 |   0.379 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.258 | 0.003 |   0.382 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.382
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[6] v |                       | 0.032 |       |   0.146 |   -0.246 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.032 | 0.002 |   0.149 |   -0.244 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b | 0.073 | 0.054 |   0.203 |   -0.190 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.073 | 0.000 |   0.203 |   -0.190 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd1_2i_8b | 0.255 | 0.177 |   0.380 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.255 | 0.003 |   0.382 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.382
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T3[1] v |                       | 0.031 |       |   0.145 |   -0.247 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.032 | 0.006 |   0.151 |   -0.241 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b | 0.072 | 0.048 |   0.199 |   -0.193 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.072 | 0.000 |   0.199 |   -0.193 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b | 0.279 | 0.178 |   0.377 |   -0.016 | 
     |                                  |                     | pe_tile_new_unq1      | 0.279 | 0.006 |   0.382 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.383
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                       |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[11] v |                       | 0.038 |       |   0.149 |   -0.244 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.039 | 0.002 |   0.151 |   -0.242 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_3 v -> ZN_3 ^     | nem_ohmux_invd1_4i_8b | 0.069 | 0.054 |   0.204 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd1_2i_8b | 0.069 | 0.000 |   0.204 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd1_2i_8b | 0.261 | 0.176 |   0.380 |   -0.013 | 
     |                                   |                      | pe_tile_new_unq1      | 0.261 | 0.003 |   0.383 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.383
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[5] v |                       | 0.027 |       |   0.145 |   -0.248 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.028 | 0.004 |   0.148 |   -0.245 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd1_4i_8b | 0.068 | 0.045 |   0.193 |   -0.200 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.068 | 0.000 |   0.193 |   -0.200 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd1_2i_8b | 0.302 | 0.181 |   0.374 |   -0.019 | 
     |                                  |                     | pe_tile_new_unq1      | 0.304 | 0.009 |   0.383 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.383
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[5] v |                       | 0.032 |        |   0.146 |   -0.247 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.033 | -0.000 |   0.146 |   -0.247 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_5 v -> ZN_5 ^    | nem_ohmux_invd1_4i_8b | 0.078 |  0.055 |   0.201 |   -0.192 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.078 |  0.000 |   0.201 |   -0.192 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd1_2i_8b | 0.256 |  0.180 |   0.381 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.256 |  0.003 |   0.383 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T1[0]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.383
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                  |                    |                  |       |       |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S0_T1[0] ^ |                  | 0.022 |       |   0.139 |   -0.255 | 
     | sb_1b/U151       |                    | AOI22D0BWP40     | 0.022 | 0.001 |   0.140 |   -0.254 | 
     | sb_1b/U151       | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.026 | 0.025 |   0.164 |   -0.229 | 
     | sb_1b/U153       |                    | AOI22D0BWP40     | 0.026 | 0.000 |   0.164 |   -0.229 | 
     | sb_1b/U153       | B1 v -> ZN ^       | AOI22D0BWP40     | 0.056 | 0.047 |   0.212 |   -0.182 | 
     | sb_1b/FE_RC_36_0 |                    | AOI22D0BWP40     | 0.056 | 0.000 |   0.212 |   -0.182 | 
     | sb_1b/FE_RC_36_0 | A2 ^ -> ZN v       | AOI22D0BWP40     | 0.057 | 0.051 |   0.262 |   -0.131 | 
     | sb_1b/FE_RC_37_0 |                    | CKND1BWP40       | 0.057 | 0.000 |   0.263 |   -0.131 | 
     | sb_1b/FE_RC_37_0 | I v -> ZN ^        | CKND1BWP40       | 0.180 | 0.119 |   0.381 |   -0.012 | 
     |                  |                    | pe_tile_new_unq1 | 0.180 | 0.002 |   0.383 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.384
  Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[9] v |                       | 0.037 |       |   0.149 |   -0.245 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd1_4i_8b | 0.038 | 0.004 |   0.153 |   -0.241 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b | 0.074 | 0.050 |   0.203 |   -0.191 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd1_2i_8b | 0.074 | 0.000 |   0.203 |   -0.191 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b | 0.261 | 0.178 |   0.381 |   -0.013 | 
     |                                   |                     | pe_tile_new_unq1      | 0.261 | 0.003 |   0.384 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.384
  Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                       |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T4[12] v |                       | 0.024 |       |   0.143 |   -0.252 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.024 | 0.002 |   0.145 |   -0.249 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd1_4i_8b | 0.081 | 0.043 |   0.187 |   -0.207 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                      | nem_ohmux_invd1_2i_8b | 0.081 | 0.000 |   0.187 |   -0.207 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd1_2i_8b | 0.311 | 0.187 |   0.374 |   -0.020 | 
     |                                   |                      | pe_tile_new_unq1      | 0.312 | 0.010 |   0.384 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.384
  Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[1] v |                       | 0.030 |       |   0.146 |   -0.249 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.030 | 0.002 |   0.148 |   -0.247 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b | 0.063 | 0.040 |   0.188 |   -0.206 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.063 | 0.000 |   0.188 |   -0.206 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b | 0.296 | 0.188 |   0.376 |   -0.018 | 
     |                                  |                     | pe_tile_new_unq1      | 0.298 | 0.008 |   0.384 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.385
  Slack Time                    0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                       |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[13] v |                       | 0.038 |       |   0.149 |   -0.246 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.039 | 0.004 |   0.153 |   -0.242 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b | 0.068 | 0.053 |   0.206 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd1_2i_8b | 0.068 | 0.000 |   0.206 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd1_2i_8b | 0.263 | 0.175 |   0.381 |   -0.014 | 
     |                                   |                      | pe_tile_new_unq1      | 0.264 | 0.004 |   0.385 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.385
  Slack Time                    0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[7] v |                       | 0.037 |       |   0.151 |   -0.244 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.037 | 0.003 |   0.154 |   -0.242 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd1_4i_8b | 0.072 | 0.052 |   0.206 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.072 | 0.000 |   0.206 |   -0.189 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd1_2i_8b | 0.261 | 0.176 |   0.382 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.261 | 0.003 |   0.385 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.386
  Slack Time                    0.396
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                       |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T3[10] v |                       | 0.034 |       |   0.147 |   -0.249 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.036 | 0.004 |   0.151 |   -0.245 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b | 0.085 | 0.052 |   0.203 |   -0.194 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd1_2i_8b | 0.085 | 0.000 |   0.203 |   -0.194 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd1_2i_8b | 0.293 | 0.176 |   0.379 |   -0.018 | 
     |                                   |                      | pe_tile_new_unq1      | 0.294 | 0.008 |   0.386 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.387
  Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[4] v |                       | 0.038 |       |   0.152 |   -0.245 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.039 | 0.001 |   0.153 |   -0.244 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd1_4i_8b | 0.073 | 0.053 |   0.205 |   -0.191 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.073 | 0.000 |   0.205 |   -0.191 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd1_2i_8b | 0.261 | 0.178 |   0.384 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1      | 0.261 | 0.003 |   0.387 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.387
  Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     +---------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                       |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[2] v |                       | 0.038 |       |   0.152 |   -0.245 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.039 | 0.004 |   0.155 |   -0.242 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b | 0.072 | 0.048 |   0.204 |   -0.193 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd1_2i_8b | 0.072 | 0.000 |   0.204 |   -0.193 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd1_2i_8b | 0.268 | 0.179 |   0.383 |   -0.014 | 
     |                                  |                     | pe_tile_new_unq1      | 0.268 | 0.004 |   0.387 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.388
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T4[8] v |                       | 0.031 |       |   0.144 |   -0.254 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 |                     | nem_ohmux_invd1_4i_8b | 0.033 | 0.005 |   0.150 |   -0.249 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b | 0.072 | 0.050 |   0.200 |   -0.199 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 |                     | nem_ohmux_invd1_2i_8b | 0.072 | 0.000 |   0.200 |   -0.199 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd1_2i_8b | 0.277 | 0.184 |   0.383 |   -0.015 | 
     |                                   |                     | pe_tile_new_unq1      | 0.277 | 0.005 |   0.388 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 

