/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.38
Hash     : d1101d3
Date     : Feb 15 2024
Type     : Engineering
Log Time   : Thu Feb 15 12:04:22 2024 GMT
#Timing report of worst 76 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: z_out[1].z[27] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[27] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[8].outpad[0] (.output)                                 1.373     2.419
data arrival time                                                          2.419

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.419
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.419


#Path 2
Startpoint: z_out[1].z[22] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[22] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[3].outpad[0] (.output)                                 1.373     2.419
data arrival time                                                          2.419

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.419
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.419


#Path 3
Startpoint: z_out[1].z[12] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[12] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[31].outpad[0] (.output)                                1.373     2.419
data arrival time                                                          2.419

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.419
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.419


#Path 4
Startpoint: z_out[1].z[20] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[20] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[1].outpad[0] (.output)                                 1.373     2.419
data arrival time                                                          2.419

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.419
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.419


#Path 5
Startpoint: z_out[1].z[31] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[31] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[12].outpad[0] (.output)                                1.370     2.416
data arrival time                                                          2.416

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.416


#Path 6
Startpoint: z_out[1].z[23] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[23] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[4].outpad[0] (.output)                                 1.312     2.358
data arrival time                                                          2.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.358


#Path 7
Startpoint: z_out[1].z[26] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[26] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[7].outpad[0] (.output)                                 1.312     2.358
data arrival time                                                          2.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.358


#Path 8
Startpoint: z_out[1].z[30] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[30] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[11].outpad[0] (.output)                                1.312     2.358
data arrival time                                                          2.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.358


#Path 9
Startpoint: z_out[1].z[21] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[21] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[2].outpad[0] (.output)                                 1.312     2.358
data arrival time                                                          2.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.358


#Path 10
Startpoint: z_out[1].z[17] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[17] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[36].outpad[0] (.output)                                1.312     2.358
data arrival time                                                          2.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.358


#Path 11
Startpoint: z_out[1].z[15] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[15] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[34].outpad[0] (.output)                                1.312     2.358
data arrival time                                                          2.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.358


#Path 12
Startpoint: z_out[1].z[14] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[14] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[33].outpad[0] (.output)                                1.312     2.358
data arrival time                                                          2.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.358


#Path 13
Startpoint: z_out[1].z[24] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[24] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[5].outpad[0] (.output)                                 1.312     2.358
data arrival time                                                          2.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.358


#Path 14
Startpoint: z_out[1].z[33] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[33] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[14].outpad[0] (.output)                                1.309     2.355
data arrival time                                                          2.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.355


#Path 15
Startpoint: z_out[1].z[0] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[0] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     1.045
out:z_out[19].outpad[0] (.output)                                1.309     2.355
data arrival time                                                          2.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.355


#Path 16
Startpoint: z_out[1].z[35] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[35] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[16].outpad[0] (.output)                                1.254     2.300
data arrival time                                                          2.300

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.300


#Path 17
Startpoint: z_out[1].z[25] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[25] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[6].outpad[0] (.output)                                 1.254     2.300
data arrival time                                                          2.300

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.300


#Path 18
Startpoint: z_out[1].z[29] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[29] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[10].outpad[0] (.output)                                1.254     2.300
data arrival time                                                          2.300

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.300


#Path 19
Startpoint: z_out[1].z[18] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[18] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[37].outpad[0] (.output)                                1.254     2.300
data arrival time                                                          2.300

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.300


#Path 20
Startpoint: z_out[1].z[36] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[36] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[17].outpad[0] (.output)                                1.254     2.300
data arrival time                                                          2.300

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.300


#Path 21
Startpoint: z_out[1].z[5] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[5] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     1.045
out:z_out[24].outpad[0] (.output)                                1.251     2.297
data arrival time                                                          2.297

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.297
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.297


#Path 22
Startpoint: z_out[1].z[8] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[8] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     1.045
out:z_out[27].outpad[0] (.output)                                1.251     2.297
data arrival time                                                          2.297

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.297
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.297


#Path 23
Startpoint: z_out[1].z[6] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[6] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     1.045
out:z_out[25].outpad[0] (.output)                                1.251     2.297
data arrival time                                                          2.297

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.297
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.297


#Path 24
Startpoint: z_out[1].z[28] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[28] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[9].outpad[0] (.output)                                 1.251     2.297
data arrival time                                                          2.297

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.297
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.297


#Path 25
Startpoint: z_out[1].z[4] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[4] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     1.045
out:z_out[23].outpad[0] (.output)                                1.193     2.239
data arrival time                                                          2.239

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.239
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.239


#Path 26
Startpoint: z_out[1].z[37] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[37] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[18].outpad[0] (.output)                                1.193     2.239
data arrival time                                                          2.239

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.239
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.239


#Path 27
Startpoint: z_out[1].z[19] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[19] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[0].outpad[0] (.output)                                 1.193     2.239
data arrival time                                                          2.239

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.239
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.239


#Path 28
Startpoint: z_out[1].z[7] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[7] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     1.045
out:z_out[26].outpad[0] (.output)                                1.132     2.178
data arrival time                                                          2.178

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.178
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.178


#Path 29
Startpoint: z_out[1].z[11] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[11] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[30].outpad[0] (.output)                                1.132     2.178
data arrival time                                                          2.178

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.178
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.178


#Path 30
Startpoint: z_out[1].z[10] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[10] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[29].outpad[0] (.output)                                1.132     2.178
data arrival time                                                          2.178

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.178
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.178


#Path 31
Startpoint: z_out[1].z[2] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[2] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     1.045
out:z_out[21].outpad[0] (.output)                                1.132     2.178
data arrival time                                                          2.178

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.178
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.178


#Path 32
Startpoint: z_out[1].z[1] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[1] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     1.045
out:z_out[20].outpad[0] (.output)                                1.074     2.120
data arrival time                                                          2.120

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.120


#Path 33
Startpoint: z_out[1].z[3] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[3] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     1.045
out:z_out[22].outpad[0] (.output)                                1.074     2.120
data arrival time                                                          2.120

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.120


#Path 34
Startpoint: z_out[1].z[32] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[32] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[13].outpad[0] (.output)                                1.071     2.117
data arrival time                                                          2.117

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.117


#Path 35
Startpoint: z_out[1].z[34] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[34] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[15].outpad[0] (.output)                                1.071     2.117
data arrival time                                                          2.117

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.117


#Path 36
Startpoint: z_out[1].z[9] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[9] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     1.045
out:z_out[28].outpad[0] (.output)                                1.071     2.117
data arrival time                                                          2.117

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.117


#Path 37
Startpoint: z_out[1].z[16] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[16] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[35].outpad[0] (.output)                                0.952     1.998
data arrival time                                                          1.998

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.998


#Path 38
Startpoint: z_out[1].z[13] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
z_out[1].z[13] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     1.045
out:z_out[32].outpad[0] (.output)                                0.952     1.998
data arrival time                                                          1.998

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.998


#Path 39
Startpoint: b[3].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[12] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[3].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[12] (RS_DSP_MULTADD_REGIN)                            1.480     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.655


#Path 40
Startpoint: b[0].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[9] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[0].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[9] (RS_DSP_MULTADD_REGIN)                             1.480     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.655


#Path 41
Startpoint: a[9].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[19] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[9].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[19] (RS_DSP_MULTADD_REGIN)                            1.474     1.474
data arrival time                                                          1.474

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.654


#Path 42
Startpoint: a[4].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[14] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[4].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[14] (RS_DSP_MULTADD_REGIN)                            1.471     1.471
data arrival time                                                          1.471

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.471
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.651


#Path 43
Startpoint: a[0].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[10] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[0].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[10] (RS_DSP_MULTADD_REGIN)                            1.471     1.471
data arrival time                                                          1.471

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.471
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.651


#Path 44
Startpoint: b[1].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[10] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[1].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[10] (RS_DSP_MULTADD_REGIN)                            1.474     1.474
data arrival time                                                          1.474

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.649


#Path 45
Startpoint: a[7].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[17] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[7].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[17] (RS_DSP_MULTADD_REGIN)                            1.413     1.413
data arrival time                                                          1.413

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.593


#Path 46
Startpoint: b[2].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[11] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[2].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[11] (RS_DSP_MULTADD_REGIN)                            1.416     1.416
data arrival time                                                          1.416

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.591


#Path 47
Startpoint: b[15].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[6] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[15].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[6] (RS_DSP_MULTADD_REGIN)                             1.416     1.416
data arrival time                                                          1.416

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.591


#Path 48
Startpoint: b[6].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[15] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[6].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[15] (RS_DSP_MULTADD_REGIN)                            1.413     1.413
data arrival time                                                          1.413

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.588


#Path 49
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[0] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[9].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[0] (RS_DSP_MULTADD_REGIN)                             1.413     1.413
data arrival time                                                          1.413

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.588


#Path 50
Startpoint: a[16].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[6] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[16].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[6] (RS_DSP_MULTADD_REGIN)                             1.358     1.358
data arrival time                                                          1.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.538


#Path 51
Startpoint: a[11].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[1] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[11].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[1] (RS_DSP_MULTADD_REGIN)                             1.355     1.355
data arrival time                                                          1.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.535


#Path 52
Startpoint: b[13].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[4] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[13].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[4] (RS_DSP_MULTADD_REGIN)                             1.358     1.358
data arrival time                                                          1.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.533


#Path 53
Startpoint: b[8].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[17] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[8].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[17] (RS_DSP_MULTADD_REGIN)                            1.358     1.358
data arrival time                                                          1.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.533


#Path 54
Startpoint: a[5].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[15] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[5].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[15] (RS_DSP_MULTADD_REGIN)                            1.352     1.352
data arrival time                                                          1.352

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.352
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.532


#Path 55
Startpoint: a[2].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[12] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[2].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[12] (RS_DSP_MULTADD_REGIN)                            1.352     1.352
data arrival time                                                          1.352

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.352
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.532


#Path 56
Startpoint: a[6].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[16] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[6].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[16] (RS_DSP_MULTADD_REGIN)                            1.297     1.297
data arrival time                                                          1.297

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.297
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.477


#Path 57
Startpoint: a[1].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[11] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[1].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[11] (RS_DSP_MULTADD_REGIN)                            1.294     1.294
data arrival time                                                          1.294

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.294
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.474


#Path 58
Startpoint: a[18].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[8] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[18].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[8] (RS_DSP_MULTADD_REGIN)                             1.294     1.294
data arrival time                                                          1.294

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.294
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.474


#Path 59
Startpoint: a[8].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[18] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[8].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[18] (RS_DSP_MULTADD_REGIN)                            1.294     1.294
data arrival time                                                          1.294

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.294
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.474


#Path 60
Startpoint: a[19].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[9] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[19].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[9] (RS_DSP_MULTADD_REGIN)                             1.294     1.294
data arrival time                                                          1.294

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.294
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.474


#Path 61
Startpoint: b[14].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[5] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[14].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[5] (RS_DSP_MULTADD_REGIN)                             1.297     1.297
data arrival time                                                          1.297

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.297
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.472


#Path 62
Startpoint: b[5].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[14] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[5].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[14] (RS_DSP_MULTADD_REGIN)                            1.294     1.294
data arrival time                                                          1.294

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.294
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.469


#Path 63
Startpoint: a[12].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[2] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[12].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[2] (RS_DSP_MULTADD_REGIN)                             1.236     1.236
data arrival time                                                          1.236

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.236
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.416


#Path 64
Startpoint: a[3].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[13] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[3].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[13] (RS_DSP_MULTADD_REGIN)                            1.236     1.236
data arrival time                                                          1.236

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.236
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.416


#Path 65
Startpoint: a[13].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[3] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[13].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[3] (RS_DSP_MULTADD_REGIN)                             1.236     1.236
data arrival time                                                          1.236

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.236
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.416


#Path 66
Startpoint: a[15].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[5] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[15].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[5] (RS_DSP_MULTADD_REGIN)                             1.233     1.233
data arrival time                                                          1.233

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.233
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.413


#Path 67
Startpoint: a[17].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[7] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[17].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[7] (RS_DSP_MULTADD_REGIN)                             1.233     1.233
data arrival time                                                          1.233

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.233
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.413


#Path 68
Startpoint: b[17].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[8] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[17].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[8] (RS_DSP_MULTADD_REGIN)                             1.236     1.236
data arrival time                                                          1.236

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.236
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.411


#Path 69
Startpoint: b[7].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[16] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[7].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[16] (RS_DSP_MULTADD_REGIN)                            1.236     1.236
data arrival time                                                          1.236

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.236
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.411


#Path 70
Startpoint: b[12].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[3] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[12].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[3] (RS_DSP_MULTADD_REGIN)                             1.236     1.236
data arrival time                                                          1.236

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.236
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.411


#Path 71
Startpoint: a[14].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[4] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[14].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[4] (RS_DSP_MULTADD_REGIN)                             1.175     1.175
data arrival time                                                          1.175

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.175
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.355


#Path 72
Startpoint: a[10].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[0] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[10].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[0] (RS_DSP_MULTADD_REGIN)                             1.175     1.175
data arrival time                                                          1.175

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.074     0.820
data required time                                                         0.820
--------------------------------------------------------------------------------
data required time                                                         0.820
data arrival time                                                         -1.175
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.355


#Path 73
Startpoint: b[10].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[1] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[10].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[1] (RS_DSP_MULTADD_REGIN)                             1.175     1.175
data arrival time                                                          1.175

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.175
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.350


#Path 74
Startpoint: b[11].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[2] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[11].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[2] (RS_DSP_MULTADD_REGIN)                             1.175     1.175
data arrival time                                                          1.175

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.175
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.350


#Path 75
Startpoint: b[16].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[7] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[16].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[7] (RS_DSP_MULTADD_REGIN)                             1.175     1.175
data arrival time                                                          1.175

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.175
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.350


#Path 76
Startpoint: b[4].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[13] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[4].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[13] (RS_DSP_MULTADD_REGIN)                            1.175     1.175
data arrival time                                                          1.175

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.070     0.825
data required time                                                         0.825
--------------------------------------------------------------------------------
data required time                                                         0.825
data arrival time                                                         -1.175
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.350


#End of timing report
