<stg><name>pool_line_buffer_shi</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
:1  %go_up = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 0), align 8

]]></Node>
<StgValue><ssdm name="go_up"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:2  %cal_pool_load = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="cal_pool_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:4  %pool_line_buffer_loa = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:9  %pool_line_buffer_loa_1 = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
:1  %go_up = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 0), align 8

]]></Node>
<StgValue><ssdm name="go_up"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:2  %cal_pool_load = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="cal_pool_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %cal_pool_load, i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:4  %pool_line_buffer_loa = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:6  %cal_pool_load_1 = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 1), align 4

]]></Node>
<StgValue><ssdm name="cal_pool_load_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:9  %pool_line_buffer_loa_1 = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:12  %pool_line_buffer_loa_2 = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:14  %pool_line_buffer_loa_3 = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  store i32 %pool_line_buffer_loa, i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:6  %cal_pool_load_1 = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 1), align 4

]]></Node>
<StgValue><ssdm name="cal_pool_load_1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  store i32 %cal_pool_load_1, i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %pool_line_buffer_loa_1, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:12  %pool_line_buffer_loa_2 = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:14  %pool_line_buffer_loa_3 = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa_3"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:16  %pool_line_buffer_loa_4 = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data) nounwind

]]></Node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  store i32 %data_read, i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  store i32 %pool_line_buffer_loa, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  store i32 %pool_line_buffer_loa_2, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:16  %pool_line_buffer_loa_4 = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  store i32 %pool_line_buffer_loa_3, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  store i32 %pool_line_buffer_loa_4, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  store i32 %go_up, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
:19  ret void

]]></Node>
<StgValue><ssdm name="ret_ln102"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
