$comment
	File created using the following command:
		vcd file bitwise.msim.vcd -direction
$end
$date
	Sat Mar 30 16:50:04 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Arena_bitwiseOperation_decoder_vlg_vec_tst $end
$var reg 3 ! Arena_opcode [2:0] $end
$var wire 1 " Arena_opSelect [7] $end
$var wire 1 # Arena_opSelect [6] $end
$var wire 1 $ Arena_opSelect [5] $end
$var wire 1 % Arena_opSelect [4] $end
$var wire 1 & Arena_opSelect [3] $end
$var wire 1 ' Arena_opSelect [2] $end
$var wire 1 ( Arena_opSelect [1] $end
$var wire 1 ) Arena_opSelect [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 Mux3~0_combout $end
$var wire 1 2 Mux3~1_combout $end
$var wire 1 3 Mux3~2_combout $end
$var wire 1 4 Mux3~3_combout $end
$var wire 1 5 Mux3~4_combout $end
$var wire 1 6 Mux3~5_combout $end
$var wire 1 7 Mux3~6_combout $end
$var wire 1 8 Arena_opcode~combout [2] $end
$var wire 1 9 Arena_opcode~combout [1] $end
$var wire 1 : Arena_opcode~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
0)
0(
0'
0&
0%
0$
0#
1"
x*
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
17
1:
19
18
$end
#20000
b101 !
b100 !
0:
09
0*
07
14
0"
1%
#40000
b110 !
19
1*
16
04
1#
0%
#60000
b10 !
b11 !
1:
08
0*
06
13
0#
1&
#80000
b1 !
b0 !
0:
09
1*
03
0&
#100000
b1 !
1:
0*
11
1(
#120000
b11 !
b10 !
0:
19
1*
12
01
1'
0(
#140000
b110 !
b100 !
b101 !
1:
09
18
0*
15
02
1$
0'
#160000
