Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1120e4d8f7de4aa1bd2481c9868a5387 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot E_Piano_behav xil_defaultlib.E_Piano xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port current_state [D:/vivado/piano/piano.srcs/sources_1/new/E_piano.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Record
Compiling module xil_defaultlib.Basys2_keyBoard
Compiling module xil_defaultlib.make_melody
Compiling module xil_defaultlib.Run_Horse
Compiling module xil_defaultlib.Music_Score
Compiling module xil_defaultlib.E_Piano
Compiling module xil_defaultlib.glbl
Built simulation snapshot E_Piano_behav
