

Implementation tool: Xilinx Vivado v.2018.2
Project:             vivado_hls_long_div
Solution:            div7
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 03 16:03:04 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          116
LUT:            390
FF:             105
DSP:             16
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    0.947
CP achieved post-implementation:    1.825
Timing met
