// Seed: 89457680
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output logic [7:0] id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_9 = "";
  assign id_7[-1] = id_2;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd22,
    parameter id_7 = 32'd28
) (
    input supply1 id_0,
    output uwire id_1,
    input tri id_2,
    input supply0 id_3,
    input supply0 _id_4,
    input wor id_5,
    output supply0 id_6,
    input tri1 _id_7,
    input supply1 id_8
);
  wire [1 : id_7] id_10;
  logic [7:0] id_11;
  ;
  assign id_11[id_4] = 1'b0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_11,
      id_10
  );
endmodule
