/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  reg [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  reg [32:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_36z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [16:0] celloutsig_0_41z;
  wire [15:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_4z[1] ? in_data[28] : celloutsig_0_4z[1];
  assign celloutsig_1_9z = ~(celloutsig_1_6z | _00_);
  assign celloutsig_0_10z = ~celloutsig_0_6z[6];
  assign celloutsig_1_14z = ~((_01_ | celloutsig_1_7z) & celloutsig_1_4z);
  assign celloutsig_0_15z = ~((celloutsig_0_7z | celloutsig_0_4z[4]) & celloutsig_0_14z[12]);
  assign celloutsig_0_30z = ~((celloutsig_0_28z[2] | celloutsig_0_6z[1]) & celloutsig_0_14z[5]);
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_1_0z = in_data[150] | ~(in_data[141]);
  assign celloutsig_0_24z = celloutsig_0_23z[21] | celloutsig_0_17z[4];
  assign celloutsig_1_18z = celloutsig_1_13z[2] ^ celloutsig_1_8z;
  assign celloutsig_1_5z = ~(celloutsig_1_4z ^ celloutsig_1_1z[4]);
  assign celloutsig_0_2z = ~(in_data[85] ^ celloutsig_0_0z[14]);
  reg [5:0] _15_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 6'h00;
    else _15_ <= { celloutsig_1_1z, celloutsig_1_0z };
  assign { _02_[5:3], _00_, _01_, _02_[0] } = _15_;
  assign celloutsig_0_42z = { in_data[84:77], celloutsig_0_29z, celloutsig_0_37z } & { celloutsig_0_27z[7:0], celloutsig_0_17z };
  assign celloutsig_1_10z = { _02_[3], _00_, _01_, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z } & { _02_[5:3], _00_, _01_, _02_[0] };
  assign celloutsig_1_11z = { in_data[170:169], celloutsig_1_6z } & celloutsig_1_10z[3:1];
  assign celloutsig_0_21z = { celloutsig_0_0z[5:4], celloutsig_0_13z } / { 1'h1, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_11z[2:0], celloutsig_0_14z } / { 1'h1, celloutsig_0_21z[1:0], celloutsig_0_14z[13:1], in_data[0] };
  assign celloutsig_0_36z = { celloutsig_0_21z[2], celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_15z } / { 1'h1, in_data[16:12] };
  assign celloutsig_1_13z = { celloutsig_1_10z[4], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z } / { 1'h1, celloutsig_1_11z[0], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_6z } / { 1'h1, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_6z = { celloutsig_0_0z[10:5], celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, in_data[53:48], in_data[0] };
  assign celloutsig_0_14z = { celloutsig_0_11z[4:0], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_4z } / { 1'h1, celloutsig_0_0z[8:3], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_1_8z = in_data[154:152] === { in_data[158], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_29z = { celloutsig_0_14z, celloutsig_0_11z } > { celloutsig_0_22z[16:10], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_4z = { in_data[162:154], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } <= { celloutsig_1_3z, celloutsig_1_1z, _02_[5:3], _00_, _01_, _02_[0], celloutsig_1_0z };
  assign celloutsig_1_7z = { _02_[4:3], _00_, _01_, _02_[0], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } <= { in_data[142:136], celloutsig_1_6z };
  assign celloutsig_0_12z = celloutsig_0_0z[9:6] <= { in_data[42:41], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[38:29] <= in_data[18:9];
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_3z } && { celloutsig_1_1z[4:1], celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_0_16z = celloutsig_0_0z[8:5] && { celloutsig_0_14z[13:12], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_5z = ! { celloutsig_0_0z[11], celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_1z ? in_data[45:41] : { in_data[83:81], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_28z = celloutsig_0_12z ? { in_data[20:14], celloutsig_0_10z, 1'h1 } : { in_data[59:54], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_24z };
  assign celloutsig_0_9z = { celloutsig_0_0z[16], celloutsig_0_4z } !== { in_data[19:16], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_33z = celloutsig_0_9z & celloutsig_0_4z[0];
  assign celloutsig_1_6z = celloutsig_1_0z & in_data[184];
  assign celloutsig_0_18z = celloutsig_0_6z[3] & celloutsig_0_11z[4];
  assign celloutsig_0_19z = celloutsig_0_1z & celloutsig_0_8z;
  assign celloutsig_0_34z = | { celloutsig_0_26z[5:0], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_8z = | celloutsig_0_0z[5:2];
  assign celloutsig_0_31z = ^ celloutsig_0_17z[5:0];
  assign celloutsig_0_26z = { celloutsig_0_14z[11:4], celloutsig_0_8z } >> { celloutsig_0_23z[19:12], celloutsig_0_9z };
  assign celloutsig_0_41z = { celloutsig_0_11z[1:0], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_36z } - { celloutsig_0_22z[14:11], celloutsig_0_3z, celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_6z };
  assign celloutsig_0_11z = in_data[56:50] - in_data[81:75];
  assign celloutsig_0_17z = { celloutsig_0_14z[11:6], celloutsig_0_8z, celloutsig_0_3z } - { celloutsig_0_11z[5:0], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_37z = { celloutsig_0_0z[15:10], celloutsig_0_24z } ~^ { celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[162:158] ~^ in_data[175:171];
  assign celloutsig_0_27z = { celloutsig_0_23z[27:20], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_7z } ~^ celloutsig_0_22z[16:5];
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_1z[0]) | celloutsig_1_1z[2]);
  assign celloutsig_0_13z = ~((celloutsig_0_11z[5] & celloutsig_0_4z[3]) | celloutsig_0_7z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_0z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[80:64];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_23z = 33'h000000000;
    else if (clkin_data[0]) celloutsig_0_23z = { celloutsig_0_0z[12:6], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_21z };
  assign _02_[2:1] = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[48:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
