iverilog common/block_ram/block_ram.v common/fifo/fifo.v common/uart/uart_baud_clk.v common/uart/uart.v common/uart/uart_rx.v common/uart/uart_tx.v hci.v ram.v IF.v ICache.v Decoder.v ROB.v RegFile.v RS.v ALU.v LSB.v MemCtrl.v cpu.v riscv_top.v ../sim/testbench.v
vvp a.out
rm a.out
