Loading plugins phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\setUpEnv.cyprj -d CY8C5868LTI-LP039 -s C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_10 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_885)

ADD: fit.M0032: warning: Clock Warning: (clk's accuracy range '24 MHz +/- 1%, (23.76 MHz - 24.24 MHz)' is not within the specified tolerance range '150 MHz +/- 5%, (142.5 MHz - 157.5 MHz)'.).
 * C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\setUpEnv.cydwr (clk)
 * C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\TopDesign\TopDesign.cysch (Instance:clk)

ADD: fit.M0032: warning: Clock Warning: (TFT_SPI_IntClock's accuracy range '24 MHz +/- 1%, (23.76 MHz - 24.24 MHz)' is not within the specified tolerance range '66 MHz +/- 5%, (62.7 MHz - 69.3 MHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\SPI_Master_v2_50\SPI_Master_v2_50.cysch (Instance:IntClock)
 * C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\setUpEnv.cydwr (TFT_SPI_IntClock)

ADD: fit.M0032: warning: Clock Warning: (clk1's accuracy range '24 MHz +/- 1%, (23.76 MHz - 24.24 MHz)' is not within the specified tolerance range '20 MHz +/- 5%, (19 MHz - 21 MHz)'.).
 * C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\setUpEnv.cydwr (clk1)
 * C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\TopDesign\TopDesign.cysch (Instance:clk1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.230ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.039ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  setUpEnv.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\setUpEnv.cyprj -dcpsoc3 setUpEnv.v -verilog
======================================================================

======================================================================
Compiling:  setUpEnv.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\setUpEnv.cyprj -dcpsoc3 setUpEnv.v -verilog
======================================================================

======================================================================
Compiling:  setUpEnv.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\setUpEnv.cyprj -dcpsoc3 -verilog setUpEnv.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 07 12:05:03 2025


======================================================================
Compiling:  setUpEnv.v
Program  :   vpp
Options  :    -yv2 -q10 setUpEnv.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 07 12:05:03 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'setUpEnv.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
setUpEnv.v (line 1040, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  setUpEnv.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\setUpEnv.cyprj -dcpsoc3 -verilog setUpEnv.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 07 12:05:03 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\codegentemp\setUpEnv.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\codegentemp\setUpEnv.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  setUpEnv.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\setUpEnv.cyprj -dcpsoc3 -verilog setUpEnv.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 07 12:05:04 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\codegentemp\setUpEnv.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\codegentemp\setUpEnv.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_2482
	Net_2591
	\PWM_1:PWMUDB:MODULE_2:b_31\
	\PWM_1:PWMUDB:MODULE_2:b_30\
	\PWM_1:PWMUDB:MODULE_2:b_29\
	\PWM_1:PWMUDB:MODULE_2:b_28\
	\PWM_1:PWMUDB:MODULE_2:b_27\
	\PWM_1:PWMUDB:MODULE_2:b_26\
	\PWM_1:PWMUDB:MODULE_2:b_25\
	\PWM_1:PWMUDB:MODULE_2:b_24\
	\PWM_1:PWMUDB:MODULE_2:b_23\
	\PWM_1:PWMUDB:MODULE_2:b_22\
	\PWM_1:PWMUDB:MODULE_2:b_21\
	\PWM_1:PWMUDB:MODULE_2:b_20\
	\PWM_1:PWMUDB:MODULE_2:b_19\
	\PWM_1:PWMUDB:MODULE_2:b_18\
	\PWM_1:PWMUDB:MODULE_2:b_17\
	\PWM_1:PWMUDB:MODULE_2:b_16\
	\PWM_1:PWMUDB:MODULE_2:b_15\
	\PWM_1:PWMUDB:MODULE_2:b_14\
	\PWM_1:PWMUDB:MODULE_2:b_13\
	\PWM_1:PWMUDB:MODULE_2:b_12\
	\PWM_1:PWMUDB:MODULE_2:b_11\
	\PWM_1:PWMUDB:MODULE_2:b_10\
	\PWM_1:PWMUDB:MODULE_2:b_9\
	\PWM_1:PWMUDB:MODULE_2:b_8\
	\PWM_1:PWMUDB:MODULE_2:b_7\
	\PWM_1:PWMUDB:MODULE_2:b_6\
	\PWM_1:PWMUDB:MODULE_2:b_5\
	\PWM_1:PWMUDB:MODULE_2:b_4\
	\PWM_1:PWMUDB:MODULE_2:b_3\
	\PWM_1:PWMUDB:MODULE_2:b_2\
	\PWM_1:PWMUDB:MODULE_2:b_1\
	\PWM_1:PWMUDB:MODULE_2:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2586
	Net_2593
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_2012
	Net_2627
	\PWM_2:PWMUDB:MODULE_3:b_31\
	\PWM_2:PWMUDB:MODULE_3:b_30\
	\PWM_2:PWMUDB:MODULE_3:b_29\
	\PWM_2:PWMUDB:MODULE_3:b_28\
	\PWM_2:PWMUDB:MODULE_3:b_27\
	\PWM_2:PWMUDB:MODULE_3:b_26\
	\PWM_2:PWMUDB:MODULE_3:b_25\
	\PWM_2:PWMUDB:MODULE_3:b_24\
	\PWM_2:PWMUDB:MODULE_3:b_23\
	\PWM_2:PWMUDB:MODULE_3:b_22\
	\PWM_2:PWMUDB:MODULE_3:b_21\
	\PWM_2:PWMUDB:MODULE_3:b_20\
	\PWM_2:PWMUDB:MODULE_3:b_19\
	\PWM_2:PWMUDB:MODULE_3:b_18\
	\PWM_2:PWMUDB:MODULE_3:b_17\
	\PWM_2:PWMUDB:MODULE_3:b_16\
	\PWM_2:PWMUDB:MODULE_3:b_15\
	\PWM_2:PWMUDB:MODULE_3:b_14\
	\PWM_2:PWMUDB:MODULE_3:b_13\
	\PWM_2:PWMUDB:MODULE_3:b_12\
	\PWM_2:PWMUDB:MODULE_3:b_11\
	\PWM_2:PWMUDB:MODULE_3:b_10\
	\PWM_2:PWMUDB:MODULE_3:b_9\
	\PWM_2:PWMUDB:MODULE_3:b_8\
	\PWM_2:PWMUDB:MODULE_3:b_7\
	\PWM_2:PWMUDB:MODULE_3:b_6\
	\PWM_2:PWMUDB:MODULE_3:b_5\
	\PWM_2:PWMUDB:MODULE_3:b_4\
	\PWM_2:PWMUDB:MODULE_3:b_3\
	\PWM_2:PWMUDB:MODULE_3:b_2\
	\PWM_2:PWMUDB:MODULE_3:b_1\
	\PWM_2:PWMUDB:MODULE_3:b_0\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2622
	Net_2629
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	\PWM_3:PWMUDB:km_run\
	\PWM_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_3:PWMUDB:capt_rising\
	\PWM_3:PWMUDB:capt_falling\
	\PWM_3:PWMUDB:trig_rise\
	\PWM_3:PWMUDB:trig_fall\
	\PWM_3:PWMUDB:sc_kill\
	\PWM_3:PWMUDB:min_kill\
	\PWM_3:PWMUDB:km_tc\
	\PWM_3:PWMUDB:db_tc\
	\PWM_3:PWMUDB:dith_sel\
	\PWM_3:PWMUDB:compare2\
	\PWM_3:Net_101\
	Net_2681
	Net_2651
	\PWM_3:PWMUDB:MODULE_4:b_31\
	\PWM_3:PWMUDB:MODULE_4:b_30\
	\PWM_3:PWMUDB:MODULE_4:b_29\
	\PWM_3:PWMUDB:MODULE_4:b_28\
	\PWM_3:PWMUDB:MODULE_4:b_27\
	\PWM_3:PWMUDB:MODULE_4:b_26\
	\PWM_3:PWMUDB:MODULE_4:b_25\
	\PWM_3:PWMUDB:MODULE_4:b_24\
	\PWM_3:PWMUDB:MODULE_4:b_23\
	\PWM_3:PWMUDB:MODULE_4:b_22\
	\PWM_3:PWMUDB:MODULE_4:b_21\
	\PWM_3:PWMUDB:MODULE_4:b_20\
	\PWM_3:PWMUDB:MODULE_4:b_19\
	\PWM_3:PWMUDB:MODULE_4:b_18\
	\PWM_3:PWMUDB:MODULE_4:b_17\
	\PWM_3:PWMUDB:MODULE_4:b_16\
	\PWM_3:PWMUDB:MODULE_4:b_15\
	\PWM_3:PWMUDB:MODULE_4:b_14\
	\PWM_3:PWMUDB:MODULE_4:b_13\
	\PWM_3:PWMUDB:MODULE_4:b_12\
	\PWM_3:PWMUDB:MODULE_4:b_11\
	\PWM_3:PWMUDB:MODULE_4:b_10\
	\PWM_3:PWMUDB:MODULE_4:b_9\
	\PWM_3:PWMUDB:MODULE_4:b_8\
	\PWM_3:PWMUDB:MODULE_4:b_7\
	\PWM_3:PWMUDB:MODULE_4:b_6\
	\PWM_3:PWMUDB:MODULE_4:b_5\
	\PWM_3:PWMUDB:MODULE_4:b_4\
	\PWM_3:PWMUDB:MODULE_4:b_3\
	\PWM_3:PWMUDB:MODULE_4:b_2\
	\PWM_3:PWMUDB:MODULE_4:b_1\
	\PWM_3:PWMUDB:MODULE_4:b_0\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2646
	Net_2653
	\PWM_3:Net_113\
	\PWM_3:Net_107\
	\PWM_3:Net_114\
	\ADC_Joy:SAR:Net_221\
	\ADC_Joy:SAR:Net_383\
	\ADC_Joy:bSAR_SEQ:sw_soc\
	\ADC_Joy:soc_out\
	\ADC_Joy:Net_3905\
	\ADC_Joy:Net_3867\
	\ADC_Joy:MODULE_1:g1:a0:gx:u0:albi_2\
	\ADC_Joy:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ADC_Joy:MODULE_1:g1:a0:gx:u0:albi_1\
	\ADC_Joy:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ADC_Joy:MODULE_1:g1:a0:gx:u0:albi_0\
	\ADC_Joy:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ADC_Joy:MODULE_1:g1:a0:xneq\
	\ADC_Joy:MODULE_1:g1:a0:xlt\
	\ADC_Joy:MODULE_1:g1:a0:xlte\
	\ADC_Joy:MODULE_1:g1:a0:xgt\
	\ADC_Joy:MODULE_1:g1:a0:xgte\
	\ADC_Joy:MODULE_1:lt\
	\ADC_Joy:MODULE_1:gt\
	\ADC_Joy:MODULE_1:gte\
	\ADC_Joy:MODULE_1:lte\
	\ADC_Joy:MODULE_1:neq\
	\TFT_SPI:BSPIM:mosi_after_ld\
	\TFT_SPI:BSPIM:so_send\
	\TFT_SPI:BSPIM:mosi_cpha_1\
	\TFT_SPI:BSPIM:pre_mosi\
	\TFT_SPI:BSPIM:dpcounter_zero\
	\TFT_SPI:BSPIM:control_7\
	\TFT_SPI:BSPIM:control_6\
	\TFT_SPI:BSPIM:control_5\
	\TFT_SPI:BSPIM:control_4\
	\TFT_SPI:BSPIM:control_3\
	\TFT_SPI:BSPIM:control_2\
	\TFT_SPI:BSPIM:control_1\
	\TFT_SPI:BSPIM:control_0\
	\TFT_SPI:Net_294\
	\TFT_BackLight:PWMUDB:km_run\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode2_2\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode2_1\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode2_0\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode1_2\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode1_1\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode1_0\
	\TFT_BackLight:PWMUDB:capt_rising\
	\TFT_BackLight:PWMUDB:capt_falling\
	\TFT_BackLight:PWMUDB:trig_rise\
	\TFT_BackLight:PWMUDB:trig_fall\
	\TFT_BackLight:PWMUDB:sc_kill\
	\TFT_BackLight:PWMUDB:min_kill\
	\TFT_BackLight:PWMUDB:km_tc\
	\TFT_BackLight:PWMUDB:db_tc\
	\TFT_BackLight:PWMUDB:dith_sel\
	\TFT_BackLight:PWMUDB:compare2\
	\TFT_BackLight:Net_101\
	Net_3053
	Net_3054
	\TFT_BackLight:PWMUDB:MODULE_5:b_31\
	\TFT_BackLight:PWMUDB:MODULE_5:b_30\
	\TFT_BackLight:PWMUDB:MODULE_5:b_29\
	\TFT_BackLight:PWMUDB:MODULE_5:b_28\
	\TFT_BackLight:PWMUDB:MODULE_5:b_27\
	\TFT_BackLight:PWMUDB:MODULE_5:b_26\
	\TFT_BackLight:PWMUDB:MODULE_5:b_25\
	\TFT_BackLight:PWMUDB:MODULE_5:b_24\
	\TFT_BackLight:PWMUDB:MODULE_5:b_23\
	\TFT_BackLight:PWMUDB:MODULE_5:b_22\
	\TFT_BackLight:PWMUDB:MODULE_5:b_21\
	\TFT_BackLight:PWMUDB:MODULE_5:b_20\
	\TFT_BackLight:PWMUDB:MODULE_5:b_19\
	\TFT_BackLight:PWMUDB:MODULE_5:b_18\
	\TFT_BackLight:PWMUDB:MODULE_5:b_17\
	\TFT_BackLight:PWMUDB:MODULE_5:b_16\
	\TFT_BackLight:PWMUDB:MODULE_5:b_15\
	\TFT_BackLight:PWMUDB:MODULE_5:b_14\
	\TFT_BackLight:PWMUDB:MODULE_5:b_13\
	\TFT_BackLight:PWMUDB:MODULE_5:b_12\
	\TFT_BackLight:PWMUDB:MODULE_5:b_11\
	\TFT_BackLight:PWMUDB:MODULE_5:b_10\
	\TFT_BackLight:PWMUDB:MODULE_5:b_9\
	\TFT_BackLight:PWMUDB:MODULE_5:b_8\
	\TFT_BackLight:PWMUDB:MODULE_5:b_7\
	\TFT_BackLight:PWMUDB:MODULE_5:b_6\
	\TFT_BackLight:PWMUDB:MODULE_5:b_5\
	\TFT_BackLight:PWMUDB:MODULE_5:b_4\
	\TFT_BackLight:PWMUDB:MODULE_5:b_3\
	\TFT_BackLight:PWMUDB:MODULE_5:b_2\
	\TFT_BackLight:PWMUDB:MODULE_5:b_1\
	\TFT_BackLight:PWMUDB:MODULE_5:b_0\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_31\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_30\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_29\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_28\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_27\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_26\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_25\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_24\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_31\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_30\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_29\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_28\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_27\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_26\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_25\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_24\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_23\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_22\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_21\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_20\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_19\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_18\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_17\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_16\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_15\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_14\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_13\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_12\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_11\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_10\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_9\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_8\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_7\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_6\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_5\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_4\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_3\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_2\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_1\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:b_0\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_31\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_30\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_29\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_28\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_27\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_26\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_25\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_24\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_23\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_22\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_21\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_20\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_19\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_18\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_17\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_16\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_15\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_14\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_13\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_12\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_11\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_10\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_9\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_8\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_7\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_6\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_5\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_4\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_3\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_2\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3048
	Net_3056
	\TFT_BackLight:Net_113\
	\TFT_BackLight:Net_107\
	\TFT_BackLight:Net_114\
	\UART_LOG:BUART:reset_sr\
	Net_3072
	\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_3063
	\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_10:lt\
	\UART_LOG:BUART:sRX:MODULE_10:eq\
	\UART_LOG:BUART:sRX:MODULE_10:gt\
	\UART_LOG:BUART:sRX:MODULE_10:gte\
	\UART_LOG:BUART:sRX:MODULE_10:lte\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_2\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_31\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_30\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_29\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_28\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_27\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_26\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_25\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_24\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_23\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_22\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_21\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_20\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_19\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_18\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_17\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_16\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_15\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_14\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_13\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_12\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_11\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_10\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_9\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_8\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_7\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_6\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_5\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_4\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_3\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_2\

Deleted 598 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__led_blue_rgb_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__led_green_rgb_net_0 to tmpOE__led_red_rgb_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:PWMUDB:trig_out\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:reset\ to zero
Aliasing \PWM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_3:PWMUDB:hwCapture\ to zero
Aliasing \PWM_3:PWMUDB:trig_out\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_3:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_3:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_3:PWMUDB:reset\ to zero
Aliasing \PWM_3:PWMUDB:status_6\ to zero
Aliasing \PWM_3:PWMUDB:status_4\ to zero
Aliasing \PWM_3:PWMUDB:cmp2\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_3:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_3:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__led_R_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__led_Y_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__led_G_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__joystick_horizontal_net_0 to tmpOE__led_red_rgb_net_0
Aliasing \ADC_Joy:AMuxHw_2_Decoder_enable\ to tmpOE__led_red_rgb_net_0
Aliasing \ADC_Joy:SAR:vp_ctl_0\ to zero
Aliasing \ADC_Joy:SAR:vp_ctl_2\ to zero
Aliasing \ADC_Joy:SAR:vn_ctl_1\ to zero
Aliasing \ADC_Joy:SAR:vn_ctl_3\ to zero
Aliasing \ADC_Joy:SAR:vp_ctl_1\ to zero
Aliasing \ADC_Joy:SAR:vp_ctl_3\ to zero
Aliasing \ADC_Joy:SAR:vn_ctl_0\ to zero
Aliasing \ADC_Joy:SAR:vn_ctl_2\ to zero
Aliasing \ADC_Joy:SAR:soc\ to zero
Aliasing \ADC_Joy:bSAR_SEQ:status_7\ to zero
Aliasing \ADC_Joy:bSAR_SEQ:status_6\ to zero
Aliasing \ADC_Joy:bSAR_SEQ:status_5\ to zero
Aliasing \ADC_Joy:bSAR_SEQ:status_4\ to zero
Aliasing \ADC_Joy:bSAR_SEQ:status_3\ to zero
Aliasing \ADC_Joy:bSAR_SEQ:status_2\ to zero
Aliasing \ADC_Joy:bSAR_SEQ:status_1\ to zero
Aliasing Net_2941 to \ADC_Joy:bSAR_SEQ:status_0\
Aliasing \ADC_Joy:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__joystick_vertical_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__joystick_button_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__SEG_1_A_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__SEG_1_B_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__SEG_1_C_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__SEG_1_D_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__SEG_1_E_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__SEG_1_F_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__SEG_1_G_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__SEG_1_DP_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__SEVEN_SELECT_net_0 to tmpOE__led_red_rgb_net_0
Aliasing \SEVEN_CONTROL:clk\ to zero
Aliasing \SEVEN_CONTROL:rst\ to zero
Aliasing tmpOE__Button_1_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__Button_2_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__Button_3_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__Button_4_net_0 to tmpOE__led_red_rgb_net_0
Aliasing \TFT_SPI:BSPIM:pol_supprt\ to zero
Aliasing \TFT_SPI:BSPIM:tx_status_3\ to \TFT_SPI:BSPIM:load_rx_data\
Aliasing \TFT_SPI:BSPIM:tx_status_6\ to zero
Aliasing \TFT_SPI:BSPIM:tx_status_5\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_3\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_2\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_1\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_0\ to zero
Aliasing Net_3029 to zero
Aliasing \TFT_SPI:Net_289\ to zero
Aliasing tmpOE__TFT_SDA_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__TFT_SCL_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__TFT_CS_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__TFT_DC_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__TFT_LED_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__TFT_RES_net_0 to tmpOE__led_red_rgb_net_0
Aliasing \TFT_BackLight:PWMUDB:hwCapture\ to zero
Aliasing \TFT_BackLight:PWMUDB:trig_out\ to tmpOE__led_red_rgb_net_0
Aliasing \TFT_BackLight:PWMUDB:runmode_enable\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:runmode_enable\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill\ to tmpOE__led_red_rgb_net_0
Aliasing \TFT_BackLight:PWMUDB:dith_count_1\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:dith_count_1\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:dith_count_0\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:dith_count_0\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:reset\ to zero
Aliasing \TFT_BackLight:PWMUDB:status_6\ to zero
Aliasing \TFT_BackLight:PWMUDB:status_4\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp2\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:cs_addr_0\ to zero
Aliasing \TFT_BackLight:PWMUDB:pwm1_i\ to zero
Aliasing \TFT_BackLight:PWMUDB:pwm2_i\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__led_red_rgb_net_0
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_1\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_0\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_LOG:BUART:tx_status_6\ to zero
Aliasing \UART_LOG:BUART:tx_status_5\ to zero
Aliasing \UART_LOG:BUART:tx_status_4\ to zero
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__led_red_rgb_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN8_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN8_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__led_red_rgb_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN9_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN9_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__led_red_rgb_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_1\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__led_red_rgb_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__led_red_rgb_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__led_red_rgb_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__led_red_rgb_net_0
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:tc_i_reg\\D\ to \PWM_2:PWMUDB:status_2\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\D\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_3:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_3:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\D\ to tmpOE__led_red_rgb_net_0
Aliasing \PWM_3:PWMUDB:prevCompare1\\D\ to \PWM_3:PWMUDB:pwm_temp\
Aliasing \PWM_3:PWMUDB:tc_i_reg\\D\ to \PWM_3:PWMUDB:status_2\
Aliasing \ADC_Joy:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC_Joy:MODIN1_5\
Aliasing \ADC_Joy:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC_Joy:MODIN1_4\
Aliasing \ADC_Joy:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC_Joy:MODIN1_3\
Aliasing \ADC_Joy:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC_Joy:MODIN1_2\
Aliasing \ADC_Joy:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC_Joy:MODIN1_1\
Aliasing \ADC_Joy:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC_Joy:MODIN1_0\
Aliasing \TFT_SPI:BSPIM:so_send_reg\\D\ to zero
Aliasing \TFT_SPI:BSPIM:dpcounter_one_reg\\D\ to \TFT_SPI:BSPIM:load_rx_data\
Aliasing \TFT_BackLight:PWMUDB:min_kill_reg\\D\ to tmpOE__led_red_rgb_net_0
Aliasing \TFT_BackLight:PWMUDB:prevCapture\\D\ to zero
Aliasing \TFT_BackLight:PWMUDB:trig_last\\D\ to zero
Aliasing \TFT_BackLight:PWMUDB:ltch_kill_reg\\D\ to tmpOE__led_red_rgb_net_0
Aliasing \TFT_BackLight:PWMUDB:prevCompare1\\D\ to \TFT_BackLight:PWMUDB:pwm_temp\
Aliasing \TFT_BackLight:PWMUDB:tc_i_reg\\D\ to \TFT_BackLight:PWMUDB:status_2\
Aliasing \UART_LOG:BUART:reset_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire Net_2590[2] = \PWM_1:Net_96\[196]
Removing Rhs of wire Net_2590[2] = \PWM_1:PWMUDB:pwm_i_reg\[188]
Removing Lhs of wire one[7] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__led_blue_rgb_net_0[10] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire Net_2626[11] = \PWM_2:Net_96\[528]
Removing Rhs of wire Net_2626[11] = \PWM_2:PWMUDB:pwm_i_reg\[520]
Removing Lhs of wire tmpOE__led_green_rgb_net_0[17] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire Net_1986[18] = \PWM_3:Net_96\[860]
Removing Rhs of wire Net_1986[18] = \PWM_3:PWMUDB:pwm_i_reg\[852]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[37] = \PWM_1:PWMUDB:control_7\[29]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[47] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[48] = \PWM_1:PWMUDB:control_7\[29]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[52] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[54] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[55] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[56] = \PWM_1:PWMUDB:runmode_enable\[53]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[60] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[61] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[62] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[63] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[66] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\[70] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\[358]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\[72] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\[359]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[73] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[74] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[75] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[76] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[79] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[80] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[81] = \PWM_1:PWMUDB:final_kill_reg\[95]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[82] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[83] = \PWM_1:PWMUDB:fifo_full\[102]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[85] = \PWM_1:PWMUDB:cmp2_status_reg\[94]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[86] = \PWM_1:PWMUDB:cmp1_status_reg\[93]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[91] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[92] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[96] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[97] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[98] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[99] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[100] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[101] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[103] = \PWM_1:PWMUDB:tc_i\[58]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[104] = \PWM_1:PWMUDB:runmode_enable\[53]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[105] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[186] = \PWM_1:PWMUDB:cmp1_less\[157]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[191] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[193] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[199] = \PWM_1:PWMUDB:cmp1\[89]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\[240] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\[241] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\[242] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\[243] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\[244] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\[245] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\[246] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\[247] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\[248] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\[249] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\[250] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\[251] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\[252] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\[253] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\[254] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\[255] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\[256] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\[257] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\[258] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\[259] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\[260] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\[261] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\[262] = \PWM_1:PWMUDB:MODIN3_1\[263]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN3_1\[263] = \PWM_1:PWMUDB:dith_count_1\[69]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\[264] = \PWM_1:PWMUDB:MODIN3_0\[265]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN3_0\[265] = \PWM_1:PWMUDB:dith_count_0\[71]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[397] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[398] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[417] = \PWM_2:PWMUDB:control_7\[409]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[427] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[428] = \PWM_2:PWMUDB:control_7\[409]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[432] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[434] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[435] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[436] = \PWM_2:PWMUDB:runmode_enable\[433]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[440] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[441] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[442] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[443] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[446] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_1\[450] = \PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\[690]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_0\[452] = \PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\[691]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[453] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[454] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[455] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[456] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:reset\[459] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[460] = zero[6]
Removing Rhs of wire \PWM_2:PWMUDB:status_5\[461] = \PWM_2:PWMUDB:final_kill_reg\[475]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[462] = zero[6]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[463] = \PWM_2:PWMUDB:fifo_full\[482]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[465] = \PWM_2:PWMUDB:cmp2_status_reg\[474]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[466] = \PWM_2:PWMUDB:cmp1_status_reg\[473]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[471] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[472] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[476] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[477] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[478] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[479] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[480] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[481] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[483] = \PWM_2:PWMUDB:tc_i\[438]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[484] = \PWM_2:PWMUDB:runmode_enable\[433]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[485] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[518] = \PWM_2:PWMUDB:cmp1_less\[489]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[523] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[525] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[531] = \PWM_2:PWMUDB:cmp1\[469]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\[572] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\[573] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\[574] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\[575] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\[576] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\[577] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\[578] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\[579] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\[580] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\[581] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\[582] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\[583] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\[584] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\[585] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\[586] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\[587] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\[588] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\[589] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\[590] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\[591] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\[592] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\[593] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_1\[594] = \PWM_2:PWMUDB:MODIN4_1\[595]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN4_1\[595] = \PWM_2:PWMUDB:dith_count_1\[449]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_0\[596] = \PWM_2:PWMUDB:MODIN4_0\[597]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN4_0\[597] = \PWM_2:PWMUDB:dith_count_0\[451]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[729] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[730] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:ctrl_enable\[749] = \PWM_3:PWMUDB:control_7\[741]
Removing Lhs of wire \PWM_3:PWMUDB:hwCapture\[759] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:hwEnable\[760] = \PWM_3:PWMUDB:control_7\[741]
Removing Lhs of wire \PWM_3:PWMUDB:trig_out\[764] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\R\[766] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\S\[767] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_enable\[768] = \PWM_3:PWMUDB:runmode_enable\[765]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\R\[772] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\S\[773] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\R\[774] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\S\[775] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill\[778] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_1\[782] = \PWM_3:PWMUDB:MODULE_4:g2:a0:s_1\[1022]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_0\[784] = \PWM_3:PWMUDB:MODULE_4:g2:a0:s_0\[1023]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\R\[785] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\S\[786] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\R\[787] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\S\[788] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:reset\[791] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:status_6\[792] = zero[6]
Removing Rhs of wire \PWM_3:PWMUDB:status_5\[793] = \PWM_3:PWMUDB:final_kill_reg\[807]
Removing Lhs of wire \PWM_3:PWMUDB:status_4\[794] = zero[6]
Removing Rhs of wire \PWM_3:PWMUDB:status_3\[795] = \PWM_3:PWMUDB:fifo_full\[814]
Removing Rhs of wire \PWM_3:PWMUDB:status_1\[797] = \PWM_3:PWMUDB:cmp2_status_reg\[806]
Removing Rhs of wire \PWM_3:PWMUDB:status_0\[798] = \PWM_3:PWMUDB:cmp1_status_reg\[805]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status\[803] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2\[804] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\R\[808] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\S\[809] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\R\[810] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\S\[811] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\R\[812] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\S\[813] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_2\[815] = \PWM_3:PWMUDB:tc_i\[770]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_1\[816] = \PWM_3:PWMUDB:runmode_enable\[765]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_0\[817] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:compare1\[850] = \PWM_3:PWMUDB:cmp1_less\[821]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i\[855] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i\[857] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_temp\[863] = \PWM_3:PWMUDB:cmp1\[801]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_23\[904] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_22\[905] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_21\[906] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_20\[907] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_19\[908] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_18\[909] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_17\[910] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_16\[911] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_15\[912] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_14\[913] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_13\[914] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_12\[915] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_11\[916] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_10\[917] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_9\[918] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_8\[919] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_7\[920] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_6\[921] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_5\[922] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_4\[923] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_3\[924] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_2\[925] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_1\[926] = \PWM_3:PWMUDB:MODIN5_1\[927]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN5_1\[927] = \PWM_3:PWMUDB:dith_count_1\[781]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_0\[928] = \PWM_3:PWMUDB:MODIN5_0\[929]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN5_0\[929] = \PWM_3:PWMUDB:dith_count_0\[783]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1061] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1062] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__led_R_net_0[1070] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__led_Y_net_0[1076] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__led_G_net_0[1082] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__joystick_horizontal_net_0[1088] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \ADC_Joy:AMuxHw_2_Decoder_enable\[1094] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \ADC_Joy:cmp_vv_vv_MODGEN_1\[1096] = \ADC_Joy:MODULE_1:g1:a0:xeq\[1430]
Removing Rhs of wire \ADC_Joy:clock\[1097] = \ADC_Joy:Net_3874\[1330]
Removing Rhs of wire \ADC_Joy:ch_addr_5\[1099] = \ADC_Joy:bSAR_SEQ:count_5\[1297]
Removing Rhs of wire \ADC_Joy:ch_addr_4\[1101] = \ADC_Joy:bSAR_SEQ:count_4\[1298]
Removing Rhs of wire \ADC_Joy:ch_addr_3\[1103] = \ADC_Joy:bSAR_SEQ:count_3\[1299]
Removing Rhs of wire \ADC_Joy:ch_addr_2\[1105] = \ADC_Joy:bSAR_SEQ:count_2\[1300]
Removing Rhs of wire \ADC_Joy:ch_addr_1\[1107] = \ADC_Joy:bSAR_SEQ:count_1\[1301]
Removing Rhs of wire \ADC_Joy:ch_addr_0\[1109] = \ADC_Joy:bSAR_SEQ:count_0\[1302]
Removing Lhs of wire \ADC_Joy:SAR:vp_ctl_0\[1242] = zero[6]
Removing Lhs of wire \ADC_Joy:SAR:vp_ctl_2\[1243] = zero[6]
Removing Lhs of wire \ADC_Joy:SAR:vn_ctl_1\[1244] = zero[6]
Removing Lhs of wire \ADC_Joy:SAR:vn_ctl_3\[1245] = zero[6]
Removing Lhs of wire \ADC_Joy:SAR:vp_ctl_1\[1246] = zero[6]
Removing Lhs of wire \ADC_Joy:SAR:vp_ctl_3\[1247] = zero[6]
Removing Lhs of wire \ADC_Joy:SAR:vn_ctl_0\[1248] = zero[6]
Removing Lhs of wire \ADC_Joy:SAR:vn_ctl_2\[1249] = zero[6]
Removing Lhs of wire \ADC_Joy:SAR:Net_188\[1250] = \ADC_Joy:clock\[1097]
Removing Lhs of wire \ADC_Joy:SAR:soc\[1256] = zero[6]
Removing Rhs of wire \ADC_Joy:bSAR_SEQ:enable\[1287] = \ADC_Joy:bSAR_SEQ:control_0\[1288]
Removing Rhs of wire \ADC_Joy:bSAR_SEQ:load_period\[1289] = \ADC_Joy:bSAR_SEQ:control_1\[1290]
Removing Lhs of wire \ADC_Joy:bSAR_SEQ:status_7\[1303] = zero[6]
Removing Lhs of wire \ADC_Joy:bSAR_SEQ:status_6\[1304] = zero[6]
Removing Lhs of wire \ADC_Joy:bSAR_SEQ:status_5\[1305] = zero[6]
Removing Lhs of wire \ADC_Joy:bSAR_SEQ:status_4\[1306] = zero[6]
Removing Lhs of wire \ADC_Joy:bSAR_SEQ:status_3\[1307] = zero[6]
Removing Lhs of wire \ADC_Joy:bSAR_SEQ:status_2\[1308] = zero[6]
Removing Lhs of wire \ADC_Joy:bSAR_SEQ:status_1\[1309] = zero[6]
Removing Rhs of wire \ADC_Joy:bSAR_SEQ:status_0\[1310] = \ADC_Joy:bSAR_SEQ:nrq_edge_detect_reg\[1311]
Removing Rhs of wire Net_2941[1318] = \ADC_Joy:bSAR_SEQ:status_0\[1310]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newa_5\[1341] = \ADC_Joy:MODIN1_5\[1342]
Removing Lhs of wire \ADC_Joy:MODIN1_5\[1342] = \ADC_Joy:ch_addr_5\[1099]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newa_4\[1343] = \ADC_Joy:MODIN1_4\[1344]
Removing Lhs of wire \ADC_Joy:MODIN1_4\[1344] = \ADC_Joy:ch_addr_4\[1101]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newa_3\[1345] = \ADC_Joy:MODIN1_3\[1346]
Removing Lhs of wire \ADC_Joy:MODIN1_3\[1346] = \ADC_Joy:ch_addr_3\[1103]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newa_2\[1347] = \ADC_Joy:MODIN1_2\[1348]
Removing Lhs of wire \ADC_Joy:MODIN1_2\[1348] = \ADC_Joy:ch_addr_2\[1105]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newa_1\[1349] = \ADC_Joy:MODIN1_1\[1350]
Removing Lhs of wire \ADC_Joy:MODIN1_1\[1350] = \ADC_Joy:ch_addr_1\[1107]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newa_0\[1351] = \ADC_Joy:MODIN1_0\[1352]
Removing Lhs of wire \ADC_Joy:MODIN1_0\[1352] = \ADC_Joy:ch_addr_0\[1109]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newb_5\[1353] = \ADC_Joy:MODIN2_5\[1354]
Removing Lhs of wire \ADC_Joy:MODIN2_5\[1354] = \ADC_Joy:AMuxHw_2_Decoder_old_id_5\[1098]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newb_4\[1355] = \ADC_Joy:MODIN2_4\[1356]
Removing Lhs of wire \ADC_Joy:MODIN2_4\[1356] = \ADC_Joy:AMuxHw_2_Decoder_old_id_4\[1100]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newb_3\[1357] = \ADC_Joy:MODIN2_3\[1358]
Removing Lhs of wire \ADC_Joy:MODIN2_3\[1358] = \ADC_Joy:AMuxHw_2_Decoder_old_id_3\[1102]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newb_2\[1359] = \ADC_Joy:MODIN2_2\[1360]
Removing Lhs of wire \ADC_Joy:MODIN2_2\[1360] = \ADC_Joy:AMuxHw_2_Decoder_old_id_2\[1104]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newb_1\[1361] = \ADC_Joy:MODIN2_1\[1362]
Removing Lhs of wire \ADC_Joy:MODIN2_1\[1362] = \ADC_Joy:AMuxHw_2_Decoder_old_id_1\[1106]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:newb_0\[1363] = \ADC_Joy:MODIN2_0\[1364]
Removing Lhs of wire \ADC_Joy:MODIN2_0\[1364] = \ADC_Joy:AMuxHw_2_Decoder_old_id_0\[1108]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:dataa_5\[1365] = \ADC_Joy:ch_addr_5\[1099]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:dataa_4\[1366] = \ADC_Joy:ch_addr_4\[1101]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:dataa_3\[1367] = \ADC_Joy:ch_addr_3\[1103]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:dataa_2\[1368] = \ADC_Joy:ch_addr_2\[1105]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:dataa_1\[1369] = \ADC_Joy:ch_addr_1\[1107]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:dataa_0\[1370] = \ADC_Joy:ch_addr_0\[1109]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:datab_5\[1371] = \ADC_Joy:AMuxHw_2_Decoder_old_id_5\[1098]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:datab_4\[1372] = \ADC_Joy:AMuxHw_2_Decoder_old_id_4\[1100]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:datab_3\[1373] = \ADC_Joy:AMuxHw_2_Decoder_old_id_3\[1102]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:datab_2\[1374] = \ADC_Joy:AMuxHw_2_Decoder_old_id_2\[1104]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:datab_1\[1375] = \ADC_Joy:AMuxHw_2_Decoder_old_id_1\[1106]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:datab_0\[1376] = \ADC_Joy:AMuxHw_2_Decoder_old_id_0\[1108]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:a_5\[1377] = \ADC_Joy:ch_addr_5\[1099]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:a_4\[1378] = \ADC_Joy:ch_addr_4\[1101]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:a_3\[1379] = \ADC_Joy:ch_addr_3\[1103]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:a_2\[1380] = \ADC_Joy:ch_addr_2\[1105]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:a_1\[1381] = \ADC_Joy:ch_addr_1\[1107]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:a_0\[1382] = \ADC_Joy:ch_addr_0\[1109]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:b_5\[1383] = \ADC_Joy:AMuxHw_2_Decoder_old_id_5\[1098]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:b_4\[1384] = \ADC_Joy:AMuxHw_2_Decoder_old_id_4\[1100]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:b_3\[1385] = \ADC_Joy:AMuxHw_2_Decoder_old_id_3\[1102]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:b_2\[1386] = \ADC_Joy:AMuxHw_2_Decoder_old_id_2\[1104]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:b_1\[1387] = \ADC_Joy:AMuxHw_2_Decoder_old_id_1\[1106]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:b_0\[1388] = \ADC_Joy:AMuxHw_2_Decoder_old_id_0\[1108]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:aeqb_0\[1395] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_0\[1396] = \ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1394]
Removing Lhs of wire \ADC_Joy:MODULE_1:g1:a0:gx:u0:eqi_0\[1402] = \ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_5\[1401]
Removing Rhs of wire \ADC_Joy:MODULE_1:g1:a0:xeq\[1430] = \ADC_Joy:MODULE_1:g1:a0:gx:u0:aeqb_1\[1403]
Removing Lhs of wire tmpOE__joystick_vertical_net_0[1442] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__joystick_button_net_0[1448] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__SEG_1_A_net_0[1454] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire Net_2983[1455] = \SEVEN_CONTROL:control_out_7\[1524]
Removing Rhs of wire Net_2983[1455] = \SEVEN_CONTROL:control_7\[1526]
Removing Lhs of wire tmpOE__SEG_1_B_net_0[1461] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire Net_2946[1462] = \SEVEN_CONTROL:control_out_6\[1523]
Removing Rhs of wire Net_2946[1462] = \SEVEN_CONTROL:control_6\[1527]
Removing Lhs of wire tmpOE__SEG_1_C_net_0[1468] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire Net_2947[1469] = \SEVEN_CONTROL:control_out_5\[1522]
Removing Rhs of wire Net_2947[1469] = \SEVEN_CONTROL:control_5\[1528]
Removing Lhs of wire tmpOE__SEG_1_D_net_0[1475] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire Net_2948[1476] = \SEVEN_CONTROL:control_out_4\[1521]
Removing Rhs of wire Net_2948[1476] = \SEVEN_CONTROL:control_4\[1529]
Removing Lhs of wire tmpOE__SEG_1_E_net_0[1482] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire Net_2949[1483] = \SEVEN_CONTROL:control_out_3\[1520]
Removing Rhs of wire Net_2949[1483] = \SEVEN_CONTROL:control_3\[1530]
Removing Lhs of wire tmpOE__SEG_1_F_net_0[1489] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire Net_2950[1490] = \SEVEN_CONTROL:control_out_2\[1519]
Removing Rhs of wire Net_2950[1490] = \SEVEN_CONTROL:control_2\[1531]
Removing Lhs of wire tmpOE__SEG_1_G_net_0[1496] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire Net_2951[1497] = \SEVEN_CONTROL:control_out_1\[1518]
Removing Rhs of wire Net_2951[1497] = \SEVEN_CONTROL:control_1\[1532]
Removing Lhs of wire tmpOE__SEG_1_DP_net_0[1503] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire Net_2952[1504] = \SEVEN_CONTROL:control_out_0\[1517]
Removing Rhs of wire Net_2952[1504] = \SEVEN_CONTROL:control_0\[1533]
Removing Lhs of wire tmpOE__SEVEN_SELECT_net_0[1510] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \SEVEN_CONTROL:clk\[1515] = zero[6]
Removing Lhs of wire \SEVEN_CONTROL:rst\[1516] = zero[6]
Removing Lhs of wire tmpOE__Button_1_net_0[1541] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__Button_2_net_0[1546] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__Button_3_net_0[1551] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__Button_4_net_0[1556] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire \TFT_SPI:Net_276\[1560] = \TFT_SPI:Net_288\[1561]
Removing Rhs of wire \TFT_SPI:BSPIM:load_rx_data\[1565] = \TFT_SPI:BSPIM:dpcounter_one\[1566]
Removing Lhs of wire \TFT_SPI:BSPIM:pol_supprt\[1567] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:miso_to_dp\[1568] = \TFT_SPI:Net_244\[1569]
Removing Lhs of wire \TFT_SPI:Net_244\[1569] = zero[6]
Removing Rhs of wire Net_3013[1573] = \TFT_SPI:BSPIM:mosi_fin\[1574]
Removing Rhs of wire Net_3013[1573] = \TFT_SPI:BSPIM:mosi_cpha_0\[1575]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_1\[1596] = \TFT_SPI:BSPIM:dpMOSI_fifo_empty\[1597]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_2\[1598] = \TFT_SPI:BSPIM:dpMOSI_fifo_not_full\[1599]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_3\[1600] = \TFT_SPI:BSPIM:load_rx_data\[1565]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_4\[1602] = \TFT_SPI:BSPIM:dpMISO_fifo_full\[1603]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_5\[1604] = \TFT_SPI:BSPIM:dpMISO_fifo_not_empty\[1605]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_6\[1607] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_5\[1608] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_3\[1609] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_2\[1610] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_1\[1611] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_0\[1612] = zero[6]
Removing Lhs of wire \TFT_SPI:Net_273\[1622] = zero[6]
Removing Lhs of wire Net_3029[1662] = zero[6]
Removing Lhs of wire \TFT_SPI:Net_289\[1663] = zero[6]
Removing Lhs of wire tmpOE__TFT_SDA_net_0[1665] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__TFT_SCL_net_0[1671] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__TFT_CS_net_0[1677] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__TFT_DC_net_0[1683] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__TFT_LED_net_0[1689] = tmpOE__led_red_rgb_net_0[1]
Removing Rhs of wire Net_3052[1690] = \TFT_BackLight:Net_96\[1826]
Removing Rhs of wire Net_3052[1690] = \TFT_BackLight:PWMUDB:pwm_i_reg\[1818]
Removing Lhs of wire tmpOE__TFT_RES_net_0[1696] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ctrl_enable\[1715] = \TFT_BackLight:PWMUDB:control_7\[1707]
Removing Lhs of wire \TFT_BackLight:PWMUDB:hwCapture\[1725] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:hwEnable\[1726] = \TFT_BackLight:PWMUDB:control_7\[1707]
Removing Lhs of wire \TFT_BackLight:PWMUDB:trig_out\[1730] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:runmode_enable\\R\[1732] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:runmode_enable\\S\[1733] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_enable\[1734] = \TFT_BackLight:PWMUDB:runmode_enable\[1731]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ltch_kill_reg\\R\[1738] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ltch_kill_reg\\S\[1739] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:min_kill_reg\\R\[1740] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:min_kill_reg\\S\[1741] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill\[1744] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_1\[1748] = \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_1\[1988]
Removing Lhs of wire \TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_5_0\[1750] = \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_0\[1989]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_1\\R\[1751] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_1\\S\[1752] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_0\\R\[1753] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_0\\S\[1754] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:reset\[1757] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:status_6\[1758] = zero[6]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_5\[1759] = \TFT_BackLight:PWMUDB:final_kill_reg\[1773]
Removing Lhs of wire \TFT_BackLight:PWMUDB:status_4\[1760] = zero[6]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_3\[1761] = \TFT_BackLight:PWMUDB:fifo_full\[1780]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_1\[1763] = \TFT_BackLight:PWMUDB:cmp2_status_reg\[1772]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_0\[1764] = \TFT_BackLight:PWMUDB:cmp1_status_reg\[1771]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status\[1769] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2\[1770] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp1_status_reg\\R\[1774] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp1_status_reg\\S\[1775] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status_reg\\R\[1776] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status_reg\\S\[1777] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill_reg\\R\[1778] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill_reg\\S\[1779] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cs_addr_2\[1781] = \TFT_BackLight:PWMUDB:tc_i\[1736]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cs_addr_1\[1782] = \TFT_BackLight:PWMUDB:runmode_enable\[1731]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cs_addr_0\[1783] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:compare1\[1816] = \TFT_BackLight:PWMUDB:cmp1_less\[1787]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm1_i\[1821] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm2_i\[1823] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm_temp\[1829] = \TFT_BackLight:PWMUDB:cmp1\[1767]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_23\[1870] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_22\[1871] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_21\[1872] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_20\[1873] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_19\[1874] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_18\[1875] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_17\[1876] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_16\[1877] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_15\[1878] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_14\[1879] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_13\[1880] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_12\[1881] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_11\[1882] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_10\[1883] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_9\[1884] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_8\[1885] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_7\[1886] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_6\[1887] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_5\[1888] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_4\[1889] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_3\[1890] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_2\[1891] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_1\[1892] = \TFT_BackLight:PWMUDB:MODIN6_1\[1893]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODIN6_1\[1893] = \TFT_BackLight:PWMUDB:dith_count_1\[1747]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:a_0\[1894] = \TFT_BackLight:PWMUDB:MODIN6_0\[1895]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODIN6_0\[1895] = \TFT_BackLight:PWMUDB:dith_count_0\[1749]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[2027] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[2028] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:Net_61\[2037] = \UART_LOG:Net_9\[2036]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[2041] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[2042] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[2043] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[2044] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[2045] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[2046] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[2047] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[2048] = zero[6]
Removing Rhs of wire Net_3067[2055] = \UART_LOG:BUART:rx_interrupt_out\[2056]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[2060] = \UART_LOG:BUART:tx_bitclk_dp\[2096]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[2106] = \UART_LOG:BUART:tx_counter_dp\[2097]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[2107] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[2108] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[2109] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[2111] = \UART_LOG:BUART:tx_fifo_empty\[2074]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[2113] = \UART_LOG:BUART:tx_fifo_notfull\[2073]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[2173] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[2181] = \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[2192]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[2183] = \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[2193]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[2184] = \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[2209]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[2185] = \UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[2223]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[2186] = \UART_LOG:BUART:sRX:s23Poll:MODIN7_1\[2187]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN7_1\[2187] = \UART_LOG:BUART:pollcount_1\[2179]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[2188] = \UART_LOG:BUART:sRX:s23Poll:MODIN7_0\[2189]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN7_0\[2189] = \UART_LOG:BUART:pollcount_0\[2182]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2195] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2196] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[2197] = \UART_LOG:BUART:pollcount_1\[2179]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN8_1\[2198] = \UART_LOG:BUART:pollcount_1\[2179]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[2199] = \UART_LOG:BUART:pollcount_0\[2182]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN8_0\[2200] = \UART_LOG:BUART:pollcount_0\[2182]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[2201] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[2202] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[2203] = \UART_LOG:BUART:pollcount_1\[2179]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[2204] = \UART_LOG:BUART:pollcount_0\[2182]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[2205] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[2206] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[2211] = \UART_LOG:BUART:pollcount_1\[2179]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN9_1\[2212] = \UART_LOG:BUART:pollcount_1\[2179]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[2213] = \UART_LOG:BUART:pollcount_0\[2182]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN9_0\[2214] = \UART_LOG:BUART:pollcount_0\[2182]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[2215] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[2216] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[2217] = \UART_LOG:BUART:pollcount_1\[2179]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[2218] = \UART_LOG:BUART:pollcount_0\[2182]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[2219] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[2220] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[2227] = zero[6]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[2228] = \UART_LOG:BUART:rx_parity_error_status\[2229]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[2230] = \UART_LOG:BUART:rx_stop_bit_error\[2231]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_9\[2241] = \UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_0\[2290]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_10\[2245] = \UART_LOG:BUART:sRX:MODULE_10:g1:a0:xneq\[2312]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newa_6\[2246] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newa_5\[2247] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newa_4\[2248] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newa_3\[2249] = \UART_LOG:BUART:sRX:MODIN10_6\[2250]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN10_6\[2250] = \UART_LOG:BUART:rx_count_6\[2168]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newa_2\[2251] = \UART_LOG:BUART:sRX:MODIN10_5\[2252]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN10_5\[2252] = \UART_LOG:BUART:rx_count_5\[2169]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newa_1\[2253] = \UART_LOG:BUART:sRX:MODIN10_4\[2254]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN10_4\[2254] = \UART_LOG:BUART:rx_count_4\[2170]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newa_0\[2255] = \UART_LOG:BUART:sRX:MODIN10_3\[2256]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN10_3\[2256] = \UART_LOG:BUART:rx_count_3\[2171]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_6\[2257] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_5\[2258] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_4\[2259] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_3\[2260] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_2\[2261] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_1\[2262] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:newb_0\[2263] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:dataa_6\[2264] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:dataa_5\[2265] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:dataa_4\[2266] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:dataa_3\[2267] = \UART_LOG:BUART:rx_count_6\[2168]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:dataa_2\[2268] = \UART_LOG:BUART:rx_count_5\[2169]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:dataa_1\[2269] = \UART_LOG:BUART:rx_count_4\[2170]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:dataa_0\[2270] = \UART_LOG:BUART:rx_count_3\[2171]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:datab_6\[2271] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:datab_5\[2272] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:datab_4\[2273] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:datab_3\[2274] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:datab_2\[2275] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:datab_1\[2276] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_9:g2:a0:datab_0\[2277] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_10:g1:a0:newa_0\[2292] = \UART_LOG:BUART:rx_postpoll\[2127]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_10:g1:a0:newb_0\[2293] = \UART_LOG:BUART:rx_parity_bit\[2244]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_10:g1:a0:dataa_0\[2294] = \UART_LOG:BUART:rx_postpoll\[2127]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_10:g1:a0:datab_0\[2295] = \UART_LOG:BUART:rx_parity_bit\[2244]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[2296] = \UART_LOG:BUART:rx_postpoll\[2127]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[2297] = \UART_LOG:BUART:rx_parity_bit\[2244]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[2299] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[2300] = \UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[2298]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[2301] = \UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[2298]
Removing Lhs of wire tmpOE__Rx_1_net_0[2323] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[2328] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[2334] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[2335] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[2336] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[2339] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[2342] = \PWM_1:PWMUDB:cmp1\[89]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[2343] = \PWM_1:PWMUDB:cmp1_status\[90]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[2344] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[2346] = \PWM_1:PWMUDB:pwm_i\[189]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[2347] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[2348] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[2349] = \PWM_1:PWMUDB:status_2\[84]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[2350] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[2351] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[2352] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[2355] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[2358] = \PWM_2:PWMUDB:cmp1\[469]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[2359] = \PWM_2:PWMUDB:cmp1_status\[470]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[2360] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[2362] = \PWM_2:PWMUDB:pwm_i\[521]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[2363] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[2364] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:tc_i_reg\\D\[2365] = \PWM_2:PWMUDB:status_2\[464]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\D\[2366] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:prevCapture\\D\[2367] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:trig_last\\D\[2368] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\D\[2371] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:prevCompare1\\D\[2374] = \PWM_3:PWMUDB:cmp1\[801]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\D\[2375] = \PWM_3:PWMUDB:cmp1_status\[802]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\D\[2376] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_i_reg\\D\[2378] = \PWM_3:PWMUDB:pwm_i\[853]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i_reg\\D\[2379] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i_reg\\D\[2380] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:tc_i_reg\\D\[2381] = \PWM_3:PWMUDB:status_2\[796]
Removing Lhs of wire \ADC_Joy:AMuxHw_2_Decoder_old_id_5\\D\[2382] = \ADC_Joy:ch_addr_5\[1099]
Removing Lhs of wire \ADC_Joy:AMuxHw_2_Decoder_old_id_4\\D\[2383] = \ADC_Joy:ch_addr_4\[1101]
Removing Lhs of wire \ADC_Joy:AMuxHw_2_Decoder_old_id_3\\D\[2384] = \ADC_Joy:ch_addr_3\[1103]
Removing Lhs of wire \ADC_Joy:AMuxHw_2_Decoder_old_id_2\\D\[2385] = \ADC_Joy:ch_addr_2\[1105]
Removing Lhs of wire \ADC_Joy:AMuxHw_2_Decoder_old_id_1\\D\[2386] = \ADC_Joy:ch_addr_1\[1107]
Removing Lhs of wire \ADC_Joy:AMuxHw_2_Decoder_old_id_0\\D\[2387] = \ADC_Joy:ch_addr_0\[1109]
Removing Lhs of wire \ADC_Joy:bSAR_SEQ:nrq_edge_detect_reg\\D\[2452] = \ADC_Joy:bSAR_SEQ:nrq_edge_detect\[1317]
Removing Lhs of wire \ADC_Joy:bSAR_SEQ:nrq_reg\\D\[2454] = \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\[1314]
Removing Lhs of wire \TFT_SPI:BSPIM:so_send_reg\\D\[2455] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_reg\\D\[2462] = \TFT_SPI:BSPIM:mosi_pre_reg\[1589]
Removing Lhs of wire \TFT_SPI:BSPIM:dpcounter_one_reg\\D\[2464] = \TFT_SPI:BSPIM:load_rx_data\[1565]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_from_dp_reg\\D\[2465] = \TFT_SPI:BSPIM:mosi_from_dp\[1579]
Removing Lhs of wire \TFT_BackLight:PWMUDB:min_kill_reg\\D\[2469] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:prevCapture\\D\[2470] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:trig_last\\D\[2471] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ltch_kill_reg\\D\[2474] = tmpOE__led_red_rgb_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:prevCompare1\\D\[2477] = \TFT_BackLight:PWMUDB:cmp1\[1767]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp1_status_reg\\D\[2478] = \TFT_BackLight:PWMUDB:cmp1_status\[1768]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status_reg\\D\[2479] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm_i_reg\\D\[2481] = \TFT_BackLight:PWMUDB:pwm_i\[1819]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm1_i_reg\\D\[2482] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm2_i_reg\\D\[2483] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:tc_i_reg\\D\[2484] = \TFT_BackLight:PWMUDB:status_2\[1762]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[2485] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[2500] = \UART_LOG:BUART:rx_bitclk_pre\[2162]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[2509] = \UART_LOG:BUART:rx_parity_error_pre\[2239]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[2510] = zero[6]

------------------------------------------------------
Aliased 0 equations, 585 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__led_red_rgb_net_0' (cost = 0):
tmpOE__led_red_rgb_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:cmp1\' (cost = 0):
\PWM_3:PWMUDB:cmp1\ <= (\PWM_3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC_Joy:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\));

Note:  Expanding virtual equation for '\TFT_SPI:BSPIM:load_rx_data\' (cost = 1):
\TFT_SPI:BSPIM:load_rx_data\ <= ((not \TFT_SPI:BSPIM:count_4\ and not \TFT_SPI:BSPIM:count_3\ and not \TFT_SPI:BSPIM:count_2\ and not \TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:cmp1\' (cost = 0):
\TFT_BackLight:PWMUDB:cmp1\ <= (\TFT_BackLight:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\TFT_BackLight:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \TFT_BackLight:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\TFT_BackLight:PWMUDB:dith_count_1\ and \TFT_BackLight:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_3:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\ADC_Joy:MODULE_1:g1:a0:xeq\' (cost = 64):
\ADC_Joy:MODULE_1:g1:a0:xeq\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\));

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \TFT_BackLight:PWMUDB:dith_count_0\ and \TFT_BackLight:PWMUDB:dith_count_1\)
	OR (not \TFT_BackLight:PWMUDB:dith_count_1\ and \TFT_BackLight:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \ADC_Joy:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC_Joy:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and not \ADC_Joy:ch_addr_0\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and not \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and not \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and not \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and not \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (not \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and not \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\)
	OR (\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ and \ADC_Joy:ch_addr_5\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ and \ADC_Joy:ch_addr_4\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ and \ADC_Joy:ch_addr_3\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ and \ADC_Joy:ch_addr_2\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ and \ADC_Joy:ch_addr_1\ and \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ and \ADC_Joy:ch_addr_0\));

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_3064 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_3064 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_3064 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_3064 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_3064 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 150 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_capture\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[107] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[368] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[378] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[388] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[487] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[700] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[710] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[720] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_capture\[819] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1032] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1042] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1052] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_capture\[1785] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1998] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[2008] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[2018] = zero[6]
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[2126] = \UART_LOG:BUART:rx_bitclk\[2174]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[2225] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[2234] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[2337] = \PWM_1:PWMUDB:control_7\[29]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[2345] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[2353] = \PWM_2:PWMUDB:control_7\[409]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[2361] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\D\[2369] = \PWM_3:PWMUDB:control_7\[741]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\D\[2377] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:runmode_enable\\D\[2472] = \TFT_BackLight:PWMUDB:control_7\[1707]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill_reg\\D\[2480] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[2492] = \UART_LOG:BUART:tx_ctrl_mark_last\[2117]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[2504] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[2505] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[2507] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[2508] = \UART_LOG:BUART:rx_markspace_pre\[2238]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[2513] = \UART_LOG:BUART:rx_parity_bit\[2244]

------------------------------------------------------
Aliased 0 equations, 33 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_3064 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_3064 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\setUpEnv.cyprj" -dcpsoc3 setUpEnv.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.573ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 07 March 2025 12:05:04
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\schmi\OneDrive\Dokumente\PSoC Creator\JsonParserLAB3\holidayProject\setUpEnv.cydsn\setUpEnv.cyprj -d CY8C5868LTI-LP039 setUpEnv.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \ADC_Joy:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ADC_Joy:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC_Joy:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ADC_Joy:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \ADC_Joy:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ADC_Joy:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC_Joy:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ADC_Joy:MODULE_1:g1:a0:gx:u0:gt_2\
    Removed wire end \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \TFT_BackLight:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
Assigning clock ADC_Joy_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'clk'. Fanout=3, Signal=Net_149
    Digital Clock 1: Automatic-assigning  clock 'TFT_SPI_IntClock'. Fanout=1, Signal=\TFT_SPI:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'clk1'. Fanout=1, Signal=Net_3045
    Digital Clock 3: Automatic-assigning  clock 'ADC_Joy_IntClock'. Fanout=73, Signal=\ADC_Joy:clock\
    Digital Clock 4: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk, EnableOut: Constant 1
    UDB Clk/Enable \ADC_Joy:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: ADC_Joy_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \ADC_Joy:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: ADC_Joy_IntClock, EnableOut: \ADC_Joy:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \ADC_Joy:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: ADC_Joy_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC_Joy_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \TFT_SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: TFT_SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: TFT_SPI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \TFT_BackLight:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = led_red_rgb(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_red_rgb(0)__PA ,
            pin_input => Net_2590 ,
            pad => led_red_rgb(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_blue_rgb(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_blue_rgb(0)__PA ,
            pin_input => Net_2626 ,
            pad => led_blue_rgb(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_green_rgb(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_green_rgb(0)__PA ,
            pin_input => Net_1986 ,
            pad => led_green_rgb(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_R(0)__PA ,
            pad => led_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_Y(0)__PA ,
            pad => led_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_G(0)__PA ,
            pad => led_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = joystick_horizontal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => joystick_horizontal(0)__PA ,
            analog_term => Net_2690 ,
            pad => joystick_horizontal(0)_PAD ,
            pin_input => \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = joystick_vertical(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => joystick_vertical(0)__PA ,
            analog_term => Net_2826 ,
            pad => joystick_vertical(0)_PAD ,
            pin_input => \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = joystick_button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => joystick_button(0)__PA ,
            analog_term => Net_2835 ,
            pad => joystick_button(0)_PAD ,
            pin_input => \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\ );
        Properties:
        {
        }

    Pin : Name = SEG_1_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEG_1_A(0)__PA ,
            pin_input => Net_2983 ,
            pad => SEG_1_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEG_1_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEG_1_B(0)__PA ,
            pin_input => Net_2946 ,
            pad => SEG_1_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEG_1_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEG_1_C(0)__PA ,
            pin_input => Net_2947 ,
            pad => SEG_1_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEG_1_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEG_1_D(0)__PA ,
            pin_input => Net_2948 ,
            pad => SEG_1_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEG_1_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEG_1_E(0)__PA ,
            pin_input => Net_2949 ,
            pad => SEG_1_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEG_1_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEG_1_F(0)__PA ,
            pin_input => Net_2950 ,
            pad => SEG_1_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEG_1_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEG_1_G(0)__PA ,
            pin_input => Net_2951 ,
            pad => SEG_1_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEG_1_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEG_1_DP(0)__PA ,
            pin_input => Net_2952 ,
            pad => SEG_1_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_SELECT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_SELECT(0)__PA ,
            pad => SEVEN_SELECT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1(0)__PA ,
            fb => Net_2984 ,
            pad => Button_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_2(0)__PA ,
            fb => Net_2985 ,
            pad => Button_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_3(0)__PA ,
            fb => Net_2987 ,
            pad => Button_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_4(0)__PA ,
            fb => Net_2988 ,
            pad => Button_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_SDA(0)__PA ,
            pin_input => Net_3013 ,
            pad => TFT_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_SCL(0)__PA ,
            pin_input => Net_2992 ,
            pad => TFT_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_CS(0)__PA ,
            pad => TFT_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_DC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_DC(0)__PA ,
            pad => TFT_DC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_LED(0)__PA ,
            pin_input => Net_3052 ,
            pad => TFT_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_RES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_RES(0)__PA ,
            pad => TFT_RES(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_3064 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_3068 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * !\ADC_Joy:ch_addr_5\
            + \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * !\ADC_Joy:ch_addr_4\
            + \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * !\ADC_Joy:ch_addr_3\
            + \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * !\ADC_Joy:ch_addr_2\
            + !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * \ADC_Joy:ch_addr_1\
            + \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * !\ADC_Joy:ch_addr_1\
            + !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\ * \ADC_Joy:ch_addr_0\
            + \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ * !\ADC_Joy:ch_addr_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * \ADC_Joy:ch_addr_5\
            + !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * \ADC_Joy:ch_addr_4\
            + !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * \ADC_Joy:ch_addr_3\
            + !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * \ADC_Joy:ch_addr_2\
            + \ADC_Joy:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC_Joy:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2942 * !\ADC_Joy:bSAR_SEQ:load_period\
        );
        Output = \ADC_Joy:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=Net_2986, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2984 * !Net_2985 * !Net_2987 * !Net_2988
        );
        Output = Net_2986 (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=Net_3013, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !Net_3027 * 
              \TFT_SPI:BSPIM:mosi_hs_reg\
            + \TFT_SPI:BSPIM:state_1\ * !Net_3027 * 
              \TFT_SPI:BSPIM:mosi_hs_reg\
            + !\TFT_SPI:BSPIM:state_0\ * !Net_3027 * 
              \TFT_SPI:BSPIM:mosi_hs_reg\
        );
        Output = Net_3013 (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\TFT_BackLight:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:tc_i\
        );
        Output = \TFT_BackLight:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_3068, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_3068 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_3064 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2590, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_2590 (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2626, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_2626 (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1986, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_1986 (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_5\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_4\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_3\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_2\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_1\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_2941, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: PosEdge(\ADC_Joy:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\ADC_Joy:bSAR_SEQ:nrq_reg\
        );
        Output = Net_2941 (fanout=3)

    MacroCell: Name=\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_2941
            + \ADC_Joy:Net_3935\
        );
        Output = \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\ADC_Joy:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: PosEdge(\ADC_Joy:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC_Joy:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * \TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:tx_status_1\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=Net_3027, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * !Net_3027
            + \TFT_SPI:BSPIM:state_1\ * !Net_3027
        );
        Output = Net_3027 (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp_reg\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:mosi_hs_reg\
            + !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_hs_reg\
        );
        Output = \TFT_SPI:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\TFT_SPI:BSPIM:mosi_pre_reg_split\ * 
              !\TFT_SPI:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \TFT_SPI:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = \TFT_SPI:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * \TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_2992, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * Net_2992
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\
        );
        Output = Net_2992 (fanout=2)

    MacroCell: Name=\TFT_BackLight:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3045) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:control_7\
        );
        Output = \TFT_BackLight:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\TFT_BackLight:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3045) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\TFT_BackLight:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3045) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_BackLight:PWMUDB:prevCompare1\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3052, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3045) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = Net_3052 (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_pre_reg\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_3064
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_3064 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_3064 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_3064
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_3064 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_3064 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\TFT_SPI:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\ * 
              \TFT_SPI:BSPIM:count_4\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\ * 
              \TFT_SPI:BSPIM:count_3\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\ * 
              \TFT_SPI:BSPIM:count_2\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\ * 
              \TFT_SPI:BSPIM:count_1\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\ * 
              !\TFT_SPI:BSPIM:count_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_pre_reg\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:mosi_pre_reg\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * 
              \TFT_SPI:BSPIM:mosi_from_dp\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_3064
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3064
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_149 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_149 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_149 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_3:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_149 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
            cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
            cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
            f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
            so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_3045 ,
            cs_addr_2 => \TFT_BackLight:PWMUDB:tc_i\ ,
            cs_addr_1 => \TFT_BackLight:PWMUDB:runmode_enable\ ,
            cl0_comb => \TFT_BackLight:PWMUDB:cmp1_less\ ,
            z0_comb => \TFT_BackLight:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \TFT_BackLight:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC_Joy:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \ADC_Joy:clock\ ,
            status_0 => Net_2941 ,
            clk_en => \ADC_Joy:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC_Joy:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_149 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_149 ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:status_2\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_149 ,
            status_3 => \PWM_3:PWMUDB:status_3\ ,
            status_2 => \PWM_3:PWMUDB:status_2\ ,
            status_0 => \PWM_3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
            status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
            status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
            status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
            status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
            status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
            status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_BackLight:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_3045 ,
            status_3 => \TFT_BackLight:PWMUDB:status_3\ ,
            status_2 => \TFT_BackLight:PWMUDB:status_2\ ,
            status_0 => \TFT_BackLight:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ ,
            interrupt => Net_3067 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\ADC_Joy:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \ADC_Joy:nrq\ ,
            out => \ADC_Joy:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_149 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_149 ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_149 ,
            control_7 => \PWM_3:PWMUDB:control_7\ ,
            control_6 => \PWM_3:PWMUDB:control_6\ ,
            control_5 => \PWM_3:PWMUDB:control_5\ ,
            control_4 => \PWM_3:PWMUDB:control_4\ ,
            control_3 => \PWM_3:PWMUDB:control_3\ ,
            control_2 => \PWM_3:PWMUDB:control_2\ ,
            control_1 => \PWM_3:PWMUDB:control_1\ ,
            control_0 => \PWM_3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ADC_Joy:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \ADC_Joy:clock\ ,
            control_7 => \ADC_Joy:bSAR_SEQ:control_7\ ,
            control_6 => \ADC_Joy:bSAR_SEQ:control_6\ ,
            control_5 => \ADC_Joy:bSAR_SEQ:control_5\ ,
            control_4 => \ADC_Joy:bSAR_SEQ:control_4\ ,
            control_3 => \ADC_Joy:bSAR_SEQ:control_3\ ,
            control_2 => \ADC_Joy:bSAR_SEQ:control_2\ ,
            control_1 => \ADC_Joy:bSAR_SEQ:load_period\ ,
            control_0 => \ADC_Joy:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SEVEN_CONTROL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_2983 ,
            control_6 => Net_2946 ,
            control_5 => Net_2947 ,
            control_4 => Net_2948 ,
            control_3 => Net_2949 ,
            control_2 => Net_2950 ,
            control_1 => Net_2951 ,
            control_0 => Net_2952 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\TFT_BackLight:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3045 ,
            control_7 => \TFT_BackLight:PWMUDB:control_7\ ,
            control_6 => \TFT_BackLight:PWMUDB:control_6\ ,
            control_5 => \TFT_BackLight:PWMUDB:control_5\ ,
            control_4 => \TFT_BackLight:PWMUDB:control_4\ ,
            control_3 => \TFT_BackLight:PWMUDB:control_3\ ,
            control_2 => \TFT_BackLight:PWMUDB:control_2\ ,
            control_1 => \TFT_BackLight:PWMUDB:control_1\ ,
            control_0 => \TFT_BackLight:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\ADC_Joy:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \ADC_Joy:clock\ ,
            load => \ADC_Joy:bSAR_SEQ:load_period\ ,
            enable => \ADC_Joy:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC_Joy:bSAR_SEQ:count_6\ ,
            count_5 => \ADC_Joy:ch_addr_5\ ,
            count_4 => \ADC_Joy:ch_addr_4\ ,
            count_3 => \ADC_Joy:ch_addr_3\ ,
            count_2 => \ADC_Joy:ch_addr_2\ ,
            count_1 => \ADC_Joy:ch_addr_1\ ,
            count_0 => \ADC_Joy:ch_addr_0\ ,
            tc => \ADC_Joy:bSAR_SEQ:cnt_tc\ ,
            clk_en => \ADC_Joy:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC_Joy:bSAR_SEQ:enable\)

    count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            enable => \TFT_SPI:BSPIM:cnt_enable\ ,
            count_6 => \TFT_SPI:BSPIM:count_6\ ,
            count_5 => \TFT_SPI:BSPIM:count_5\ ,
            count_4 => \TFT_SPI:BSPIM:count_4\ ,
            count_3 => \TFT_SPI:BSPIM:count_3\ ,
            count_2 => \TFT_SPI:BSPIM:count_2\ ,
            count_1 => \TFT_SPI:BSPIM:count_1\ ,
            count_0 => \TFT_SPI:BSPIM:count_0\ ,
            tc => \TFT_SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ADC_Joy:TempBuf\
        PORT MAP (
            dmareq => \ADC_Joy:Net_3830\ ,
            termin => zero ,
            termout => \ADC_Joy:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC_Joy:FinalBuf\
        PORT MAP (
            dmareq => \ADC_Joy:Net_3698\ ,
            termin => zero ,
            termout => \ADC_Joy:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_Joy:IRQ\
        PORT MAP (
            interrupt => Net_2941 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_2986 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_log_rx
        PORT MAP (
            interrupt => Net_3067 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   30 :   18 :   48 : 62.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  139 :   53 :  192 : 72.40 %
  Unique P-terms              :  200 :  184 :  384 : 52.08 %
  Total P-terms               :  215 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :   13 :   11 :   24 : 54.17 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.238ms
Tech Mapping phase: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_2890" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2920" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2899" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2900" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2923" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2903" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2904" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2939" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2907" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2908" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2940" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2850" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2851" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2910" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2854" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2855" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2911" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2858" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2859" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2912" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2862" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2863" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2913" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2866" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2867" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2914" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2871" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2872" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2915" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2875" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2876" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2916" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2879" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2880" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2917" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2883" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2884" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2918" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2887" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2888" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2919" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2892" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2894" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2921" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2897" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2922" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2924" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2925" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2926" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2927" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2928" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2929" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2930" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2931" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2932" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2933" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2934" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2935" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2936" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2937" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2938" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : Button_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Button_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Button_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Button_4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEG_1_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEG_1_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEG_1_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEG_1_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEG_1_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEG_1_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEG_1_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEG_1_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : TFT_CS(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : TFT_DC(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : TFT_LED(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : TFT_RES(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : TFT_SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : TFT_SDA(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : joystick_button(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : joystick_horizontal(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : joystick_vertical(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : led_G(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : led_R(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : led_Y(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : led_blue_rgb(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : led_green_rgb(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : led_red_rgb(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_Joy:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_Joy:SAR:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 48% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : Button_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Button_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Button_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Button_4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEG_1_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEG_1_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEG_1_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEG_1_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEG_1_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEG_1_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEG_1_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEG_1_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : TFT_CS(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : TFT_DC(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : TFT_LED(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : TFT_RES(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : TFT_SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : TFT_SDA(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : joystick_button(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : joystick_horizontal(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : joystick_vertical(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : led_G(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : led_R(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : led_Y(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : led_blue_rgb(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : led_green_rgb(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : led_red_rgb(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_Joy:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_Joy:SAR:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 1s.311ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_Joy:Net_2803\ {
    sar_0_vplus
  }
  Net: Net_2690 {
    p0_0
  }
  Net: Net_2826 {
    p0_1
  }
  Net: Net_2835 {
    p0_2
  }
  Net: Net_2890 {
  }
  Net: Net_2920 {
  }
  Net: Net_2899 {
  }
  Net: Net_2900 {
  }
  Net: Net_2923 {
  }
  Net: Net_2903 {
  }
  Net: Net_2904 {
  }
  Net: Net_2939 {
  }
  Net: Net_2907 {
  }
  Net: Net_2908 {
  }
  Net: Net_2940 {
  }
  Net: Net_2850 {
  }
  Net: Net_2851 {
  }
  Net: Net_2910 {
  }
  Net: Net_2854 {
  }
  Net: Net_2855 {
  }
  Net: Net_2911 {
  }
  Net: Net_2858 {
  }
  Net: Net_2859 {
  }
  Net: Net_2912 {
  }
  Net: Net_2862 {
  }
  Net: Net_2863 {
  }
  Net: Net_2913 {
  }
  Net: Net_2866 {
  }
  Net: Net_2867 {
  }
  Net: Net_2914 {
  }
  Net: Net_2871 {
  }
  Net: Net_2872 {
  }
  Net: Net_2915 {
  }
  Net: Net_2875 {
  }
  Net: Net_2876 {
  }
  Net: Net_2916 {
  }
  Net: Net_2879 {
  }
  Net: Net_2880 {
  }
  Net: Net_2917 {
  }
  Net: Net_2883 {
  }
  Net: Net_2884 {
  }
  Net: Net_2918 {
  }
  Net: Net_2887 {
  }
  Net: Net_2888 {
  }
  Net: Net_2919 {
  }
  Net: Net_2892 {
  }
  Net: Net_2894 {
  }
  Net: Net_2921 {
  }
  Net: Net_2897 {
  }
  Net: Net_2922 {
  }
  Net: Net_2924 {
  }
  Net: Net_2925 {
  }
  Net: Net_2926 {
  }
  Net: Net_2927 {
  }
  Net: Net_2928 {
  }
  Net: Net_2929 {
  }
  Net: Net_2930 {
  }
  Net: Net_2931 {
  }
  Net: Net_2932 {
  }
  Net: Net_2933 {
  }
  Net: Net_2934 {
  }
  Net: Net_2935 {
  }
  Net: Net_2936 {
  }
  Net: Net_2937 {
  }
  Net: Net_2938 {
  }
  Net: \ADC_Joy:SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_Joy:SAR:Net_209\ {
  }
  Net: \ADC_Joy:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: AmuxNet::\ADC_Joy:AMuxHw_2\ {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_p0_1
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p0_2
    agl4_x_sar_0_vplus
    agl4
    agl4_x_p0_0
    p0_1
    p0_2
    p0_0
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC_Joy:SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_Joy:SAR:Net_126\
  sar_0_vminus                                     -> \ADC_Joy:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_Joy:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_Joy:SAR:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_Joy:SAR:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_Joy:SAR:Net_235\
  sar_0_vref                                       -> \ADC_Joy:SAR:Net_235\
  sar_0_vplus                                      -> \ADC_Joy:Net_2803\
  p0_0                                             -> Net_2690
  p0_1                                             -> Net_2826
  p0_2                                             -> Net_2835
  agl5_x_sar_0_vplus                               -> AmuxNet::\ADC_Joy:AMuxHw_2\
  agl5                                             -> AmuxNet::\ADC_Joy:AMuxHw_2\
  agl5_x_p0_1                                      -> AmuxNet::\ADC_Joy:AMuxHw_2\
  agl6_x_sar_0_vplus                               -> AmuxNet::\ADC_Joy:AMuxHw_2\
  agl6                                             -> AmuxNet::\ADC_Joy:AMuxHw_2\
  agl6_x_p0_2                                      -> AmuxNet::\ADC_Joy:AMuxHw_2\
  agl4_x_sar_0_vplus                               -> AmuxNet::\ADC_Joy:AMuxHw_2\
  agl4                                             -> AmuxNet::\ADC_Joy:AMuxHw_2\
  agl4_x_p0_0                                      -> AmuxNet::\ADC_Joy:AMuxHw_2\
}
Mux Info {
  Mux: \ADC_Joy:AMuxHw_2\ {
     Mouth: \ADC_Joy:Net_2803\
     Guts:  AmuxNet::\ADC_Joy:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2690
      Outer: agl4_x_p0_0
      Inner: agl4_x_sar_0_vplus
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_2826
      Outer: agl5_x_p0_1
      Inner: agl5_x_sar_0_vplus
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_2835
      Outer: agl6_x_p0_2
      Inner: agl6_x_sar_0_vplus
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_2890
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   Net_2920
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_2899
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_2900
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_2923
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_2903
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_2904
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_2939
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_2907
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_2908
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_2940
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_2850
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_2851
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_2910
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_2854
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_2855
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_2911
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_2858
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_2859
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_2912
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_2862
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_2863
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_2913
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_2866
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_2867
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_2914
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_2871
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_2872
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_2915
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_2875
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_2876
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_2916
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_2879
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_2880
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_2917
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_2883
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_2884
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_2918
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_2887
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_2888
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_2919
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_2892
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_2894
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_2921
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_2897
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_2922
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_2924
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_2925
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_2926
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_2927
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_2928
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_2929
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_2930
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_2931
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_2932
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_2933
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_2934
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_2935
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_2936
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_2937
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_2938
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.129ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   43 :    5 :   48 :  89.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.00
                   Pterms :            4.86
               Macrocells :            3.23
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.096ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      12.09 :       6.32
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_3\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_4\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SEVEN_CONTROL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_2983 ,
        control_6 => Net_2946 ,
        control_5 => Net_2947 ,
        control_4 => Net_2948 ,
        control_3 => Net_2949 ,
        control_2 => Net_2950 ,
        control_1 => Net_2951 ,
        control_0 => Net_2952 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_2941
            + \ADC_Joy:Net_3935\
        );
        Output = \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2941, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: PosEdge(\ADC_Joy:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\ADC_Joy:bSAR_SEQ:nrq_reg\
        );
        Output = Net_2941 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: PosEdge(\ADC_Joy:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC_Joy:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\ADC_Joy:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \ADC_Joy:clock\ ,
        control_7 => \ADC_Joy:bSAR_SEQ:control_7\ ,
        control_6 => \ADC_Joy:bSAR_SEQ:control_6\ ,
        control_5 => \ADC_Joy:bSAR_SEQ:control_5\ ,
        control_4 => \ADC_Joy:bSAR_SEQ:control_4\ ,
        control_3 => \ADC_Joy:bSAR_SEQ:control_3\ ,
        control_2 => \ADC_Joy:bSAR_SEQ:control_2\ ,
        control_1 => \ADC_Joy:bSAR_SEQ:load_period\ ,
        control_0 => \ADC_Joy:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_2\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =\ADC_Joy:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \ADC_Joy:nrq\ ,
        out => \ADC_Joy:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp_reg\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:mosi_hs_reg\
            + !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_hs_reg\
        );
        Output = \TFT_SPI:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_3064 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_3064 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_3064 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_3064
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_3064 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * !\ADC_Joy:ch_addr_5\
            + \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * !\ADC_Joy:ch_addr_4\
            + \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * !\ADC_Joy:ch_addr_3\
            + \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * !\ADC_Joy:ch_addr_2\
            + !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * \ADC_Joy:ch_addr_1\
            + \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * !\ADC_Joy:ch_addr_1\
            + !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\ * \ADC_Joy:ch_addr_0\
            + \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ * !\ADC_Joy:ch_addr_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_3064
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3064
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_3064
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_149 ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:status_2\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_3013, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !Net_3027 * 
              \TFT_SPI:BSPIM:mosi_hs_reg\
            + \TFT_SPI:BSPIM:state_1\ * !Net_3027 * 
              \TFT_SPI:BSPIM:mosi_hs_reg\
            + !\TFT_SPI:BSPIM:state_0\ * !Net_3027 * 
              \TFT_SPI:BSPIM:mosi_hs_reg\
        );
        Output = Net_3013 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2992, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * Net_2992
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\
        );
        Output = Net_2992 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\ADC_Joy:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \ADC_Joy:clock\ ,
        status_0 => Net_2941 ,
        clk_en => \ADC_Joy:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC_Joy:bSAR_SEQ:enable\)

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\ * 
              \TFT_SPI:BSPIM:count_4\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\ * 
              \TFT_SPI:BSPIM:count_3\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\ * 
              \TFT_SPI:BSPIM:count_2\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\ * 
              \TFT_SPI:BSPIM:count_1\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_from_dp\ * 
              !\TFT_SPI:BSPIM:count_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:mosi_pre_reg\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:mosi_pre_reg\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * 
              \TFT_SPI:BSPIM:mosi_from_dp\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:tx_status_1\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * \TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_149 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_149 ,
        control_7 => \PWM_3:PWMUDB:control_7\ ,
        control_6 => \PWM_3:PWMUDB:control_6\ ,
        control_5 => \PWM_3:PWMUDB:control_5\ ,
        control_4 => \PWM_3:PWMUDB:control_4\ ,
        control_3 => \PWM_3:PWMUDB:control_3\ ,
        control_2 => \PWM_3:PWMUDB:control_2\ ,
        control_1 => \PWM_3:PWMUDB:control_1\ ,
        control_0 => \PWM_3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * \TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_pre_reg\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\TFT_SPI:BSPIM:mosi_pre_reg_split\ * 
              !\TFT_SPI:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \TFT_SPI:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFT_SPI:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = \TFT_SPI:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
        status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
        status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
        status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
        status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * \ADC_Joy:ch_addr_5\
            + !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * \ADC_Joy:ch_addr_4\
            + !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * \ADC_Joy:ch_addr_3\
            + !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * \ADC_Joy:ch_addr_2\
            + \ADC_Joy:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_3064 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ ,
        interrupt => Net_3067 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_1\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3068, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_3068 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\ADC_Joy:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \ADC_Joy:clock\ ,
        load => \ADC_Joy:bSAR_SEQ:load_period\ ,
        enable => \ADC_Joy:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC_Joy:bSAR_SEQ:count_6\ ,
        count_5 => \ADC_Joy:ch_addr_5\ ,
        count_4 => \ADC_Joy:ch_addr_4\ ,
        count_3 => \ADC_Joy:ch_addr_3\ ,
        count_2 => \ADC_Joy:ch_addr_2\ ,
        count_1 => \ADC_Joy:ch_addr_1\ ,
        count_0 => \ADC_Joy:ch_addr_0\ ,
        tc => \ADC_Joy:bSAR_SEQ:cnt_tc\ ,
        clk_en => \ADC_Joy:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC_Joy:bSAR_SEQ:enable\)

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2942 * !\ADC_Joy:bSAR_SEQ:load_period\
        );
        Output = \ADC_Joy:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_3:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_149 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        enable => \TFT_SPI:BSPIM:cnt_enable\ ,
        count_6 => \TFT_SPI:BSPIM:count_6\ ,
        count_5 => \TFT_SPI:BSPIM:count_5\ ,
        count_4 => \TFT_SPI:BSPIM:count_4\ ,
        count_3 => \TFT_SPI:BSPIM:count_3\ ,
        count_2 => \TFT_SPI:BSPIM:count_2\ ,
        count_1 => \TFT_SPI:BSPIM:count_1\ ,
        count_0 => \TFT_SPI:BSPIM:count_0\ ,
        tc => \TFT_SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2590, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_2590 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_149 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_149 ,
        status_3 => \PWM_3:PWMUDB:status_3\ ,
        status_2 => \PWM_3:PWMUDB:status_2\ ,
        status_0 => \PWM_3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_149 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1986, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_1986 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2626, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_2626 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
        cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
        cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
        f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
        so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_149 ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:ch_addr_5\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_3045 ,
        cs_addr_2 => \TFT_BackLight:PWMUDB:tc_i\ ,
        cs_addr_1 => \TFT_BackLight:PWMUDB:runmode_enable\ ,
        cl0_comb => \TFT_BackLight:PWMUDB:cmp1_less\ ,
        z0_comb => \TFT_BackLight:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \TFT_BackLight:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\TFT_BackLight:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:tc_i\
        );
        Output = \TFT_BackLight:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\TFT_BackLight:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3045) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:control_7\
        );
        Output = \TFT_BackLight:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3052, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3045) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = Net_3052 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFT_BackLight:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3045) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TFT_BackLight:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3045) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_BackLight:PWMUDB:prevCompare1\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
        status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
        status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_149 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_149 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2986, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2984 * !Net_2985 * !Net_2987 * !Net_2988
        );
        Output = Net_2986 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3027, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * !Net_3027
            + \TFT_SPI:BSPIM:state_1\ * !Net_3027
        );
        Output = Net_3027 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_Joy:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Joy:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_Joy:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_Joy:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\TFT_BackLight:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_3045 ,
        status_3 => \TFT_BackLight:PWMUDB:status_3\ ,
        status_2 => \TFT_BackLight:PWMUDB:status_2\ ,
        status_0 => \TFT_BackLight:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\TFT_BackLight:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3045 ,
        control_7 => \TFT_BackLight:PWMUDB:control_7\ ,
        control_6 => \TFT_BackLight:PWMUDB:control_6\ ,
        control_5 => \TFT_BackLight:PWMUDB:control_5\ ,
        control_4 => \TFT_BackLight:PWMUDB:control_4\ ,
        control_3 => \TFT_BackLight:PWMUDB:control_3\ ,
        control_2 => \TFT_BackLight:PWMUDB:control_2\ ,
        control_1 => \TFT_BackLight:PWMUDB:control_1\ ,
        control_0 => \TFT_BackLight:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_Joy:IRQ\
        PORT MAP (
            interrupt => Net_2941 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_2986 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_log_rx
        PORT MAP (
            interrupt => Net_3067 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\ADC_Joy:FinalBuf\
        PORT MAP (
            dmareq => \ADC_Joy:Net_3698\ ,
            termin => zero ,
            termout => \ADC_Joy:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\ADC_Joy:TempBuf\
        PORT MAP (
            dmareq => \ADC_Joy:Net_3830\ ,
            termin => zero ,
            termout => \ADC_Joy:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = joystick_horizontal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => joystick_horizontal(0)__PA ,
        analog_term => Net_2690 ,
        pad => joystick_horizontal(0)_PAD ,
        pin_input => \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = joystick_vertical(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => joystick_vertical(0)__PA ,
        analog_term => Net_2826 ,
        pad => joystick_vertical(0)_PAD ,
        pin_input => \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = joystick_button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => joystick_button(0)__PA ,
        analog_term => Net_2835 ,
        pad => joystick_button(0)_PAD ,
        pin_input => \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Button_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1(0)__PA ,
        fb => Net_2984 ,
        pad => Button_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_2(0)__PA ,
        fb => Net_2985 ,
        pad => Button_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Button_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_3(0)__PA ,
        fb => Net_2987 ,
        pad => Button_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = led_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_R(0)__PA ,
        pad => led_R(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = led_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_G(0)__PA ,
        pad => led_G(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = SEG_1_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEG_1_DP(0)__PA ,
        pin_input => Net_2952 ,
        pad => SEG_1_DP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SEG_1_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEG_1_G(0)__PA ,
        pin_input => Net_2951 ,
        pad => SEG_1_G(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SEG_1_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEG_1_F(0)__PA ,
        pin_input => Net_2950 ,
        pad => SEG_1_F(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SEG_1_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEG_1_E(0)__PA ,
        pin_input => Net_2949 ,
        pad => SEG_1_E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SEG_1_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEG_1_D(0)__PA ,
        pin_input => Net_2948 ,
        pad => SEG_1_D(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEG_1_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEG_1_C(0)__PA ,
        pin_input => Net_2947 ,
        pad => SEG_1_C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SEG_1_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEG_1_B(0)__PA ,
        pin_input => Net_2946 ,
        pad => SEG_1_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SEG_1_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEG_1_A(0)__PA ,
        pin_input => Net_2983 ,
        pad => SEG_1_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = led_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_Y(0)__PA ,
        pad => led_Y(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = led_blue_rgb(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_blue_rgb(0)__PA ,
        pin_input => Net_2626 ,
        pad => led_blue_rgb(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = led_green_rgb(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_green_rgb(0)__PA ,
        pin_input => Net_1986 ,
        pad => led_green_rgb(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = led_red_rgb(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_red_rgb(0)__PA ,
        pin_input => Net_2590 ,
        pad => led_red_rgb(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = Button_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_4(0)__PA ,
        fb => Net_2988 ,
        pad => Button_4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TFT_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_CS(0)__PA ,
        pad => TFT_CS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TFT_RES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_RES(0)__PA ,
        pad => TFT_RES(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_SELECT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_SELECT(0)__PA ,
        pad => SEVEN_SELECT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = TFT_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_LED(0)__PA ,
        pin_input => Net_3052 ,
        pad => TFT_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TFT_DC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_DC(0)__PA ,
        pad => TFT_DC(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TFT_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_SCL(0)__PA ,
        pin_input => Net_2992 ,
        pad => TFT_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TFT_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_SDA(0)__PA ,
        pin_input => Net_3013 ,
        pad => TFT_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_3064 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_3068 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_149 ,
            dclk_0 => Net_149_local ,
            dclk_glb_1 => \TFT_SPI:Net_276\ ,
            dclk_1 => \TFT_SPI:Net_276_local\ ,
            dclk_glb_2 => Net_3045 ,
            dclk_2 => Net_3045_local ,
            dclk_glb_3 => \ADC_Joy:clock\ ,
            dclk_3 => \ADC_Joy:clock_local\ ,
            dclk_glb_4 => \UART_LOG:Net_9\ ,
            dclk_4 => \UART_LOG:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_Joy:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_Joy:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_Joy:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC_Joy:Net_2803\ ,
            vminus => \ADC_Joy:SAR:Net_126\ ,
            ext_pin => \ADC_Joy:SAR:Net_209\ ,
            vrefhi_out => \ADC_Joy:SAR:Net_126\ ,
            vref => \ADC_Joy:SAR:Net_235\ ,
            clk_udb => \ADC_Joy:clock_local\ ,
            irq => \ADC_Joy:SAR:Net_252\ ,
            next => Net_2942 ,
            data_out_udb_11 => \ADC_Joy:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC_Joy:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC_Joy:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC_Joy:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC_Joy:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC_Joy:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC_Joy:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC_Joy:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC_Joy:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC_Joy:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC_Joy:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC_Joy:SAR:Net_207_0\ ,
            eof_udb => \ADC_Joy:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_Joy:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_2938 ,
            muxin_62 => Net_2937 ,
            muxin_61 => Net_2936 ,
            muxin_60 => Net_2935 ,
            muxin_59 => Net_2934 ,
            muxin_58 => Net_2933 ,
            muxin_57 => Net_2932 ,
            muxin_56 => Net_2931 ,
            muxin_55 => Net_2930 ,
            muxin_54 => Net_2929 ,
            muxin_53 => Net_2928 ,
            muxin_52 => Net_2927 ,
            muxin_51 => Net_2926 ,
            muxin_50 => Net_2925 ,
            muxin_49 => Net_2924 ,
            muxin_48 => Net_2922 ,
            muxin_47 => Net_2897 ,
            muxin_46 => Net_2921 ,
            muxin_45 => Net_2894 ,
            muxin_44 => Net_2892 ,
            muxin_43 => Net_2919 ,
            muxin_42 => Net_2888 ,
            muxin_41 => Net_2887 ,
            muxin_40 => Net_2918 ,
            muxin_39 => Net_2884 ,
            muxin_38 => Net_2883 ,
            muxin_37 => Net_2917 ,
            muxin_36 => Net_2880 ,
            muxin_35 => Net_2879 ,
            muxin_34 => Net_2916 ,
            muxin_33 => Net_2876 ,
            muxin_32 => Net_2875 ,
            muxin_31 => Net_2915 ,
            muxin_30 => Net_2872 ,
            muxin_29 => Net_2871 ,
            muxin_28 => Net_2914 ,
            muxin_27 => Net_2867 ,
            muxin_26 => Net_2866 ,
            muxin_25 => Net_2913 ,
            muxin_24 => Net_2863 ,
            muxin_23 => Net_2862 ,
            muxin_22 => Net_2912 ,
            muxin_21 => Net_2859 ,
            muxin_20 => Net_2858 ,
            muxin_19 => Net_2911 ,
            muxin_18 => Net_2855 ,
            muxin_17 => Net_2854 ,
            muxin_16 => Net_2910 ,
            muxin_15 => Net_2851 ,
            muxin_14 => Net_2850 ,
            muxin_13 => Net_2940 ,
            muxin_12 => Net_2908 ,
            muxin_11 => Net_2907 ,
            muxin_10 => Net_2939 ,
            muxin_9 => Net_2904 ,
            muxin_8 => Net_2903 ,
            muxin_7 => Net_2923 ,
            muxin_6 => Net_2900 ,
            muxin_5 => Net_2899 ,
            muxin_4 => Net_2920 ,
            muxin_3 => Net_2890 ,
            muxin_2 => Net_2835 ,
            muxin_1 => Net_2826 ,
            muxin_0 => Net_2690 ,
            hw_ctrl_en_63 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\ ,
            hw_ctrl_en_3 => \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\ ,
            vout => \ADC_Joy:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG | joystick_horizontal(0) | In(\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_2690)
     |   1 |     * |      NONE |      HI_Z_ANALOG |   joystick_vertical(0) | In(\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_2826)
     |   2 |     * |      NONE |      HI_Z_ANALOG |     joystick_button(0) | In(\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\), Analog(Net_2835)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |            Button_1(0) | FB(Net_2984)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |            Button_2(0) | FB(Net_2985)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |            Button_3(0) | FB(Net_2987)
     |   6 |     * |      NONE |         CMOS_OUT |               led_R(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |               led_G(0) | 
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |            SEG_1_DP(0) | In(Net_2952)
     |   1 |     * |      NONE |         CMOS_OUT |             SEG_1_G(0) | In(Net_2951)
     |   2 |     * |      NONE |         CMOS_OUT |             SEG_1_F(0) | In(Net_2950)
     |   3 |     * |      NONE |         CMOS_OUT |             SEG_1_E(0) | In(Net_2949)
     |   4 |     * |      NONE |         CMOS_OUT |             SEG_1_D(0) | In(Net_2948)
     |   5 |     * |      NONE |         CMOS_OUT |             SEG_1_C(0) | In(Net_2947)
     |   6 |     * |      NONE |         CMOS_OUT |             SEG_1_B(0) | In(Net_2946)
     |   7 |     * |      NONE |         CMOS_OUT |             SEG_1_A(0) | In(Net_2983)
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |               led_Y(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        led_blue_rgb(0) | In(Net_2626)
     |   4 |     * |      NONE |         CMOS_OUT |       led_green_rgb(0) | In(Net_1986)
     |   5 |     * |      NONE |         CMOS_OUT |         led_red_rgb(0) | In(Net_2590)
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------------------
   3 |   2 |     * |      NONE |     HI_Z_DIGITAL |            Button_4(0) | FB(Net_2988)
     |   3 |     * |      NONE |         CMOS_OUT |              TFT_CS(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |             TFT_RES(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        SEVEN_SELECT(0) | 
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |             TFT_LED(0) | In(Net_3052)
     |   3 |     * |      NONE |         CMOS_OUT |              TFT_DC(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |             TFT_SCL(0) | In(Net_2992)
     |   5 |     * |      NONE |         CMOS_OUT |             TFT_SDA(0) | In(Net_3013)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                Rx_1(0) | FB(Net_3064)
     |   7 |     * |      NONE |         CMOS_OUT |                Tx_1(0) | In(Net_3068)
---------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.089ms
Digital Placement phase: Elapsed time ==> 2s.930ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "setUpEnv_r.vh2" --pcf-path "setUpEnv.pco" --des-name "setUpEnv" --dsf-path "setUpEnv.dsf" --sdc-path "setUpEnv.sdc" --lib-path "setUpEnv_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.112ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.098ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in setUpEnv_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.380ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.229ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.646ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.646ms
API generation phase: Elapsed time ==> 1s.560ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
