Mass storage plan:

	              256 m of block width
	  ___________________________________________  ___________________________________________  ___________________________________________  ___________________________________________ 
	 |                                           ||                                           ||                                           ||                                           |
~400 m   |                65536 b                    ||                                           ||                                           ||                                           |_________
of block |                                           ||                                           ||                                           ||                                           |	     |
length   |___________________________________________||___________________________________________||___________________________________________||___________________________________________|	     |
	   |||||   ||||||||   ||||||||   ||||||||	|||||   ||||||||   ||||||||   ||||||||	     |||||   ||||||||   ||||||||   ||||||||	  |||||   ||||||||   ||||||||   ||||||||	     |
	   adr1|   ||adr2||   |input||   |output|	adr1|   ||adr2||   |input||   |output|	     adr1|   ||adr2||   |input||   |output|	  adr1|   ||adr2||   |input||   |output|	     |
	   |||||   ||||||||   ||||||||   ||||||||       |||||   ||||||||   ||||||||   ||||||||       |||||   ||||||||   ||||||||   ||||||||       |||||   ||||||||   ||||||||   ||||||||	     |
	   |||||	  _________			|||||         _________			     |||||        _________			  |||||        _________			     |
	   |||||	 |   MUX   |			|||||        |   MUX   |		     |||||       |   MUX   |			  |||||       |   MUX   |			     |
	   |||||	 |_________|			|||||        |_________|		     |||||	 |_________|			  |||||       |_________|			     |
           |||||             |||                        |||||            |||                         |||||           |||                          |||||           |||				     |
           ----------------------------------------------------------------------------------------------------------------------------------------------------------	adr1			     |
	   ----------------------------------------------------------------------------------------------------------------------------------------------------------   adr2			     |
            _______________________________________    _________________________________________    _________________________________________    __________________________________________	     |
	   |		8 or 32B BUFFERS	   |  |		   8 or 32B BUFFERS		|  |		8 or 32B BUFFERS	     |  |		8 or 32B BUFFERS	   |	     |
	   |_______________________________________|  |_________________________________________|  |_________________________________________|  |__________________________________________|	     |
            ||||||||				       ||||||||				            ||||||||					 ||||||||					    \|/
	    ||||||||-----------------------------------||||||||-------------------------------------||||||||-------------------------------------||||||||------------   input			   output
	    										||												___________________________
											||											       |			   |
									________________||______________									       |      Temporary cache	   |
								       |				|						  controller < --------------- |	     64B	   |
								       |	Storage controller	|						and CPU bridge  	       |___________________________|
								       |________________________________|

									4 BLOCKS ONCE AGAIN, BUT NOW FROM ANOTHER SIDE

Mass storage is going to have 8 layers of storage area. Each layer is 30 meters high. In summary 240 m.
To meet assumptions, the whole disk needs to be 1024 meters wide and about 900 meters long.
One block is divided into 32 cells stacked vertically and side-by-side.
Dimensions of one cell (x, z, y): 64 m, 400 m, 30 m

Timing:
The last byte is also the slowest one. It has about 50-60 repeater ticks of delay from input to output.
Buffers are located at the center of blocks's busses. At the worst case, it can take about 30 - 40 r. ticks to reach the destination.
The last byte of edgemost cell then is delayed by 110-140 ticks. Repeater tick (on the server) is equal to 2 normal ticks. The default
tps level is 20. We can easily calculate that at the worst case, delay from buffer's output to block output may be about 15 to 20 seconds
in ideal, no lag conditions.

Addressing:
Addresses in this mass storage are 16bit.
Bits 1-3 are reserved for 8 blocks addresses.		|
Bits 4-8 are reserved for 32 cells addresses.		|  adr1 line
Bits 9-16 are addresses of 256 bytes from each cell.	|| adr2 line

Storage controller:


            _______________________________________    _________________________________________    _________________________________________    __________________________________________	     |
	   |		8 or 32B BUFFERS	   |  |		   8 or 32B BUFFERS		|  |		8 or 32B BUFFERS	     |  |		8 or 32B BUFFERS	   |	     |
	   |_______________________________________|  |_________________________________________|  |_________________________________________|  |__________________________________________|	     |
            ||||||||				       ||||||||				            ||||||||					 ||||||||					     |
	    ||||||||-----------------------------------||||||||-------------------------------------||||||||-------------------------------------||||||||------------   input			   output
	    ------------------------------------------------||||||||-------------------------------------------------------------------------------------------------   adr1			     |
	    ------------------------------------------------||||||||-||||||||----------------------------------------------------------------------------------------   adr2		 ____________|_______________
							 address of 1-st segment													|			     |
						____________||||||||_||||||||_________				_________________________	________________________________	|	Temporary cache	     |
					       |				      |			       |			 |     |				|<=====>|             64 B           |
					       |	    Table of stored	      |<-----name or id	-------|       Instructions	 |---> |	   Data Unit 		|	|____________________________|
					       |		elements	      |			       |_________________________|     |________________________________|	       /|\  |
					       |______________________________________|					instruction	|	      	   data	 			    	|   |	__________________
															    /|\		|	     	   /|\	     	  			|   |  |    ID counter    |
															     |		|	     	    |	   			  	|   |  |__________________|
															     |		|___________________|___________________________________|   |  |   Filled space   |
															     |			     	    |	   			  	    |  |      counter     |
															     |			     	    |	   			  	    |  |__________________|
															     |			     	    |	   			  	    |  |   User address   |
															     |			     	    |	   			  	    |  |__________________|
															     |			     	    |	   			  	    |  Additional registers
_____________________________________________________________________________________________________________________________|______________________________|______________________________________\|/________________________________________

													S O U T H   B R I D G E 


													Further infos in next files
