--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\FPGA\ISE_14_7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml Indicator01.twx Indicator01.ncd -o Indicator01.twr
Indicator01.pcf -ucf sp6.ucf

Design file:              Indicator01.ncd
Physical constraint file: Indicator01.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock sys_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
INDoPower   |        12.439(R)|      SLOW  |         5.755(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led_1       |        13.607(R)|      SLOW  |         6.175(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led_2       |        12.384(R)|      SLOW  |         5.611(R)|      FAST  |sys_clk_BUFGP     |   0.000|
o_A         |        12.308(R)|      SLOW  |         5.726(R)|      FAST  |sys_clk_BUFGP     |   0.000|
o_B         |        11.356(R)|      SLOW  |         5.040(R)|      FAST  |sys_clk_BUFGP     |   0.000|
o_C         |        11.712(R)|      SLOW  |         5.097(R)|      FAST  |sys_clk_BUFGP     |   0.000|
o_D         |        12.237(R)|      SLOW  |         5.262(R)|      FAST  |sys_clk_BUFGP     |   0.000|
o_E         |        11.490(R)|      SLOW  |         5.292(R)|      FAST  |sys_clk_BUFGP     |   0.000|
o_F         |        12.150(R)|      SLOW  |         5.615(R)|      FAST  |sys_clk_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock sys_rst_n to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
INDoPower   |        13.543(R)|      SLOW  |         6.501(R)|      FAST  |sys_rst_n_IBUF_BUFG|   0.000|
led_1       |        13.219(R)|      SLOW  |         6.295(R)|      FAST  |sys_rst_n_IBUF_BUFG|   0.000|
led_2       |        13.576(R)|      SLOW  |         6.529(R)|      FAST  |sys_rst_n_IBUF_BUFG|   0.000|
o_A         |        13.458(R)|      SLOW  |         6.526(R)|      FAST  |sys_rst_n_IBUF_BUFG|   0.000|
o_B         |        13.017(R)|      SLOW  |         6.191(R)|      FAST  |sys_rst_n_IBUF_BUFG|   0.000|
o_C         |        12.666(R)|      SLOW  |         5.957(R)|      FAST  |sys_rst_n_IBUF_BUFG|   0.000|
o_D         |        13.157(R)|      SLOW  |         6.172(R)|      FAST  |sys_rst_n_IBUF_BUFG|   0.000|
o_E         |        12.795(R)|      SLOW  |         6.076(R)|      FAST  |sys_rst_n_IBUF_BUFG|   0.000|
o_F         |        13.028(R)|      SLOW  |         6.202(R)|      FAST  |sys_rst_n_IBUF_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    5.189|         |         |         |
sys_rst_n      |    5.738|    5.738|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Sep 20 23:15:53 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



