
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355928500                       # Number of ticks simulated
final_tick                               2271414103000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              158297939                       # Simulator instruction rate (inst/s)
host_op_rate                                158293532                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              361707748                       # Simulator tick rate (ticks/s)
host_mem_usage                                1319320                       # Number of bytes of host memory used
host_seconds                                     0.98                       # Real time elapsed on the host
sim_insts                                   155760442                       # Number of instructions simulated
sim_ops                                     155760442                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus4.inst       105536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        65024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        25600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        37056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst       100032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data       150336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            483584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       105536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        25600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst       100032                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       231168                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       106176                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         106176                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1649                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         1016                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          400                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          579                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         1563                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data         2349                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               7556                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1659                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1659                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus4.inst    296508990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data    182688377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst     71924558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data    104110798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst    281045210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    422376966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           1358654898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    296508990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst     71924558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst    281045210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       649478758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      298307104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           298307104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      298307104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    296508990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data    182688377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst     71924558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data    104110798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst    281045210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    422376966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1656962002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                            0                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                          nan                       # Average gap between requests
system.mem_ctrls2.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.bytes_read::switch_cpus4.inst         9600                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus4.data       104064                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus5.inst          704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus5.data        40064                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus6.inst         3520                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus6.data       411264                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            569216                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus4.inst         9600                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus5.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus6.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks       470016                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total         470016                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::switch_cpus4.inst          150                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus4.data         1626                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus5.data          626                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus6.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus6.data         6426                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               8894                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks         7344                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total              7344                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::switch_cpus4.inst     26971709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus4.data    292373328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus5.inst      1977925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus5.data    112561933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus6.inst      9889627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus6.data   1155468022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total           1599242544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus4.inst     26971709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus5.inst      1977925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus6.inst      9889627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total        38839261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks     1320534883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total          1320534883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks     1320534883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus4.inst     26971709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus4.data    292373328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus5.inst      1977925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus5.data    112561933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus6.inst      9889627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus6.data   1155468022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total          2919777427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                            0                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                          nan                       # Average gap between requests
system.mem_ctrls3.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357365500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357530000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                2                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          376.095650                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  8                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    4                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   375.517571                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.733433                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.734562                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          290                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.566406                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357365500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357530000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                1                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          406.683297                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                 21                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                   21                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   406.105577                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577720                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.793175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.794303                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu1.dcache.writebacks::total                1                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357365500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357530000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          228.066234                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   227.488872                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577362                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.444314                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.445442                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357311500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357476000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          443.232535                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   442.655532                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577004                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.864562                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.865689                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139130500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151412500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61842000     75.47%     75.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4853                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          461.254625                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              70717                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4853                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.571811                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    24.695318                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   436.559307                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.048233                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.852655                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.900888                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129851                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129851                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30700                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30700                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25604                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25604                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          511                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          511                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          581                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          581                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56304                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56304                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56304                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56304                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2788                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2788                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2175                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2175                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           98                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           27                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4963                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4963                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4963                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4963                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33488                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33488                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61267                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61267                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61267                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61267                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.083254                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083254                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.078297                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.078297                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.160920                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.160920                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.044408                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.044408                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.081006                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.081006                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.081006                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.081006                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2969                       # number of writebacks
system.cpu4.dcache.writebacks::total             2969                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2443                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             290928                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2443                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.086369                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.890454                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.109546                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050567                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949433                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335873                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335873                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164272                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164272                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164272                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164272                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164272                       # number of overall hits
system.cpu4.icache.overall_hits::total         164272                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2443                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2443                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2443                       # number of overall misses
system.cpu4.icache.overall_misses::total         2443                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166715                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166715                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166715                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166715                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166715                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166715                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014654                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014654                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014654                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.icache.writebacks::total             2443                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351216000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6094500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357671500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1895475000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2157                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          457.623103                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              23870                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2157                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            11.066296                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    99.211017                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.412086                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.193772                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.700024                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.893795                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79661                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79661                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22582                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22582                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12706                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12706                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          438                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          451                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          451                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35288                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35288                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35288                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35288                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1725                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1725                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          676                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          676                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           35                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           21                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2401                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2401                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2401                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2401                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24307                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24307                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37689                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37689                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37689                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37689                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.070967                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.070967                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.050516                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.050516                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.073996                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.073996                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.044492                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.044492                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.063706                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.063706                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.063706                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.063706                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1128                       # number of writebacks
system.cpu5.dcache.writebacks::total             1128                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1239                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104492                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1239                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            84.335755                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   200.652097                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   311.347903                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.391899                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.608101                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277427                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277427                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136855                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136855                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136855                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136855                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136855                       # number of overall hits
system.cpu5.icache.overall_hits::total         136855                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1239                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1239                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1239                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1239                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1239                       # number of overall misses
system.cpu5.icache.overall_misses::total         1239                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138094                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138094                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138094                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138094                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138094                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138094                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.008972                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.008972                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.008972                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.008972                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.008972                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.008972                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1239                       # number of writebacks
system.cpu5.icache.writebacks::total             1239                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552382000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9610000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562104000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1682457000     95.71%     95.71% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.29%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12461                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.589180                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             153584                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12461                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.325175                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   105.442219                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   319.146961                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.205942                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.623334                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829276                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356119                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356119                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76496                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76496                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79988                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79988                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1122                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1122                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1182                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1182                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156484                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156484                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156484                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156484                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5751                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5751                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6912                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6912                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          155                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           89                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           89                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12663                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12663                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12663                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12663                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82247                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82247                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86900                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86900                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1271                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1271                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169147                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169147                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169147                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169147                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.069924                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.069924                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079540                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079540                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.121378                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.121378                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.070024                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.070024                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.074864                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.074864                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.074864                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.074864                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8107                       # number of writebacks
system.cpu6.dcache.writebacks::total             8107                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4451                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871766                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317252                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4451                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.276567                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.659827                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.211939                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399726                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.600023                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910870                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910870                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448757                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448757                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448757                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448757                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448757                       # number of overall hits
system.cpu6.icache.overall_hits::total         448757                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4452                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4452                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4452                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4452                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4452                       # number of overall misses
system.cpu6.icache.overall_misses::total         4452                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453209                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453209                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453209                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453209                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453209                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453209                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009823                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009823                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009823                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009823                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009823                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009823                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4451                       # number of writebacks
system.cpu6.icache.writebacks::total             4451                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357320500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357485000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                1                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          408.843953                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   407.692490                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151463                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.796274                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.798523                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu7.dcache.writebacks::total                1                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          379                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests            15                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests            9                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            1092                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops          852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          240                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                  8                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  2                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 2                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty            2                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict                1                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               4                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq             8                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     31                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                     656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            38160                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             38093                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.035072                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.215509                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   36997     97.12%     97.12% # Request fanout histogram
system.l2bus0.snoop_fanout::1                     856      2.25%     99.37% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     240      0.63%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               38093                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            12                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            3656                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         2686                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          970                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  2                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 2                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp               4                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq             8                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                     28                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                     528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            49398                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             48958                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.094571                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.353915                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   45298     92.52%     92.52% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    2690      5.49%     98.02% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     970      1.98%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               48958                       # Request fanout histogram
system.l2bus2.snoop_filter.tot_requests         21919                       # Total number of requests made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_requests        11194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_requests         1309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.snoop_filter.tot_snoops           10093                       # Total number of snoops made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_snoops         8976                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_snoops         1117                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.trans_dist::ReadResp               8328                       # Transaction distribution
system.l2bus2.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus2.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus2.trans_dist::WritebackDirty         4097                       # Transaction distribution
system.l2bus2.trans_dist::WritebackClean         3002                       # Transaction distribution
system.l2bus2.trans_dist::CleanEvict             2429                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeReq              221                       # Transaction distribution
system.l2bus2.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeResp             269                       # Transaction distribution
system.l2bus2.trans_dist::ReadExReq              2630                       # Transaction distribution
system.l2bus2.trans_dist::ReadExResp             2630                       # Transaction distribution
system.l2bus2.trans_dist::ReadCleanReq           3682                       # Transaction distribution
system.l2bus2.trans_dist::ReadSharedReq          4646                       # Transaction distribution
system.l2bus2.pkt_count_system.cpu4.icache.mem_side::system.l2cache2.cpu_side         6992                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu4.dcache.mem_side::system.l2cache2.cpu_side        14737                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu5.icache.mem_side::system.l2cache2.cpu_side         3374                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu5.dcache.mem_side::system.l2cache2.cpu_side         6889                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count::total                  31992                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu4.icache.mem_side::system.l2cache2.cpu_side       291136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu4.dcache.mem_side::system.l2cache2.cpu_side       502544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu5.icache.mem_side::system.l2cache2.cpu_side       136640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu5.dcache.mem_side::system.l2cache2.cpu_side       225368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size::total                 1155688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.snoops                            52129                       # Total snoops (count)
system.l2bus2.snoop_fanout::samples             73926                       # Request fanout histogram
system.l2bus2.snoop_fanout::mean             0.190325                       # Request fanout histogram
system.l2bus2.snoop_fanout::stdev            0.429896                       # Request fanout histogram
system.l2bus2.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus2.snoop_fanout::0                   60988     82.50%     82.50% # Request fanout histogram
system.l2bus2.snoop_fanout::1                   11809     15.97%     98.47% # Request fanout histogram
system.l2bus2.snoop_fanout::2                    1126      1.52%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::3                       3      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus2.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus2.snoop_fanout::total               73926                       # Request fanout histogram
system.l2bus3.snoop_filter.tot_requests         34281                       # Total number of requests made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_requests        16838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_requests         1382                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.snoop_filter.tot_snoops           10477                       # Total number of snoops made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_snoops         9517                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_snoops          960                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.trans_dist::ReadResp              10362                       # Transaction distribution
system.l2bus3.trans_dist::WriteReq                  9                       # Transaction distribution
system.l2bus3.trans_dist::WriteResp                 9                       # Transaction distribution
system.l2bus3.trans_dist::WritebackDirty         8108                       # Transaction distribution
system.l2bus3.trans_dist::WritebackClean         3696                       # Transaction distribution
system.l2bus3.trans_dist::CleanEvict             3737                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeReq               91                       # Transaction distribution
system.l2bus3.trans_dist::SCUpgradeReq             92                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeResp             183                       # Transaction distribution
system.l2bus3.trans_dist::ReadExReq              6823                       # Transaction distribution
system.l2bus3.trans_dist::ReadExResp             6823                       # Transaction distribution
system.l2bus3.trans_dist::ReadCleanReq           4452                       # Transaction distribution
system.l2bus3.trans_dist::ReadSharedReq          5910                       # Transaction distribution
system.l2bus3.pkt_count_system.cpu6.icache.mem_side::system.l2cache3.cpu_side        12600                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu6.dcache.mem_side::system.l2cache3.cpu_side        37674                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu7.dcache.mem_side::system.l2cache3.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count::total                  50295                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu6.icache.mem_side::system.l2cache3.cpu_side       521472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu6.dcache.mem_side::system.l2cache3.cpu_side      1333568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu7.dcache.mem_side::system.l2cache3.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size::total                 1855368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.snoops                            37943                       # Total snoops (count)
system.l2bus3.snoop_fanout::samples             72180                       # Request fanout histogram
system.l2bus3.snoop_fanout::mean             0.193170                       # Request fanout histogram
system.l2bus3.snoop_fanout::stdev            0.427151                       # Request fanout histogram
system.l2bus3.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus3.snoop_fanout::0                   59197     82.01%     82.01% # Request fanout histogram
system.l2bus3.snoop_fanout::1                   12023     16.66%     98.67% # Request fanout histogram
system.l2bus3.snoop_fanout::2                     960      1.33%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus3.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus3.snoop_fanout::total               72180                       # Request fanout histogram
system.l2cache0.tags.replacements                   1                       # number of replacements
system.l2cache0.tags.tagsinuse            3701.359495                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   1                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                       0                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   679.650742                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst           39                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data           26                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1977.423700                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data   979.283484                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.001566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.165930                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.009521                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.006348                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.482769                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.239083                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.903652                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3699                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3141                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          555                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.903076                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                 110                       # Number of tag accesses
system.l2cache0.tags.data_accesses                110                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                  2                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2cache0.overall_hits::total                 2                       # number of overall hits
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            5                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                5                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2cache0.overall_misses::total               5                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total              7                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total             7                       # number of overall (read+write) accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.714286                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.714286                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   1                       # number of replacements
system.l2cache1.tags.tagsinuse            2983.198997                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   1                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                       0                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1175.703457                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst          410                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data   374.402055                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst          437                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data   586.092394                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.001089                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.287037                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.100098                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.091407                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.106689                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.143089                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.728320                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         2718                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         2534                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.663574                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                  85                       # Number of tag accesses
system.l2cache1.tags.data_accesses                 85                       # Number of data accesses
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                  2                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.l2cache1.overall_hits::total                 2                       # number of overall hits
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total            5                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total                5                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache1.overall_misses::total               5                       # number of overall misses
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total              7                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total             7                       # number of overall (read+write) accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.714286                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.714286                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks              1                       # number of writebacks
system.l2cache1.writebacks::total                   1                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache2.tags.replacements                8111                       # number of replacements
system.l2cache2.tags.tagsinuse            3584.534339                       # Cycle average of tags in use
system.l2cache2.tags.total_refs                  5339                       # Total number of references to valid blocks.
system.l2cache2.tags.sampled_refs                8111                       # Sample count of references to valid blocks.
system.l2cache2.tags.avg_refs                0.658242                       # Average number of references to valid blocks.
system.l2cache2.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache2.tags.occ_blocks::writebacks  1818.563938                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu4.inst    25.307036                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu4.data    33.326508                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu5.inst     1.297467                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu5.data     2.074455                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus4.inst   538.837224                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus4.data   492.542064                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus5.inst   259.732233                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus5.data   412.853413                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_percent::writebacks     0.443985                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu4.inst     0.006178                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu4.data     0.008136                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu5.inst     0.000317                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu5.data     0.000506                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus4.inst     0.131552                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus4.data     0.120250                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus5.inst     0.063411                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus5.data     0.100794                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::total      0.875130                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_task_id_blocks::1024         3158                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::2         3149                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache2.tags.occ_task_id_percent::1024     0.770996                       # Percentage of cache occupancy per task id
system.l2cache2.tags.tag_accesses              175760                       # Number of tag accesses
system.l2cache2.tags.data_accesses             175760                       # Number of data accesses
system.l2cache2.WritebackDirty_hits::writebacks         4097                       # number of WritebackDirty hits
system.l2cache2.WritebackDirty_hits::total         4097                       # number of WritebackDirty hits
system.l2cache2.WritebackClean_hits::writebacks         3002                       # number of WritebackClean hits
system.l2cache2.WritebackClean_hits::total         3002                       # number of WritebackClean hits
system.l2cache2.UpgradeReq_hits::switch_cpus4.data           27                       # number of UpgradeReq hits
system.l2cache2.UpgradeReq_hits::total             27                       # number of UpgradeReq hits
system.l2cache2.ReadExReq_hits::switch_cpus4.data          245                       # number of ReadExReq hits
system.l2cache2.ReadExReq_hits::switch_cpus5.data           85                       # number of ReadExReq hits
system.l2cache2.ReadExReq_hits::total             330                       # number of ReadExReq hits
system.l2cache2.ReadCleanReq_hits::switch_cpus4.inst          644                       # number of ReadCleanReq hits
system.l2cache2.ReadCleanReq_hits::switch_cpus5.inst          826                       # number of ReadCleanReq hits
system.l2cache2.ReadCleanReq_hits::total         1470                       # number of ReadCleanReq hits
system.l2cache2.ReadSharedReq_hits::switch_cpus4.data         1061                       # number of ReadSharedReq hits
system.l2cache2.ReadSharedReq_hits::switch_cpus5.data          928                       # number of ReadSharedReq hits
system.l2cache2.ReadSharedReq_hits::total         1989                       # number of ReadSharedReq hits
system.l2cache2.demand_hits::switch_cpus4.inst          644                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus4.data         1306                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus5.inst          826                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus5.data         1013                       # number of demand (read+write) hits
system.l2cache2.demand_hits::total               3789                       # number of demand (read+write) hits
system.l2cache2.overall_hits::switch_cpus4.inst          644                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus4.data         1306                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus5.inst          826                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus5.data         1013                       # number of overall hits
system.l2cache2.overall_hits::total              3789                       # number of overall hits
system.l2cache2.UpgradeReq_misses::switch_cpus4.data          128                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::switch_cpus5.data           26                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::total          154                       # number of UpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus4.data           22                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus5.data           14                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::total           36                       # number of SCUpgradeReq misses
system.l2cache2.ReadExReq_misses::switch_cpus4.data         1745                       # number of ReadExReq misses
system.l2cache2.ReadExReq_misses::switch_cpus5.data          547                       # number of ReadExReq misses
system.l2cache2.ReadExReq_misses::total          2292                       # number of ReadExReq misses
system.l2cache2.ReadCleanReq_misses::switch_cpus4.inst         1799                       # number of ReadCleanReq misses
system.l2cache2.ReadCleanReq_misses::switch_cpus5.inst          413                       # number of ReadCleanReq misses
system.l2cache2.ReadCleanReq_misses::total         2212                       # number of ReadCleanReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus4.data         1781                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus5.data          779                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::total         2560                       # number of ReadSharedReq misses
system.l2cache2.demand_misses::switch_cpus4.inst         1799                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus4.data         3526                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus5.inst          413                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus5.data         1326                       # number of demand (read+write) misses
system.l2cache2.demand_misses::total             7064                       # number of demand (read+write) misses
system.l2cache2.overall_misses::switch_cpus4.inst         1799                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus4.data         3526                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus5.inst          413                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus5.data         1326                       # number of overall misses
system.l2cache2.overall_misses::total            7064                       # number of overall misses
system.l2cache2.WritebackDirty_accesses::writebacks         4097                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackDirty_accesses::total         4097                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::writebacks         3002                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::total         3002                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus4.data          155                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus5.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::total          181                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus4.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus5.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::total           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::switch_cpus4.data         1990                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::switch_cpus5.data          632                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::total         2622                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::switch_cpus4.inst         2443                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::switch_cpus5.inst         1239                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::total         3682                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus4.data         2842                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus5.data         1707                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::total         4549                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.demand_accesses::switch_cpus4.inst         2443                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus4.data         4832                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus5.inst         1239                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus5.data         2339                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::total          10853                       # number of demand (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus4.inst         2443                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus4.data         4832                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus5.inst         1239                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus5.data         2339                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::total         10853                       # number of overall (read+write) accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus4.data     0.825806                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::total     0.850829                       # miss rate for UpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.ReadExReq_miss_rate::switch_cpus4.data     0.876884                       # miss rate for ReadExReq accesses
system.l2cache2.ReadExReq_miss_rate::switch_cpus5.data     0.865506                       # miss rate for ReadExReq accesses
system.l2cache2.ReadExReq_miss_rate::total     0.874142                       # miss rate for ReadExReq accesses
system.l2cache2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.736390                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.333333                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadCleanReq_miss_rate::total     0.600760                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus4.data     0.626671                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus5.data     0.456356                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::total     0.562761                       # miss rate for ReadSharedReq accesses
system.l2cache2.demand_miss_rate::switch_cpus4.inst     0.736390                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus4.data     0.729719                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus5.inst     0.333333                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus5.data     0.566909                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::total      0.650880                       # miss rate for demand accesses
system.l2cache2.overall_miss_rate::switch_cpus4.inst     0.736390                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus4.data     0.729719                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus5.inst     0.333333                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus5.data     0.566909                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::total     0.650880                       # miss rate for overall accesses
system.l2cache2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache2.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache2.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache2.fast_writes                         0                       # number of fast writes performed
system.l2cache2.cache_copies                        0                       # number of cache copies performed
system.l2cache2.writebacks::writebacks           5194                       # number of writebacks
system.l2cache2.writebacks::total                5194                       # number of writebacks
system.l2cache2.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache3.tags.replacements               10256                       # number of replacements
system.l2cache3.tags.tagsinuse            3529.804885                       # Cycle average of tags in use
system.l2cache3.tags.total_refs                 17472                       # Total number of references to valid blocks.
system.l2cache3.tags.sampled_refs               10256                       # Sample count of references to valid blocks.
system.l2cache3.tags.avg_refs                1.703588                       # Average number of references to valid blocks.
system.l2cache3.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache3.tags.occ_blocks::writebacks  1581.708752                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu6.inst   214.974496                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu6.data   117.249843                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu7.inst   296.255560                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu7.data   142.630246                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus6.inst   405.492658                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus6.data   771.311125                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus7.data     0.182204                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_percent::writebacks     0.386159                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu6.inst     0.052484                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu6.data     0.028625                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu7.inst     0.072328                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu7.data     0.034822                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus6.inst     0.098997                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus6.data     0.188308                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus7.data     0.000044                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::total      0.861769                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_task_id_blocks::1024         4045                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::0          982                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::1         2959                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.l2cache3.tags.occ_task_id_percent::1024     0.987549                       # Percentage of cache occupancy per task id
system.l2cache3.tags.tag_accesses              281658                       # Number of tag accesses
system.l2cache3.tags.data_accesses             281658                       # Number of data accesses
system.l2cache3.WritebackDirty_hits::writebacks         8108                       # number of WritebackDirty hits
system.l2cache3.WritebackDirty_hits::total         8108                       # number of WritebackDirty hits
system.l2cache3.WritebackClean_hits::writebacks         3696                       # number of WritebackClean hits
system.l2cache3.WritebackClean_hits::total         3696                       # number of WritebackClean hits
system.l2cache3.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2cache3.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache3.ReadExReq_hits::switch_cpus6.data          397                       # number of ReadExReq hits
system.l2cache3.ReadExReq_hits::total             397                       # number of ReadExReq hits
system.l2cache3.ReadCleanReq_hits::switch_cpus6.inst         2833                       # number of ReadCleanReq hits
system.l2cache3.ReadCleanReq_hits::total         2833                       # number of ReadCleanReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus6.data         2521                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::total         2522                       # number of ReadSharedReq hits
system.l2cache3.demand_hits::switch_cpus6.inst         2833                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus6.data         2918                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.l2cache3.demand_hits::total               5752                       # number of demand (read+write) hits
system.l2cache3.overall_hits::switch_cpus6.inst         2833                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus6.data         2918                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.l2cache3.overall_hits::total              5752                       # number of overall hits
system.l2cache3.UpgradeReq_misses::switch_cpus6.data           87                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::total           89                       # number of UpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus6.data           87                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::total           89                       # number of SCUpgradeReq misses
system.l2cache3.ReadExReq_misses::switch_cpus6.data         6426                       # number of ReadExReq misses
system.l2cache3.ReadExReq_misses::total          6426                       # number of ReadExReq misses
system.l2cache3.ReadCleanReq_misses::switch_cpus6.inst         1619                       # number of ReadCleanReq misses
system.l2cache3.ReadCleanReq_misses::total         1619                       # number of ReadCleanReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus6.data         3378                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus7.data            1                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::total         3379                       # number of ReadSharedReq misses
system.l2cache3.demand_misses::switch_cpus6.inst         1619                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus6.data         9804                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus7.data            1                       # number of demand (read+write) misses
system.l2cache3.demand_misses::total            11424                       # number of demand (read+write) misses
system.l2cache3.overall_misses::switch_cpus6.inst         1619                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus6.data         9804                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus7.data            1                       # number of overall misses
system.l2cache3.overall_misses::total           11424                       # number of overall misses
system.l2cache3.WritebackDirty_accesses::writebacks         8108                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackDirty_accesses::total         8108                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::writebacks         3696                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::total         3696                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus6.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::total           90                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus6.data           87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::total           89                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::switch_cpus6.data         6823                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::total         6823                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::switch_cpus6.inst         4452                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::total         4452                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus6.data         5899                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus7.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::total         5901                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.demand_accesses::switch_cpus6.inst         4452                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus6.data        12722                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus7.data            2                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::total          17176                       # number of demand (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus6.inst         4452                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus6.data        12722                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus7.data            2                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::total         17176                       # number of overall (read+write) accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus6.data     0.988636                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::total     0.988889                       # miss rate for UpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.ReadExReq_miss_rate::switch_cpus6.data     0.941814                       # miss rate for ReadExReq accesses
system.l2cache3.ReadExReq_miss_rate::total     0.941814                       # miss rate for ReadExReq accesses
system.l2cache3.ReadCleanReq_miss_rate::switch_cpus6.inst     0.363657                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadCleanReq_miss_rate::total     0.363657                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus6.data     0.572639                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus7.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::total     0.572615                       # miss rate for ReadSharedReq accesses
system.l2cache3.demand_miss_rate::switch_cpus6.inst     0.363657                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus6.data     0.770634                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus7.data     0.500000                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::total      0.665114                       # miss rate for demand accesses
system.l2cache3.overall_miss_rate::switch_cpus6.inst     0.363657                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus6.data     0.770634                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus7.data     0.500000                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::total     0.665114                       # miss rate for overall accesses
system.l2cache3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache3.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache3.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache3.fast_writes                         0                       # number of fast writes performed
system.l2cache3.cache_copies                        0                       # number of cache copies performed
system.l2cache3.writebacks::writebacks           3815                       # number of writebacks
system.l2cache3.writebacks::total                3815                       # number of writebacks
system.l2cache3.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              7073                       # Transaction distribution
system.membus0.trans_dist::WriteReq                18                       # Transaction distribution
system.membus0.trans_dist::WriteResp               18                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1659                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            3908                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             149                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           101                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             15                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             1005                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             569                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         7073                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           22                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        21534                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           32                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        21566                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 21588                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          336                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       594944                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       595072                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 595408                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           23605                       # Total snoops (count)
system.membus0.snoop_fanout::samples            38087                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.617087                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.486104                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  14584     38.29%     38.29% # Request fanout histogram
system.membus0.snoop_fanout::3                  23503     61.71%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              38087                       # Request fanout histogram
system.membus1.trans_dist::ReadResp                 5                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 2                       # Transaction distribution
system.membus1.trans_dist::WriteResp                2                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp              3                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq            5                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total           22                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                    22                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                    400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           50533                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48955                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.999755                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.015655                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                     12      0.02%      0.02% # Request fanout histogram
system.membus1.snoop_fanout::2                  48943     99.98%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48955                       # Request fanout histogram
system.membus2.trans_dist::ReadResp              4772                       # Transaction distribution
system.membus2.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus2.trans_dist::WriteResp                5                       # Transaction distribution
system.membus2.trans_dist::WritebackDirty         5194                       # Transaction distribution
system.membus2.trans_dist::CleanEvict            2447                       # Transaction distribution
system.membus2.trans_dist::UpgradeReq             211                       # Transaction distribution
system.membus2.trans_dist::SCUpgradeReq            48                       # Transaction distribution
system.membus2.trans_dist::UpgradeResp            207                       # Transaction distribution
system.membus2.trans_dist::ReadExReq             2283                       # Transaction distribution
system.membus2.trans_dist::ReadExResp            2275                       # Transaction distribution
system.membus2.trans_dist::ReadSharedReq         4772                       # Transaction distribution
system.membus2.pkt_count_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side        22219                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.l2cache2.mem_side::total        22219                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count::total                 22219                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side       783464                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::total       783464                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size::total                 783464                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.snoops                           44420                       # Total snoops (count)
system.membus2.snoop_fanout::samples            58851                       # Request fanout histogram
system.membus2.snoop_fanout::mean            1.745799                       # Request fanout histogram
system.membus2.snoop_fanout::stdev           0.435415                       # Request fanout histogram
system.membus2.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::1                  14960     25.42%     25.42% # Request fanout histogram
system.membus2.snoop_fanout::2                  43891     74.58%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus2.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus2.snoop_fanout::total              58851                       # Request fanout histogram
system.membus3.trans_dist::ReadResp              5611                       # Transaction distribution
system.membus3.trans_dist::WriteReq                 9                       # Transaction distribution
system.membus3.trans_dist::WriteResp                9                       # Transaction distribution
system.membus3.trans_dist::WritebackDirty         8002                       # Transaction distribution
system.membus3.trans_dist::CleanEvict            5112                       # Transaction distribution
system.membus3.trans_dist::UpgradeReq             184                       # Transaction distribution
system.membus3.trans_dist::SCUpgradeReq           117                       # Transaction distribution
system.membus3.trans_dist::UpgradeResp            211                       # Transaction distribution
system.membus3.trans_dist::ReadExReq             8236                       # Transaction distribution
system.membus3.trans_dist::ReadExResp            8216                       # Transaction distribution
system.membus3.trans_dist::ReadSharedReq         5611                       # Transaction distribution
system.membus3.pkt_count_system.l2cache3.mem_side::system.mem_ctrls3.port        18164                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side        13742                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::total        31906                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port         9412                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::total         9412                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count::total                 41318                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.mem_ctrls3.port       650176                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side       324040                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::total       974216                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port       422912                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::total       422912                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size::total                1397128                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.snoops                           20687                       # Total snoops (count)
system.membus3.snoop_fanout::samples            48106                       # Request fanout histogram
system.membus3.snoop_fanout::mean            1.429094                       # Request fanout histogram
system.membus3.snoop_fanout::stdev           0.494952                       # Request fanout histogram
system.membus3.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::1                  27464     57.09%     57.09% # Request fanout histogram
system.membus3.snoop_fanout::2                  20642     42.91%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus3.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus3.snoop_fanout::total              48106                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.000697                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks           14                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.875000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.875044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           34                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           34                       # Number of data accesses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     9.045291                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            0                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.620237                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.inst     1.423963                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.inst            4                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     0.001089                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.163765                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.inst     0.088998                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.inst     0.250000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.000068                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.565331                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses           78                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses           78                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total            5                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::total            5                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward2.tags.replacements         9897                       # number of replacements
system.numa_caches_downward2.tags.tagsinuse    13.670158                       # Cycle average of tags in use
system.numa_caches_downward2.tags.total_refs           61                       # Total number of references to valid blocks.
system.numa_caches_downward2.tags.sampled_refs         9897                       # Sample count of references to valid blocks.
system.numa_caches_downward2.tags.avg_refs     0.006163                       # Average number of references to valid blocks.
system.numa_caches_downward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward2.tags.occ_blocks::writebacks     5.778780                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::cpu4.inst     0.001951                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::cpu4.data     0.000305                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus4.inst     1.392302                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus4.data     0.758187                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus5.inst     4.219831                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus5.data     1.518802                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_percent::writebacks     0.361174                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::cpu4.inst     0.000122                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::cpu4.data     0.000019                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus4.inst     0.087019                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus4.data     0.047387                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus5.inst     0.263739                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus5.data     0.094925                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::total     0.854385                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward2.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward2.tags.tag_accesses       131401                       # Number of tag accesses
system.numa_caches_downward2.tags.data_accesses       131401                       # Number of data accesses
system.numa_caches_downward2.WritebackDirty_hits::writebacks         5194                       # number of WritebackDirty hits
system.numa_caches_downward2.WritebackDirty_hits::total         5194                       # number of WritebackDirty hits
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus4.data          142                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus5.data           29                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::total          171                       # number of UpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus4.data           22                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus5.data           14                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::total           36                       # number of SCUpgradeReq misses
system.numa_caches_downward2.ReadExReq_misses::switch_cpus4.data         1731                       # number of ReadExReq misses
system.numa_caches_downward2.ReadExReq_misses::switch_cpus5.data          544                       # number of ReadExReq misses
system.numa_caches_downward2.ReadExReq_misses::total         2275                       # number of ReadExReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus4.inst         1799                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus4.data         1781                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus5.inst          413                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus5.data          779                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::total         4772                       # number of ReadSharedReq misses
system.numa_caches_downward2.demand_misses::switch_cpus4.inst         1799                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus4.data         3512                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus5.inst          413                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus5.data         1323                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::total         7047                       # number of demand (read+write) misses
system.numa_caches_downward2.overall_misses::switch_cpus4.inst         1799                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus4.data         3512                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus5.inst          413                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus5.data         1323                       # number of overall misses
system.numa_caches_downward2.overall_misses::total         7047                       # number of overall misses
system.numa_caches_downward2.WritebackDirty_accesses::writebacks         5194                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.WritebackDirty_accesses::total         5194                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus4.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus5.data           29                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::total          171                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus4.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus5.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::total           36                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::switch_cpus4.data         1731                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::switch_cpus5.data          544                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::total         2275                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus4.inst         1799                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus4.data         1781                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus5.inst          413                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus5.data          779                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::total         4772                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.demand_accesses::switch_cpus4.inst         1799                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus4.data         3512                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus5.inst          413                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus5.data         1323                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::total         7047                       # number of demand (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus4.inst         1799                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus4.data         3512                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus5.inst          413                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus5.data         1323                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::total         7047                       # number of overall (read+write) accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward2.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward2.writebacks::writebacks         5194                       # number of writebacks
system.numa_caches_downward2.writebacks::total         5194                       # number of writebacks
system.numa_caches_downward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward3.tags.replacements         4434                       # number of replacements
system.numa_caches_downward3.tags.tagsinuse    14.818910                       # Cycle average of tags in use
system.numa_caches_downward3.tags.total_refs           79                       # Total number of references to valid blocks.
system.numa_caches_downward3.tags.sampled_refs         4434                       # Sample count of references to valid blocks.
system.numa_caches_downward3.tags.avg_refs     0.017817                       # Average number of references to valid blocks.
system.numa_caches_downward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward3.tags.occ_blocks::writebacks     2.499421                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::cpu6.inst     0.727514                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::cpu6.data     1.820109                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::cpu7.inst     0.364357                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::cpu7.data     1.821978                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus6.inst     3.162756                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus6.data     4.422776                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_percent::writebacks     0.156214                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::cpu6.inst     0.045470                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::cpu6.data     0.113757                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::cpu7.inst     0.022772                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::cpu7.data     0.113874                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus6.inst     0.197672                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus6.data     0.276423                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::total     0.926182                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward3.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward3.tags.tag_accesses        78960                       # Number of tag accesses
system.numa_caches_downward3.tags.data_accesses        78960                       # Number of data accesses
system.numa_caches_downward3.WritebackDirty_hits::writebacks          658                       # number of WritebackDirty hits
system.numa_caches_downward3.WritebackDirty_hits::total          658                       # number of WritebackDirty hits
system.numa_caches_downward3.ReadSharedReq_hits::switch_cpus6.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward3.ReadSharedReq_hits::switch_cpus6.data            5                       # number of ReadSharedReq hits
system.numa_caches_downward3.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.numa_caches_downward3.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward3.demand_hits::switch_cpus6.data            5                       # number of demand (read+write) hits
system.numa_caches_downward3.demand_hits::total            6                       # number of demand (read+write) hits
system.numa_caches_downward3.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.numa_caches_downward3.overall_hits::switch_cpus6.data            5                       # number of overall hits
system.numa_caches_downward3.overall_hits::total            6                       # number of overall hits
system.numa_caches_downward3.UpgradeReq_misses::switch_cpus6.data           13                       # number of UpgradeReq misses
system.numa_caches_downward3.UpgradeReq_misses::total           13                       # number of UpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::switch_cpus6.data           65                       # number of SCUpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::total           65                       # number of SCUpgradeReq misses
system.numa_caches_downward3.ReadExReq_misses::switch_cpus6.data          551                       # number of ReadExReq misses
system.numa_caches_downward3.ReadExReq_misses::total          551                       # number of ReadExReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus6.inst         1563                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus6.data         2284                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::total         3847                       # number of ReadSharedReq misses
system.numa_caches_downward3.demand_misses::switch_cpus6.inst         1563                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus6.data         2835                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::total         4398                       # number of demand (read+write) misses
system.numa_caches_downward3.overall_misses::switch_cpus6.inst         1563                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus6.data         2835                       # number of overall misses
system.numa_caches_downward3.overall_misses::total         4398                       # number of overall misses
system.numa_caches_downward3.WritebackDirty_accesses::writebacks          658                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.WritebackDirty_accesses::total          658                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::switch_cpus6.data           13                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::total           13                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::switch_cpus6.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::total           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::switch_cpus6.data          551                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::total          551                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus6.inst         1564                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus6.data         2289                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::total         3853                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.demand_accesses::switch_cpus6.inst         1564                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus6.data         2840                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::total         4404                       # number of demand (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus6.inst         1564                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus6.data         2840                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::total         4404                       # number of overall (read+write) accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus6.inst     0.999361                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus6.data     0.997816                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::total     0.998443                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus6.inst     0.999361                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus6.data     0.998239                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::total     0.998638                       # miss rate for demand accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus6.inst     0.999361                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus6.data     0.998239                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::total     0.998638                       # miss rate for overall accesses
system.numa_caches_downward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward3.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward3.writebacks::writebacks          650                       # number of writebacks
system.numa_caches_downward3.writebacks::total          650                       # number of writebacks
system.numa_caches_downward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         8713                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.892755                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            9                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         8713                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.001033                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     3.753598                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.645927                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.760316                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.885976                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.175784                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     3.177321                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     4.493834                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.234600                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.102870                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.047520                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.055373                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.073486                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.198583                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.280865                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.993297                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       120342                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       120342                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1649                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1649                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.data            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            6                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.data            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            6                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            6                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            6                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data          405                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          158                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          569                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1649                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          643                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          402                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          613                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         1563                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data         2198                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         7068                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1649                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         1048                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          402                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          619                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         1563                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data         2356                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         7637                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1649                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         1048                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          402                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          619                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         1563                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data         2356                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         7637                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1649                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1649                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            6                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data          405                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          158                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          569                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1649                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          646                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          402                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          614                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         1563                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data         2200                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         7074                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1649                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         1051                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          402                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          620                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         1563                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data         2358                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         7643                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1649                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         1051                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          402                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          620                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         1563                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data         2358                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         7643                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.995356                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.998371                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data     0.999091                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999152                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.997146                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.998387                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data     0.999152                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999215                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.997146                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.998387                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data     0.999152                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999215                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1659                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1659                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse            0                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.tag_accesses            0                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses            0                       # Number of data accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward2.tags.replacements            0                       # number of replacements
system.numa_caches_upward2.tags.tagsinuse            0                       # Cycle average of tags in use
system.numa_caches_upward2.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward2.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward2.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward2.tags.tag_accesses            0                       # Number of tag accesses
system.numa_caches_upward2.tags.data_accesses            0                       # Number of data accesses
system.numa_caches_upward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward2.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward3.tags.replacements         4800                       # number of replacements
system.numa_caches_upward3.tags.tagsinuse    13.137681                       # Cycle average of tags in use
system.numa_caches_upward3.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward3.tags.sampled_refs         4800                       # Sample count of references to valid blocks.
system.numa_caches_upward3.tags.avg_refs     0.000208                       # Average number of references to valid blocks.
system.numa_caches_upward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward3.tags.occ_blocks::writebacks    11.017322                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::cpu4.inst     0.002971                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::cpu4.data     0.000355                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus4.inst     0.125838                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus4.data     0.368082                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus5.inst     0.017921                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus5.data     1.604494                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_percent::writebacks     0.688583                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::cpu4.inst     0.000186                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::cpu4.data     0.000022                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus4.inst     0.007865                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus4.data     0.023005                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus5.inst     0.001120                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus5.data     0.100281                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::total     0.821105                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_upward3.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.numa_caches_upward3.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_upward3.tags.tag_accesses        61792                       # Number of tag accesses
system.numa_caches_upward3.tags.data_accesses        61792                       # Number of data accesses
system.numa_caches_upward3.WritebackDirty_hits::writebacks         4195                       # number of WritebackDirty hits
system.numa_caches_upward3.WritebackDirty_hits::total         4195                       # number of WritebackDirty hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus5.data            1                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus4.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward3.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus4.data            1                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_upward3.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus4.data            1                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward3.overall_hits::total            3                       # number of overall hits
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus4.data            4                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus5.data            6                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus5.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus4.data         1272                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus5.data          536                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::total         1808                       # number of ReadExReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus4.inst          150                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus4.data          354                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus5.inst           11                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus5.data           96                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::total          613                       # number of ReadSharedReq misses
system.numa_caches_upward3.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus4.inst          150                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus4.data         1626                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus5.inst           11                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus5.data          632                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::total         2421                       # number of demand (read+write) misses
system.numa_caches_upward3.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus4.inst          150                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus4.data         1626                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus5.inst           11                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus5.data          632                       # number of overall misses
system.numa_caches_upward3.overall_misses::total         2421                       # number of overall misses
system.numa_caches_upward3.WritebackDirty_accesses::writebacks         4195                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.WritebackDirty_accesses::total         4195                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus4.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus5.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus5.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus4.data         1272                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus5.data          537                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::total         1809                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus4.inst          150                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus4.data          355                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus5.inst           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus5.data           96                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::total          615                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus4.inst          150                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus4.data         1627                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus5.inst           11                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus5.data          633                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::total         2424                       # number of demand (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus4.inst          150                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus4.data         1627                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus5.inst           11                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus5.data          633                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::total         2424                       # number of overall (read+write) accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus5.data     0.998138                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::total     0.999447                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus4.data     0.997183                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::total     0.996748                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus4.data     0.999385                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus5.data     0.998420                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::total     0.998762                       # miss rate for demand accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus4.data     0.999385                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus5.data     0.998420                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::total     0.998762                       # miss rate for overall accesses
system.numa_caches_upward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward3.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward3.writebacks::writebacks         4187                       # number of writebacks
system.numa_caches_upward3.writebacks::total         4187                       # number of writebacks
system.numa_caches_upward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4542418140                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4540063520.618649                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2354619.381352                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4542418225                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4540063605.574588                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2354619.425412                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4542418310                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4540063690.530527                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2354619.469473                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4542418395                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4540063775.486466                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2354619.513534                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33983                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8144                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28369                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4585                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62352                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12729                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302131                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166603                       # Number of instructions committed
system.switch_cpus4.committedOps               166603                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160849                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17255                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160849                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221886                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113589                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62616                       # number of memory refs
system.switch_cpus4.num_load_insts              34187                       # Number of load instructions
system.switch_cpus4.num_store_insts             28429                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231333.258731                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70797.741269                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234328                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765672                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22727                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96655     57.98%     59.66% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.75% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.75% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35140     21.08%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28709     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166715                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24234                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37983                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4542418764                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137709                       # Number of instructions committed
system.switch_cpus5.committedOps               137709                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132401                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16770                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132401                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175525                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100562                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39091                       # number of memory refs
system.switch_cpus5.num_load_insts              25118                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3660444585.843657                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      881974178.156343                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194164                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805836                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20547                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88642     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26160     18.94%     85.26% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138094                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83056                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88112                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171168                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4542828207                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452726                       # Number of instructions committed
system.switch_cpus6.committedOps               452726                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435758                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47486                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435758                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626642                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295921                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172286                       # number of memory refs
system.switch_cpus6.num_load_insts              83896                       # Number of load instructions
system.switch_cpus6.num_store_insts             88390                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1649639548.006973                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2893188658.993027                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636869                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363131                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58935                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           257966     56.92%     59.06% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86150     19.01%     78.49% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88461     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453209                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4542418650                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4540064030.354283                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2354619.645716                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           8626                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             16                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            16                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         5844                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         4841                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          225                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          122                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          289                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          2834                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         2826                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         8626                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total            8                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           21                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side        11234                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side        10196                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::total        21430                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side        12806                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::total        12806                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              34265                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          208                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          336                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side       337000                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side       446464                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::total       783464                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side       323144                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::total       323144                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1107072                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        25370                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         48953                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         3.505403                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499976                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::2                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::3               24212     49.46%     49.46% # Request fanout histogram
system.system_bus.snoop_fanout::4               24741     50.54%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            3                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            4                       # Request fanout histogram
system.system_bus.snoop_fanout::total           48953                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  4.202589                       # Number of seconds simulated
sim_ticks                                4202589258500                       # Number of ticks simulated
final_tick                               6474359783500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 564476                       # Simulator instruction rate (inst/s)
host_op_rate                                   564476                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              275829853                       # Simulator tick rate (ticks/s)
host_mem_usage                                1343896                       # Number of bytes of host memory used
host_seconds                                 15236.17                       # Real time elapsed on the host
sim_insts                                  8600451170                       # Number of instructions simulated
sim_ops                                    8600451170                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       140928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        58304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        59264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        94784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst     13922432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data     56602944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst      1030080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       351424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       304448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data       469568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst       165312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data       304960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         5184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst         7296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data        42560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          73567744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       140928                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        59264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst     13922432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst      1030080                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       304448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst       165312                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst         7296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     15633984                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      9778816                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        9778816                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         2202                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          911                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          926                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         1481                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       217538                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       884421                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst        16095                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         5491                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         4757                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         7337                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst         2583                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data         4765                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           66                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           81                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst          114                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data          665                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1149496                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       152794                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            152794                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst        33534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data        13873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        14102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data        22554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      3312822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     13468588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       245106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        83621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst        72443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data       111733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst        39336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data        72565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst         1005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data         1234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst         1736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data        10127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide            959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             17505338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst        33534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        14102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      3312822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       245106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst        72443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst        39336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst         1005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst         1736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         3720084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        2326855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             2326855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        2326855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst        33534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data        13873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        14102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data        22554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      3312822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     13468588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       245106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        83621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst        72443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data       111733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst        39336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data        72565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst         1005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data         1234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst         1736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data        10127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide           959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            19832193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.bytes_read::switch_cpus2.data      8274176                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           8274176                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::writebacks      8273152                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        8273152                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::switch_cpus2.data       129284                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             129284                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::writebacks       129268                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total            129268                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::switch_cpus2.data      1968828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              1968828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::writebacks        1968584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total             1968584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::writebacks        1968584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::switch_cpus2.data      1968828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3937413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                            0                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                          nan                       # Average gap between requests
system.mem_ctrls2.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.bytes_read::switch_cpus0.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus0.data       193536                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus1.inst          704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus1.data       112128                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus2.inst      2102144                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus2.data   2114397696                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus3.data       163904                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus4.inst        50368                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus4.data       265408                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus5.inst         7360                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus5.data       268736                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus6.data        29888                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus7.data        57600                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::tsunami.ide     21872000                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total        2139537600                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus0.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus1.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus2.inst      2102144                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus4.inst        50368                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus5.inst         7360                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total      2176704                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks   1704273216                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total     1704273216                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::switch_cpus0.inst          168                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus0.data         3024                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus1.data         1752                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus2.inst        32846                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus2.data     33037464                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus3.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus3.data         2561                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus4.inst          787                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus4.data         4147                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus5.inst          115                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus5.data         4199                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus6.data          467                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus7.data          900                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::tsunami.ide       341750                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total           33430275                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks     26629269                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total          26629269                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::switch_cpus0.inst         2558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus0.data        46052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus1.inst          168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus1.data        26681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus2.inst       500202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus2.data    503117856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus3.inst         1279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus3.data        39001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus4.inst        11985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus4.data        63153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus5.inst         1751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus5.data        63945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus6.data         7112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus7.data        13706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::tsunami.ide        5204411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            509099859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus0.inst         2558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus1.inst          168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus2.inst       500202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus3.inst         1279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus4.inst        11985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus5.inst         1751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total          517944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks      405529332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total           405529332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks      405529332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus0.inst         2558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus0.data        46052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus1.inst          168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus1.data        26681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus2.inst       500202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus2.data    503117856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus3.inst         1279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus3.data        39001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus4.inst        11985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus4.data        63153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus5.inst         1751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus5.data        63945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus6.data         7112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus7.data        13706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::tsunami.ide       5204411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           914629192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                            0                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                          nan                       # Average gap between requests
system.mem_ctrls3.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4407                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     87584                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   18776     23.85%     23.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    369      0.47%     24.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   4303      5.47%     29.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     97      0.12%     29.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  55182     70.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               78727                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    18776     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     369      0.87%     45.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    4303     10.19%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      97      0.23%     55.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   18679     44.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                42224                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            4198864891500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               27675000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              210847000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               15908500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3470121500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        4202589443500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.338498                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.536334                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   28      0.03%      0.04% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpipl                69174     83.73%     83.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                   8618     10.43%     94.20% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     94.20% # number of callpals executed
system.cpu0.kern.callpal::rti                    4784      5.79%     99.99% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 82616                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4815                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.003738                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.007243                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61609000     68.19%     68.19% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            28735000     31.81%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      28                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            48723                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          480.435321                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2402696                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            48723                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            49.313384                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.435321                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.938350                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.938350                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7240053                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7240053                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2261447                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2261447                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1211058                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1211058                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        25268                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        25268                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        27298                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27298                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      3472505                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3472505                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      3472505                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3472505                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        47325                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        47325                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        12498                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        12498                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4696                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4696                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         2185                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2185                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        59823                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         59823                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        59823                       # number of overall misses
system.cpu0.dcache.overall_misses::total        59823                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2308772                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2308772                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1223556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1223556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        29964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        29964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        29483                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        29483                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      3532328                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3532328                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      3532328                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3532328                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.020498                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020498                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.010214                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.010214                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156721                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156721                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.074111                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074111                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016936                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016936                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016936                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016936                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16836                       # number of writebacks
system.cpu0.dcache.writebacks::total            16836                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            44207                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7486225                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            44207                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           169.344787                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000012                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999988                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21125649                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21125649                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10496514                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10496514                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10496514                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10496514                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10496514                       # number of overall hits
system.cpu0.icache.overall_hits::total       10496514                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        44207                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        44207                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        44207                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         44207                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        44207                       # number of overall misses
system.cpu0.icache.overall_misses::total        44207                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10540721                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10540721                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10540721                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10540721                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10540721                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10540721                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004194                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004194                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004194                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004194                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004194                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004194                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        44207                       # number of writebacks
system.cpu0.icache.writebacks::total            44207                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4403                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     76369                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   17511     26.07%     26.07% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   4303      6.41%     32.48% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     97      0.14%     32.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  45256     67.38%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               67167                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    17511     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    4303     10.94%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      97      0.25%     55.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   17414     44.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                39325                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            4200305557000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               15954000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2258807500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        4202791165500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.384789                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.585481                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   69      0.10%      0.10% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.01%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpipl                58300     81.59%     81.69% # number of callpals executed
system.cpu1.kern.callpal::rdps                   8609     12.05%     93.73% # number of callpals executed
system.cpu1.kern.callpal::rti                    4467      6.25%     99.99% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 71459                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4408                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 74                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    7                      
system.cpu1.kern.mode_switch_good::kernel     0.578125                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001588                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.032153                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          96243500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8205500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        3783905014000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      69                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            34146                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          446.544766                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1443221                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            34146                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            42.266181                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     3.223587                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   443.321179                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.006296                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.865862                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.872158                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5207751                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5207751                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1636747                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1636747                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       861949                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        861949                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        13067                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        13067                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        12728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        12728                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2498696                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2498696                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2498696                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2498696                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        46697                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        46697                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4924                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4924                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1106                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1106                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1323                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1323                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        51621                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         51621                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        51621                       # number of overall misses
system.cpu1.dcache.overall_misses::total        51621                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1683444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1683444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       866873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       866873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        14173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        14173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14051                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14051                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2550317                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2550317                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2550317                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2550317                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027739                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027739                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005680                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005680                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.078036                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.078036                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.094157                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.094157                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020241                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020241                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020241                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020241                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6241                       # number of writebacks
system.cpu1.dcache.writebacks::total             6241                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            32616                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3631821                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32616                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           111.350901                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    22.938615                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   489.061385                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.044802                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.955198                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15849970                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15849970                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      7876061                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7876061                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      7876061                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7876061                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      7876061                       # number of overall hits
system.cpu1.icache.overall_hits::total        7876061                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        32616                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32616                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        32616                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32616                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        32616                       # number of overall misses
system.cpu1.icache.overall_misses::total        32616                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      7908677                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7908677                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      7908677                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7908677                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      7908677                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7908677                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004124                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004124                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004124                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004124                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004124                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004124                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        32616                       # number of writebacks
system.cpu1.icache.writebacks::total            32616                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1169                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   6670111                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  107788     41.34%     41.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    376      0.14%     41.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   4303      1.65%     43.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      3      0.00%     43.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 148247     56.86%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              260717                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   107786     48.94%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     376      0.17%     49.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    4303      1.95%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       3      0.00%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  107783     48.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               220251                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            4189086325500     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               26884000      0.00%     99.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              210847000      0.01%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 441000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            13470656500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        4202795154000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999981                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.727050                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.844790                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      2469     79.62%     79.62% # number of syscalls executed
system.cpu2.kern.syscall::4                        15      0.48%     80.10% # number of syscalls executed
system.cpu2.kern.syscall::6                        51      1.64%     81.75% # number of syscalls executed
system.cpu2.kern.syscall::15                        1      0.03%     81.78% # number of syscalls executed
system.cpu2.kern.syscall::17                      389     12.54%     94.32% # number of syscalls executed
system.cpu2.kern.syscall::45                      105      3.39%     97.71% # number of syscalls executed
system.cpu2.kern.syscall::48                        2      0.06%     97.77% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.03%     97.81% # number of syscalls executed
system.cpu2.kern.syscall::60                        1      0.03%     97.84% # number of syscalls executed
system.cpu2.kern.syscall::71                       49      1.58%     99.42% # number of syscalls executed
system.cpu2.kern.syscall::73                        7      0.23%     99.65% # number of syscalls executed
system.cpu2.kern.syscall::74                        7      0.23%     99.87% # number of syscalls executed
system.cpu2.kern.syscall::136                       1      0.03%     99.90% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.03%     99.94% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.03%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.03%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  3101                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  668      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  511      0.01%      0.02% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.00%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl               215422      4.41%      4.43% # number of callpals executed
system.cpu2.kern.callpal::rdps                  10574      0.22%      4.65% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      4.65% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      4.65% # number of callpals executed
system.cpu2.kern.callpal::rti                   40613      0.83%      5.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                3130      0.06%      5.55% # number of callpals executed
system.cpu2.kern.callpal::imb                       4      0.00%      5.55% # number of callpals executed
system.cpu2.kern.callpal::rdunique            4613634     94.45%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               4884566                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            41123                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              40277                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              40276                      
system.cpu2.kern.mode_good::user                40277                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.979403                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.989595                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       81868710500      1.95%      1.95% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        4121708769500     98.05%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     511                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         93229598                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.621892                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3122772772                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         93229598                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            33.495508                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.005046                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.616845                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999252                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999262                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       6525403324                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      6525403324                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   1973876235                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1973876235                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data   1113608736                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total    1113608736                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     17624526                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     17624526                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     17725464                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     17725464                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   3087484971                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3087484971                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   3087484971                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3087484971                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     50536799                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     50536799                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     42602241                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     42602241                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       105117                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       105117                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2224                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2224                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     93139040                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      93139040                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     93139040                       # number of overall misses
system.cpu2.dcache.overall_misses::total     93139040                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   2024413034                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2024413034                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data   1156210977                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total   1156210977                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     17729643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     17729643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     17727688                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     17727688                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   3180624011                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3180624011                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   3180624011                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3180624011                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.024964                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024964                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.036846                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.036846                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.005929                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.005929                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000125                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000125                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.029283                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.029283                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.029283                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.029283                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     81591304                       # number of writebacks
system.cpu2.dcache.writebacks::total         81591304                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          2883603                       # number of replacements
system.cpu2.icache.tags.tagsinuse          512.000000                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         8313860656                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2883603                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2883.150231                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.015243                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.984757                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000030                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999970                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          298                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      16776712061                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     16776712061                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   8384030623                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     8384030623                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   8384030623                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      8384030623                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   8384030623                       # number of overall hits
system.cpu2.icache.overall_hits::total     8384030623                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2883605                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2883605                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2883605                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2883605                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2883605                       # number of overall misses
system.cpu2.icache.overall_misses::total      2883605                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   8386914228                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   8386914228                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   8386914228                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   8386914228                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   8386914228                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   8386914228                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000344                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000344                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      2883603                       # number of writebacks
system.cpu2.icache.writebacks::total          2883603                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4411                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     76052                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   17506     26.11%     26.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   4303      6.42%     32.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    105      0.16%     32.68% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  45145     67.32%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               67059                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    17504     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    4303     10.95%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     105      0.27%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   17399     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                39311                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            4200285255000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               21965500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2273110000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        4202791177500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999886                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.385403                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.586215                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::48                        1     50.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     50.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     2                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  139      0.19%      0.20% # number of callpals executed
system.cpu3.kern.callpal::tbi                       7      0.01%      0.21% # number of callpals executed
system.cpu3.kern.callpal::swpipl                58205     81.45%     81.66% # number of callpals executed
system.cpu3.kern.callpal::rdps                   8610     12.05%     93.71% # number of callpals executed
system.cpu3.kern.callpal::rti                    4446      6.22%     99.93% # number of callpals executed
system.cpu3.kern.callpal::callsys                  19      0.03%     99.96% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.96% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 31      0.04%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 71460                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             4585                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 36                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 36                      
system.cpu3.kern.mode_good::user                   36                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.007852                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.015581                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       10698767000     99.97%     99.97% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             3458000      0.03%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     139                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            34461                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          456.909052                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1538412                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            34461                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            44.642117                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     4.718971                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   452.190082                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.009217                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.883184                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.892400                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          5154141                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         5154141                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1616840                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1616840                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       855365                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        855365                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        13092                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        13092                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        12585                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        12585                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2472205                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2472205                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2472205                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2472205                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        45939                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        45939                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5528                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5528                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1136                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1136                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1396                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1396                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        51467                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         51467                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        51467                       # number of overall misses
system.cpu3.dcache.overall_misses::total        51467                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1662779                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1662779                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       860893                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       860893                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        14228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        14228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        13981                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        13981                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2523672                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2523672                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2523672                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2523672                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.027628                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027628                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.006421                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006421                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.079843                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.079843                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.099850                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.099850                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.020394                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.020394                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.020394                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020394                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5722                       # number of writebacks
system.cpu3.dcache.writebacks::total             5722                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            33527                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3782935                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            33527                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           112.832493                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     9.497954                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   502.502046                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.018551                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.981449                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         15577489                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        15577489                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      7738454                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7738454                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      7738454                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7738454                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      7738454                       # number of overall hits
system.cpu3.icache.overall_hits::total        7738454                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        33527                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        33527                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        33527                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         33527                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        33527                       # number of overall misses
system.cpu3.icache.overall_misses::total        33527                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      7771981                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7771981                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      7771981                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7771981                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      7771981                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7771981                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.004314                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004314                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.004314                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004314                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.004314                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004314                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        33527                       # number of writebacks
system.cpu3.icache.writebacks::total            33527                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    4398                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     80123                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                   17958     26.39%     26.39% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   4303      6.32%     32.71% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     96      0.14%     32.85% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  45697     67.15%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               68054                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                    17951     44.65%     44.65% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    4303     10.70%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      96      0.24%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                   17855     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                40205                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            4200291457000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               15793500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             2273025500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        4202791123000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.999610                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.390726                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.590781                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         4      8.89%      8.89% # number of syscalls executed
system.cpu4.kern.syscall::6                         5     11.11%     20.00% # number of syscalls executed
system.cpu4.kern.syscall::17                        3      6.67%     26.67% # number of syscalls executed
system.cpu4.kern.syscall::20                        2      4.44%     31.11% # number of syscalls executed
system.cpu4.kern.syscall::24                        2      4.44%     35.56% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      2.22%     37.78% # number of syscalls executed
system.cpu4.kern.syscall::45                        9     20.00%     57.78% # number of syscalls executed
system.cpu4.kern.syscall::47                        2      4.44%     62.22% # number of syscalls executed
system.cpu4.kern.syscall::48                        1      2.22%     64.44% # number of syscalls executed
system.cpu4.kern.syscall::54                        1      2.22%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::58                        1      2.22%     68.89% # number of syscalls executed
system.cpu4.kern.syscall::59                        1      2.22%     71.11% # number of syscalls executed
system.cpu4.kern.syscall::71                        8     17.78%     88.89% # number of syscalls executed
system.cpu4.kern.syscall::73                        2      4.44%     93.33% # number of syscalls executed
system.cpu4.kern.syscall::74                        2      4.44%     97.78% # number of syscalls executed
system.cpu4.kern.syscall::87                        1      2.22%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    45                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    8      0.01%      0.01% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  175      0.24%      0.25% # number of callpals executed
system.cpu4.kern.callpal::tbi                       4      0.01%      0.26% # number of callpals executed
system.cpu4.kern.callpal::swpipl                59019     81.32%     81.58% # number of callpals executed
system.cpu4.kern.callpal::rdps                   8610     11.86%     93.45% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.00%     93.45% # number of callpals executed
system.cpu4.kern.callpal::rti                    4636      6.39%     99.83% # number of callpals executed
system.cpu4.kern.callpal::callsys                  74      0.10%     99.94% # number of callpals executed
system.cpu4.kern.callpal::imb                      46      0.06%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 72573                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             4811                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                230                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                230                      
system.cpu4.kern.mode_good::user                  230                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.047807                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.091252                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel        2470334000     89.79%     89.79% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user           280931000     10.21%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     175                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            52485                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          444.051203                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1835069                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            52485                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            34.963685                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   444.051203                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.867288                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.867288                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          5830997                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         5830997                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1807672                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1807672                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       969365                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        969365                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        15048                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        15048                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        14670                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        14670                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2777037                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2777037                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2777037                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2777037                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        61137                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        61137                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         9772                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         9772                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         1349                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1349                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         1520                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1520                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        70909                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         70909                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        70909                       # number of overall misses
system.cpu4.dcache.overall_misses::total        70909                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1868809                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1868809                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       979137                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       979137                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16190                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16190                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2847946                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2847946                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2847946                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2847946                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.032714                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.032714                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.009980                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.009980                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.082271                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.082271                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.093885                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.093885                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.024898                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.024898                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.024898                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.024898                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13335                       # number of writebacks
system.cpu4.dcache.writebacks::total            13335                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements            45374                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999729                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            4928171                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            45374                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           108.612223                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.000374                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999355                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000001                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         17815030                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        17815030                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      8839388                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        8839388                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      8839388                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         8839388                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      8839388                       # number of overall hits
system.cpu4.icache.overall_hits::total        8839388                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        45418                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        45418                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        45418                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         45418                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        45418                       # number of overall misses
system.cpu4.icache.overall_misses::total        45418                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      8884806                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      8884806                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      8884806                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      8884806                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      8884806                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      8884806                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.005112                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005112                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.005112                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005112                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.005112                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005112                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks        45374                       # number of writebacks
system.cpu4.icache.writebacks::total            45374                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    4399                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     77599                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                   17728     26.23%     26.23% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   4303      6.37%     32.59% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     96      0.14%     32.74% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  45465     67.26%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               67592                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                    17725     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    4303     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      96      0.24%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                   17629     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                39753                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            4200297629500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               15739500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             2266907000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        4202791123000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                 0.999831                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.387749                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.588132                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::3                         3      9.38%      9.38% # number of syscalls executed
system.cpu5.kern.syscall::6                         3      9.38%     18.75% # number of syscalls executed
system.cpu5.kern.syscall::17                        1      3.12%     21.88% # number of syscalls executed
system.cpu5.kern.syscall::23                        1      3.12%     25.00% # number of syscalls executed
system.cpu5.kern.syscall::24                        1      3.12%     28.12% # number of syscalls executed
system.cpu5.kern.syscall::33                        1      3.12%     31.25% # number of syscalls executed
system.cpu5.kern.syscall::45                        5     15.62%     46.88% # number of syscalls executed
system.cpu5.kern.syscall::47                        1      3.12%     50.00% # number of syscalls executed
system.cpu5.kern.syscall::60                        2      6.25%     56.25% # number of syscalls executed
system.cpu5.kern.syscall::71                        9     28.12%     84.38% # number of syscalls executed
system.cpu5.kern.syscall::74                        3      9.38%     93.75% # number of syscalls executed
system.cpu5.kern.syscall::132                       1      3.12%     96.88% # number of syscalls executed
system.cpu5.kern.syscall::136                       1      3.12%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                    32                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    7      0.01%      0.01% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   98      0.14%      0.15% # number of callpals executed
system.cpu5.kern.callpal::tbi                       2      0.00%      0.15% # number of callpals executed
system.cpu5.kern.callpal::swpipl                58675     81.53%     81.68% # number of callpals executed
system.cpu5.kern.callpal::rdps                   8614     11.97%     93.65% # number of callpals executed
system.cpu5.kern.callpal::wrusp                     1      0.00%     93.65% # number of callpals executed
system.cpu5.kern.callpal::rti                    4518      6.28%     99.93% # number of callpals executed
system.cpu5.kern.callpal::callsys                  37      0.05%     99.98% # number of callpals executed
system.cpu5.kern.callpal::imb                      12      0.02%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 71964                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             4616                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                116                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                116                      
system.cpu5.kern.mode_good::user                  116                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.025130                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.049028                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        2884741500     95.64%     95.64% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user           131417000      4.36%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      98                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements            47267                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          426.068220                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1485913                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            47267                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            31.436584                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.004605                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   426.063615                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.000009                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.832155                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.832164                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          5552347                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         5552347                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1728806                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1728806                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       920313                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        920313                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        14340                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        14340                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        13936                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        13936                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2649119                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2649119                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2649119                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2649119                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        56186                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        56186                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         8187                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         8187                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         1272                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1272                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         1453                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1453                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        64373                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         64373                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        64373                       # number of overall misses
system.cpu5.dcache.overall_misses::total        64373                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1784992                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1784992                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       928500                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       928500                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        15612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        15612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15389                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15389                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2713492                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2713492                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2713492                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2713492                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.031477                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.031477                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.008817                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.008817                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.081476                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.081476                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.094418                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.094418                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.023723                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.023723                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.023723                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.023723                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        11189                       # number of writebacks
system.cpu5.dcache.writebacks::total            11189                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements            38205                       # number of replacements
system.cpu5.icache.tags.tagsinuse          511.999973                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            4349714                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            38205                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           113.851957                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     0.047364                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   511.952609                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.000093                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.999907                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         16808113                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        16808113                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      8346731                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        8346731                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      8346731                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         8346731                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      8346731                       # number of overall hits
system.cpu5.icache.overall_hits::total        8346731                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        38217                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        38217                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        38217                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         38217                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        38217                       # number of overall misses
system.cpu5.icache.overall_misses::total        38217                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      8384948                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      8384948                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      8384948                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      8384948                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      8384948                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      8384948                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.004558                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004558                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.004558                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004558                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.004558                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004558                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks        38205                       # number of writebacks
system.cpu5.icache.writebacks::total            38205                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    4399                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     75497                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                   17428     26.06%     26.06% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   4303      6.43%     32.49% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     96      0.14%     32.64% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  45052     67.36%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               66879                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                    17428     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    4303     10.99%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      96      0.25%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                   17332     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                39159                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            4200317215500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               15792000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             2247268500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        4202791123000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.384711                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.585520                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpctx                   12      0.02%      0.02% # number of callpals executed
system.cpu6.kern.callpal::swpipl                58081     81.69%     81.71% # number of callpals executed
system.cpu6.kern.callpal::rdps                   8606     12.10%     93.81% # number of callpals executed
system.cpu6.kern.callpal::rti                    4399      6.19%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 71098                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             4411                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            30951                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          426.989393                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1354374                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            30951                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            43.758651                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   426.989393                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.833964                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.833964                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          5053608                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         5053608                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1589086                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1589086                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       837322                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        837322                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        12826                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        12826                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        12171                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        12171                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2426408                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2426408                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2426408                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2426408                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        44844                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        44844                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         4170                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         4170                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         1018                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1018                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         1422                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1422                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        49014                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         49014                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        49014                       # number of overall misses
system.cpu6.dcache.overall_misses::total        49014                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1633930                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1633930                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       841492                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       841492                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        13844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        13844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        13593                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        13593                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2475422                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2475422                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2475422                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2475422                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.027445                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.027445                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004955                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004955                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.073534                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.073534                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.104613                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.104613                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.019800                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019800                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.019800                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019800                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3918                       # number of writebacks
system.cpu6.dcache.writebacks::total             3918                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements            29910                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            3652985                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            29910                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           122.132564                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         15294574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        15294574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      7602422                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        7602422                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      7602422                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         7602422                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      7602422                       # number of overall hits
system.cpu6.icache.overall_hits::total        7602422                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst        29910                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        29910                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst        29910                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         29910                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst        29910                       # number of overall misses
system.cpu6.icache.overall_misses::total        29910                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      7632332                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      7632332                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      7632332                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      7632332                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      7632332                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      7632332                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003919                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003919                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003919                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003919                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003919                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003919                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks        29910                       # number of writebacks
system.cpu6.icache.writebacks::total            29910                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    4399                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     75935                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                   17530     26.04%     26.04% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   4303      6.39%     32.43% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    192      0.29%     32.72% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  45292     67.28%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               67317                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                    17530     44.32%     44.32% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    4303     10.88%     55.20% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     192      0.49%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                   17530     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                39555                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            4200312646000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               18720000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             2248865500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        4202791078500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.387044                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.587593                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpctx                   12      0.02%      0.02% # number of callpals executed
system.cpu7.kern.callpal::swpipl                58519     81.80%     81.82% # number of callpals executed
system.cpu7.kern.callpal::rdps                   8606     12.03%     93.85% # number of callpals executed
system.cpu7.kern.callpal::rti                    4399      6.15%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 71536                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             4411                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements            31436                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          480.928689                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1373062                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            31436                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            43.678012                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     2.085230                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   478.843459                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.004073                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.935241                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.939314                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          5064846                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         5064846                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1594065                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1594065                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       839360                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        839360                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        12783                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        12783                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        12244                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        12244                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2433425                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2433425                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2433425                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2433425                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        43366                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        43366                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         4765                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         4765                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         1102                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1102                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1445                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1445                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        48131                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         48131                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        48131                       # number of overall misses
system.cpu7.dcache.overall_misses::total        48131                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1637431                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1637431                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       844125                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       844125                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        13885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        13885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        13689                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        13689                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2481556                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2481556                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2481556                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2481556                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026484                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026484                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005645                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005645                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.079366                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.079366                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.105559                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.105559                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.019395                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.019395                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.019395                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.019395                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         5064                       # number of writebacks
system.cpu7.dcache.writebacks::total             5064                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            29862                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            3696888                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            29862                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           123.799076                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    77.600866                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   429.399134                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.151564                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.838670                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         15336312                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        15336312                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      7623363                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        7623363                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      7623363                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         7623363                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      7623363                       # number of overall hits
system.cpu7.icache.overall_hits::total        7623363                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        29862                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        29862                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        29862                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         29862                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        29862                       # number of overall misses
system.cpu7.icache.overall_misses::total        29862                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      7653225                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      7653225                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      7653225                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      7653225                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      7653225                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      7653225                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.003902                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003902                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.003902                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003902                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.003902                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003902                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        29862                       # number of writebacks
system.cpu7.icache.writebacks::total            29862                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24010752                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2962                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7056                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7056                       # Transaction distribution
system.iobus.trans_dist::WriteReq              418985                       # Transaction distribution
system.iobus.trans_dist::WriteResp             418985                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        74586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2950                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3740                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        99864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  852082                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       298344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         4058                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1870                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       316584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24338448                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               376109                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               376109                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3384981                       # Number of tag accesses
system.iocache.tags.data_accesses             3384981                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          941                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              941                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       375168                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       375168                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          941                       # number of demand (read+write) misses
system.iocache.demand_misses::total               941                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          941                       # number of overall misses
system.iocache.overall_misses::total              941                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          941                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            941                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          941                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             941                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          941                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            941                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375184                       # number of writebacks
system.iocache.writebacks::total               375184                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        357269                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       180915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        82568                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          257727                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops       102354                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       155373                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                2228                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             178875                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              10312                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             10312                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        23077                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        38708                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            24378                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            10074                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           3508                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           13582                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              7348                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             7348                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          76823                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         99824                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       109032                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       181829                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        83322                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       132214                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 506397                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      4148800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      4737795                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      3245184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side      3677460                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                15809239                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        106577856                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         106930666                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.005479                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.091409                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               106500168     99.60%     99.60% # Request fanout histogram
system.l2bus0.snoop_fanout::1                  275113      0.26%     99.85% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  155381      0.15%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       4      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           106930666                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     192398701                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     96195112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       604834                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops        21732037                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     21371861                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       360176                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                3887                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp           53610010                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              15894                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             15894                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     81597026                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      2676032                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         11309771                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             5741                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           3620                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            9361                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          42602028                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         42602028                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        2917132                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      50688991                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      8425593                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    279399451                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        84703                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side       147668                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              288057415                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side    354687232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side  11189305493                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side      3275264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      3625764                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             11550893753                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        111272416                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         303676249                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.076748                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.270610                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               280729982     92.44%     92.44% # Request fanout histogram
system.l2bus1.snoop_fanout::1                22586091      7.44%     99.88% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  360176      0.12%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           303676249                       # Request fanout histogram
system.l2bus2.snoop_filter.tot_requests        407842                       # Total number of requests made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_requests       203990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_requests        70780                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.snoop_filter.tot_snoops          529529                       # Total number of snoops made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_snoops       176426                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_snoops       353103                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.trans_dist::ReadResp             203579                       # Transaction distribution
system.l2bus2.trans_dist::WriteReq               8813                       # Transaction distribution
system.l2bus2.trans_dist::WriteResp              8813                       # Transaction distribution
system.l2bus2.trans_dist::WritebackDirty        24524                       # Transaction distribution
system.l2bus2.trans_dist::WritebackClean        49443                       # Transaction distribution
system.l2bus2.trans_dist::CleanEvict            44904                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeReq             4611                       # Transaction distribution
system.l2bus2.trans_dist::SCUpgradeReq           2973                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeResp            7584                       # Transaction distribution
system.l2bus2.trans_dist::ReadExReq             13348                       # Transaction distribution
system.l2bus2.trans_dist::ReadExResp            13348                       # Transaction distribution
system.l2bus2.trans_dist::ReadCleanReq          83635                       # Transaction distribution
system.l2bus2.trans_dist::ReadSharedReq        119944                       # Transaction distribution
system.l2bus2.pkt_count_system.cpu4.icache.mem_side::system.l2cache2.cpu_side       116583                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu4.dcache.mem_side::system.l2cache2.cpu_side       195416                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu5.icache.mem_side::system.l2cache2.cpu_side       100130                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu5.dcache.mem_side::system.l2cache2.cpu_side       173390                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count::total                 585519                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu4.icache.mem_side::system.l2cache2.cpu_side      4554560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu4.dcache.mem_side::system.l2cache2.cpu_side      5364280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu5.icache.mem_side::system.l2cache2.cpu_side      3962432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu5.dcache.mem_side::system.l2cache2.cpu_side      4806448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size::total                18687720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.snoops                        107499271                       # Total snoops (count)
system.l2bus2.snoop_fanout::samples         107901855                       # Request fanout histogram
system.l2bus2.snoop_fanout::mean             0.009613                       # Request fanout histogram
system.l2bus2.snoop_fanout::stdev            0.126750                       # Request fanout histogram
system.l2bus2.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus2.snoop_fanout::0               107217694     99.37%     99.37% # Request fanout histogram
system.l2bus2.snoop_fanout::1                  331052      0.31%     99.67% # Request fanout histogram
system.l2bus2.snoop_fanout::2                  353109      0.33%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus2.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus2.snoop_fanout::total           107901855                       # Request fanout histogram
system.l2bus3.snoop_filter.tot_requests        284063                       # Total number of requests made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_requests       142068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_requests        63023                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.snoop_filter.tot_snoops          411810                       # Total number of snoops made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_snoops        60034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_snoops       351776                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.trans_dist::ReadResp             150102                       # Transaction distribution
system.l2bus3.trans_dist::WriteReq               8798                       # Transaction distribution
system.l2bus3.trans_dist::WriteResp              8798                       # Transaction distribution
system.l2bus3.trans_dist::WritebackDirty         8982                       # Transaction distribution
system.l2bus3.trans_dist::WritebackClean        29851                       # Transaction distribution
system.l2bus3.trans_dist::CleanEvict            26299                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeReq             4789                       # Transaction distribution
system.l2bus3.trans_dist::SCUpgradeReq           2867                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeResp            7656                       # Transaction distribution
system.l2bus3.trans_dist::ReadExReq              4146                       # Transaction distribution
system.l2bus3.trans_dist::ReadExResp             4146                       # Transaction distribution
system.l2bus3.trans_dist::ReadCleanReq          59772                       # Transaction distribution
system.l2bus3.trans_dist::ReadSharedReq         90330                       # Transaction distribution
system.l2bus3.pkt_count_system.cpu6.icache.mem_side::system.l2cache3.cpu_side        72775                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu6.dcache.mem_side::system.l2cache3.cpu_side       130479                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu7.icache.mem_side::system.l2cache3.cpu_side        76620                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu7.dcache.mem_side::system.l2cache3.cpu_side       126662                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count::total                 406536                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu6.icache.mem_side::system.l2cache3.cpu_side      2743360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu6.dcache.mem_side::system.l2cache3.cpu_side      3350904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu7.icache.mem_side::system.l2cache3.cpu_side      2992512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu7.dcache.mem_side::system.l2cache3.cpu_side      3340792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size::total                12427568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.snoops                         70855975                       # Total snoops (count)
system.l2bus3.snoop_fanout::samples          71130825                       # Request fanout histogram
system.l2bus3.snoop_fanout::mean             0.012679                       # Request fanout histogram
system.l2bus3.snoop_fanout::stdev            0.149698                       # Request fanout histogram
system.l2bus3.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus3.snoop_fanout::0                70580716     99.23%     99.23% # Request fanout histogram
system.l2bus3.snoop_fanout::1                  198333      0.28%     99.51% # Request fanout histogram
system.l2bus3.snoop_fanout::2                  351776      0.49%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus3.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus3.snoop_fanout::total            71130825                       # Request fanout histogram
system.l2cache0.tags.replacements               12092                       # number of replacements
system.l2cache0.tags.tagsinuse            3876.866457                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 20106                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               12092                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.662752                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1284.697166                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     2.000002                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data     2.000006                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     1.654552                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     2.175374                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   437.615609                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   632.267178                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   648.172875                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   866.283696                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.313647                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000488                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000404                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000531                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.106840                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.154362                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.158245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.211495                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.946501                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3871                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         3843                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.945068                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             2240146                       # Number of tag accesses
system.l2cache0.tags.data_accesses            2240146                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        23077                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        23077                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        38708                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        38708                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            8                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             11                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            6                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            6                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          533                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          253                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             786                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst        41837                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst        31679                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        73516                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data        44918                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data        21441                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        66359                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst        41837                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data        45451                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst        31679                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data        21694                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             140661                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst        41837                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data        45451                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst        31679                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data        21694                       # number of overall hits
system.l2cache0.overall_hits::total            140661                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         7958                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         2040                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         9998                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         2110                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         1165                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         3275                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         3081                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         2612                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          5693                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         2370                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          937                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         3307                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         3518                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data        21713                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total        25231                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         2370                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         6599                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          937                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data        24325                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            34231                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         2370                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         6599                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          937                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data        24325                       # number of overall misses
system.l2cache0.overall_misses::total           34231                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        23077                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        23077                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        38708                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        38708                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         7966                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         2043                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        10009                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         2116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         1165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         3281                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         3614                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2865                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         6479                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        44207                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst        32616                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        76823                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data        48436                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data        43154                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        91590                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        44207                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        52050                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst        32616                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data        46019                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         174892                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        44207                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        52050                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst        32616                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data        46019                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        174892                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.998996                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.998532                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.998901                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.997164                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.998171                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.852518                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.911693                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.878685                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.053611                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.028728                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.043047                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.072632                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.503152                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.275478                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.053611                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.126782                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.028728                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.528586                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.195727                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.053611                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.126782                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.028728                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.528586                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.195727                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           6725                       # number of writebacks
system.l2cache0.writebacks::total                6725                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            34694695                       # number of replacements
system.l2cache1.tags.tagsinuse            3957.985724                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             114456127                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            34694695                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                3.298952                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1558.770599                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst     0.439971                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data     0.133561                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst     0.101443                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data     0.058027                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   121.778009                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  2265.322818                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst     5.824274                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data     5.557023                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.380559                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.000107                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000033                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000025                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000014                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.029731                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.553057                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.001422                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.001357                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.966305                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4054                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          724                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2691                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          639                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.989746                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          1611680057                       # Number of tag accesses
system.l2cache1.tags.data_accesses         1611680057                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     81597026                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     81597026                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      2676032                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      2676032                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data           11                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             11                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data           40                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           41                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data     19089795                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data          147                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total        19089942                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst      2633113                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst        17340                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      2650453                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data     39842818                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data        16186                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     39859004                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst      2633113                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data     58932613                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst        17340                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data        16333                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           61599399                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst      2633113                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data     58932613                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst        17340                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data        16333                       # number of overall hits
system.l2cache1.overall_hits::total          61599399                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data         2598                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data         2075                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         4673                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data         2003                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data         1240                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         3243                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data     23508805                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         3000                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total      23511805                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst       250492                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst        16187                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       266679                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data     10797352                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data        27962                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total     10825314                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst       250492                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data     34306157                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst        16187                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data        30962                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         34603798                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst       250492                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data     34306157                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst        16187                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data        30962                       # number of overall misses
system.l2cache1.overall_misses::total        34603798                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     81597026                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     81597026                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      2676032                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      2676032                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data         2609                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data         2075                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         4684                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data         2043                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data         1241                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         3284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data     42598600                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         3147                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     42601747                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst      2883605                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst        33527                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      2917132                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     50640170                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data        44148                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     50684318                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst      2883605                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     93238770                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst        33527                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        47295                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       96203197                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst      2883605                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     93238770                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst        33527                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        47295                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      96203197                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.995784                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.997652                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.980421                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999194                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.987515                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.551868                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.953289                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.551898                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.086868                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.482805                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.091418                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.213217                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.633370                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.213583                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.086868                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.367939                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.482805                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.654657                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.359695                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.086868                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.367939                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.482805                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.654657                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.359695                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks       26760933                       # number of writebacks
system.l2cache1.writebacks::total            26760933                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache2.tags.replacements               29922                       # number of replacements
system.l2cache2.tags.tagsinuse            3706.700712                       # Cycle average of tags in use
system.l2cache2.tags.total_refs                 66462                       # Total number of references to valid blocks.
system.l2cache2.tags.sampled_refs               29922                       # Sample count of references to valid blocks.
system.l2cache2.tags.avg_refs                2.221175                       # Average number of references to valid blocks.
system.l2cache2.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache2.tags.occ_blocks::writebacks   794.710178                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu4.inst     2.003139                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu4.data     2.177999                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu5.inst     0.000506                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu5.data     0.001070                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus4.inst   157.869689                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus4.data   324.887693                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus5.inst   998.115837                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus5.data  1426.934601                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_percent::writebacks     0.194021                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu4.inst     0.000489                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu4.data     0.000532                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu5.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu5.data     0.000000                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus4.inst     0.038542                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus4.data     0.079318                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus5.inst     0.243681                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus5.data     0.348373                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::total      0.904956                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_task_id_blocks::1024         3670                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::4         3660                       # Occupied blocks per task id
system.l2cache2.tags.occ_task_id_percent::1024     0.895996                       # Percentage of cache occupancy per task id
system.l2cache2.tags.tag_accesses             2782840                       # Number of tag accesses
system.l2cache2.tags.data_accesses            2782840                       # Number of data accesses
system.l2cache2.WritebackDirty_hits::writebacks        24524                       # number of WritebackDirty hits
system.l2cache2.WritebackDirty_hits::total        24524                       # number of WritebackDirty hits
system.l2cache2.WritebackClean_hits::writebacks        49443                       # number of WritebackClean hits
system.l2cache2.WritebackClean_hits::total        49443                       # number of WritebackClean hits
system.l2cache2.UpgradeReq_hits::switch_cpus4.data            8                       # number of UpgradeReq hits
system.l2cache2.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2cache2.UpgradeReq_hits::total             11                       # number of UpgradeReq hits
system.l2cache2.SCUpgradeReq_hits::switch_cpus4.data            4                       # number of SCUpgradeReq hits
system.l2cache2.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2cache2.SCUpgradeReq_hits::total            5                       # number of SCUpgradeReq hits
system.l2cache2.ReadExReq_hits::switch_cpus4.data         1552                       # number of ReadExReq hits
system.l2cache2.ReadExReq_hits::switch_cpus5.data          910                       # number of ReadExReq hits
system.l2cache2.ReadExReq_hits::total            2462                       # number of ReadExReq hits
system.l2cache2.ReadCleanReq_hits::switch_cpus4.inst        39855                       # number of ReadCleanReq hits
system.l2cache2.ReadCleanReq_hits::switch_cpus5.inst        35517                       # number of ReadCleanReq hits
system.l2cache2.ReadCleanReq_hits::total        75372                       # number of ReadCleanReq hits
system.l2cache2.ReadSharedReq_hits::switch_cpus4.data        45557                       # number of ReadSharedReq hits
system.l2cache2.ReadSharedReq_hits::switch_cpus5.data        31323                       # number of ReadSharedReq hits
system.l2cache2.ReadSharedReq_hits::total        76880                       # number of ReadSharedReq hits
system.l2cache2.demand_hits::switch_cpus4.inst        39855                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus4.data        47109                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus5.inst        35517                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus5.data        32233                       # number of demand (read+write) hits
system.l2cache2.demand_hits::total             154714                       # number of demand (read+write) hits
system.l2cache2.overall_hits::switch_cpus4.inst        39855                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus4.data        47109                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus5.inst        35517                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus5.data        32233                       # number of overall hits
system.l2cache2.overall_hits::total            154714                       # number of overall hits
system.l2cache2.UpgradeReq_misses::switch_cpus4.data         2313                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::switch_cpus5.data         2242                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::total         4555                       # number of UpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus4.data         1481                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus5.data         1378                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::total         2859                       # number of SCUpgradeReq misses
system.l2cache2.ReadExReq_misses::switch_cpus4.data         5027                       # number of ReadExReq misses
system.l2cache2.ReadExReq_misses::switch_cpus5.data         4925                       # number of ReadExReq misses
system.l2cache2.ReadExReq_misses::total          9952                       # number of ReadExReq misses
system.l2cache2.ReadCleanReq_misses::switch_cpus4.inst         5558                       # number of ReadCleanReq misses
system.l2cache2.ReadCleanReq_misses::switch_cpus5.inst         2700                       # number of ReadCleanReq misses
system.l2cache2.ReadCleanReq_misses::total         8258                       # number of ReadCleanReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus4.data        13472                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus5.data        25858                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::total        39330                       # number of ReadSharedReq misses
system.l2cache2.demand_misses::switch_cpus4.inst         5558                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus4.data        18499                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus5.inst         2700                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus5.data        30783                       # number of demand (read+write) misses
system.l2cache2.demand_misses::total            57540                       # number of demand (read+write) misses
system.l2cache2.overall_misses::switch_cpus4.inst         5558                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus4.data        18499                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus5.inst         2700                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus5.data        30783                       # number of overall misses
system.l2cache2.overall_misses::total           57540                       # number of overall misses
system.l2cache2.WritebackDirty_accesses::writebacks        24524                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackDirty_accesses::total        24524                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::writebacks        49443                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::total        49443                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus4.data         2321                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus5.data         2245                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::total         4566                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus4.data         1485                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus5.data         1379                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::total         2864                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::switch_cpus4.data         6579                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::switch_cpus5.data         5835                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::total        12414                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::switch_cpus4.inst        45413                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::switch_cpus5.inst        38217                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::total        83630                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus4.data        59029                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus5.data        57181                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::total       116210                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.demand_accesses::switch_cpus4.inst        45413                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus4.data        65608                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus5.inst        38217                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus5.data        63016                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::total         212254                       # number of demand (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus4.inst        45413                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus4.data        65608                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus5.inst        38217                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus5.data        63016                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::total        212254                       # number of overall (read+write) accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus4.data     0.996553                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus5.data     0.998664                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::total     0.997591                       # miss rate for UpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.997306                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.999275                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::total     0.998254                       # miss rate for SCUpgradeReq accesses
system.l2cache2.ReadExReq_miss_rate::switch_cpus4.data     0.764098                       # miss rate for ReadExReq accesses
system.l2cache2.ReadExReq_miss_rate::switch_cpus5.data     0.844045                       # miss rate for ReadExReq accesses
system.l2cache2.ReadExReq_miss_rate::total     0.801676                       # miss rate for ReadExReq accesses
system.l2cache2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.122388                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.070649                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadCleanReq_miss_rate::total     0.098744                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus4.data     0.228227                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus5.data     0.452213                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::total     0.338439                       # miss rate for ReadSharedReq accesses
system.l2cache2.demand_miss_rate::switch_cpus4.inst     0.122388                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus4.data     0.281963                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus5.inst     0.070649                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus5.data     0.488495                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::total      0.271090                       # miss rate for demand accesses
system.l2cache2.overall_miss_rate::switch_cpus4.inst     0.122388                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus4.data     0.281963                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus5.inst     0.070649                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus5.data     0.488495                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::total     0.271090                       # miss rate for overall accesses
system.l2cache2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache2.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache2.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache2.fast_writes                         0                       # number of fast writes performed
system.l2cache2.cache_copies                        0                       # number of cache copies performed
system.l2cache2.writebacks::writebacks           8952                       # number of writebacks
system.l2cache2.writebacks::total                8952                       # number of writebacks
system.l2cache2.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache3.tags.replacements                1171                       # number of replacements
system.l2cache3.tags.tagsinuse            3562.685099                       # Cycle average of tags in use
system.l2cache3.tags.total_refs                  4057                       # Total number of references to valid blocks.
system.l2cache3.tags.sampled_refs                1171                       # Sample count of references to valid blocks.
system.l2cache3.tags.avg_refs                3.464560                       # Average number of references to valid blocks.
system.l2cache3.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache3.tags.occ_blocks::writebacks  1443.775061                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu6.inst            2                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu6.data            8                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu7.inst            1                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus6.inst   402.411850                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus6.data   376.297615                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus7.inst   441.517776                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus7.data   887.682796                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_percent::writebacks     0.352484                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu6.inst     0.000488                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu6.data     0.001953                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu7.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus6.inst     0.098245                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus6.data     0.091870                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus7.inst     0.107792                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus7.data     0.216719                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::total      0.869796                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_task_id_blocks::1024         3599                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::4         3585                       # Occupied blocks per task id
system.l2cache3.tags.occ_task_id_percent::1024     0.878662                       # Percentage of cache occupancy per task id
system.l2cache3.tags.tag_accesses             1815039                       # Number of tag accesses
system.l2cache3.tags.data_accesses            1815039                       # Number of data accesses
system.l2cache3.WritebackDirty_hits::writebacks         8982                       # number of WritebackDirty hits
system.l2cache3.WritebackDirty_hits::total         8982                       # number of WritebackDirty hits
system.l2cache3.WritebackClean_hits::writebacks        29851                       # number of WritebackClean hits
system.l2cache3.WritebackClean_hits::total        29851                       # number of WritebackClean hits
system.l2cache3.UpgradeReq_hits::switch_cpus7.data            2                       # number of UpgradeReq hits
system.l2cache3.UpgradeReq_hits::total              2                       # number of UpgradeReq hits
system.l2cache3.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2cache3.SCUpgradeReq_hits::switch_cpus7.data            1                       # number of SCUpgradeReq hits
system.l2cache3.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache3.ReadExReq_hits::switch_cpus6.data          240                       # number of ReadExReq hits
system.l2cache3.ReadExReq_hits::switch_cpus7.data          268                       # number of ReadExReq hits
system.l2cache3.ReadExReq_hits::total             508                       # number of ReadExReq hits
system.l2cache3.ReadCleanReq_hits::switch_cpus6.inst        29836                       # number of ReadCleanReq hits
system.l2cache3.ReadCleanReq_hits::switch_cpus7.inst        29737                       # number of ReadCleanReq hits
system.l2cache3.ReadCleanReq_hits::total        59573                       # number of ReadCleanReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus6.data        36426                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus7.data        24524                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::total        60950                       # number of ReadSharedReq hits
system.l2cache3.demand_hits::switch_cpus6.inst        29836                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus6.data        36666                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus7.inst        29737                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus7.data        24792                       # number of demand (read+write) hits
system.l2cache3.demand_hits::total             121031                       # number of demand (read+write) hits
system.l2cache3.overall_hits::switch_cpus6.inst        29836                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus6.data        36666                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus7.inst        29737                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus7.data        24792                       # number of overall hits
system.l2cache3.overall_hits::total            121031                       # number of overall hits
system.l2cache3.UpgradeReq_misses::switch_cpus6.data         2124                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::switch_cpus7.data         2642                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::total         4766                       # number of UpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus6.data         1408                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus7.data         1309                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::total         2717                       # number of SCUpgradeReq misses
system.l2cache3.ReadExReq_misses::switch_cpus6.data          991                       # number of ReadExReq misses
system.l2cache3.ReadExReq_misses::switch_cpus7.data         1849                       # number of ReadExReq misses
system.l2cache3.ReadExReq_misses::total          2840                       # number of ReadExReq misses
system.l2cache3.ReadCleanReq_misses::switch_cpus6.inst           74                       # number of ReadCleanReq misses
system.l2cache3.ReadCleanReq_misses::switch_cpus7.inst          125                       # number of ReadCleanReq misses
system.l2cache3.ReadCleanReq_misses::total          199                       # number of ReadCleanReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus6.data         6177                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus7.data        19649                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::total        25826                       # number of ReadSharedReq misses
system.l2cache3.demand_misses::switch_cpus6.inst           74                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus6.data         7168                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus7.inst          125                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus7.data        21498                       # number of demand (read+write) misses
system.l2cache3.demand_misses::total            28865                       # number of demand (read+write) misses
system.l2cache3.overall_misses::switch_cpus6.inst           74                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus6.data         7168                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus7.inst          125                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus7.data        21498                       # number of overall misses
system.l2cache3.overall_misses::total           28865                       # number of overall misses
system.l2cache3.WritebackDirty_accesses::writebacks         8982                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackDirty_accesses::total         8982                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::writebacks        29851                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::total        29851                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus6.data         2124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus7.data         2644                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::total         4768                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus6.data         1409                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus7.data         1310                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::total         2719                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::switch_cpus6.data         1231                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::switch_cpus7.data         2117                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::total         3348                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::switch_cpus6.inst        29910                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::switch_cpus7.inst        29862                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::total        59772                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus6.data        42603                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus7.data        44173                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::total        86776                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.demand_accesses::switch_cpus6.inst        29910                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus6.data        43834                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus7.inst        29862                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus7.data        46290                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::total         149896                       # number of demand (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus6.inst        29910                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus6.data        43834                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus7.inst        29862                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus7.data        46290                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::total        149896                       # number of overall (read+write) accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus7.data     0.999244                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::total     0.999581                       # miss rate for UpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus6.data     0.999290                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus7.data     0.999237                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::total     0.999264                       # miss rate for SCUpgradeReq accesses
system.l2cache3.ReadExReq_miss_rate::switch_cpus6.data     0.805037                       # miss rate for ReadExReq accesses
system.l2cache3.ReadExReq_miss_rate::switch_cpus7.data     0.873406                       # miss rate for ReadExReq accesses
system.l2cache3.ReadExReq_miss_rate::total     0.848268                       # miss rate for ReadExReq accesses
system.l2cache3.ReadCleanReq_miss_rate::switch_cpus6.inst     0.002474                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadCleanReq_miss_rate::switch_cpus7.inst     0.004186                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadCleanReq_miss_rate::total     0.003329                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus6.data     0.144990                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus7.data     0.444819                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::total     0.297617                       # miss rate for ReadSharedReq accesses
system.l2cache3.demand_miss_rate::switch_cpus6.inst     0.002474                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus6.data     0.163526                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus7.inst     0.004186                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus7.data     0.464420                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::total      0.192567                       # miss rate for demand accesses
system.l2cache3.overall_miss_rate::switch_cpus6.inst     0.002474                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus6.data     0.163526                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus7.inst     0.004186                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus7.data     0.464420                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::total     0.192567                       # miss rate for overall accesses
system.l2cache3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache3.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache3.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache3.fast_writes                         0                       # number of fast writes performed
system.l2cache3.cache_copies                        0                       # number of cache copies performed
system.l2cache3.writebacks::writebacks            518                       # number of writebacks
system.l2cache3.writebacks::total                 518                       # number of writebacks
system.l2cache3.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               6115                       # Transaction distribution
system.membus0.trans_dist::ReadResp           1130201                       # Transaction distribution
system.membus0.trans_dist::WriteReq             43817                       # Transaction distribution
system.membus0.trans_dist::WriteResp            43817                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       500920                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          739228                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           29344                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         11703                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          37790                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            74560                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           70208                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      1124086                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       375168                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       375168                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        85644                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        20366                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        25080                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       131090                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      3227927                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        74784                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      3302711                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port       100399                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1027925                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      1128324                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               4562125                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      1722304                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       788480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        79319                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      2590103                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     81910912                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       237265                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     82148177                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      2142208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     21929792                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     24072000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              108810280                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       103668321                       # Total snoops (count)
system.membus0.snoop_fanout::samples        106621249                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.972293                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.164131                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                2954112      2.77%      2.77% # Request fanout histogram
system.membus0.snoop_fanout::3              103667137     97.23%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          106621249                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               3887                       # Transaction distribution
system.membus1.trans_dist::ReadResp          11095880                       # Transaction distribution
system.membus1.trans_dist::WriteReq             15894                       # Transaction distribution
system.membus1.trans_dist::WriteResp            15894                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     26760933                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         7658751                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            6742                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          3579                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           8928                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         23511074                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        23510793                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     11091993                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side    103684348                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total    103684348                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             103684348                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side   3927374393                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   3927374393                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             3927374393                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                        76584426                       # Total snoops (count)
system.membus1.snoop_fanout::samples        145615925                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.525788                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.499335                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               69052853     47.42%     47.42% # Request fanout histogram
system.membus1.snoop_fanout::2               76563072     52.58%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          145615925                       # Request fanout histogram
system.membus2.trans_dist::ReadResp             47588                       # Transaction distribution
system.membus2.trans_dist::WriteReq              8813                       # Transaction distribution
system.membus2.trans_dist::WriteResp             8813                       # Transaction distribution
system.membus2.trans_dist::WritebackDirty       138220                       # Transaction distribution
system.membus2.trans_dist::CleanEvict           17993                       # Transaction distribution
system.membus2.trans_dist::UpgradeReq            6371                       # Transaction distribution
system.membus2.trans_dist::SCUpgradeReq          2968                       # Transaction distribution
system.membus2.trans_dist::UpgradeResp           9185                       # Transaction distribution
system.membus2.trans_dist::ReadExReq           138399                       # Transaction distribution
system.membus2.trans_dist::ReadExResp          137465                       # Transaction distribution
system.membus2.trans_dist::ReadSharedReq        47588                       # Transaction distribution
system.membus2.pkt_count_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side       175567                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.l2cache2.mem_side::total       175567                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.numa_caches_upward2.mem_side::system.mem_ctrls2.port       387836                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.numa_caches_upward2.mem_side::total       387836                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count::total                563403                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side      4212648                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::total      4212648                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.numa_caches_upward2.mem_side::system.mem_ctrls2.port     16547328                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.numa_caches_upward2.mem_side::total     16547328                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size::total               20759976                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.snoops                       107221477                       # Total snoops (count)
system.membus2.snoop_fanout::samples        107557078                       # Request fanout histogram
system.membus2.snoop_fanout::mean            1.996650                       # Request fanout histogram
system.membus2.snoop_fanout::stdev           0.057785                       # Request fanout histogram
system.membus2.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::1                 360352      0.34%      0.34% # Request fanout histogram
system.membus2.snoop_fanout::2              107196726     99.66%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus2.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus2.snoop_fanout::total          107557078                       # Request fanout histogram
system.membus3.trans_dist::ReadResp           9858639                       # Transaction distribution
system.membus3.trans_dist::WriteReq              8798                       # Transaction distribution
system.membus3.trans_dist::WriteResp             8798                       # Transaction distribution
system.membus3.trans_dist::WritebackDirty     26629298                       # Transaction distribution
system.membus3.trans_dist::CleanEvict         6789067                       # Transaction distribution
system.membus3.trans_dist::UpgradeReq            7908                       # Transaction distribution
system.membus3.trans_dist::SCUpgradeReq          3939                       # Transaction distribution
system.membus3.trans_dist::UpgradeResp          10216                       # Transaction distribution
system.membus3.trans_dist::ReadExReq         23601093                       # Transaction distribution
system.membus3.trans_dist::ReadExResp        23599335                       # Transaction distribution
system.membus3.trans_dist::ReadSharedReq      9858639                       # Transaction distribution
system.membus3.pkt_count_system.l2cache3.mem_side::system.mem_ctrls3.port         5754                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side        86515                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::total        92269                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port    100283461                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::total    100283461                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count::total             100375730                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.mem_ctrls3.port       133568                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side      1714480                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::total      1848048                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port   3843807744                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::total   3843807744                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size::total             3845655792                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.snoops                         4008205                       # Total snoops (count)
system.membus3.snoop_fanout::samples         70883968                       # Request fanout histogram
system.membus3.snoop_fanout::mean            1.056214                       # Request fanout histogram
system.membus3.snoop_fanout::stdev           0.230335                       # Request fanout histogram
system.membus3.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::1               66899288     94.38%     94.38% # Request fanout histogram
system.membus3.snoop_fanout::2                3984680      5.62%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus3.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus3.snoop_fanout::total           70883968                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       351679                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.750636                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          290                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       351679                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000825                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    13.204886                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.000013                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.080216                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     1.450183                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.015337                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.825305                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.005013                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.090636                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000959                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.921915                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      5948901                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      5948901                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       348126                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       348126                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           47                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           50                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data            5                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide           47                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           54                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data            5                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide           47                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           54                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          106                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           26                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          132                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data          146                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          157                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         2070                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          859                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2929                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          168                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1828                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           11                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data         1027                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide          828                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3862                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       341760                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       341760                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          168                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         3898                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1886                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide          828                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6791                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          168                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         3898                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1886                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide          828                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6791                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       348126                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       348126                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          106                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          132                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          157                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         2073                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          860                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2933                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          168                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1830                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data         1028                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide          875                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3912                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       341760                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       341760                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          168                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         3903                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1888                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide          875                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6845                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          168                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         3903                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1888                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide          875                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6845                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.998553                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.998837                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998636                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.998907                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999027                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.946286                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.987219                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.998719                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.998941                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.946286                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.992111                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.998719                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.998941                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.946286                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.992111                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       348111                       # number of writebacks
system.numa_caches_downward0.writebacks::total       348111                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements     37715811                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.575330                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs       131449                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs     37715811                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.003485                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     7.401284                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     0.223172                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     7.800111                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.011281                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.139483                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.462580                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.013948                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.487507                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.000705                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.008718                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.973458                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses    613487381                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses    613487381                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks     26760933                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total     26760933                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data        32742                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total        32743                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.inst            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data        93087                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total        93094                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data       125829                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data            5                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total       125837                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data       125829                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data            5                       # number of overall hits
system.numa_caches_downward1.overall_hits::total       125837                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data         2788                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data         2897                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         5685                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data         2003                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data         1240                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         3243                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data     23475873                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data         2177                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total     23478050                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst       250489                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data     10704265                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst        16187                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data        27958                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total     10998899                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst       250489                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data     34180138                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst        16187                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data        30135                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total     34476949                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst       250489                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data     34180138                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst        16187                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data        30135                       # number of overall misses
system.numa_caches_downward1.overall_misses::total     34476949                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks     26760933                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total     26760933                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data         2788                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data         2897                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         5685                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data         2003                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data         1240                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         3243                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data     23508615                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data         2178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total     23510793                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst       250492                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data     10797352                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst        16187                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data        27962                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total     11091993                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst       250492                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data     34305967                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst        16187                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data        30140                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total     34602786                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst       250492                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data     34305967                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst        16187                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data        30140                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total     34602786                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.998607                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.999541                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.998607                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999988                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.991379                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999857                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.991607                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst     0.999988                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.996332                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.999834                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.996363                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst     0.999988                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.996332                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.999834                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.996363                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks     26635197                       # number of writebacks
system.numa_caches_downward1.writebacks::total     26635197                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward2.tags.replacements        37912                       # number of replacements
system.numa_caches_downward2.tags.tagsinuse     2.777811                       # Cycle average of tags in use
system.numa_caches_downward2.tags.total_refs          633                       # Total number of references to valid blocks.
system.numa_caches_downward2.tags.sampled_refs        37912                       # Sample count of references to valid blocks.
system.numa_caches_downward2.tags.avg_refs     0.016697                       # Average number of references to valid blocks.
system.numa_caches_downward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward2.tags.occ_blocks::writebacks     0.020960                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus4.inst     0.007875                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus4.data     0.087766                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus5.inst     0.013394                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus5.data     2.647817                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_percent::writebacks     0.001310                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus4.inst     0.000492                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus4.data     0.005485                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus5.inst     0.000837                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus5.data     0.165489                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::total     0.173613                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.numa_caches_downward2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_downward2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.numa_caches_downward2.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.numa_caches_downward2.tags.tag_accesses       799904                       # Number of tag accesses
system.numa_caches_downward2.tags.data_accesses       799904                       # Number of data accesses
system.numa_caches_downward2.WritebackDirty_hits::writebacks         8952                       # number of WritebackDirty hits
system.numa_caches_downward2.WritebackDirty_hits::total         8952                       # number of WritebackDirty hits
system.numa_caches_downward2.ReadExReq_hits::switch_cpus4.data            2                       # number of ReadExReq hits
system.numa_caches_downward2.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward2.ReadSharedReq_hits::switch_cpus4.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward2.ReadSharedReq_hits::switch_cpus5.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward2.ReadSharedReq_hits::total            7                       # number of ReadSharedReq hits
system.numa_caches_downward2.demand_hits::switch_cpus4.data            6                       # number of demand (read+write) hits
system.numa_caches_downward2.demand_hits::switch_cpus5.data            3                       # number of demand (read+write) hits
system.numa_caches_downward2.demand_hits::total            9                       # number of demand (read+write) hits
system.numa_caches_downward2.overall_hits::switch_cpus4.data            6                       # number of overall hits
system.numa_caches_downward2.overall_hits::switch_cpus5.data            3                       # number of overall hits
system.numa_caches_downward2.overall_hits::total            9                       # number of overall hits
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus4.data         3224                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus5.data         3102                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::total         6326                       # number of UpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus4.data         1481                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus5.data         1378                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::total         2859                       # number of SCUpgradeReq misses
system.numa_caches_downward2.ReadExReq_misses::switch_cpus4.data         4114                       # number of ReadExReq misses
system.numa_caches_downward2.ReadExReq_misses::switch_cpus5.data         4065                       # number of ReadExReq misses
system.numa_caches_downward2.ReadExReq_misses::total         8179                       # number of ReadExReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus4.inst         5558                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus4.data        13468                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus5.inst         2700                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus5.data        25855                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::total        47581                       # number of ReadSharedReq misses
system.numa_caches_downward2.demand_misses::switch_cpus4.inst         5558                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus4.data        17582                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus5.inst         2700                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus5.data        29920                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::total        55760                       # number of demand (read+write) misses
system.numa_caches_downward2.overall_misses::switch_cpus4.inst         5558                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus4.data        17582                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus5.inst         2700                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus5.data        29920                       # number of overall misses
system.numa_caches_downward2.overall_misses::total        55760                       # number of overall misses
system.numa_caches_downward2.WritebackDirty_accesses::writebacks         8952                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.WritebackDirty_accesses::total         8952                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus4.data         3224                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus5.data         3102                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::total         6326                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus4.data         1481                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus5.data         1378                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::total         2859                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::switch_cpus4.data         4116                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::switch_cpus5.data         4065                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::total         8181                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus4.inst         5558                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus4.data        13472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus5.inst         2700                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus5.data        25858                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::total        47588                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.demand_accesses::switch_cpus4.inst         5558                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus4.data        17588                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus5.inst         2700                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus5.data        29923                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::total        55769                       # number of demand (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus4.inst         5558                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus4.data        17588                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus5.inst         2700                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus5.data        29923                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::total        55769                       # number of overall (read+write) accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::switch_cpus4.data     0.999514                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::total     0.999756                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus4.data     0.999703                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus5.data     0.999884                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::total     0.999853                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus4.data     0.999659                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus5.data     0.999900                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::total     0.999839                       # miss rate for demand accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus4.data     0.999659                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus5.data     0.999900                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::total     0.999839                       # miss rate for overall accesses
system.numa_caches_downward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward2.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward2.writebacks::writebacks         8942                       # number of writebacks
system.numa_caches_downward2.writebacks::total         8942                       # number of writebacks
system.numa_caches_downward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward3.tags.replacements         7009                       # number of replacements
system.numa_caches_downward3.tags.tagsinuse     3.411384                       # Cycle average of tags in use
system.numa_caches_downward3.tags.total_refs          481                       # Total number of references to valid blocks.
system.numa_caches_downward3.tags.sampled_refs         7009                       # Sample count of references to valid blocks.
system.numa_caches_downward3.tags.avg_refs     0.068626                       # Average number of references to valid blocks.
system.numa_caches_downward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward3.tags.occ_blocks::writebacks     0.016975                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus6.inst     0.238820                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus6.data     0.169963                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus7.inst     0.077576                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus7.data     2.908049                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_percent::writebacks     0.001061                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus6.inst     0.014926                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus6.data     0.010623                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus7.inst     0.004849                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus7.data     0.181753                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::total     0.213212                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.tag_accesses       299497                       # Number of tag accesses
system.numa_caches_downward3.tags.data_accesses       299497                       # Number of data accesses
system.numa_caches_downward3.WritebackDirty_hits::writebacks           29                       # number of WritebackDirty hits
system.numa_caches_downward3.WritebackDirty_hits::total           29                       # number of WritebackDirty hits
system.numa_caches_downward3.UpgradeReq_misses::switch_cpus6.data         2828                       # number of UpgradeReq misses
system.numa_caches_downward3.UpgradeReq_misses::switch_cpus7.data         2934                       # number of UpgradeReq misses
system.numa_caches_downward3.UpgradeReq_misses::total         5762                       # number of UpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::switch_cpus6.data         1199                       # number of SCUpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::switch_cpus7.data         1210                       # number of SCUpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::total         2409                       # number of SCUpgradeReq misses
system.numa_caches_downward3.ReadExReq_misses::switch_cpus6.data           23                       # number of ReadExReq misses
system.numa_caches_downward3.ReadExReq_misses::switch_cpus7.data          818                       # number of ReadExReq misses
system.numa_caches_downward3.ReadExReq_misses::total          841                       # number of ReadExReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus6.inst           74                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus6.data         5670                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus7.inst          125                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus7.data        18950                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::total        24819                       # number of ReadSharedReq misses
system.numa_caches_downward3.demand_misses::switch_cpus6.inst           74                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus6.data         5693                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus7.inst          125                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus7.data        19768                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::total        25660                       # number of demand (read+write) misses
system.numa_caches_downward3.overall_misses::switch_cpus6.inst           74                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus6.data         5693                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus7.inst          125                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus7.data        19768                       # number of overall misses
system.numa_caches_downward3.overall_misses::total        25660                       # number of overall misses
system.numa_caches_downward3.WritebackDirty_accesses::writebacks           29                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.WritebackDirty_accesses::total           29                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::switch_cpus6.data         2828                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::switch_cpus7.data         2934                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::total         5762                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::switch_cpus6.data         1199                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::switch_cpus7.data         1210                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::total         2409                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::switch_cpus6.data           23                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::switch_cpus7.data          818                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::total          841                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus6.inst           74                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus6.data         5670                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus7.inst          125                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus7.data        18950                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::total        24819                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.demand_accesses::switch_cpus6.inst           74                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus6.data         5693                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus7.inst          125                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus7.data        19768                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::total        25660                       # number of demand (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus6.inst           74                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus6.data         5693                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus7.inst          125                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus7.data        19768                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::total        25660                       # number of overall (read+write) accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward3.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward3.writebacks::writebacks           28                       # number of writebacks
system.numa_caches_downward3.writebacks::total           28                       # number of writebacks
system.numa_caches_downward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements      1208655                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.181224                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        33955                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs      1208655                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.028093                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.069300                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     2.043346                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     7.995330                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.544521                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.047264                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.007069                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.008055                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.001889                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.033392                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.004311                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.008948                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.001433                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     0.416365                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.254331                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.127709                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.499708                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.034033                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.002954                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.000442                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.000503                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.000118                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.002087                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.000269                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.000559                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.000090                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.026023                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.948827                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses     18236388                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses     18236388                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       124285                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       124285                       # number of WritebackDirty hits
system.numa_caches_upward0.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data         1255                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total         1258                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst           69                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data         4033                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst            8                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data         6455                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.inst           14                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data         4440                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.inst            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data         7095                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.inst            8                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.data         4583                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.inst           11                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.data          195                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total        26913                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst           69                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data         5288                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst            8                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data         6455                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus4.inst           14                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data         4443                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data         7095                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.inst            8                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.data         4583                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.inst           11                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.data          195                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total        28171                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst           69                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data         5288                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst            8                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data         6455                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus4.inst           14                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data         4443                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data         7095                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.inst            8                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.data         4583                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.inst           11                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.data          195                       # number of overall hits
system.numa_caches_upward0.overall_hits::total        28171                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data         1993                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data         2846                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data         2922                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data         2880                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data         2822                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data         2830                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        16293                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data         1276                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data         1090                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data         1053                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data         1042                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data         1032                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data         1006                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         6499                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data        62113                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data          535                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data         1686                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data         1110                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data            8                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data          788                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        66240                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst       217538                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data       829977                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst        16095                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data         5955                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         4757                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data         5933                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst         2583                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data         4249                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           66                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          195                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst          114                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data         7145                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total      1094607                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst       217538                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data       892090                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst        16095                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data         6490                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         4757                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         7619                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst         2583                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data         5359                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           66                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          203                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst          114                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data         7933                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total      1160847                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst       217538                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data       892090                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst        16095                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data         6490                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         4757                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         7619                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst         2583                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data         5359                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           66                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          203                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst          114                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data         7933                       # number of overall misses
system.numa_caches_upward0.overall_misses::total      1160847                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       124285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       124285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data         1993                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data         2846                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data         2922                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data         2880                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data         2822                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data         2830                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        16293                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data         1276                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data         1090                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data         1054                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data         1042                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data         1032                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data         1006                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         6500                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data        63368                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data          535                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data         1689                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data         1110                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data            8                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data          788                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        67498                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst       217607                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data       834010                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst        16103                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data        12410                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         4771                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data        10373                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst         2585                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data        11344                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           74                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data         4778                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst          125                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data         7340                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total      1121520                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst       217607                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data       897378                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst        16103                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data        12945                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         4771                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data        12062                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst         2585                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data        12454                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           74                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data         4786                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst          125                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data         8128                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total      1189018                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst       217607                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data       897378                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst        16103                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data        12945                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         4771                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data        12062                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst         2585                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data        12454                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           74                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data         4786                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst          125                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data         8128                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total      1189018                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data     0.999051                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total     0.999846                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.980195                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data     0.998224                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.981362                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999683                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.995164                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999503                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.479855                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst     0.997066                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.571966                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst     0.999226                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.374559                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst     0.891892                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data     0.040812                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst     0.912000                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data     0.973433                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.976003                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999683                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.994107                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.999503                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.501352                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst     0.997066                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.631653                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst     0.999226                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.430304                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst     0.891892                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data     0.042415                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst     0.912000                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data     0.976009                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.976307                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999683                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.994107                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.999503                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.501352                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst     0.997066                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.631653                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst     0.999226                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.430304                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst     0.891892                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data     0.042415                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst     0.912000                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data     0.976009                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.976307                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       119011                       # number of writebacks
system.numa_caches_upward0.writebacks::total       119011                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse            0                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.tag_accesses            0                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses            0                       # Number of data accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward2.tags.replacements       129268                       # number of replacements
system.numa_caches_upward2.tags.tagsinuse     6.058448                       # Cycle average of tags in use
system.numa_caches_upward2.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward2.tags.sampled_refs       129268                       # Sample count of references to valid blocks.
system.numa_caches_upward2.tags.avg_refs     0.000008                       # Average number of references to valid blocks.
system.numa_caches_upward2.tags.warmup_cycle 4882996584500                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward2.tags.occ_blocks::writebacks     6.058448                       # Average occupied blocks per requestor
system.numa_caches_upward2.tags.occ_percent::writebacks     0.378653                       # Average percentage of cache occupancy
system.numa_caches_upward2.tags.occ_percent::total     0.378653                       # Average percentage of cache occupancy
system.numa_caches_upward2.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward2.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.numa_caches_upward2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward2.tags.tag_accesses      2327129                       # Number of tag accesses
system.numa_caches_upward2.tags.data_accesses      2327129                       # Number of data accesses
system.numa_caches_upward2.WritebackDirty_hits::writebacks       129285                       # number of WritebackDirty hits
system.numa_caches_upward2.WritebackDirty_hits::total       129285                       # number of WritebackDirty hits
system.numa_caches_upward2.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.numa_caches_upward2.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward2.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.numa_caches_upward2.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward2.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.numa_caches_upward2.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward2.ReadExReq_misses::switch_cpus2.data       129284                       # number of ReadExReq misses
system.numa_caches_upward2.ReadExReq_misses::total       129284                       # number of ReadExReq misses
system.numa_caches_upward2.demand_misses::switch_cpus2.data       129284                       # number of demand (read+write) misses
system.numa_caches_upward2.demand_misses::total       129284                       # number of demand (read+write) misses
system.numa_caches_upward2.overall_misses::switch_cpus2.data       129284                       # number of overall misses
system.numa_caches_upward2.overall_misses::total       129284                       # number of overall misses
system.numa_caches_upward2.WritebackDirty_accesses::writebacks       129285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward2.WritebackDirty_accesses::total       129285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward2.ReadExReq_accesses::switch_cpus2.data       129285                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward2.ReadExReq_accesses::total       129285                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward2.demand_accesses::switch_cpus2.data       129285                       # number of demand (read+write) accesses
system.numa_caches_upward2.demand_accesses::total       129285                       # number of demand (read+write) accesses
system.numa_caches_upward2.overall_accesses::switch_cpus2.data       129285                       # number of overall (read+write) accesses
system.numa_caches_upward2.overall_accesses::total       129285                       # number of overall (read+write) accesses
system.numa_caches_upward2.ReadExReq_miss_rate::switch_cpus2.data     0.999992                       # miss rate for ReadExReq accesses
system.numa_caches_upward2.ReadExReq_miss_rate::total     0.999992                       # miss rate for ReadExReq accesses
system.numa_caches_upward2.demand_miss_rate::switch_cpus2.data     0.999992                       # miss rate for demand accesses
system.numa_caches_upward2.demand_miss_rate::total     0.999992                       # miss rate for demand accesses
system.numa_caches_upward2.overall_miss_rate::switch_cpus2.data     0.999992                       # miss rate for overall accesses
system.numa_caches_upward2.overall_miss_rate::total     0.999992                       # miss rate for overall accesses
system.numa_caches_upward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward2.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward2.writebacks::writebacks       129268                       # number of writebacks
system.numa_caches_upward2.writebacks::total       129268                       # number of writebacks
system.numa_caches_upward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward3.tags.replacements     36535821                       # number of replacements
system.numa_caches_upward3.tags.tagsinuse    15.632772                       # Cycle average of tags in use
system.numa_caches_upward3.tags.total_refs       112621                       # Total number of references to valid blocks.
system.numa_caches_upward3.tags.sampled_refs     36535821                       # Sample count of references to valid blocks.
system.numa_caches_upward3.tags.avg_refs     0.003082                       # Average number of references to valid blocks.
system.numa_caches_upward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward3.tags.occ_blocks::writebacks     7.795852                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.inst     0.000013                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.data     0.000997                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus1.inst     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus1.data     0.000112                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus2.inst     0.041844                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus2.data     7.780049                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus3.inst     0.000010                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus3.data     0.000736                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus4.inst     0.000382                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus4.data     0.007916                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus5.inst     0.000066                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus5.data     0.004795                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_percent::writebacks     0.487241                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.data     0.000062                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus1.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus1.data     0.000007                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus2.inst     0.002615                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus2.data     0.486253                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus3.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus3.data     0.000046                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus4.inst     0.000024                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus4.data     0.000495                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus5.inst     0.000004                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus5.data     0.000300                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::total     0.977048                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward3.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward3.tags.tag_accesses    596745335                       # Number of tag accesses
system.numa_caches_upward3.tags.data_accesses    596745335                       # Number of data accesses
system.numa_caches_upward3.WritebackDirty_hits::writebacks     26738708                       # number of WritebackDirty hits
system.numa_caches_upward3.WritebackDirty_hits::total     26738708                       # number of WritebackDirty hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus0.data            1                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus2.data        34417                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus5.data            5                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::total        34427                       # number of ReadExReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus2.data        76709                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus4.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus5.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::total        76716                       # number of ReadSharedReq hits
system.numa_caches_upward3.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus2.data       111126                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus4.data            6                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus5.data            7                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::total       111143                       # number of demand (read+write) hits
system.numa_caches_upward3.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus2.data       111126                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus4.data            6                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus5.data            7                       # number of overall hits
system.numa_caches_upward3.overall_hits::total       111143                       # number of overall hits
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus0.data           84                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus1.data           19                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus2.data          226                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus4.data          207                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus5.data          204                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::total          751                       # number of UpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus0.data           42                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus2.data           78                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus4.data          111                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus5.data          116                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::total          353                       # number of SCUpgradeReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus0.data         2067                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus1.data          834                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus2.data     23248468                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus3.data          773                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus4.data         2098                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus5.data         2134                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::tsunami.ide       341750                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::total     23598124                       # number of ReadExReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.inst          168                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.data         1581                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus1.inst           11                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus1.data         1001                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus2.inst        32846                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus2.data      9789918                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus3.inst           84                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus3.data         1820                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus4.inst          787                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus4.data         2118                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus5.inst          115                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus5.data         2165                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::total      9832614                       # number of ReadSharedReq misses
system.numa_caches_upward3.demand_misses::switch_cpus0.inst          168                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus0.data         3648                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus1.data         1835                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus2.inst        32846                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus2.data     33038386                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus3.inst           84                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus3.data         2593                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus4.inst          787                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus4.data         4216                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus5.inst          115                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus5.data         4299                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::tsunami.ide       341750                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::total     33430738                       # number of demand (read+write) misses
system.numa_caches_upward3.overall_misses::switch_cpus0.inst          168                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus0.data         3648                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus1.data         1835                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus2.inst        32846                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus2.data     33038386                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus3.inst           84                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus3.data         2593                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus4.inst          787                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus4.data         4216                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus5.inst          115                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus5.data         4299                       # number of overall misses
system.numa_caches_upward3.overall_misses::tsunami.ide       341750                       # number of overall misses
system.numa_caches_upward3.overall_misses::total     33430738                       # number of overall misses
system.numa_caches_upward3.WritebackDirty_accesses::writebacks     26738708                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.WritebackDirty_accesses::total     26738708                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus2.data          226                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus4.data          207                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus5.data          204                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::total          751                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus0.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus2.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus4.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus5.data          116                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::total          353                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus0.data         2068                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus1.data          834                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus2.data     23282885                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus3.data          774                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus4.data         2101                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus5.data         2139                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::tsunami.ide       341750                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::total     23632551                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.inst          168                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.data         1581                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus1.inst           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus1.data         1002                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.inst        32846                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.data      9866627                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus3.inst           84                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus3.data         1821                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus4.inst          787                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus4.data         2121                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus5.inst          115                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus5.data         2167                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::total      9909330                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.demand_accesses::switch_cpus0.inst          168                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus0.data         3649                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus1.data         1836                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.inst        32846                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.data     33149512                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus3.inst           84                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus3.data         2595                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus4.inst          787                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus4.data         4222                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus5.inst          115                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus5.data         4306                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::tsunami.ide       341750                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::total     33541881                       # number of demand (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.inst          168                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.data         3649                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus1.data         1836                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.inst        32846                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.data     33149512                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus3.inst           84                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus3.data         2595                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus4.inst          787                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus4.data         4222                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus5.inst          115                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus5.data         4306                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::tsunami.ide       341750                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::total     33541881                       # number of overall (read+write) accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus0.data     0.999516                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus2.data     0.998522                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus3.data     0.998708                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus4.data     0.998572                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus5.data     0.997662                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::total     0.998543                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus1.data     0.999002                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus2.data     0.992225                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus3.data     0.999451                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus4.data     0.998586                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus5.data     0.999077                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::total     0.992258                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.data     0.999726                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus1.data     0.999455                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus2.data     0.996648                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus3.data     0.999229                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus4.data     0.998579                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus5.data     0.998374                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::total     0.996686                       # miss rate for demand accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.data     0.999726                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus1.data     0.999455                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus2.data     0.996648                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus3.data     0.999229                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus4.data     0.998579                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus5.data     0.998374                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::total     0.996686                       # miss rate for overall accesses
system.numa_caches_upward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward3.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward3.writebacks::writebacks     26628780                       # number of writebacks
system.numa_caches_upward3.writebacks::total     26628780                       # number of writebacks
system.numa_caches_upward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             2340034                       # DTB read hits
system.switch_cpus0.dtb.read_misses                85                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11769                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            1259342                       # DTB write hits
system.switch_cpus0.dtb.write_misses               14                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           6827                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             3599376                       # DTB hits
system.switch_cpus0.dtb.data_misses                99                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           18596                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            1099848                       # ITB hits
system.switch_cpus0.itb.fetch_misses               93                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        1099941                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              8405182924                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           10540615                       # Number of instructions committed
system.switch_cpus0.committedOps             10540615                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     10138950                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          1335                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             485917                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       777821                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            10138950                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 1335                       # number of float instructions
system.switch_cpus0.num_int_register_reads     13841331                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      7969809                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          659                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          646                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              3604893                       # number of memory refs
system.switch_cpus0.num_load_insts            2341045                       # Number of load instructions
system.switch_cpus0.num_store_insts           1263848                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      8394646511.473557                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      10536412.526442                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001254                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998746                       # Percentage of idle cycles
system.switch_cpus0.Branches                  1453826                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        47395      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          6416456     60.87%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           39816      0.38%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             68      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2404448     22.81%     84.51% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        1272769     12.07%     96.59% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        359769      3.41%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          10540721                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits             1697018                       # DTB read hits
system.switch_cpus1.dtb.read_misses               329                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1834                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             885316                       # DTB write hits
system.switch_cpus1.dtb.write_misses               35                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            874                       # DTB write accesses
system.switch_cpus1.dtb.data_hits             2582334                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2708                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             928990                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         929115                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              8405586734                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            7908292                       # Number of instructions committed
system.switch_cpus1.committedOps              7908292                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      7601371                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          1043                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             316362                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       606655                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             7601371                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 1043                       # number of float instructions
system.switch_cpus1.num_int_register_reads     10458427                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      6035331                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          516                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          529                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs              2587929                       # number of memory refs
system.switch_cpus1.num_load_insts            1697962                       # Number of load instructions
system.switch_cpus1.num_store_insts            889967                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      8397681951.104522                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      7904782.895479                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000940                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999060                       # Percentage of idle cycles
system.switch_cpus1.Branches                  1075731                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        44512      0.56%      0.56% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          4902369     61.99%     62.55% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           30587      0.39%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             56      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         1727215     21.84%     84.78% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         890001     11.25%     96.03% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        313934      3.97%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           7908677                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          2037231884                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1463235                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      2022002893                       # DTB read accesses
system.switch_cpus2.dtb.write_hits         1173984354                       # DTB write hits
system.switch_cpus2.dtb.write_misses           315114                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses     1131799775                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          3211216238                       # DTB hits
system.switch_cpus2.dtb.data_misses           1778349                       # DTB misses
system.switch_cpus2.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      3153802668                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         8247262721                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2503                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     8247265224                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              8405591488                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         8385135868                       # Number of instructions committed
system.switch_cpus2.committedOps           8385135868                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   7916239533                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     337729753                       # Number of float alu accesses
system.switch_cpus2.num_func_calls          136354429                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts   1100742264                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          7916239533                       # number of integer instructions
system.switch_cpus2.num_fp_insts            337729753                       # number of float instructions
system.switch_cpus2.num_int_register_reads  11163478973                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   5500049513                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    418316353                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    216514208                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           3217915782                       # number of memory refs
system.switch_cpus2.num_load_insts         2043609795                       # Number of load instructions
system.switch_cpus2.num_store_insts        1174305987                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      18263830.193294                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      8387327657.806705                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.997827                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.002173                       # Percentage of idle cycles
system.switch_cpus2.Branches               1293967401                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    195392420      2.33%      2.33% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       4608637527     54.95%     57.28% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        58913168      0.70%     57.98% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      190510571      2.27%     60.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       47040492      0.56%     60.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            190      0.00%     60.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      24039997      0.29%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1515316      0.02%     61.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt       1183215      0.01%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      2061487900     24.58%     85.71% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite     1174346596     14.00%     99.72% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      23846836      0.28%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        8386914228                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits             1676209                       # DTB read hits
system.switch_cpus3.dtb.read_misses                93                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    4                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             812                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             879135                       # DTB write hits
system.switch_cpus3.dtb.write_misses               20                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            720                       # DTB write accesses
system.switch_cpus3.dtb.data_hits             2555344                       # DTB hits
system.switch_cpus3.dtb.data_misses               113                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            1532                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             920724                       # ITB hits
system.switch_cpus3.itb.fetch_misses               60                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         920784                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              8405586766                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            7771857                       # Number of instructions committed
system.switch_cpus3.committedOps              7771857                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses      7467226                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          2248                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             312880                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts       589795                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts             7467226                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 2248                       # number of float instructions
system.switch_cpus3.num_int_register_reads     10272183                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      5925534                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         1149                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         1124                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs              2561097                       # number of memory refs
system.switch_cpus3.num_load_insts            1677108                       # Number of load instructions
system.switch_cpus3.num_store_insts            883989                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      8397818758.717452                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      7768007.282548                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000924                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999076                       # Percentage of idle cycles
system.switch_cpus3.Branches                  1054348                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass        43720      0.56%      0.56% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          4796882     61.72%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           30131      0.39%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            107      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt             21      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              7      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         1705911     21.95%     84.62% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         884017     11.37%     96.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        311185      4.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           7771981                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits             1883560                       # DTB read hits
system.switch_cpus4.dtb.read_misses              1938                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses          111465                       # DTB read accesses
system.switch_cpus4.dtb.write_hits             999620                       # DTB write hits
system.switch_cpus4.dtb.write_misses              164                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          51543                       # DTB write accesses
system.switch_cpus4.dtb.data_hits             2883180                       # DTB hits
system.switch_cpus4.dtb.data_misses              2102                       # DTB misses
system.switch_cpus4.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus4.dtb.data_accesses          163008                       # DTB accesses
system.switch_cpus4.itb.fetch_hits            1491496                       # ITB hits
system.switch_cpus4.itb.fetch_misses             1039                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses        1492535                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              8405586644                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts            8882694                       # Number of instructions committed
system.switch_cpus4.committedOps              8882694                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses      8536833                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses         10986                       # Number of float alu accesses
system.switch_cpus4.num_func_calls             340199                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts       719769                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts             8536833                       # number of integer instructions
system.switch_cpus4.num_fp_insts                10986                       # number of float instructions
system.switch_cpus4.num_int_register_reads     11753148                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes      6728936                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         6792                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         6694                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs              2891870                       # number of memory refs
system.switch_cpus4.num_load_insts            1887145                       # Number of load instructions
system.switch_cpus4.num_store_insts           1004725                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      8396704765.747018                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      8881878.252982                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001057                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998943                       # Percentage of idle cycles
system.switch_cpus4.Branches                  1220371                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        67389      0.76%      0.76% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu          5515250     62.08%     62.83% # Class of executed instruction
system.switch_cpus4.op_class::IntMult           31552      0.36%     63.19% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     63.19% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           2701      0.03%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            517      0.01%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus4.op_class::MemRead         1920389     21.61%     84.84% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite        1004844     11.31%     96.15% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        342164      3.85%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total           8884806                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits             1799747                       # DTB read hits
system.switch_cpus5.dtb.read_misses               836                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses           59116                       # DTB read accesses
system.switch_cpus5.dtb.write_hits             948324                       # DTB write hits
system.switch_cpus5.dtb.write_misses               76                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses          25966                       # DTB write accesses
system.switch_cpus5.dtb.data_hits             2748071                       # DTB hits
system.switch_cpus5.dtb.data_misses               912                       # DTB misses
system.switch_cpus5.dtb.data_acv                    8                       # DTB access violations
system.switch_cpus5.dtb.data_accesses           85082                       # DTB accesses
system.switch_cpus5.itb.fetch_hits            1182042                       # ITB hits
system.switch_cpus5.itb.fetch_misses              316                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses        1182358                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              8405586645                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts            8384028                       # Number of instructions committed
system.switch_cpus5.committedOps              8384028                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses      8059540                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses         10334                       # Number of float alu accesses
system.switch_cpus5.num_func_calls             326702                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts       662153                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts             8059540                       # number of integer instructions
system.switch_cpus5.num_fp_insts                10334                       # number of float instructions
system.switch_cpus5.num_int_register_reads     11105188                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes      6368497                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads         6602                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes         6564                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs              2754548                       # number of memory refs
system.switch_cpus5.num_load_insts            1801440                       # Number of load instructions
system.switch_cpus5.num_store_insts            953108                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      8397205373.052587                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      8381271.947413                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000997                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999003                       # Percentage of idle cycles
system.switch_cpus5.Branches                  1145307                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass        51947      0.62%      0.62% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu          5188891     61.88%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::IntMult           31532      0.38%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd           3007      0.04%     62.91% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv            581      0.01%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::MemRead         1832968     21.86%     84.78% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite         953191     11.37%     96.15% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess        322831      3.85%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total           8384948                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits             1647714                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits             859697                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits             2507411                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             905154                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         905154                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              8405586645                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts            7632332                       # Number of instructions committed
system.switch_cpus6.committedOps              7632332                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses      7332557                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses           804                       # Number of float alu accesses
system.switch_cpus6.num_func_calls             309006                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts       576455                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts             7332557                       # number of integer instructions
system.switch_cpus6.num_fp_insts                  804                       # number of float instructions
system.switch_cpus6.num_int_register_reads     10087725                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes      5825938                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs              2511906                       # number of memory refs
system.switch_cpus6.num_load_insts            1647774                       # Number of load instructions
system.switch_cpus6.num_store_insts            864132                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      8397958341.612504                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      7628303.387496                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000908                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999092                       # Percentage of idle cycles
system.switch_cpus6.Branches                  1035591                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass        41561      0.54%      0.54% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu          4713651     61.76%     62.30% # Class of executed instruction
system.switch_cpus6.op_class::IntMult           29799      0.39%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd             24      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus6.op_class::MemRead         1675920     21.96%     84.65% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite         864150     11.32%     95.97% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess        307227      4.03%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total           7632332                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits             1651256                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits             862354                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits             2513610                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits             909096                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses         909096                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              8405586556                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts            7653225                       # Number of instructions committed
system.switch_cpus7.committedOps              7653225                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses      7352009                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses           804                       # Number of float alu accesses
system.switch_cpus7.num_func_calls             309992                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts       577263                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts             7352009                       # number of integer instructions
system.switch_cpus7.num_fp_insts                  804                       # number of float instructions
system.switch_cpus7.num_int_register_reads     10114815                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes      5841832                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs              2518105                       # number of memory refs
system.switch_cpus7.num_load_insts            1651316                       # Number of load instructions
system.switch_cpus7.num_store_insts            866789                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      8397937358.679000                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      7649197.321001                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000910                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999090                       # Percentage of idle cycles
system.switch_cpus7.Branches                  1038011                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass        41496      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu          4726289     61.76%     62.30% # Class of executed instruction
system.switch_cpus7.op_class::IntMult           29726      0.39%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd             24      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus7.op_class::MemRead         1679782     21.95%     84.64% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite         866929     11.33%     95.96% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        308979      4.04%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total           7653225                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            3887                       # Transaction distribution
system.system_bus.trans_dist::ReadResp       11079048                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          33505                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         33505                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     26992278                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      7573237                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        19048                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         9276                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        26577                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      23833777                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     23831755                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     11075161                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side      1047125                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      1047125                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      3268912                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward2.cpu_side       387855                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side     99548224                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total    103204991                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side       141687                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side        30839                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::total       172526                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side        86412                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::total        86412                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          104511054                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side     44586368                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     44586368                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     82080825                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward2.cpu_side     16548480                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side   3812644160                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total   3911273465                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side      3215272                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side       996160                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::total      4211432                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side      1714416                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::total      1714416                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          3961785681                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     38024032                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     107648433                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         3.353023                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.477910                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::2                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::3            69646095     64.70%     64.70% # Request fanout histogram
system.system_bus.snoop_fanout::4            38002338     35.30%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            3                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            4                       # Request fanout histogram
system.system_bus.snoop_fanout::total       107648433                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
