FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$CAEN$I101$SCOPEOUT";
2"UN$1$CAEN$I101$CAENOUT";
3"UN$1$CAEN$I101$GTRIGHECL";
4"UN$1$CAEN$I101$GTRIGLECL";
5"UN$1$CAEN$I101$SYNCHECL";
6"UN$1$CAEN$I101$SYNCLECL";
7"UN$1$CAEN$I101$SYNC24HECL";
8"UN$1$CAEN$I101$SYNC24LECL";
9"UN$1$CAEN$I101$SYNCHLVDS";
10"UN$1$CAEN$I101$SYNCLLVDS";
11"UN$1$CAEN$I101$SYNC24HLVDS";
12"UN$1$CAEN$I101$SYNC24LLVDS";
13"UN$1$CAEN$I101$DATARDY";
14"UN$1$CAEN$I101$CLK";
15"UN$1$CAEN$I101$LE";
16"UN$1$CAEN$I101$DATA";
17"UN$1$CAEN$I101$ANPULSEIN";
18"UN$1$COMPARATORS$I102$FASTCOMPOUTH";
19"UN$1$COMPARATORS$I102$TUNECOMPOUTL";
20"UN$1$COMPARATORS$I102$FASTCOMPOUTL";
21"UN$1$COMPARATORS$I102$TUNECOMPOUTH";
22"UN$1$COMPARATORS$I102$TUNEPULSE";
23"UN$1$COMPARATORS$I102$FASTPULSE";
24"UN$1$ECALCONTROL$I92$EXTPEDIN";
25"UN$1$GTDELAYS$I100$DGTH";
26"UN$1$COMPARATORS$I102$DGTL";
27"UN$1$COMPARATORS$I102$LOCKOUT";
28"UN$1$COMPARATORS$I102$LOCKOUT$1";
29"UN$1$ECALCONTROL$I92$EXTPEDOUT";
30"UN$1$MICROZEDCONNECTION$I56$SYNCPULSEOUT";
31"UN$1$GENERICUTILITIES$I103$ASYNCPULSEOUT";
32"UN$1$MICROZEDCONNECTION$I56$SYNCDELAYIN";
33"UN$1$MICROZEDCONNECTION$I56$SYNCDELAYOUT";
34"UN$1$MICROZEDCONNECTION$I56$ASYNCDELAYIN";
35"UN$1$GENERICUTILITIES$I103$ASYNCDELAYOUT";
36"UN$1$GTDELAYS$I100$MTCDLO";
37"UN$1$CNTRLREGISTER$I105$ECALSETUP";
38"UN$1$CNTRLREGISTER$I105$LOSELECT";
39"UN$1$3MERGE$I108$Y";
40"UN$1$CNTRLREGISTER$I105$LE";
41"UN$1$CLOCKS$I99$DEFAULTSELECT";
42"UN$1$CLOCKS$I99$LE";
43"UN$1$MICROZEDCONNECTION$I56$SMELLIEDELAYOUT";
44"UN$1$GENERICUTILITIES$I103$ASYNCDELAYIN";
45"UN$1$CLOCKS$I99$MISSEDCLOCK";
46"UN$1$CLOCKS$I99$CLOCK200OUTH";
47"UN$1$3MERGE$I59$A";
48"UN$1$MICROZEDCONNECTION$I56$TELLIEPULSEOUT";
49"UN$1$CLOCKS$I99$DATARDY";
50"UN$1$MICROZEDCONNECTION$I56$TELLIEDELAYIN";
51"UN$1$MICROZEDCONNECTION$I56$EXTTRIG";
52"UN$1$CLOCKS$I99$CLK100OUTL";
53"UN$1$CLOCKS$I99$CLOCK200OUTL";
54"UN$1$MICROZEDCONNECTION$I56$BURSTOUT";
55"UN$1$GENERICUTILITIES$I103$LEASYNCPULSE";
56"UN$1$MICROZEDCONNECTION$I56$RAWTRIGSIN";
57"UN$1$MICROZEDCONNECTION$I56$SMELLIEPULSEOUT";
58"UN$1$CLOCKS$I99$CLOCK100";
59"UN$1$COMPARATORS$I102$LETUNE";
60"UN$1$MICROZEDCONNECTION$I56$SPKR";
61"UN$1$3MERGE$I59$Y";
62"UN$1$COMPARATORS$I102$DATARDY";
63"UN$1$MICROZEDCONNECTION$I56$TUBIIGTOUT";
64"UN$1$CLOCKS$I99$FOX200MHZ";
65"UN$1$MICROZEDCONNECTION$I56$TELLIEDELAYOUT";
66"UN$1$MICROZEDCONNECTION$I56$PRESCALOUT";
67"UN$1$GENERICUTILITIES$I103$ASYNCPULSEIN";
68"UN$1$MICROZEDCONNECTION$I56$COMBOOUT";
69"UN$1$CNTRLREGISTER$I105$DATARDY";
70"UN$1$GENERICUTILITIES$I103$LATCHDISPLAY";
71"UN$1$GENERICUTILITIES$I103$PULSE";
72"UN$1$GENERICUTILITIES$I103$CLRCNT";
73"UN$1$MICROZEDCONNECTION$I56$SMELLIEDELAYIN";
74"UN$1$CLOCKS$I99$TUBCLKIN";
75"UN$1$CLOCKS$I99$CLK100OUTH";
76"UN$1$GTDELAYS$I100$LEDGT";
77"UN$1$HCT238$I58$Y6";
78"UN$1$3MERGE$I59$C";
79"UN$1$3MERGE$I108$B";
80"UN$1$3MERGE$I108$A";
81"UN$1$3MERGE$I59$B";
82"GND\G";
83"GND\G";
84"UN$1$3MERGE$I108$C";
85"VCC\G";
%"GT_DELAYS"
"1","(2200,2550)","0","tubii_lib","I100";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"MTCD_LO* \B"36;
"GTRIGL"4;
"GTRIGH"3;
"LE_DGT"76;
"DATA"16;
"CLK"14;
"SELECT_LO_SRC"38;
"DGTH"25;
"DGTL"26;
"LOCKOUT* \B"27;
"LOCKOUT"28;
%"CAEN"
"1","(2075,3525)","0","tubii_lib","I101";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"AN_PULSE_IN<11..0>"17;
"DATA"
VHDL_MODE"IN"16;
"LE"
VHDL_MODE"IN"15;
"CLK"
VHDL_MODE"IN"14;
"DATA_RDY"
VHDL_MODE"IN"13;
"SYNC24L_LVDS"12;
"SYNC24H_LVDS"11;
"SYNCL_LVDS"10;
"SYNCH_LVDS"9;
"SYNC24L_ECL"8;
"SYNC24H_ECL"7;
"SYNCL_ECL"6;
"SYNCH_ECL"5;
"GTRIGL_ECL"4;
"GTRIGH_ECL"3;
"CAEN_OUT<7..0>"2;
"SCOPE_OUT<7..0>"1;
%"COMPARATORS"
"1","(-1850,1450)","0","tubii_lib","I102";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"FAST_COMP_OUTL"20;
"FAST_COMP_OUTH"18;
"TUNE_COMP_OUTL"19;
"TUNE_COMP_OUTH"21;
"LOCKOUT"28;
"LOCKOUT* \B"27;
"DGTL"26;
"DGTH"25;
"TUNE_PULSE"22;
"FAST_PULSE"23;
"DATA"16;
"CLK"14;
"DATA_RDY"62;
"LE_TUNE"59;
%"GENERIC_UTILITIES"
"1","(-75,1125)","0","tubii_lib","I103";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"CLR_CNT"72;
"DISPLAY_ZEROES"84;
"TEST_DISPLAY"79;
"ALLOW_COUNT"80;
"LATCH_DISPLAY"70;
"PULSE"71;
"ASYNC_PULSE_IN"67;
"ASYNC_DELAY_IN"44;
"CLK"14;
"DATA"16;
"LE_ASYNC_PULSE"55;
"LE_ASYNC_DELAY"77;
"ASYNC_PULSE_OUT"31;
"ASYNC_DELAY_OUT"35;
%"PORTS"
"1","(3575,3025)","0","tubii_lib","I104";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"CAEN_ANPULSE<11..0>"17;
"MTCD_LO* \B"36;
"ASYNC_DELAY_OUT"35;
"ASYNC_DELAY_IN"34;
"SYNC_DELAY_OUT"33;
"SYNC_DELAY_IN"32;
"ASYNC_PULSE_OUT"31;
"SYNC_PULSE_OUT"30;
"EXT_PED_OUT"29;
"LOCKOUT"28;
"LOCKOUT* \B"27;
"DGTL"26;
"DGTH"25;
"SYNC24L_LVDS"12;
"SYNC24H_LVDS"11;
"SYNCL_LVDS"10;
"SYNCH_LVDS"9;
"SYNC24L_ECL"8;
"SYNC24H_ECL"7;
"SYNCL_ECL"6;
"SYNCH_ECL"5;
"GTRIGL_ECL"4;
"GTRIGH_ECL"3;
"EXT_PED_IN"24;
"FAST_ANPULSE"23;
"TUNE_ANPULSE"22;
"TUNE_COMP_OUTH"21;
"FAST_COMP_OUTL"20;
"TUNE_COMP_OUTL"19;
"FAST_COMP_OUTH"18;
"CAEN_OUT<7..0>"2;
"SCOPE_OUT<7..0>"1;
%"CNTRL_REGISTER"
"1","(1250,4550)","0","tubii_lib","I105";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DISPLAY<2..0>"39;
"DATA"16;
"CLK"14;
"LE"40;
"DATA_RDY"69;
"DEFAULT_CLK_SELECT"41;
"LO_SELECT"38;
"ECAL_SETUP"37;
%"PORTS2"
"1","(-3375,2725)","0","tubii_lib","I106";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"TELLIE_DELAY_IN"50;
"TELLIE_DELAY_OUT"65;
"SMELLIE_DELAY_IN"73;
"SMELLIE_DELAY_OUT"43;
"SMELLIE_PULSE_OUT"57;
"CLOCK200_OUTL"53;
"CLOCK200_OUTH"46;
"CLOCK100_OUTL"52;
"CLOCK100_OUTH"75;
"TELLIE_PULSE_OUT"48;
"COMBO_TRIG"68;
"TUBII_GT"63;
"BURST_TRIG"54;
"PRESCALE_TRIG"66;
"RAWTRIGS<3..0>"56;
"EXTTRIG<15..0>"51;
"TUB_CLK_IN"74;
%"TUBII_SPKR"
"1","(-3325,4800)","2","tubii_lib","I107";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"60;
%"3 MERGE"
"1","(950,1475)","0","standard","I108";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"80;
"B\NWC\NAC"79;
"C\NWC\NAC"84;
"Y\NWC\NAC"39;
%"POWERS"
"1","(-3150,575)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"POWER<3..1>"
VHDL_MODE"IN"0;
%"MICROZEDCONNECTION"
"1","(25,3125)","0","tubii_lib","I56";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SMELLIE_PULSE_OUT"57;
"SMELLIE_DELAY_OUT"43;
"SMELLIE_DELAY_IN"73;
"CLR_CNT"72;
"CNT_PULSE"71;
"LATCH_DISPLAY"70;
"CLK"14;
"DATA"16;
"CAEN_RDY"13;
"CNTRL_RDY"69;
"COMBO_OUT"68;
"SYNC_DELAY_IN"32;
"SYNC_DELAY_OUT"33;
"ASYNC_PULSE_OUT"67;
"ASYNC_DELAY_IN"34;
"ASYNC_DELAY_OUT"44;
"BURST_OUT"54;
"PRESCAL_OUT"66;
"TELLIE_DELAY_OUT"65;
"TELLIE_DELAY_IN"50;
"TELLIE_PULSE_OUT"48;
"FOX_200MHZ_IN"64;
"TUBIITIME_DATA_RDY"49;
"USING_BCKP"45;
"TUBII_GT_OUT"63;
"RAWTRIGS_IN<3..0>"56;
"COMP_RDY"62;
"LOAD_ENABLE<0..2>"61;
"EXTTRIG<0..15>"51;
"SYNC_PULSE_OUT"30;
"100MHZ_CLK_IN"58;
"SPKR"60;
%"HCT238"
"1","(1075,3100)","0","ttl","I58";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
PACK_TYPE"TSSOP";
"A2"78;
"A1"81;
"A0"47;
"E3"85;
"E2 \B"83;
"E1 \B"82;
"Y7"55;
"Y6"77;
"Y5"42;
"Y4"59;
"Y3"0;
"Y2"40;
"Y1"76;
"Y0"15;
%"3 MERGE"
"1","(650,3000)","2","standard","I59";
;
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"standard";
"A\NWC\NAC"47;
"B\NWC\NAC"81;
"C\NWC\NAC"78;
"Y\NWC\NAC"61;
%"BASE_MON"
"1","(2525,4375)","0","tubii_lib","I65";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"ECAL_CONTROL"
"1","(2050,1550)","0","tubii_lib","I92";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXT_PED_IN"24;
"EXT_PED_OUT"29;
"GTRIG"3;
"ECAL_ACTIVE"37;
%"CLOCKS"
"1","(-2025,3275)","0","tubii_lib","I99";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"TUB_CLK_IN"74;
"FOX200MHZ"
VHDL_MODE"OUT"64;
"CLK100_OUTL"
VHDL_MODE"OUT"52;
"CLK100_OUTH"
VHDL_MODE"OUT"75;
"MISSEDCLOCK"
VHDL_MODE"OUT"45;
"DEFAULT_SELECT"
VHDL_MODE"OUT"41;
"DATA_RDY"
VHDL_MODE"IN"49;
"LE"
VHDL_MODE"IN"42;
"SR_CLK"
VHDL_MODE"IN"14;
"DATA"
VHDL_MODE"IN"16;
"CLOCK200_OUTH"46;
"CLOCK200_OUTL"53;
"CLOCK100"58;
END.
