/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [17:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [17:0] celloutsig_0_21z;
  wire [24:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [8:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_42z;
  wire [10:0] celloutsig_0_47z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [10:0] celloutsig_0_58z;
  wire [19:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_67z;
  wire [2:0] celloutsig_0_68z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_80z;
  wire [6:0] celloutsig_0_82z;
  wire [5:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_90z;
  wire celloutsig_0_93z;
  wire [3:0] celloutsig_0_94z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[188] ? in_data[183] : in_data[181]);
  assign celloutsig_0_11z = !(_00_ ? in_data[6] : celloutsig_0_3z);
  assign celloutsig_0_12z = !(celloutsig_0_10z ? celloutsig_0_11z : celloutsig_0_2z[6]);
  assign celloutsig_0_4z = { celloutsig_0_1z[11:3], celloutsig_0_3z } + celloutsig_0_1z[14:5];
  assign celloutsig_0_67z = celloutsig_0_21z[5:3] + celloutsig_0_13z[2:0];
  assign celloutsig_0_68z = celloutsig_0_27z[3:1] + { celloutsig_0_29z[5:4], celloutsig_0_54z };
  assign celloutsig_0_2z = celloutsig_0_1z[12:6] + celloutsig_0_1z[11:5];
  reg [17:0] _09_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _09_ <= 18'h00000;
    else _09_ <= { celloutsig_0_6z[4:3], celloutsig_0_1z };
  assign { _01_[17:9], _00_, _01_[7:0] } = _09_;
  assign celloutsig_0_34z = ! celloutsig_0_21z[10:4];
  assign celloutsig_0_10z = ! { celloutsig_0_5z[19:6], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_15z = ! celloutsig_0_4z[7:4];
  assign celloutsig_0_18z = ! { celloutsig_0_14z[2:0], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_24z = ! celloutsig_0_17z;
  assign celloutsig_0_39z = celloutsig_0_21z[16:14] % { 1'h1, celloutsig_0_36z[0], celloutsig_0_38z };
  assign celloutsig_0_6z = celloutsig_0_2z[5:0] % { 1'h1, celloutsig_0_5z[16:13], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[90:77], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[56:43], in_data[0] };
  assign celloutsig_1_19z = { celloutsig_1_5z[4:1], celloutsig_1_0z, celloutsig_1_15z } % { 1'h1, in_data[106:100] };
  assign celloutsig_0_17z = { in_data[93:89], celloutsig_0_15z } % { 1'h1, celloutsig_0_4z[7:3] };
  assign celloutsig_0_22z = { celloutsig_0_21z[15:10], celloutsig_0_21z, celloutsig_0_18z } % { 1'h1, in_data[40:18], celloutsig_0_12z };
  assign celloutsig_0_31z = in_data[19:8] % { 1'h1, celloutsig_0_4z[7:4], celloutsig_0_2z };
  assign celloutsig_0_32z = celloutsig_0_23z[4:2] % { 1'h1, celloutsig_0_13z[7:6] };
  assign celloutsig_0_0z = ^ in_data[24:18];
  assign celloutsig_0_38z = ^ { celloutsig_0_17z[4:0], celloutsig_0_8z, celloutsig_0_25z };
  assign celloutsig_0_54z = ^ celloutsig_0_42z[9:0];
  assign celloutsig_0_70z = ^ { celloutsig_0_9z[10:0], celloutsig_0_11z };
  assign celloutsig_0_80z = ^ celloutsig_0_58z[5:2];
  assign celloutsig_0_93z = ^ { celloutsig_0_67z[2:1], celloutsig_0_82z, celloutsig_0_12z, celloutsig_0_90z };
  assign celloutsig_1_1z = ^ { in_data[185:182], celloutsig_1_0z };
  assign celloutsig_1_8z = ^ { celloutsig_1_3z[3:0], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_20z = ^ celloutsig_0_2z[5:0];
  assign celloutsig_0_3z = ^ { celloutsig_0_1z[12:11], celloutsig_0_2z };
  assign celloutsig_0_47z = { celloutsig_0_9z[6:2], celloutsig_0_33z, celloutsig_0_38z, celloutsig_0_24z, celloutsig_0_20z } >> celloutsig_0_1z[10:0];
  assign celloutsig_0_5z = { celloutsig_0_1z[5], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } >> { celloutsig_0_1z[13:1], celloutsig_0_2z };
  assign celloutsig_0_58z = { celloutsig_0_17z[5:3], celloutsig_0_27z } >> { _01_[13:11], celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_82z = celloutsig_0_47z[7:1] >> { celloutsig_0_25z[4:2], celloutsig_0_39z, celloutsig_0_70z };
  assign celloutsig_0_90z = { celloutsig_0_47z[4], celloutsig_0_70z, celloutsig_0_34z, celloutsig_0_20z } >> celloutsig_0_26z;
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_6z } >> celloutsig_0_5z[17:6];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } >> { in_data[159:147], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z[6:0], celloutsig_1_2z, celloutsig_1_2z } >> { in_data[142:134], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z } >> celloutsig_1_5z[6:2];
  assign celloutsig_0_14z = celloutsig_0_9z[10:7] >> celloutsig_0_5z[16:13];
  assign celloutsig_0_16z = celloutsig_0_2z[6:1] >> { _01_[14:10], celloutsig_0_0z };
  assign celloutsig_0_19z = { _01_[13:9], _00_, _01_[7] } >> { celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_26z = { celloutsig_0_14z[1], celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_20z } >> { celloutsig_0_1z[3:2], celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_14z[2:1], celloutsig_0_17z } >> celloutsig_0_22z[12:5];
  assign celloutsig_0_29z = celloutsig_0_27z[6:1] >> { celloutsig_0_2z[3], celloutsig_0_14z, celloutsig_0_24z };
  assign celloutsig_1_15z = celloutsig_1_6z[5:3] << celloutsig_1_3z[6:4];
  assign celloutsig_0_21z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z } << { celloutsig_0_14z[1:0], celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_23z = celloutsig_0_19z[6:2] << _01_[7:3];
  assign celloutsig_0_36z = celloutsig_0_22z[16:13] - { celloutsig_0_4z[2:0], celloutsig_0_34z };
  assign celloutsig_0_42z = { celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_34z } - { celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_8z = celloutsig_0_4z[9:4] - celloutsig_0_2z[6:1];
  assign celloutsig_0_94z = { celloutsig_0_32z[2:1], celloutsig_0_80z, celloutsig_0_54z } - { celloutsig_0_68z, celloutsig_0_80z };
  assign celloutsig_1_2z = in_data[179:177] - { in_data[165:164], celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[119:117], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } - { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_4z[11:4] - { celloutsig_1_4z[4:1], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_9z[6:4], celloutsig_0_6z } - { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_33z = celloutsig_0_29z[4:2] - celloutsig_0_32z;
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_25z = 9'h000;
    else if (!clkin_data[32]) celloutsig_0_25z = celloutsig_0_21z[13:5];
  assign _01_[8] = _00_;
  assign { out_data[132:128], out_data[103:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
