

================================================================
== Vitis HLS Report for 'packet_identification'
================================================================
* Date:           Wed Mar  8 19:14:18 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        PKT_HANDLER_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.837 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.100 ns|  3.100 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       58|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      120|    -|
|Register             |        -|     -|      620|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      620|      178|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_178                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_219                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_238                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_240                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_246                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_280                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_463                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_468                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op13_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op59_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_86_p7            |       and|   0|  0|   2|           1|           0|
    |icmp_ln1064_1_fu_257_p2           |      icmp|   0|  0|  11|           8|           5|
    |icmp_ln1064_fu_251_p2             |      icmp|   0|  0|   9|           4|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op66_write_state2    |        or|   0|  0|   2|           1|           1|
    |select_ln235_fu_269_p3            |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  58|          31|          27|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+------+-----------+
    |                       Name                       | LUT| Input Size| Bits | Total Bits|
    +--------------------------------------------------+----+-----------+------+-----------+
    |ap_done                                           |   9|          2|     1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_126_p4             |  14|          3|     2|          6|
    |ap_phi_mux_tdest_5_0_0_01552_i_phi_fu_159_p4      |   9|          2|     2|          4|
    |ap_phi_reg_pp0_iter1_tdest_5_0_0_01552_i_reg_155  |   9|          2|     2|          4|
    |ap_phi_reg_pp0_iter1_tdest_5_ph_i_reg_134         |  20|          4|     2|          8|
    |eth_level_pkt_blk_n                               |   9|          2|     1|          2|
    |eth_level_pkt_din                                 |  14|          3|  1024|       3072|
    |pi_fsm_state                                      |   9|          2|     2|          4|
    |real_start                                        |   9|          2|     1|          2|
    |s_axis_TDATA_blk_n                                |   9|          2|     1|          2|
    |tdest_r_V                                         |   9|          2|     2|          4|
    +--------------------------------------------------+----+-----------+------+-----------+
    |Total                                             | 120|         26|  1040|       3110|
    +--------------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------------------------+-----+----+-----+-----------+
    |                       Name                       |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                         |    1|   0|    1|          0|
    |ap_done_reg                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tdest_5_0_0_01552_i_reg_155  |    2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_tdest_5_ph_i_reg_134         |    2|   0|    2|          0|
    |ethernetType_V_reg_357                            |   16|   0|   16|          0|
    |icmp_ln1064_1_reg_369                             |    1|   0|    1|          0|
    |icmp_ln1064_reg_365                               |    1|   0|    1|          0|
    |ipProtocol_V_reg_361                              |    8|   0|    8|          0|
    |pi_fsm_state                                      |    2|   0|    2|          0|
    |pi_fsm_state_load_reg_329                         |    2|   0|    2|          0|
    |reg_179                                           |  512|   0|  512|          0|
    |reg_183                                           |   64|   0|   64|          0|
    |sendWord_last_V_1_reg_352                         |    1|   0|    1|          0|
    |start_once_reg                                    |    1|   0|    1|          0|
    |tdest_r_V                                         |    2|   0|    2|          0|
    |tmp_2_reg_333                                     |    1|   0|    1|          0|
    |tmp_last_V_reg_337                                |    1|   0|    1|          0|
    |tmp_reg_348                                       |    1|   0|    1|          0|
    +--------------------------------------------------+-----+----+-----+-----------+
    |Total                                             |  620|   0|  620|          0|
    +--------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+-----------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |     Source Object     |    C Type    |
+----------------------+-----+------+------------+-----------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  packet_identification|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  packet_identification|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  packet_identification|  return value|
|start_full_n          |   in|     1|  ap_ctrl_hs|  packet_identification|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  packet_identification|  return value|
|ap_continue           |   in|     1|  ap_ctrl_hs|  packet_identification|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  packet_identification|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  packet_identification|  return value|
|start_out             |  out|     1|  ap_ctrl_hs|  packet_identification|  return value|
|start_write           |  out|     1|  ap_ctrl_hs|  packet_identification|  return value|
|s_axis_TVALID         |   in|     1|        axis|        s_axis_V_dest_V|       pointer|
|s_axis_TREADY         |  out|     1|        axis|        s_axis_V_dest_V|       pointer|
|s_axis_TDEST          |   in|     3|        axis|        s_axis_V_dest_V|       pointer|
|eth_level_pkt_din     |  out|  1024|     ap_fifo|          eth_level_pkt|       pointer|
|eth_level_pkt_full_n  |   in|     1|     ap_fifo|          eth_level_pkt|       pointer|
|eth_level_pkt_write   |  out|     1|     ap_fifo|          eth_level_pkt|       pointer|
|s_axis_TDATA          |   in|   512|        axis|        s_axis_V_data_V|       pointer|
|s_axis_TKEEP          |   in|    64|        axis|        s_axis_V_keep_V|       pointer|
|s_axis_TSTRB          |   in|    64|        axis|        s_axis_V_strb_V|       pointer|
|s_axis_TLAST          |   in|     1|        axis|        s_axis_V_last_V|       pointer|
+----------------------+-----+------+------------+-----------------------+--------------+

