# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: V. RAKSHA DHARANIKA
RegisterNumber:  23013260


##CODE:


F1:

![Exp2codei](https://github.com/rakshadharanika/Experiment--02-Implementation-of-combinational-logic-/assets/149348380/8deedded-7b1e-4aa5-a6ae-f0e205dcf797)








F2:


![Exp2codeii](https://github.com/rakshadharanika/Experiment--02-Implementation-of-combinational-logic-/assets/149348380/196e2495-e903-42d9-9ff3-77e1fa118867)


## TRURH TABLE:

![Exp2 truthtable](https://github.com/rakshadharanika/Experiment--02-Implementation-of-combinational-logic-/assets/149348380/6b1b9a46-f0f8-438b-9e54-ae338597dffc)





## RTL:





F1:


![Exp2 f1](https://github.com/rakshadharanika/Experiment--02-Implementation-of-combinational-logic-/assets/149348380/06d1fe65-15f6-4806-900e-1c50c653d3f8)





F2:



![Exp2 f2](https://github.com/rakshadharanika/Experiment--02-Implementation-of-combinational-logic-/assets/149348380/3053f916-5f16-4f9a-9903-a186591fdd8e)







## RTL 

## Output:

## Timing Diagram:


F1:


![Exp2 f1 timing](https://github.com/rakshadharanika/Experiment--02-Implementation-of-combinational-logic-/assets/149348380/eda53eed-3e67-47b5-b535-2bf171365324)




F2:


![Exp2 f2 timing](https://github.com/rakshadharanika/Experiment--02-Implementation-of-combinational-logic-/assets/149348380/9f1e34fb-af51-4f40-8a44-463fbf7692c7)



## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
