#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5a5bfc04ed50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a5bfc04eee0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5a5bfc064080 .functor NOT 1, L_0x5a5bfc08b780, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc08b4e0 .functor XOR 1, L_0x5a5bfc08b380, L_0x5a5bfc08b440, C4<0>, C4<0>;
L_0x5a5bfc08b670 .functor XOR 1, L_0x5a5bfc08b4e0, L_0x5a5bfc08b5a0, C4<0>, C4<0>;
v0x5a5bfc086e20_0 .net *"_ivl_10", 0 0, L_0x5a5bfc08b5a0;  1 drivers
v0x5a5bfc086f20_0 .net *"_ivl_12", 0 0, L_0x5a5bfc08b670;  1 drivers
v0x5a5bfc087000_0 .net *"_ivl_2", 0 0, L_0x5a5bfc088bf0;  1 drivers
v0x5a5bfc0870c0_0 .net *"_ivl_4", 0 0, L_0x5a5bfc08b380;  1 drivers
v0x5a5bfc0871a0_0 .net *"_ivl_6", 0 0, L_0x5a5bfc08b440;  1 drivers
v0x5a5bfc0872d0_0 .net *"_ivl_8", 0 0, L_0x5a5bfc08b4e0;  1 drivers
v0x5a5bfc0873b0_0 .net "a", 0 0, v0x5a5bfc0836f0_0;  1 drivers
v0x5a5bfc087450_0 .net "b", 0 0, v0x5a5bfc083790_0;  1 drivers
v0x5a5bfc0874f0_0 .net "c", 0 0, v0x5a5bfc083830_0;  1 drivers
v0x5a5bfc087590_0 .var "clk", 0 0;
v0x5a5bfc087630_0 .net "d", 0 0, v0x5a5bfc083970_0;  1 drivers
v0x5a5bfc0876d0_0 .net "q_dut", 0 0, L_0x5a5bfc08b220;  1 drivers
v0x5a5bfc087770_0 .net "q_ref", 0 0, L_0x5a5bfc03db60;  1 drivers
v0x5a5bfc087810_0 .var/2u "stats1", 159 0;
v0x5a5bfc0878b0_0 .var/2u "strobe", 0 0;
v0x5a5bfc087950_0 .net "tb_match", 0 0, L_0x5a5bfc08b780;  1 drivers
v0x5a5bfc087a10_0 .net "tb_mismatch", 0 0, L_0x5a5bfc064080;  1 drivers
v0x5a5bfc087ad0_0 .net "wavedrom_enable", 0 0, v0x5a5bfc083a60_0;  1 drivers
v0x5a5bfc087b70_0 .net "wavedrom_title", 511 0, v0x5a5bfc083b00_0;  1 drivers
L_0x5a5bfc088bf0 .concat [ 1 0 0 0], L_0x5a5bfc03db60;
L_0x5a5bfc08b380 .concat [ 1 0 0 0], L_0x5a5bfc03db60;
L_0x5a5bfc08b440 .concat [ 1 0 0 0], L_0x5a5bfc08b220;
L_0x5a5bfc08b5a0 .concat [ 1 0 0 0], L_0x5a5bfc03db60;
L_0x5a5bfc08b780 .cmp/eeq 1, L_0x5a5bfc088bf0, L_0x5a5bfc08b670;
S_0x5a5bfc053810 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5a5bfc04eee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a5bfc03db60 .functor OR 1, v0x5a5bfc083830_0, v0x5a5bfc083790_0, C4<0>, C4<0>;
v0x5a5bfc064220_0 .net "a", 0 0, v0x5a5bfc0836f0_0;  alias, 1 drivers
v0x5a5bfc0642c0_0 .net "b", 0 0, v0x5a5bfc083790_0;  alias, 1 drivers
v0x5a5bfc03dcc0_0 .net "c", 0 0, v0x5a5bfc083830_0;  alias, 1 drivers
v0x5a5bfc03dd60_0 .net "d", 0 0, v0x5a5bfc083970_0;  alias, 1 drivers
v0x5a5bfc082d30_0 .net "q", 0 0, L_0x5a5bfc03db60;  alias, 1 drivers
S_0x5a5bfc082ee0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5a5bfc04eee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5a5bfc0836f0_0 .var "a", 0 0;
v0x5a5bfc083790_0 .var "b", 0 0;
v0x5a5bfc083830_0 .var "c", 0 0;
v0x5a5bfc0838d0_0 .net "clk", 0 0, v0x5a5bfc087590_0;  1 drivers
v0x5a5bfc083970_0 .var "d", 0 0;
v0x5a5bfc083a60_0 .var "wavedrom_enable", 0 0;
v0x5a5bfc083b00_0 .var "wavedrom_title", 511 0;
E_0x5a5bfc04e800/0 .event negedge, v0x5a5bfc0838d0_0;
E_0x5a5bfc04e800/1 .event posedge, v0x5a5bfc0838d0_0;
E_0x5a5bfc04e800 .event/or E_0x5a5bfc04e800/0, E_0x5a5bfc04e800/1;
E_0x5a5bfc04ea50 .event posedge, v0x5a5bfc0838d0_0;
E_0x5a5bfc036820 .event negedge, v0x5a5bfc0838d0_0;
S_0x5a5bfc0831f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5a5bfc082ee0;
 .timescale -12 -12;
v0x5a5bfc0833f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5a5bfc0834f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5a5bfc082ee0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5a5bfc083c60 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5a5bfc04eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a5bfc054240 .functor NOT 1, v0x5a5bfc0836f0_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc087dd0 .functor NOT 1, v0x5a5bfc083790_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc087e90 .functor AND 1, L_0x5a5bfc054240, L_0x5a5bfc087dd0, C4<1>, C4<1>;
L_0x5a5bfc087f30 .functor NOT 1, v0x5a5bfc083830_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc087fd0 .functor AND 1, L_0x5a5bfc087e90, L_0x5a5bfc087f30, C4<1>, C4<1>;
L_0x5a5bfc088090 .functor AND 1, L_0x5a5bfc087fd0, v0x5a5bfc083970_0, C4<1>, C4<1>;
L_0x5a5bfc088220 .functor NOT 1, v0x5a5bfc0836f0_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc088290 .functor NOT 1, v0x5a5bfc083790_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc088350 .functor AND 1, L_0x5a5bfc088220, L_0x5a5bfc088290, C4<1>, C4<1>;
L_0x5a5bfc088410 .functor AND 1, L_0x5a5bfc088350, v0x5a5bfc083830_0, C4<1>, C4<1>;
L_0x5a5bfc088530 .functor NOT 1, v0x5a5bfc083970_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc0885a0 .functor AND 1, L_0x5a5bfc088410, L_0x5a5bfc088530, C4<1>, C4<1>;
L_0x5a5bfc0886d0 .functor OR 1, L_0x5a5bfc088090, L_0x5a5bfc0885a0, C4<0>, C4<0>;
L_0x5a5bfc0887e0 .functor NOT 1, v0x5a5bfc0836f0_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc088660 .functor AND 1, L_0x5a5bfc0887e0, v0x5a5bfc083790_0, C4<1>, C4<1>;
L_0x5a5bfc088920 .functor NOT 1, v0x5a5bfc083830_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc088a20 .functor AND 1, L_0x5a5bfc088660, L_0x5a5bfc088920, C4<1>, C4<1>;
L_0x5a5bfc088b30 .functor AND 1, L_0x5a5bfc088a20, v0x5a5bfc083970_0, C4<1>, C4<1>;
L_0x5a5bfc088c90 .functor OR 1, L_0x5a5bfc0886d0, L_0x5a5bfc088b30, C4<0>, C4<0>;
L_0x5a5bfc088da0 .functor NOT 1, v0x5a5bfc0836f0_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc088ec0 .functor AND 1, L_0x5a5bfc088da0, v0x5a5bfc083790_0, C4<1>, C4<1>;
L_0x5a5bfc089090 .functor AND 1, L_0x5a5bfc088ec0, v0x5a5bfc083830_0, C4<1>, C4<1>;
L_0x5a5bfc089320 .functor AND 1, L_0x5a5bfc089090, v0x5a5bfc083970_0, C4<1>, C4<1>;
L_0x5a5bfc0893e0 .functor OR 1, L_0x5a5bfc088c90, L_0x5a5bfc089320, C4<0>, C4<0>;
L_0x5a5bfc0895c0 .functor NOT 1, v0x5a5bfc083790_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc089630 .functor AND 1, v0x5a5bfc0836f0_0, L_0x5a5bfc0895c0, C4<1>, C4<1>;
L_0x5a5bfc0898e0 .functor NOT 1, v0x5a5bfc083830_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc089950 .functor AND 1, L_0x5a5bfc089630, L_0x5a5bfc0898e0, C4<1>, C4<1>;
L_0x5a5bfc089b50 .functor NOT 1, v0x5a5bfc083970_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc089cd0 .functor AND 1, L_0x5a5bfc089950, L_0x5a5bfc089b50, C4<1>, C4<1>;
L_0x5a5bfc089ee0 .functor OR 1, L_0x5a5bfc0893e0, L_0x5a5bfc089cd0, C4<0>, C4<0>;
L_0x5a5bfc089ff0 .functor NOT 1, v0x5a5bfc083790_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc08a170 .functor AND 1, v0x5a5bfc0836f0_0, L_0x5a5bfc089ff0, C4<1>, C4<1>;
L_0x5a5bfc08a230 .functor AND 1, L_0x5a5bfc08a170, v0x5a5bfc083830_0, C4<1>, C4<1>;
L_0x5a5bfc08a410 .functor AND 1, L_0x5a5bfc08a230, v0x5a5bfc083970_0, C4<1>, C4<1>;
L_0x5a5bfc08a4d0 .functor OR 1, L_0x5a5bfc089ee0, L_0x5a5bfc08a410, C4<0>, C4<0>;
L_0x5a5bfc08a710 .functor AND 1, v0x5a5bfc0836f0_0, v0x5a5bfc083790_0, C4<1>, C4<1>;
L_0x5a5bfc08a780 .functor NOT 1, v0x5a5bfc083830_0, C4<0>, C4<0>, C4<0>;
L_0x5a5bfc08a930 .functor AND 1, L_0x5a5bfc08a710, L_0x5a5bfc08a780, C4<1>, C4<1>;
L_0x5a5bfc08aa40 .functor AND 1, L_0x5a5bfc08a930, v0x5a5bfc083970_0, C4<1>, C4<1>;
L_0x5a5bfc08ac50 .functor OR 1, L_0x5a5bfc08a4d0, L_0x5a5bfc08aa40, C4<0>, C4<0>;
L_0x5a5bfc08ad60 .functor AND 1, v0x5a5bfc0836f0_0, v0x5a5bfc083790_0, C4<1>, C4<1>;
L_0x5a5bfc08af30 .functor AND 1, L_0x5a5bfc08ad60, v0x5a5bfc083830_0, C4<1>, C4<1>;
L_0x5a5bfc08aff0 .functor AND 1, L_0x5a5bfc08af30, v0x5a5bfc083970_0, C4<1>, C4<1>;
L_0x5a5bfc08b220 .functor OR 1, L_0x5a5bfc08ac50, L_0x5a5bfc08aff0, C4<0>, C4<0>;
v0x5a5bfc083e40_0 .net *"_ivl_0", 0 0, L_0x5a5bfc054240;  1 drivers
v0x5a5bfc083f20_0 .net *"_ivl_10", 0 0, L_0x5a5bfc088090;  1 drivers
v0x5a5bfc084000_0 .net *"_ivl_12", 0 0, L_0x5a5bfc088220;  1 drivers
v0x5a5bfc0840f0_0 .net *"_ivl_14", 0 0, L_0x5a5bfc088290;  1 drivers
v0x5a5bfc0841d0_0 .net *"_ivl_16", 0 0, L_0x5a5bfc088350;  1 drivers
v0x5a5bfc084300_0 .net *"_ivl_18", 0 0, L_0x5a5bfc088410;  1 drivers
v0x5a5bfc0843e0_0 .net *"_ivl_2", 0 0, L_0x5a5bfc087dd0;  1 drivers
v0x5a5bfc0844c0_0 .net *"_ivl_20", 0 0, L_0x5a5bfc088530;  1 drivers
v0x5a5bfc0845a0_0 .net *"_ivl_22", 0 0, L_0x5a5bfc0885a0;  1 drivers
v0x5a5bfc084680_0 .net *"_ivl_24", 0 0, L_0x5a5bfc0886d0;  1 drivers
v0x5a5bfc084760_0 .net *"_ivl_26", 0 0, L_0x5a5bfc0887e0;  1 drivers
v0x5a5bfc084840_0 .net *"_ivl_28", 0 0, L_0x5a5bfc088660;  1 drivers
v0x5a5bfc084920_0 .net *"_ivl_30", 0 0, L_0x5a5bfc088920;  1 drivers
v0x5a5bfc084a00_0 .net *"_ivl_32", 0 0, L_0x5a5bfc088a20;  1 drivers
v0x5a5bfc084ae0_0 .net *"_ivl_34", 0 0, L_0x5a5bfc088b30;  1 drivers
v0x5a5bfc084bc0_0 .net *"_ivl_36", 0 0, L_0x5a5bfc088c90;  1 drivers
v0x5a5bfc084ca0_0 .net *"_ivl_38", 0 0, L_0x5a5bfc088da0;  1 drivers
v0x5a5bfc084d80_0 .net *"_ivl_4", 0 0, L_0x5a5bfc087e90;  1 drivers
v0x5a5bfc084e60_0 .net *"_ivl_40", 0 0, L_0x5a5bfc088ec0;  1 drivers
v0x5a5bfc084f40_0 .net *"_ivl_42", 0 0, L_0x5a5bfc089090;  1 drivers
v0x5a5bfc085020_0 .net *"_ivl_44", 0 0, L_0x5a5bfc089320;  1 drivers
v0x5a5bfc085100_0 .net *"_ivl_46", 0 0, L_0x5a5bfc0893e0;  1 drivers
v0x5a5bfc0851e0_0 .net *"_ivl_48", 0 0, L_0x5a5bfc0895c0;  1 drivers
v0x5a5bfc0852c0_0 .net *"_ivl_50", 0 0, L_0x5a5bfc089630;  1 drivers
v0x5a5bfc0853a0_0 .net *"_ivl_52", 0 0, L_0x5a5bfc0898e0;  1 drivers
v0x5a5bfc085480_0 .net *"_ivl_54", 0 0, L_0x5a5bfc089950;  1 drivers
v0x5a5bfc085560_0 .net *"_ivl_56", 0 0, L_0x5a5bfc089b50;  1 drivers
v0x5a5bfc085640_0 .net *"_ivl_58", 0 0, L_0x5a5bfc089cd0;  1 drivers
v0x5a5bfc085720_0 .net *"_ivl_6", 0 0, L_0x5a5bfc087f30;  1 drivers
v0x5a5bfc085800_0 .net *"_ivl_60", 0 0, L_0x5a5bfc089ee0;  1 drivers
v0x5a5bfc0858e0_0 .net *"_ivl_62", 0 0, L_0x5a5bfc089ff0;  1 drivers
v0x5a5bfc0859c0_0 .net *"_ivl_64", 0 0, L_0x5a5bfc08a170;  1 drivers
v0x5a5bfc085aa0_0 .net *"_ivl_66", 0 0, L_0x5a5bfc08a230;  1 drivers
v0x5a5bfc085d90_0 .net *"_ivl_68", 0 0, L_0x5a5bfc08a410;  1 drivers
v0x5a5bfc085e70_0 .net *"_ivl_70", 0 0, L_0x5a5bfc08a4d0;  1 drivers
v0x5a5bfc085f50_0 .net *"_ivl_72", 0 0, L_0x5a5bfc08a710;  1 drivers
v0x5a5bfc086030_0 .net *"_ivl_74", 0 0, L_0x5a5bfc08a780;  1 drivers
v0x5a5bfc086110_0 .net *"_ivl_76", 0 0, L_0x5a5bfc08a930;  1 drivers
v0x5a5bfc0861f0_0 .net *"_ivl_78", 0 0, L_0x5a5bfc08aa40;  1 drivers
v0x5a5bfc0862d0_0 .net *"_ivl_8", 0 0, L_0x5a5bfc087fd0;  1 drivers
v0x5a5bfc0863b0_0 .net *"_ivl_80", 0 0, L_0x5a5bfc08ac50;  1 drivers
v0x5a5bfc086490_0 .net *"_ivl_82", 0 0, L_0x5a5bfc08ad60;  1 drivers
v0x5a5bfc086570_0 .net *"_ivl_84", 0 0, L_0x5a5bfc08af30;  1 drivers
v0x5a5bfc086650_0 .net *"_ivl_86", 0 0, L_0x5a5bfc08aff0;  1 drivers
v0x5a5bfc086730_0 .net "a", 0 0, v0x5a5bfc0836f0_0;  alias, 1 drivers
v0x5a5bfc0867d0_0 .net "b", 0 0, v0x5a5bfc083790_0;  alias, 1 drivers
v0x5a5bfc0868c0_0 .net "c", 0 0, v0x5a5bfc083830_0;  alias, 1 drivers
v0x5a5bfc0869b0_0 .net "d", 0 0, v0x5a5bfc083970_0;  alias, 1 drivers
v0x5a5bfc086aa0_0 .net "q", 0 0, L_0x5a5bfc08b220;  alias, 1 drivers
S_0x5a5bfc086c00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5a5bfc04eee0;
 .timescale -12 -12;
E_0x5a5bfc04e5a0 .event anyedge, v0x5a5bfc0878b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5a5bfc0878b0_0;
    %nor/r;
    %assign/vec4 v0x5a5bfc0878b0_0, 0;
    %wait E_0x5a5bfc04e5a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5a5bfc082ee0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083790_0, 0;
    %assign/vec4 v0x5a5bfc0836f0_0, 0;
    %wait E_0x5a5bfc036820;
    %wait E_0x5a5bfc04ea50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083790_0, 0;
    %assign/vec4 v0x5a5bfc0836f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a5bfc04e800;
    %load/vec4 v0x5a5bfc0836f0_0;
    %load/vec4 v0x5a5bfc083790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a5bfc083830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a5bfc083970_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083790_0, 0;
    %assign/vec4 v0x5a5bfc0836f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5a5bfc0834f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a5bfc04e800;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5bfc083790_0, 0;
    %assign/vec4 v0x5a5bfc0836f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5a5bfc04eee0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a5bfc087590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a5bfc0878b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5a5bfc04eee0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5a5bfc087590_0;
    %inv;
    %store/vec4 v0x5a5bfc087590_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5a5bfc04eee0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5a5bfc0838d0_0, v0x5a5bfc087a10_0, v0x5a5bfc0873b0_0, v0x5a5bfc087450_0, v0x5a5bfc0874f0_0, v0x5a5bfc087630_0, v0x5a5bfc087770_0, v0x5a5bfc0876d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5a5bfc04eee0;
T_7 ;
    %load/vec4 v0x5a5bfc087810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5a5bfc087810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5a5bfc087810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5a5bfc087810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5a5bfc087810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5a5bfc087810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5a5bfc087810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5a5bfc04eee0;
T_8 ;
    %wait E_0x5a5bfc04e800;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a5bfc087810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a5bfc087810_0, 4, 32;
    %load/vec4 v0x5a5bfc087950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5a5bfc087810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a5bfc087810_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a5bfc087810_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a5bfc087810_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5a5bfc087770_0;
    %load/vec4 v0x5a5bfc087770_0;
    %load/vec4 v0x5a5bfc0876d0_0;
    %xor;
    %load/vec4 v0x5a5bfc087770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5a5bfc087810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a5bfc087810_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5a5bfc087810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a5bfc087810_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth1/circuit4/iter1/response2/top_module.sv";
