$date
  Sat Aug 19 14:08:37 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module bookutility $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module registergeneric_tb $end
$var reg 4 ! tq[3:0] $end
$var reg 4 " td[3:0] $end
$var reg 1 # tload $end
$var reg 1 $ tclk $end
$var reg 1 % clockenable $end
$scope module uut $end
$var reg 1 & clk $end
$var reg 1 ' load $end
$var reg 4 ( d[3:0] $end
$var reg 4 ) q[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
bUUUU "
U#
0$
1%
0&
U'
bUUUU (
b0000 )
#1000000
#5000000
1$
1&
#10000000
0$
0&
#11000000
b1010 "
1#
1'
b1010 (
#15000000
b1010 !
1$
1&
b1010 )
#20000000
0$
0&
#21000000
0#
0'
#25000000
1$
1&
#30000000
0$
0&
#31000000
b0101 "
1#
1'
b0101 (
#35000000
b0101 !
1$
1&
b0101 )
#40000000
0$
0&
#41000000
0#
0'
#45000000
1$
1&
#50000000
0$
0&
#51000000
0%
#55000000
1$
1&
