// Seed: 1828591752
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd61
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_1,
      id_3
  );
  inout wire _id_2;
  output wire id_1;
  assign id_4[id_2] = id_3;
endmodule
module module_2 (
    output wand id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4
    , id_9,
    output tri id_5,
    input tri0 id_6,
    input wire id_7
);
  assign id_5 = id_2 == -1'b0;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
