{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675068701526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675068701526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 17:51:41 2023 " "Processing started: Mon Jan 30 17:51:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675068701526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068701526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0cv-lab2 -c de0cv-lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0cv-lab2 -c de0cv-lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068701526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675068703182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675068703182 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TinyProcessor.vhd " "Can't analyze file -- file TinyProcessor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1675068713721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testfpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testfpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestFPGA-behavior " "Found design unit 1: TestFPGA-behavior" {  } { { "TestFPGA.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/TestFPGA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714285 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestFPGA " "Found entity 1: TestFPGA" {  } { { "TestFPGA.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/TestFPGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068714285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resource.vhd 38 19 " "Found 38 design units, including 19 entities, in source file resource.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_DFF-logic " "Found design unit 1: MY_DFF-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Register01-logic " "Found design unit 2: Register01-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Register08-logic " "Found design unit 3: Register08-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Register16-logic " "Found design unit 4: Register16-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Register16in2-logic " "Found design unit 5: Register16in2-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Mux2x08-logic " "Found design unit 6: Mux2x08-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 268 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Mux2x16-logic " "Found design unit 7: Mux2x16-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 FullAdder-rtl " "Found design unit 8: FullAdder-rtl" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 320 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 RCAdder08-rtl " "Found design unit 9: RCAdder08-rtl" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 347 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 RCAdder16-rtl " "Found design unit 10: RCAdder16-rtl" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ALU08-logic " "Found design unit 11: ALU08-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 457 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 Counter16-logic " "Found design unit 12: Counter16-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 Johnson1L0-logic " "Found design unit 13: Johnson1L0-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 699 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 Johnson1L1-logic " "Found design unit 14: Johnson1L1-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 751 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 Johnson1L01-logic " "Found design unit 15: Johnson1L01-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 804 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 Johnson2L0-logic " "Found design unit 16: Johnson2L0-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 857 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 Johnson3L0-logic " "Found design unit 17: Johnson3L0-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 919 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 Mux4x08-logic " "Found design unit 18: Mux4x08-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 988 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 Multiple-logic " "Found design unit 19: Multiple-logic" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 1013 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_DFF " "Found entity 1: MY_DFF" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "2 Register01 " "Found entity 2: Register01" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register08 " "Found entity 3: Register08" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "4 Register16 " "Found entity 4: Register16" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "5 Register16in2 " "Found entity 5: Register16in2" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mux2x08 " "Found entity 6: Mux2x08" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux2x16 " "Found entity 7: Mux2x16" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "8 FullAdder " "Found entity 8: FullAdder" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "9 RCAdder08 " "Found entity 9: RCAdder08" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "10 RCAdder16 " "Found entity 10: RCAdder16" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "11 ALU08 " "Found entity 11: ALU08" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "12 Counter16 " "Found entity 12: Counter16" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "13 Johnson1L0 " "Found entity 13: Johnson1L0" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "14 Johnson1L1 " "Found entity 14: Johnson1L1" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "15 Johnson1L01 " "Found entity 15: Johnson1L01" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "16 Johnson2L0 " "Found entity 16: Johnson2L0" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 848 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "17 Johnson3L0 " "Found entity 17: Johnson3L0" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "18 Mux4x08 " "Found entity 18: Mux4x08" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 977 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""} { "Info" "ISGN_ENTITY_NAME" "19 Multiple " "Found entity 19: Multiple" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 1004 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068714375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-logic " "Found design unit 1: DataPath-logic" {  } { { "DataPath.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/DataPath.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714420 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/DataPath.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068714420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpucircuit.vhd 18 9 " "Found 18 design units, including 9 entities, in source file cpucircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPUCircuit-logic " "Found design unit 1: CPUCircuit-logic" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 KEYEnc4-rtl " "Found design unit 2: KEYEnc4-rtl" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 355 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ccmux4x08-logic " "Found design unit 3: ccmux4x08-logic" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 407 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ccmux4x16-logic " "Found design unit 4: ccmux4x16-logic" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 431 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 DecSeg-rtl " "Found design unit 5: DecSeg-rtl" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 453 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 InCtrl-logic " "Found design unit 6: InCtrl-logic" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 492 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 MCtrl-rtl " "Found design unit 7: MCtrl-rtl" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 526 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Clock50-rtl " "Found design unit 8: Clock50-rtl" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 560 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ClockDelay-rtl " "Found design unit 9: ClockDelay-rtl" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 595 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPUCircuit " "Found entity 1: CPUCircuit" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_ENTITY_NAME" "2 KEYEnc4 " "Found entity 2: KEYEnc4" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_ENTITY_NAME" "3 ccmux4x08 " "Found entity 3: ccmux4x08" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_ENTITY_NAME" "4 ccmux4x16 " "Found entity 4: ccmux4x16" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_ENTITY_NAME" "5 DecSeg " "Found entity 5: DecSeg" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_ENTITY_NAME" "6 InCtrl " "Found entity 6: InCtrl" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_ENTITY_NAME" "7 MCtrl " "Found entity 7: MCtrl" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_ENTITY_NAME" "8 Clock50 " "Found entity 8: Clock50" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""} { "Info" "ISGN_ENTITY_NAME" "9 ClockDelay " "Found entity 9: ClockDelay" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068714447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controler-logic " "Found design unit 1: Controler-logic" {  } { { "Control.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Control.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714477 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controler " "Found entity 1: Controler" {  } { { "Control.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Control.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068714477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1p-SYN " "Found design unit 1: ram1p-SYN" {  } { { "ram1p.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/ram1p.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714483 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1p " "Found entity 1: ram1p" {  } { { "ram1p.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/ram1p.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068714483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1p-SYN " "Found design unit 1: rom1p-SYN" {  } { { "rom1p.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/rom1p.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714486 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom1p " "Found entity 1: rom1p" {  } { { "rom1p.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/rom1p.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068714486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068714486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUCircuit " "Elaborating entity \"CPUCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675068716116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero CPUCircuit.vhd(170) " "Verilog HDL or VHDL warning at CPUCircuit.vhd(170): object \"zero\" assigned a value but never read" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675068716116 "|CPUCircuit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sigRAMCS CPUCircuit.vhd(186) " "Verilog HDL or VHDL warning at CPUCircuit.vhd(186): object \"sigRAMCS\" assigned a value but never read" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675068716116 "|CPUCircuit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sigROMCS CPUCircuit.vhd(190) " "Verilog HDL or VHDL warning at CPUCircuit.vhd(190): object \"sigROMCS\" assigned a value but never read" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675068716116 "|CPUCircuit"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..2\] CPUCircuit.vhd(28) " "Using initial value X (don't care) for net \"LEDR\[8..2\]\" at CPUCircuit.vhd(28)" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068716128 "|CPUCircuit"}
{ "Warning" "WSGN_SEARCH_FILE" "cprocessor.vhd 2 1 " "Using design file cprocessor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CProcessor-logic " "Found design unit 1: CProcessor-logic" {  } { { "cprocessor.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/cprocessor.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068716248 ""} { "Info" "ISGN_ENTITY_NAME" "1 CProcessor " "Found entity 1: CProcessor" {  } { { "cprocessor.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/cprocessor.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068716248 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1675068716248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CProcessor CProcessor:Processor " "Elaborating entity \"CProcessor\" for hierarchy \"CProcessor:Processor\"" {  } { { "CPUCircuit.vhd" "Processor" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath CProcessor:Processor\|DataPath:path " "Elaborating entity \"DataPath\" for hierarchy \"CProcessor:Processor\|DataPath:path\"" {  } { { "cprocessor.vhd" "path" { Text "W:/zikkenC-rust/de0cv-lab2/cprocessor.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x08 CProcessor:Processor\|DataPath:path\|Mux4x08:MuxDIn " "Elaborating entity \"Mux4x08\" for hierarchy \"CProcessor:Processor\|DataPath:path\|Mux4x08:MuxDIn\"" {  } { { "DataPath.vhd" "MuxDIn" { Text "W:/zikkenC-rust/de0cv-lab2/DataPath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register08 CProcessor:Processor\|DataPath:path\|Register08:RegA " "Elaborating entity \"Register08\" for hierarchy \"CProcessor:Processor\|DataPath:path\|Register08:RegA\"" {  } { { "DataPath.vhd" "RegA" { Text "W:/zikkenC-rust/de0cv-lab2/DataPath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_DFF CProcessor:Processor\|DataPath:path\|Register08:RegA\|MY_DFF:\\Generate_Registers:0:dffi " "Elaborating entity \"MY_DFF\" for hierarchy \"CProcessor:Processor\|DataPath:path\|Register08:RegA\|MY_DFF:\\Generate_Registers:0:dffi\"" {  } { { "Resource.vhd" "\\Generate_Registers:0:dffi" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16in2 CProcessor:Processor\|DataPath:path\|Register16in2:MB " "Elaborating entity \"Register16in2\" for hierarchy \"CProcessor:Processor\|DataPath:path\|Register16in2:MB\"" {  } { { "DataPath.vhd" "MB" { Text "W:/zikkenC-rust/de0cv-lab2/DataPath.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU08 CProcessor:Processor\|DataPath:path\|ALU08:ALU " "Elaborating entity \"ALU08\" for hierarchy \"CProcessor:Processor\|DataPath:path\|ALU08:ALU\"" {  } { { "DataPath.vhd" "ALU" { Text "W:/zikkenC-rust/de0cv-lab2/DataPath.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAdder08 CProcessor:Processor\|DataPath:path\|ALU08:ALU\|RCAdder08:adder " "Elaborating entity \"RCAdder08\" for hierarchy \"CProcessor:Processor\|DataPath:path\|ALU08:ALU\|RCAdder08:adder\"" {  } { { "Resource.vhd" "adder" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CProcessor:Processor\|DataPath:path\|ALU08:ALU\|RCAdder08:adder\|FullAdder:\\add_gen:0:adderi " "Elaborating entity \"FullAdder\" for hierarchy \"CProcessor:Processor\|DataPath:path\|ALU08:ALU\|RCAdder08:adder\|FullAdder:\\add_gen:0:adderi\"" {  } { { "Resource.vhd" "\\add_gen:0:adderi" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiple CProcessor:Processor\|DataPath:path\|ALU08:ALU\|Multiple:mult " "Elaborating entity \"Multiple\" for hierarchy \"CProcessor:Processor\|DataPath:path\|ALU08:ALU\|Multiple:mult\"" {  } { { "Resource.vhd" "mult" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_tmp4 Resource.vhd(1090) " "Verilog HDL or VHDL warning at Resource.vhd(1090): object \"cout_tmp4\" assigned a value but never read" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 1090 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675068716695 "|CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_tmp5 Resource.vhd(1091) " "Verilog HDL or VHDL warning at Resource.vhd(1091): object \"cout_tmp5\" assigned a value but never read" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 1091 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675068716695 "|CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_tmp6 Resource.vhd(1092) " "Verilog HDL or VHDL warning at Resource.vhd(1092): object \"cout_tmp6\" assigned a value but never read" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 1092 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675068716695 "|CPUCircuit|CProcessor:Processor|DataPath:path|ALU08:ALU|Multiple:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAdder16 CProcessor:Processor\|DataPath:path\|ALU08:ALU\|Multiple:mult\|RCAdder16:adder5 " "Elaborating entity \"RCAdder16\" for hierarchy \"CProcessor:Processor\|DataPath:path\|ALU08:ALU\|Multiple:mult\|RCAdder16:adder5\"" {  } { { "Resource.vhd" "adder5" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter16 CProcessor:Processor\|DataPath:path\|Counter16:IP " "Elaborating entity \"Counter16\" for hierarchy \"CProcessor:Processor\|DataPath:path\|Counter16:IP\"" {  } { { "DataPath.vhd" "IP" { Text "W:/zikkenC-rust/de0cv-lab2/DataPath.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry Resource.vhd(643) " "Verilog HDL or VHDL warning at Resource.vhd(643): object \"carry\" assigned a value but never read" {  } { { "Resource.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 643 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675068716848 "|CPUCircuit|CProcessor:Processor|DataPath:path|Counter16:IP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 CProcessor:Processor\|DataPath:path\|Counter16:IP\|Register16:reg " "Elaborating entity \"Register16\" for hierarchy \"CProcessor:Processor\|DataPath:path\|Counter16:IP\|Register16:reg\"" {  } { { "Resource.vhd" "reg" { Text "W:/zikkenC-rust/de0cv-lab2/Resource.vhd" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register01 CProcessor:Processor\|DataPath:path\|Register01:FZ " "Elaborating entity \"Register01\" for hierarchy \"CProcessor:Processor\|DataPath:path\|Register01:FZ\"" {  } { { "DataPath.vhd" "FZ" { Text "W:/zikkenC-rust/de0cv-lab2/DataPath.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068716962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x16 CProcessor:Processor\|DataPath:path\|Mux2x16:MuxAddr " "Elaborating entity \"Mux2x16\" for hierarchy \"CProcessor:Processor\|DataPath:path\|Mux2x16:MuxAddr\"" {  } { { "DataPath.vhd" "MuxAddr" { Text "W:/zikkenC-rust/de0cv-lab2/DataPath.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controler CProcessor:Processor\|Controler:ctrl " "Elaborating entity \"Controler\" for hierarchy \"CProcessor:Processor\|Controler:ctrl\"" {  } { { "cprocessor.vhd" "ctrl" { Text "W:/zikkenC-rust/de0cv-lab2/cprocessor.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717067 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "one Control.vhd(136) " "Verilog HDL or VHDL warning at Control.vhd(136): object \"one\" assigned a value but never read" {  } { { "Control.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/Control.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675068717070 "|CPUCircuit|CProcessor:Processor|Controler:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Johnson1L01 CProcessor:Processor\|Controler:ctrl\|Johnson1L01:JCextA " "Elaborating entity \"Johnson1L01\" for hierarchy \"CProcessor:Processor\|Controler:ctrl\|Johnson1L01:JCextA\"" {  } { { "Control.vhd" "JCextA" { Text "W:/zikkenC-rust/de0cv-lab2/Control.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Johnson2L0 CProcessor:Processor\|Controler:ctrl\|Johnson2L0:JCextC " "Elaborating entity \"Johnson2L0\" for hierarchy \"CProcessor:Processor\|Controler:ctrl\|Johnson2L0:JCextC\"" {  } { { "Control.vhd" "JCextC" { Text "W:/zikkenC-rust/de0cv-lab2/Control.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Johnson3L0 CProcessor:Processor\|Controler:ctrl\|Johnson3L0:JCextE " "Elaborating entity \"Johnson3L0\" for hierarchy \"CProcessor:Processor\|Controler:ctrl\|Johnson3L0:JCextE\"" {  } { { "Control.vhd" "JCextE" { Text "W:/zikkenC-rust/de0cv-lab2/Control.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Johnson1L1 CProcessor:Processor\|Controler:ctrl\|Johnson1L1:JCintA " "Elaborating entity \"Johnson1L1\" for hierarchy \"CProcessor:Processor\|Controler:ctrl\|Johnson1L1:JCintA\"" {  } { { "Control.vhd" "JCintA" { Text "W:/zikkenC-rust/de0cv-lab2/Control.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Johnson1L0 CProcessor:Processor\|Controler:ctrl\|Johnson1L0:JCintD " "Elaborating entity \"Johnson1L0\" for hierarchy \"CProcessor:Processor\|Controler:ctrl\|Johnson1L0:JCintD\"" {  } { { "Control.vhd" "JCintD" { Text "W:/zikkenC-rust/de0cv-lab2/Control.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccmux4x08 ccmux4x08:SelInput " "Elaborating entity \"ccmux4x08\" for hierarchy \"ccmux4x08:SelInput\"" {  } { { "CPUCircuit.vhd" "SelInput" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccmux4x16 ccmux4x16:SelOutput " "Elaborating entity \"ccmux4x16\" for hierarchy \"ccmux4x16:SelOutput\"" {  } { { "CPUCircuit.vhd" "SelOutput" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecSeg DecSeg:DecHEX0 " "Elaborating entity \"DecSeg\" for hierarchy \"DecSeg:DecHEX0\"" {  } { { "CPUCircuit.vhd" "DecHEX0" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InCtrl InCtrl:InputCtrl " "Elaborating entity \"InCtrl\" for hierarchy \"InCtrl:InputCtrl\"" {  } { { "CPUCircuit.vhd" "InputCtrl" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYEnc4 KEYEnc4:keyenc " "Elaborating entity \"KEYEnc4\" for hierarchy \"KEYEnc4:keyenc\"" {  } { { "CPUCircuit.vhd" "keyenc" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1p rom1p:rom " "Elaborating entity \"rom1p\" for hierarchy \"rom1p:rom\"" {  } { { "CPUCircuit.vhd" "rom" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1p:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1p:rom\|altsyncram:altsyncram_component\"" {  } { { "rom1p.vhd" "altsyncram_component" { Text "W:/zikkenC-rust/de0cv-lab2/rom1p.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1p:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1p:rom\|altsyncram:altsyncram_component\"" {  } { { "rom1p.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/rom1p.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1p:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1p:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068717883 ""}  } { { "rom1p.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/rom1p.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675068717883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5o34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5o34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5o34 " "Found entity 1: altsyncram_5o34" {  } { { "db/altsyncram_5o34.tdf" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_5o34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068717970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068717970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5o34 rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated " "Elaborating entity \"altsyncram_5o34\" for hierarchy \"rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068717973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fb43.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fb43.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fb43 " "Found entity 1: altsyncram_fb43" {  } { { "db/altsyncram_fb43.tdf" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_fb43.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068718147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068718147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fb43 rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|altsyncram_fb43:altsyncram1 " "Elaborating entity \"altsyncram_fb43\" for hierarchy \"rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|altsyncram_fb43:altsyncram1\"" {  } { { "db/altsyncram_5o34.tdf" "altsyncram1" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_5o34.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068718147 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "873 1024 0 1 1 " "873 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "151 1023 " "Addresses ranging from 151 to 1023 are not initialized" {  } { { "W:/zikkenC-rust/de0cv-lab2/rom.mif" "" { Text "W:/zikkenC-rust/de0cv-lab2/rom.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1675068718174 ""}  } { { "W:/zikkenC-rust/de0cv-lab2/rom.mif" "" { Text "W:/zikkenC-rust/de0cv-lab2/rom.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1675068718174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5o34.tdf" "mgl_prim2" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_5o34.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068718402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5o34.tdf" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_5o34.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068718480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068718480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068718480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068718480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905024 " "Parameter \"NODE_NAME\" = \"1919905024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068718480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068718480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068718480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068718480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068718480 ""}  } { { "db/altsyncram_5o34.tdf" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_5o34.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675068718480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068718654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068718885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"rom1p:rom\|altsyncram:altsyncram_component\|altsyncram_5o34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068719116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1p ram1p:ram " "Elaborating entity \"ram1p\" for hierarchy \"ram1p:ram\"" {  } { { "CPUCircuit.vhd" "ram" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068719215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram1p:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram1p:ram\|altsyncram:altsyncram_component\"" {  } { { "ram1p.vhd" "altsyncram_component" { Text "W:/zikkenC-rust/de0cv-lab2/ram1p.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068719302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1p:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram1p:ram\|altsyncram:altsyncram_component\"" {  } { { "ram1p.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/ram1p.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068719359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1p:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram1p:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719359 ""}  } { { "ram1p.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/ram1p.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675068719359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e024 " "Found entity 1: altsyncram_e024" {  } { { "db/altsyncram_e024.tdf" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_e024.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068719449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068719449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e024 ram1p:ram\|altsyncram:altsyncram_component\|altsyncram_e024:auto_generated " "Elaborating entity \"altsyncram_e024\" for hierarchy \"ram1p:ram\|altsyncram:altsyncram_component\|altsyncram_e024:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068719452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vev2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vev2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vev2 " "Found entity 1: altsyncram_vev2" {  } { { "db/altsyncram_vev2.tdf" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_vev2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068719617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068719617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vev2 ram1p:ram\|altsyncram:altsyncram_component\|altsyncram_e024:auto_generated\|altsyncram_vev2:altsyncram1 " "Elaborating entity \"altsyncram_vev2\" for hierarchy \"ram1p:ram\|altsyncram:altsyncram_component\|altsyncram_e024:auto_generated\|altsyncram_vev2:altsyncram1\"" {  } { { "db/altsyncram_e024.tdf" "altsyncram1" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_e024.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068719617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram1p:ram\|altsyncram:altsyncram_component\|altsyncram_e024:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram1p:ram\|altsyncram:altsyncram_component\|altsyncram_e024:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_e024.tdf" "mgl_prim2" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_e024.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068719665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1p:ram\|altsyncram:altsyncram_component\|altsyncram_e024:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram1p:ram\|altsyncram:altsyncram_component\|altsyncram_e024:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_e024.tdf" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_e024.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068719719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1p:ram\|altsyncram:altsyncram_component\|altsyncram_e024:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram1p:ram\|altsyncram:altsyncram_component\|altsyncram_e024:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987520 " "Parameter \"NODE_NAME\" = \"1918987520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675068719719 ""}  } { { "db/altsyncram_e024.tdf" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/altsyncram_e024.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675068719719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCtrl MCtrl:MemCtrl " "Elaborating entity \"MCtrl\" for hierarchy \"MCtrl:MemCtrl\"" {  } { { "CPUCircuit.vhd" "MemCtrl" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068719731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock50 Clock50:CLK50 " "Elaborating entity \"Clock50\" for hierarchy \"Clock50:CLK50\"" {  } { { "CPUCircuit.vhd" "CLK50" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068719782 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPUCircuit.vhd(574) " "VHDL Process Statement warning at CPUCircuit.vhd(574): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675068719782 "|CPUCircuit|Clock50:CLK50"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDelay ClockDelay:CLKD " "Elaborating entity \"ClockDelay\" for hierarchy \"ClockDelay:CLKD\"" {  } { { "CPUCircuit.vhd" "CLKD" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068719830 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1675068720478 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.01.30.17:52:05 Progress: Loading sld12c5497c/alt_sld_fab_wrapper_hw.tcl " "2023.01.30.17:52:05 Progress: Loading sld12c5497c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068725336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068729125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068729413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068731585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068731756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068731933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068732137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068732167 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068732182 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1675068733205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld12c5497c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld12c5497c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld12c5497c/alt_sld_fab.v" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068733460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068733460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068733598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068733598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068733601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068733601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068733676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068733676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068733818 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068733818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068733818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "W:/zikkenC-rust/de0cv-lab2/db/ip/sld12c5497c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675068733911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068733911 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|datain\[0\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|datain\[0\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 510 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|datain\[1\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|datain\[1\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 510 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|datain\[2\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|datain\[2\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 510 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|datain\[3\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|datain\[3\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 510 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|datain\[4\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|datain\[4\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 510 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|datain\[5\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|datain\[5\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 510 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|datain\[6\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|datain\[6\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 510 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|datain\[7\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|datain\[7\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 510 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|RAMDataTo\[0\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|RAMDataTo\[0\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 514 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|RAMDataTo\[1\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|RAMDataTo\[1\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 514 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|RAMDataTo\[2\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|RAMDataTo\[2\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 514 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|RAMDataTo\[3\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|RAMDataTo\[3\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 514 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|RAMDataTo\[4\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|RAMDataTo\[4\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 514 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|RAMDataTo\[5\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|RAMDataTo\[5\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 514 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|RAMDataTo\[6\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|RAMDataTo\[6\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 514 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCtrl:MemCtrl\|RAMDataTo\[7\] " "Converted tri-state buffer \"MCtrl:MemCtrl\|RAMDataTo\[7\]\" feeding internal logic into a wire" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 514 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1675068736431 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1675068736431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675068738123 "|CPUCircuit|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675068738123 "|CPUCircuit|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675068738123 "|CPUCircuit|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675068738123 "|CPUCircuit|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675068738123 "|CPUCircuit|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675068738123 "|CPUCircuit|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675068738123 "|CPUCircuit|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1675068738123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068738279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675068741453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675068741453 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675068742071 "|CPUCircuit|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675068742071 "|CPUCircuit|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "CPUCircuit.vhd" "" { Text "W:/zikkenC-rust/de0cv-lab2/CPUCircuit.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675068742071 "|CPUCircuit|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1675068742071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "866 " "Implemented 866 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675068742074 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675068742074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "774 " "Implemented 774 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675068742074 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1675068742074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675068742074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675068742422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 17:52:22 2023 " "Processing ended: Mon Jan 30 17:52:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675068742422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675068742422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675068742422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675068742422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1675068745318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675068745318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 17:52:24 2023 " "Processing started: Mon Jan 30 17:52:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675068745318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1675068745318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0cv-lab2 -c de0cv-lab2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0cv-lab2 -c de0cv-lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1675068745318 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1675068745618 ""}
{ "Info" "0" "" "Project  = de0cv-lab2" {  } {  } 0 0 "Project  = de0cv-lab2" 0 0 "Fitter" 0 0 1675068745621 ""}
{ "Info" "0" "" "Revision = de0cv-lab2" {  } {  } 0 0 "Revision = de0cv-lab2" 0 0 "Fitter" 0 0 1675068745621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1675068745954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1675068745954 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0cv-lab2 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"de0cv-lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675068745990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675068746059 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675068746059 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1675068746419 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1675068746497 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1675068746815 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1675068746815 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1675068746833 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1675068751228 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 87 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 87 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1675068751381 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1675068751381 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675068751381 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675068751390 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675068751393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675068751396 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1675068751399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1675068751399 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675068751399 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1675068752537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1675068752537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1675068752537 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1675068752537 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1675068752537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de0cv-lab2.sdc " "Synopsys Design Constraints File file not found: 'de0cv-lab2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1675068752543 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDelay:CLKD\|tmp " "Node: ClockDelay:CLKD\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CProcessor:Processor\|DataPath:path\|Register08:RegB\|MY_DFF:\\Generate_Registers:0:dffi\|q ClockDelay:CLKD\|tmp " "Register CProcessor:Processor\|DataPath:path\|Register08:RegB\|MY_DFF:\\Generate_Registers:0:dffi\|q is being clocked by ClockDelay:CLKD\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1675068752546 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1675068752546 "|CPUCircuit|ClockDelay:CLKD|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ClockDelay:CLKD\|tmp CLOCK_50 " "Register ClockDelay:CLKD\|tmp is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1675068752561 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1675068752561 "|CPUCircuit|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1675068752570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1675068752573 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1675068752573 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1675068752573 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1675068752573 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1675068752573 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1675068752573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675068752633 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1675068752636 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675068752636 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675068752732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675068756170 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1675068756545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675068767192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675068778005 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675068779526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675068779526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675068781153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "W:/zikkenC-rust/de0cv-lab2/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1675068785816 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675068785816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675068787138 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.68 " "Total time spent on timing analysis during the Fitter is 1.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1675068790162 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675068790186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675068791440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675068791440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675068792709 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675068798231 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/zikkenC-rust/de0cv-lab2/output_files/de0cv-lab2.fit.smsg " "Generated suppressed messages file W:/zikkenC-rust/de0cv-lab2/output_files/de0cv-lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675068798768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5970 " "Peak virtual memory: 5970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675068801219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 17:53:21 2023 " "Processing ended: Mon Jan 30 17:53:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675068801219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675068801219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675068801219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675068801219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1675068803298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675068803301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 17:53:23 2023 " "Processing started: Mon Jan 30 17:53:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675068803301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1675068803301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de0cv-lab2 -c de0cv-lab2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de0cv-lab2 -c de0cv-lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1675068803301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1675068804912 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1675068808699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675068826465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 17:53:46 2023 " "Processing ended: Mon Jan 30 17:53:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675068826465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675068826465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675068826465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1675068826465 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1675068827488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1675068829033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675068829036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 17:53:47 2023 " "Processing started: Mon Jan 30 17:53:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675068829036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1675068829036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0cv-lab2 -c de0cv-lab2 " "Command: quartus_sta de0cv-lab2 -c de0cv-lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1675068829036 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1675068829360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1675068830530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1675068830530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068830587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068830587 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1675068831277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1675068831277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1675068831277 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1675068831277 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1675068831277 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de0cv-lab2.sdc " "Synopsys Design Constraints File file not found: 'de0cv-lab2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1675068831283 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDelay:CLKD\|tmp " "Node: ClockDelay:CLKD\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CProcessor:Processor\|DataPath:path\|Register08:RegB\|MY_DFF:\\Generate_Registers:0:dffi\|q ClockDelay:CLKD\|tmp " "Register CProcessor:Processor\|DataPath:path\|Register08:RegB\|MY_DFF:\\Generate_Registers:0:dffi\|q is being clocked by ClockDelay:CLKD\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1675068831286 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1675068831286 "|CPUCircuit|ClockDelay:CLKD|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ClockDelay:CLKD\|tmp CLOCK_50 " "Register ClockDelay:CLKD\|tmp is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1675068831286 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1675068831286 "|CPUCircuit|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1675068831289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675068831475 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1675068831475 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1675068831598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.710 " "Worst-case setup slack is 11.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.710               0.000 altera_reserved_tck  " "   11.710               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068831751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.458 " "Worst-case hold slack is 0.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 altera_reserved_tck  " "    0.458               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068831799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.991 " "Worst-case recovery slack is 29.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.991               0.000 altera_reserved_tck  " "   29.991               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068831883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.057 " "Worst-case removal slack is 1.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.057               0.000 altera_reserved_tck  " "    1.057               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068831931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.180 " "Worst-case minimum pulse width slack is 15.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.180               0.000 altera_reserved_tck  " "   15.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068831970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068831970 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1675068832027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1675068832069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1675068834136 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDelay:CLKD\|tmp " "Node: ClockDelay:CLKD\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CProcessor:Processor\|DataPath:path\|Register08:RegB\|MY_DFF:\\Generate_Registers:0:dffi\|q ClockDelay:CLKD\|tmp " "Register CProcessor:Processor\|DataPath:path\|Register08:RegB\|MY_DFF:\\Generate_Registers:0:dffi\|q is being clocked by ClockDelay:CLKD\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1675068834424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1675068834424 "|CPUCircuit|ClockDelay:CLKD|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ClockDelay:CLKD\|tmp CLOCK_50 " "Register ClockDelay:CLKD\|tmp is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1675068834424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1675068834424 "|CPUCircuit|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675068834613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.797 " "Worst-case setup slack is 11.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.797               0.000 altera_reserved_tck  " "   11.797               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068834703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 altera_reserved_tck  " "    0.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068834742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.118 " "Worst-case recovery slack is 30.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.118               0.000 altera_reserved_tck  " "   30.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068834772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.990 " "Worst-case removal slack is 0.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990               0.000 altera_reserved_tck  " "    0.990               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068834820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.180 " "Worst-case minimum pulse width slack is 15.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.180               0.000 altera_reserved_tck  " "   15.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068834853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068834853 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1675068834892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1675068835212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1675068837204 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDelay:CLKD\|tmp " "Node: ClockDelay:CLKD\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CProcessor:Processor\|DataPath:path\|Register08:RegB\|MY_DFF:\\Generate_Registers:0:dffi\|q ClockDelay:CLKD\|tmp " "Register CProcessor:Processor\|DataPath:path\|Register08:RegB\|MY_DFF:\\Generate_Registers:0:dffi\|q is being clocked by ClockDelay:CLKD\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1675068837567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1675068837567 "|CPUCircuit|ClockDelay:CLKD|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ClockDelay:CLKD\|tmp CLOCK_50 " "Register ClockDelay:CLKD\|tmp is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1675068837567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1675068837567 "|CPUCircuit|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675068837777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.502 " "Worst-case setup slack is 14.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068837822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068837822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.502               0.000 altera_reserved_tck  " "   14.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068837822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068837822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068837876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068837876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068837876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068837876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.240 " "Worst-case recovery slack is 31.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068837936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068837936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.240               0.000 altera_reserved_tck  " "   31.240               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068837936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068837936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.442 " "Worst-case removal slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 altera_reserved_tck  " "    0.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068838005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.838 " "Worst-case minimum pulse width slack is 14.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.838               0.000 altera_reserved_tck  " "   14.838               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068838089 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1675068838164 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDelay:CLKD\|tmp " "Node: ClockDelay:CLKD\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CProcessor:Processor\|DataPath:path\|Register08:RegB\|MY_DFF:\\Generate_Registers:0:dffi\|q ClockDelay:CLKD\|tmp " "Register CProcessor:Processor\|DataPath:path\|Register08:RegB\|MY_DFF:\\Generate_Registers:0:dffi\|q is being clocked by ClockDelay:CLKD\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1675068838554 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1675068838554 "|CPUCircuit|ClockDelay:CLKD|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ClockDelay:CLKD\|tmp CLOCK_50 " "Register ClockDelay:CLKD\|tmp is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1675068838557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1675068838557 "|CPUCircuit|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675068838761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.825 " "Worst-case setup slack is 14.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.825               0.000 altera_reserved_tck  " "   14.825               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068838833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 altera_reserved_tck  " "    0.121               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068838890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.450 " "Worst-case recovery slack is 31.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.450               0.000 altera_reserved_tck  " "   31.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068838935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.394 " "Worst-case removal slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 altera_reserved_tck  " "    0.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068838977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068838977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.820 " "Worst-case minimum pulse width slack is 14.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068839007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068839007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.820               0.000 altera_reserved_tck  " "   14.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675068839007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675068839007 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1675068841972 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1675068841975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5102 " "Peak virtual memory: 5102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675068842422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 17:54:02 2023 " "Processing ended: Mon Jan 30 17:54:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675068842422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675068842422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675068842422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1675068842422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1675068844192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675068844195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 17:54:04 2023 " "Processing started: Mon Jan 30 17:54:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675068844195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1675068844195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off de0cv-lab2 -c de0cv-lab2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off de0cv-lab2 -c de0cv-lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1675068844195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1675068846172 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0cv-lab2.vho W:/zikkenC-rust/de0cv-lab2/simulation/modelsim/ simulation " "Generated file de0cv-lab2.vho in folder \"W:/zikkenC-rust/de0cv-lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1675068847144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675068848329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 17:54:08 2023 " "Processing ended: Mon Jan 30 17:54:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675068848329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675068848329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675068848329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1675068848329 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1675068849175 ""}
