/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [16:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  reg [21:0] celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_4z[1] ^ celloutsig_0_3z[6]);
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ celloutsig_0_5z);
  assign celloutsig_0_25z = ~(celloutsig_0_22z ^ celloutsig_0_3z[13]);
  assign celloutsig_0_20z = { celloutsig_0_3z[17:15], celloutsig_0_9z, celloutsig_0_2z } == { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[21:8] === in_data[60:47];
  assign celloutsig_1_3z = { in_data[116:113], celloutsig_1_1z, 1'h1, celloutsig_1_2z, celloutsig_1_1z } === { in_data[163:157], 1'h1 };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_2z } === { celloutsig_1_3z, 1'h1 };
  assign celloutsig_0_5z = { celloutsig_0_3z[16:14], celloutsig_0_4z } >= celloutsig_0_3z[11:5];
  assign celloutsig_1_9z = { in_data[132:128], celloutsig_1_5z, celloutsig_1_8z } > { celloutsig_1_7z[5:2], celloutsig_1_7z[2], celloutsig_1_7z[0], celloutsig_1_5z };
  assign celloutsig_0_9z = { in_data[19:13], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z } > { celloutsig_0_3z[10:1], celloutsig_0_6z };
  assign celloutsig_1_18z = { in_data[184:183], celloutsig_1_8z } || 1'h1;
  assign celloutsig_0_12z = ~ { celloutsig_0_10z[14:8], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_8z = celloutsig_0_4z[0] & celloutsig_0_5z;
  assign celloutsig_0_15z = in_data[67] & in_data[68];
  assign celloutsig_0_22z = celloutsig_0_15z & celloutsig_0_20z;
  assign celloutsig_1_12z = ~^ { celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z[6:2], celloutsig_1_7z[2], celloutsig_1_7z[0], celloutsig_1_2z };
  assign celloutsig_1_17z = ~^ { in_data[159:130], celloutsig_1_12z };
  assign celloutsig_0_1z = ~^ { in_data[79:66], celloutsig_0_0z };
  assign celloutsig_1_1z = ~^ in_data[146:123];
  assign celloutsig_1_2z = ~^ { 2'h3, celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[160:159], 1'h1, celloutsig_1_8z } <<< { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_10z[7:5], celloutsig_0_0z } ~^ celloutsig_0_12z[3:0];
  assign celloutsig_1_19z = ~((celloutsig_1_17z & 1'h1) | celloutsig_1_4z[6]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 22'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_3z = in_data[63:42];
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_4z = celloutsig_0_3z[13:10];
  always_latch
    if (!clkin_data[0]) celloutsig_0_10z = 17'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_10z = in_data[18:2];
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[20]) | (celloutsig_0_1z & in_data[51]));
  assign celloutsig_1_8z = ~((celloutsig_1_7z[4] & celloutsig_1_2z) | (celloutsig_1_4z[7] & celloutsig_1_2z));
  assign { celloutsig_1_7z[2], celloutsig_1_7z[6:3], celloutsig_1_7z[0] } = ~ { celloutsig_1_5z, celloutsig_1_4z[9:6], celloutsig_1_1z };
  assign { celloutsig_1_4z[3], celloutsig_1_4z[6:5], celloutsig_1_4z[12:7] } = ~ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[143:138] };
  assign { celloutsig_1_4z[4], celloutsig_1_4z[2:0] } = { 1'h0, celloutsig_1_4z[6:5], celloutsig_1_4z[5] };
  assign celloutsig_1_7z[1] = celloutsig_1_7z[2];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
