//
// Verilog Module mopshub_lib.spi_slave
//
// Created:
//          by - dcs.dcs (localhost)
//          at - 12:38:08 06/01/22
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module spi_slave ;


// ### Please start your Verilog code here ### 

endmodule
