Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  5 20:05:09 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.493        0.000                      0                  762        0.204        0.000                      0                  762        4.500        0.000                       0                   273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.493        0.000                      0                  762        0.204        0.000                      0                  762        4.500        0.000                       0                   273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 2.504ns (26.490%)  route 6.949ns (73.510%))
  Logic Levels:           12  (CARRY4=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.616     5.200    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.841     6.497    btn_cond/M_ctr_q_reg[14]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.621 f  btn_cond/M_last_q_i_2/O
                         net (fo=3, routed)           1.221     7.842    btn_cond/M_last_q_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.966 r  btn_cond/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=53, routed)          0.692     8.659    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[0]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.783 r  cu_test/cu/game_controlunit/M_statedff_q[15]_i_19/O
                         net (fo=48, routed)          1.026     9.809    cu_test/cu/players/M_statedff_q[15]_i_5_1
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.933 r  cu_test/cu/players/M_statedff_q[7]_i_8/O
                         net (fo=1, routed)           0.645    10.578    cu_test/cu/players/M_statedff_q[7]_i_8_n_0
    SLICE_X57Y98         LUT5 (Prop_lut5_I1_O)        0.124    10.702 r  cu_test/cu/players/M_statedff_q[7]_i_3/O
                         net (fo=8, routed)           0.708    11.411    cu_test/cu/game_controlunit/M_gamestate_r0_q_reg[7]_1
    SLICE_X58Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.535 r  cu_test/cu/game_controlunit/out1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.535    cu_test/cu/game_alu/M_gamestate_r0_q_reg[5]_0[3]
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.936 r  cu_test/cu/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.936    cu_test/cu/game_alu/out1_carry__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.050 r  cu_test/cu/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.050    cu_test/cu/game_alu/out1_carry__1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.289 r  cu_test/cu/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.632    12.920    cu_test/cu/game_controlunit/M_current_line_r11_q_reg[15][2]
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.302    13.222 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[14]_i_2/O
                         net (fo=1, routed)           0.306    13.528    cu_test/cu/game_controlunit/M_gamestate_r0_q[14]_i_2_n_0
    SLICE_X56Y97         LUT5 (Prop_lut5_I1_O)        0.124    13.652 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[14]_i_1/O
                         net (fo=10, routed)          0.876    14.529    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[9]_1[14]
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124    14.653 r  cu_test/cu/game_controlunit/M_gamestate_q[14]_i_1/O
                         net (fo=1, routed)           0.000    14.653    M_gamestate_d[14]
    SLICE_X54Y94         FDRE                                         r  M_gamestate_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.442    14.846    clk_IBUF_BUFG
    SLICE_X54Y94         FDRE                                         r  M_gamestate_q_reg[14]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)        0.077    15.146    M_gamestate_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.653    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/cu/players/M_line8_r8_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 1.448ns (15.630%)  route 7.816ns (84.370%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.616     5.200    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.841     6.497    btn_cond/M_ctr_q_reg[14]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.621 f  btn_cond/M_last_q_i_2/O
                         net (fo=3, routed)           1.221     7.842    btn_cond/M_last_q_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.966 r  btn_cond/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=53, routed)          0.692     8.659    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[0]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.783 r  cu_test/cu/game_controlunit/M_statedff_q[15]_i_19/O
                         net (fo=48, routed)          1.009     9.791    cu_test/cu/players/M_statedff_q[15]_i_5_1
    SLICE_X62Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.915 f  cu_test/cu/players/M_statedff_q[8]_i_7/O
                         net (fo=1, routed)           0.669    10.584    cu_test/cu/players/M_statedff_q[8]_i_7_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I0_O)        0.124    10.708 f  cu_test/cu/players/M_statedff_q[8]_i_3/O
                         net (fo=6, routed)           1.171    11.880    cu_test/cu/players/M_line7_r7_q_reg[8]_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.004 f  cu_test/cu/players/M_gamestate_r0_q[13]_i_2/O
                         net (fo=3, routed)           0.853    12.857    cu_test/cu/players/FSM_onehot_M_game_fsm_q_reg[9]_1
    SLICE_X60Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.981 f  cu_test/cu/players/M_gamestate_r0_q[15]_i_10/O
                         net (fo=1, routed)           0.670    13.651    cu_test/cu/game_controlunit/M_current_line_r11_q_reg[15]_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.124    13.775 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[15]_i_2/O
                         net (fo=9, routed)           0.690    14.465    cu_test/cu/players/D[15]
    SLICE_X64Y98         FDRE                                         r  cu_test/cu/players/M_line8_r8_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.510    14.914    cu_test/cu/players/CLK
    SLICE_X64Y98         FDRE                                         r  cu_test/cu/players/M_line8_r8_q_reg[15]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X64Y98         FDRE (Setup_fdre_C_D)       -0.031    15.106    cu_test/cu/players/M_line8_r8_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/cu/players/M_line1_r1_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 2.380ns (25.923%)  route 6.801ns (74.077%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.616     5.200    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.841     6.497    btn_cond/M_ctr_q_reg[14]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.621 f  btn_cond/M_last_q_i_2/O
                         net (fo=3, routed)           1.221     7.842    btn_cond/M_last_q_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.966 r  btn_cond/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=53, routed)          0.692     8.659    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[0]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.783 r  cu_test/cu/game_controlunit/M_statedff_q[15]_i_19/O
                         net (fo=48, routed)          1.026     9.809    cu_test/cu/players/M_statedff_q[15]_i_5_1
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.933 r  cu_test/cu/players/M_statedff_q[7]_i_8/O
                         net (fo=1, routed)           0.645    10.578    cu_test/cu/players/M_statedff_q[7]_i_8_n_0
    SLICE_X57Y98         LUT5 (Prop_lut5_I1_O)        0.124    10.702 r  cu_test/cu/players/M_statedff_q[7]_i_3/O
                         net (fo=8, routed)           0.708    11.411    cu_test/cu/game_controlunit/M_gamestate_r0_q_reg[7]_1
    SLICE_X58Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.535 r  cu_test/cu/game_controlunit/out1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.535    cu_test/cu/game_alu/M_gamestate_r0_q_reg[5]_0[3]
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.936 r  cu_test/cu/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.936    cu_test/cu/game_alu/out1_carry__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.050 r  cu_test/cu/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.050    cu_test/cu/game_alu/out1_carry__1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.289 r  cu_test/cu/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.632    12.920    cu_test/cu/game_controlunit/M_current_line_r11_q_reg[15][2]
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.302    13.222 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[14]_i_2/O
                         net (fo=1, routed)           0.306    13.528    cu_test/cu/game_controlunit/M_gamestate_r0_q[14]_i_2_n_0
    SLICE_X56Y97         LUT5 (Prop_lut5_I1_O)        0.124    13.652 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[14]_i_1/O
                         net (fo=10, routed)          0.729    14.381    cu_test/cu/players/D[14]
    SLICE_X56Y98         FDRE                                         r  cu_test/cu/players/M_line1_r1_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.444    14.848    cu_test/cu/players/CLK
    SLICE_X56Y98         FDRE                                         r  cu_test/cu/players/M_line1_r1_q_reg[14]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)       -0.045    15.026    cu_test/cu/players/M_line1_r1_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 2.626ns (28.031%)  route 6.742ns (71.969%))
  Logic Levels:           12  (CARRY4=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.616     5.200    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.841     6.497    btn_cond/M_ctr_q_reg[14]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.621 f  btn_cond/M_last_q_i_2/O
                         net (fo=3, routed)           1.221     7.842    btn_cond/M_last_q_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.966 r  btn_cond/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=53, routed)          0.692     8.659    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[0]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.783 r  cu_test/cu/game_controlunit/M_statedff_q[15]_i_19/O
                         net (fo=48, routed)          1.026     9.809    cu_test/cu/players/M_statedff_q[15]_i_5_1
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.933 r  cu_test/cu/players/M_statedff_q[7]_i_8/O
                         net (fo=1, routed)           0.645    10.578    cu_test/cu/players/M_statedff_q[7]_i_8_n_0
    SLICE_X57Y98         LUT5 (Prop_lut5_I1_O)        0.124    10.702 r  cu_test/cu/players/M_statedff_q[7]_i_3/O
                         net (fo=8, routed)           0.708    11.411    cu_test/cu/game_controlunit/M_gamestate_r0_q_reg[7]_1
    SLICE_X58Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.535 r  cu_test/cu/game_controlunit/out1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.535    cu_test/cu/game_alu/M_gamestate_r0_q_reg[5]_0[3]
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.936 r  cu_test/cu/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.936    cu_test/cu/game_alu/out1_carry__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.050 r  cu_test/cu/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.050    cu_test/cu/game_alu/out1_carry__1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.384 r  cu_test/cu/game_alu/out1_carry__2/O[1]
                         net (fo=1, routed)           0.503    12.887    cu_test/cu/game_controlunit/M_current_line_r11_q_reg[15][1]
    SLICE_X59Y97         LUT4 (Prop_lut4_I0_O)        0.303    13.190 f  cu_test/cu/game_controlunit/M_gamestate_r0_q[13]_i_3/O
                         net (fo=1, routed)           0.284    13.474    cu_test/cu/game_controlunit/M_gamestate_r0_q[13]_i_3_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124    13.598 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[13]_i_1/O
                         net (fo=10, routed)          0.820    14.418    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[9]_1[13]
    SLICE_X59Y96         LUT4 (Prop_lut4_I0_O)        0.150    14.568 r  cu_test/cu/game_controlunit/M_gamestate_q[13]_i_1/O
                         net (fo=1, routed)           0.000    14.568    M_gamestate_d[13]
    SLICE_X59Y96         FDRE                                         r  M_gamestate_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.508    14.912    clk_IBUF_BUFG
    SLICE_X59Y96         FDRE                                         r  M_gamestate_q_reg[13]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.075    15.224    M_gamestate_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/cu/players/M_and_result_r9_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 2.476ns (26.918%)  route 6.722ns (73.082%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.616     5.200    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.841     6.497    btn_cond/M_ctr_q_reg[14]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.621 f  btn_cond/M_last_q_i_2/O
                         net (fo=3, routed)           1.221     7.842    btn_cond/M_last_q_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.966 r  btn_cond/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=53, routed)          0.692     8.659    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[0]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.783 r  cu_test/cu/game_controlunit/M_statedff_q[15]_i_19/O
                         net (fo=48, routed)          1.026     9.809    cu_test/cu/players/M_statedff_q[15]_i_5_1
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.933 r  cu_test/cu/players/M_statedff_q[7]_i_8/O
                         net (fo=1, routed)           0.645    10.578    cu_test/cu/players/M_statedff_q[7]_i_8_n_0
    SLICE_X57Y98         LUT5 (Prop_lut5_I1_O)        0.124    10.702 r  cu_test/cu/players/M_statedff_q[7]_i_3/O
                         net (fo=8, routed)           0.708    11.411    cu_test/cu/game_controlunit/M_gamestate_r0_q_reg[7]_1
    SLICE_X58Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.535 r  cu_test/cu/game_controlunit/out1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.535    cu_test/cu/game_alu/M_gamestate_r0_q_reg[5]_0[3]
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.936 r  cu_test/cu/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.936    cu_test/cu/game_alu/out1_carry__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.050 r  cu_test/cu/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.050    cu_test/cu/game_alu/out1_carry__1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.384 r  cu_test/cu/game_alu/out1_carry__2/O[1]
                         net (fo=1, routed)           0.503    12.887    cu_test/cu/game_controlunit/M_current_line_r11_q_reg[15][1]
    SLICE_X59Y97         LUT4 (Prop_lut4_I0_O)        0.303    13.190 f  cu_test/cu/game_controlunit/M_gamestate_r0_q[13]_i_3/O
                         net (fo=1, routed)           0.284    13.474    cu_test/cu/game_controlunit/M_gamestate_r0_q[13]_i_3_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124    13.598 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[13]_i_1/O
                         net (fo=10, routed)          0.800    14.398    cu_test/cu/players/D[13]
    SLICE_X61Y99         FDRE                                         r  cu_test/cu/players/M_and_result_r9_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509    14.913    cu_test/cu/players/CLK
    SLICE_X61Y99         FDRE                                         r  cu_test/cu/players/M_and_result_r9_q_reg[13]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X61Y99         FDRE (Setup_fdre_C_D)       -0.067    15.083    cu_test/cu/players/M_and_result_r9_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/cu/players/M_line7_r7_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 1.448ns (15.763%)  route 7.738ns (84.237%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.616     5.200    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.841     6.497    btn_cond/M_ctr_q_reg[14]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.621 f  btn_cond/M_last_q_i_2/O
                         net (fo=3, routed)           1.221     7.842    btn_cond/M_last_q_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.966 r  btn_cond/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=53, routed)          0.692     8.659    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[0]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.783 r  cu_test/cu/game_controlunit/M_statedff_q[15]_i_19/O
                         net (fo=48, routed)          1.009     9.791    cu_test/cu/players/M_statedff_q[15]_i_5_1
    SLICE_X62Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.915 f  cu_test/cu/players/M_statedff_q[8]_i_7/O
                         net (fo=1, routed)           0.669    10.584    cu_test/cu/players/M_statedff_q[8]_i_7_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I0_O)        0.124    10.708 f  cu_test/cu/players/M_statedff_q[8]_i_3/O
                         net (fo=6, routed)           1.171    11.880    cu_test/cu/players/M_line7_r7_q_reg[8]_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.004 f  cu_test/cu/players/M_gamestate_r0_q[13]_i_2/O
                         net (fo=3, routed)           0.853    12.857    cu_test/cu/players/FSM_onehot_M_game_fsm_q_reg[9]_1
    SLICE_X60Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.981 f  cu_test/cu/players/M_gamestate_r0_q[15]_i_10/O
                         net (fo=1, routed)           0.670    13.651    cu_test/cu/game_controlunit/M_current_line_r11_q_reg[15]_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.124    13.775 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[15]_i_2/O
                         net (fo=9, routed)           0.611    14.386    cu_test/cu/players/D[15]
    SLICE_X62Y97         FDRE                                         r  cu_test/cu/players/M_line7_r7_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.510    14.914    cu_test/cu/players/CLK
    SLICE_X62Y97         FDRE                                         r  cu_test/cu/players/M_line7_r7_q_reg[15]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X62Y97         FDRE (Setup_fdre_C_D)       -0.047    15.090    cu_test/cu/players/M_line7_r7_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/cu/players/M_line1_r1_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.121ns  (logic 1.448ns (15.875%)  route 7.673ns (84.125%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.616     5.200    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.841     6.497    btn_cond/M_ctr_q_reg[14]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.621 f  btn_cond/M_last_q_i_2/O
                         net (fo=3, routed)           1.221     7.842    btn_cond/M_last_q_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.966 r  btn_cond/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=53, routed)          0.692     8.659    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[0]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.783 r  cu_test/cu/game_controlunit/M_statedff_q[15]_i_19/O
                         net (fo=48, routed)          1.009     9.791    cu_test/cu/players/M_statedff_q[15]_i_5_1
    SLICE_X62Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.915 f  cu_test/cu/players/M_statedff_q[8]_i_7/O
                         net (fo=1, routed)           0.669    10.584    cu_test/cu/players/M_statedff_q[8]_i_7_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I0_O)        0.124    10.708 f  cu_test/cu/players/M_statedff_q[8]_i_3/O
                         net (fo=6, routed)           1.171    11.880    cu_test/cu/players/M_line7_r7_q_reg[8]_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.004 f  cu_test/cu/players/M_gamestate_r0_q[13]_i_2/O
                         net (fo=3, routed)           0.853    12.857    cu_test/cu/players/FSM_onehot_M_game_fsm_q_reg[9]_1
    SLICE_X60Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.981 f  cu_test/cu/players/M_gamestate_r0_q[15]_i_10/O
                         net (fo=1, routed)           0.670    13.651    cu_test/cu/game_controlunit/M_current_line_r11_q_reg[15]_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.124    13.775 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[15]_i_2/O
                         net (fo=9, routed)           0.547    14.321    cu_test/cu/players/D[15]
    SLICE_X65Y95         FDRE                                         r  cu_test/cu/players/M_line1_r1_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509    14.913    cu_test/cu/players/CLK
    SLICE_X65Y95         FDRE                                         r  cu_test/cu/players/M_line1_r1_q_reg[15]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X65Y95         FDRE (Setup_fdre_C_D)       -0.081    15.055    cu_test/cu/players/M_line1_r1_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/cu/players/M_current_line_r11_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 1.448ns (15.858%)  route 7.683ns (84.142%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.616     5.200    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.841     6.497    btn_cond/M_ctr_q_reg[14]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.621 f  btn_cond/M_last_q_i_2/O
                         net (fo=3, routed)           1.221     7.842    btn_cond/M_last_q_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.966 r  btn_cond/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=53, routed)          0.692     8.659    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[0]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.783 r  cu_test/cu/game_controlunit/M_statedff_q[15]_i_19/O
                         net (fo=48, routed)          1.009     9.791    cu_test/cu/players/M_statedff_q[15]_i_5_1
    SLICE_X62Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.915 f  cu_test/cu/players/M_statedff_q[8]_i_7/O
                         net (fo=1, routed)           0.669    10.584    cu_test/cu/players/M_statedff_q[8]_i_7_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I0_O)        0.124    10.708 f  cu_test/cu/players/M_statedff_q[8]_i_3/O
                         net (fo=6, routed)           1.171    11.880    cu_test/cu/players/M_line7_r7_q_reg[8]_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.004 f  cu_test/cu/players/M_gamestate_r0_q[13]_i_2/O
                         net (fo=3, routed)           0.853    12.857    cu_test/cu/players/FSM_onehot_M_game_fsm_q_reg[9]_1
    SLICE_X60Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.981 f  cu_test/cu/players/M_gamestate_r0_q[15]_i_10/O
                         net (fo=1, routed)           0.670    13.651    cu_test/cu/game_controlunit/M_current_line_r11_q_reg[15]_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.124    13.775 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[15]_i_2/O
                         net (fo=9, routed)           0.556    14.331    cu_test/cu/players/D[15]
    SLICE_X62Y95         FDRE                                         r  cu_test/cu/players/M_current_line_r11_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509    14.913    cu_test/cu/players/CLK
    SLICE_X62Y95         FDRE                                         r  cu_test/cu/players/M_current_line_r11_q_reg[15]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)       -0.061    15.075    cu_test/cu/players/M_current_line_r11_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/cu/players/M_current_line_r11_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 2.362ns (25.989%)  route 6.726ns (74.011%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.616     5.200    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.841     6.497    btn_cond/M_ctr_q_reg[14]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.621 f  btn_cond/M_last_q_i_2/O
                         net (fo=3, routed)           1.221     7.842    btn_cond/M_last_q_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.966 r  btn_cond/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=53, routed)          0.692     8.659    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[0]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.783 r  cu_test/cu/game_controlunit/M_statedff_q[15]_i_19/O
                         net (fo=48, routed)          1.026     9.809    cu_test/cu/players/M_statedff_q[15]_i_5_1
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.933 r  cu_test/cu/players/M_statedff_q[7]_i_8/O
                         net (fo=1, routed)           0.645    10.578    cu_test/cu/players/M_statedff_q[7]_i_8_n_0
    SLICE_X57Y98         LUT5 (Prop_lut5_I1_O)        0.124    10.702 r  cu_test/cu/players/M_statedff_q[7]_i_3/O
                         net (fo=8, routed)           0.708    11.411    cu_test/cu/game_controlunit/M_gamestate_r0_q_reg[7]_1
    SLICE_X58Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.535 r  cu_test/cu/game_controlunit/out1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.535    cu_test/cu/game_alu/M_gamestate_r0_q_reg[5]_0[3]
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.936 r  cu_test/cu/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.936    cu_test/cu/game_alu/out1_carry__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.270 r  cu_test/cu/game_alu/out1_carry__1/O[1]
                         net (fo=1, routed)           0.470    12.739    cu_test/cu/game_controlunit/M_gamestate_r0_q_reg[11][1]
    SLICE_X60Y98         LUT4 (Prop_lut4_I1_O)        0.303    13.042 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[9]_i_2/O
                         net (fo=1, routed)           0.450    13.493    cu_test/cu/game_controlunit/M_gamestate_r0_q[9]_i_2_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I1_O)        0.124    13.617 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[9]_i_1/O
                         net (fo=10, routed)          0.672    14.288    cu_test/cu/players/D[9]
    SLICE_X65Y96         FDRE                                         r  cu_test/cu/players/M_current_line_r11_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509    14.913    cu_test/cu/players/CLK
    SLICE_X65Y96         FDRE                                         r  cu_test/cu/players/M_current_line_r11_q_reg[9]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)       -0.081    15.055    cu_test/cu/players/M_current_line_r11_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/cu/players/M_and_result_r9_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 1.448ns (15.846%)  route 7.690ns (84.154%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.616     5.200    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.841     6.497    btn_cond/M_ctr_q_reg[14]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.621 f  btn_cond/M_last_q_i_2/O
                         net (fo=3, routed)           1.221     7.842    btn_cond/M_last_q_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.966 r  btn_cond/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=53, routed)          0.692     8.659    cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[0]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.783 r  cu_test/cu/game_controlunit/M_statedff_q[15]_i_19/O
                         net (fo=48, routed)          1.009     9.791    cu_test/cu/players/M_statedff_q[15]_i_5_1
    SLICE_X62Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.915 f  cu_test/cu/players/M_statedff_q[8]_i_7/O
                         net (fo=1, routed)           0.669    10.584    cu_test/cu/players/M_statedff_q[8]_i_7_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I0_O)        0.124    10.708 f  cu_test/cu/players/M_statedff_q[8]_i_3/O
                         net (fo=6, routed)           1.171    11.880    cu_test/cu/players/M_line7_r7_q_reg[8]_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.004 f  cu_test/cu/players/M_gamestate_r0_q[13]_i_2/O
                         net (fo=3, routed)           0.853    12.857    cu_test/cu/players/FSM_onehot_M_game_fsm_q_reg[9]_1
    SLICE_X60Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.981 f  cu_test/cu/players/M_gamestate_r0_q[15]_i_10/O
                         net (fo=1, routed)           0.670    13.651    cu_test/cu/game_controlunit/M_current_line_r11_q_reg[15]_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.124    13.775 r  cu_test/cu/game_controlunit/M_gamestate_r0_q[15]_i_2/O
                         net (fo=9, routed)           0.563    14.338    cu_test/cu/players/D[15]
    SLICE_X64Y96         FDRE                                         r  cu_test/cu/players/M_and_result_r9_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509    14.913    cu_test/cu/players/CLK
    SLICE_X64Y96         FDRE                                         r  cu_test/cu/players/M_and_result_r9_q_reg[15]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)       -0.028    15.108    cu_test/cu/players/M_and_result_r9_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                  0.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cu_test/M_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/M_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.209ns (67.905%)  route 0.099ns (32.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.587     1.531    cu_test/CLK
    SLICE_X64Y82         FDRE                                         r  cu_test/M_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  cu_test/M_counter_q_reg[5]/Q
                         net (fo=5, routed)           0.099     1.794    cu_test/M_counter_q_reg[7]_0[5]
    SLICE_X65Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  cu_test/M_counter_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    cu_test/M_counter_d[6]
    SLICE_X65Y82         FDRE                                         r  cu_test/M_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.855     2.045    cu_test/CLK
    SLICE_X65Y82         FDRE                                         r  cu_test/M_counter_q_reg[6]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.091     1.635    cu_test/M_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cu_test/cu/game_controlunit/M_statedff_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.721%)  route 0.139ns (42.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.592     1.536    cu_test/cu/game_controlunit/CLK
    SLICE_X59Y95         FDRE                                         r  cu_test/cu/game_controlunit/M_statedff_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cu_test/cu/game_controlunit/M_statedff_q_reg[13]/Q
                         net (fo=1, routed)           0.139     1.816    cu_test/cu/game_controlunit/M_cu_reg_eleven[13]
    SLICE_X59Y96         LUT4 (Prop_lut4_I2_O)        0.049     1.865 r  cu_test/cu/game_controlunit/M_gamestate_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.865    M_gamestate_d[13]
    SLICE_X59Y96         FDRE                                         r  M_gamestate_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X59Y96         FDRE                                         r  M_gamestate_q_reg[13]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.107     1.659    M_gamestate_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 cu_test/cu/game_controlunit/M_statedff_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.439%)  route 0.110ns (34.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.566     1.510    cu_test/cu/game_controlunit/CLK
    SLICE_X56Y96         FDRE                                         r  cu_test/cu/game_controlunit/M_statedff_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  cu_test/cu/game_controlunit/M_statedff_q_reg[7]/Q
                         net (fo=1, routed)           0.110     1.784    cu_test/cu/game_controlunit/M_cu_reg_eleven[7]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.045     1.829 r  cu_test/cu/game_controlunit/M_gamestate_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.829    M_gamestate_d[7]
    SLICE_X57Y96         FDRE                                         r  M_gamestate_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.834     2.024    clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  M_gamestate_q_reg[7]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X57Y96         FDRE (Hold_fdre_C_D)         0.092     1.615    M_gamestate_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 cu_test/cu/game_controlunit/M_statedff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.592     1.536    cu_test/cu/game_controlunit/CLK
    SLICE_X58Y93         FDRE                                         r  cu_test/cu/game_controlunit/M_statedff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cu_test/cu/game_controlunit/M_statedff_q_reg[1]/Q
                         net (fo=1, routed)           0.137     1.814    cu_test/cu/game_controlunit/M_cu_reg_eleven[1]
    SLICE_X59Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.859 r  cu_test/cu/game_controlunit/M_gamestate_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    M_gamestate_d[1]
    SLICE_X59Y93         FDRE                                         r  M_gamestate_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  M_gamestate_q_reg[1]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.091     1.640    M_gamestate_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cu_test/cu/game_controlunit/M_statedff_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.241%)  route 0.169ns (44.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.566     1.510    cu_test/cu/game_controlunit/CLK
    SLICE_X56Y96         FDRE                                         r  cu_test/cu/game_controlunit/M_statedff_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  cu_test/cu/game_controlunit/M_statedff_q_reg[14]/Q
                         net (fo=1, routed)           0.169     1.843    cu_test/cu/game_controlunit/M_cu_reg_eleven[14]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.045     1.888 r  cu_test/cu/game_controlunit/M_gamestate_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.888    M_gamestate_d[14]
    SLICE_X54Y94         FDRE                                         r  M_gamestate_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.834     2.024    clk_IBUF_BUFG
    SLICE_X54Y94         FDRE                                         r  M_gamestate_q_reg[14]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.120     1.665    M_gamestate_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btn_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.587     1.531    btn_cond/sync/CLK
    SLICE_X62Y82         FDRE                                         r  btn_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  btn_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.846    btn_cond/sync/M_pipe_d[1]
    SLICE_X62Y82         FDRE                                         r  btn_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.855     2.045    btn_cond/sync/CLK
    SLICE_X62Y82         FDRE                                         r  btn_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.066     1.597    btn_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 cu_test/cu/game_controlunit/M_statedff_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.041%)  route 0.178ns (48.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.592     1.536    cu_test/cu/game_controlunit/CLK
    SLICE_X61Y95         FDRE                                         r  cu_test/cu/game_controlunit/M_statedff_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cu_test/cu/game_controlunit/M_statedff_q_reg[9]/Q
                         net (fo=1, routed)           0.178     1.855    cu_test/cu/game_controlunit/M_cu_reg_eleven[9]
    SLICE_X59Y96         LUT4 (Prop_lut4_I2_O)        0.045     1.900 r  cu_test/cu/game_controlunit/M_gamestate_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.900    M_gamestate_d[9]
    SLICE_X59Y96         FDRE                                         r  M_gamestate_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X59Y96         FDRE                                         r  M_gamestate_q_reg[9]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.091     1.643    M_gamestate_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.585     1.529    btn_cond/CLK
    SLICE_X61Y81         FDRE                                         r  btn_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  btn_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.790    btn_cond/M_ctr_q_reg[11]
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  btn_cond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    btn_cond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X61Y81         FDRE                                         r  btn_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.853     2.042    btn_cond/CLK
    SLICE_X61Y81         FDRE                                         r  btn_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.105     1.634    btn_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.586     1.530    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  btn_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.791    btn_cond/M_ctr_q_reg[15]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  btn_cond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    btn_cond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.854     2.043    btn_cond/CLK
    SLICE_X61Y82         FDRE                                         r  btn_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.105     1.635    btn_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.583     1.527    btn_cond/CLK
    SLICE_X61Y79         FDRE                                         r  btn_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  btn_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.788    btn_cond/M_ctr_q_reg[3]
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  btn_cond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.896    btn_cond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X61Y79         FDRE                                         r  btn_cond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.850     2.040    btn_cond/CLK
    SLICE_X61Y79         FDRE                                         r  btn_cond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.105     1.632    btn_cond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y90   M_gamestate_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95   M_gamestate_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y94   M_gamestate_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y94   M_gamestate_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y96   M_gamestate_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y94   M_gamestate_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y96   M_gamestate_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y93   M_gamestate_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y94   M_gamestate_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   M_gamestate_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   M_gamestate_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   M_gamestate_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   M_gamestate_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   M_gamestate_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   M_gamestate_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   cu_test/cu/game_controlunit/FSM_onehot_M_game_fsm_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   cu_test/cu/game_controlunit/M_state_counter_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   cu_test/cu/players/M_gamestate_r0_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y96   cu_test/cu/players/M_line3_r3_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   M_gamestate_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   M_gamestate_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   M_gamestate_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   M_gamestate_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   M_gamestate_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   M_gamestate_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79   btn_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79   btn_cond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79   btn_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79   btn_cond/M_ctr_q_reg[3]/C



