#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep  7 15:33:06 2020
# Process ID: 21724
# Current directory: C:/Users/hubel/Desktop/Praktyki2/Licznik
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2416 C:\Users\hubel\Desktop\Praktyki2\Licznik\Licznik.xpr
# Log file: C:/Users/hubel/Desktop/Praktyki2/Licznik/vivado.log
# Journal file: C:/Users/hubel/Desktop/Praktyki2/Licznik\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 750.633 ; gain = 118.395
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'licznik_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj licznik_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.srcs/sources_1/new/licznik.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module licznik
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.srcs/sim_1/new/licznik_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module licznik_tb
INFO: [VRFC 10-2458] undeclared symbol load, assumed default net type wire [C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.srcs/sim_1/new/licznik_tb.sv:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.sim/sim_1/behav/xsim'
"xelab -wto 29041b80b4ed4ad98ad8d1c4deba99e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot licznik_tb_behav xil_defaultlib.licznik_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 29041b80b4ed4ad98ad8d1c4deba99e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot licznik_tb_behav xil_defaultlib.licznik_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'loading' [C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.srcs/sim_1/new/licznik_tb.sv:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.licznik
Compiling module xil_defaultlib.licznik_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot licznik_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.sim/sim_1/behav/xsim/xsim.dir/licznik_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  7 15:33:46 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 788.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "licznik_tb_behav -key {Behavioral:sim_1:Functional:licznik_tb} -tclbatch {licznik_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 01:00:17 . Memory (MB): peak = 791.957 ; gain = 3.805
INFO: [Common 17-344] 'launch_simulation' was cancelled
