*********************************************************************************
Commit: 30bd1bbda509524a34148bd53956bb8570c0aedd 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg/Gcc: Enable the GCC support in Fsp Wrapper - Platform
  
  Remove GCC workaround in long time ago
  
  Hsd-es-id: 1508491131
  Change-Id: I2b3befe040724199b8d116115819088daef5fb70
  Original commit hash: ce1b0749875385b5e7df8db8122fbfc4ffd79ebe
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 25db4e808edaf81e9d1bd3aab2f98b27114919b9 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg/SystemAgent: Enable the GCC support in Fsp Wrapper - Platform
  
  Align SkuType ussage with #if .. #else .. #endif to prevent ununsed variable.
  
  Hsd-es-id: 1508491131
  Change-Id: I50e60837290ad4db6a3c6131693a51ebc716e043
  Original commit hash: 4d231509ed75dd843e668f456ce5a80dcc8ed9ac
  
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 4bc42f327c6bf70a74aafc45275273d9ceaa8ac3 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][22011682423][ADL-S | LP4 DDR5][J0 updates from poweron]
  
  ADL J0 power on updates and fixes for headless mode.
  - Enable GlobalVsshiBypass for DDR5 on J0
  - Use ReadMPR in Headless MRC while keeping only ERDMPR2D in regular MRC.
  - DdrIoTranslateCccToMcChannel: Fix CCC mapping for DDR5 on ADL-P
  - MrcGetTxFifoSeparation: update separation for ADL-P DDR5 and LP4
  - Read Leveling: wrong variable used instead of EnDqsNRcvEnGateSave.
  - ProgramDeswizzleRegisters: fix Strobe argument in usage of GsmMccDeswizzleBit for LPDDR
  - Phy init changes for ADL-P:
  - CccClkAlignCtl2.d0tosig_offset  = 0xDB
  - CompUpdateCtrl.compupdatecntval = 0x40
  - MrcPhyInitSeq3: add timeout during CccPmFsm.initdone_status polling
  - Skip MrcSetMcCplInterleave in STUB mode
  - Add J0 ucode patch 0x80000006
  
  [
  Hsd-es-id: 22011682423
  Change-Id: I5450525b0be82d547706f1bac3663fd0559742f7
  Original commit hash: c72ea88aed24cf13efbae235e2d810a159b7bb51
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_82_90671_80000006.inc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 3100af53c9711b7be8f5cd5b9ed05d30d419becb 
*********************************************************************************

[SiliconPkg]

  [ADL-S] Integrate GOP 1045
  Revert "[ADL-S] Integrate GOP 1046"
  This reverts commit 6cc1f8735123c130d740d0a3addf36fb3809a779.
  
  No video output at BIOS Menu using GOP 1046
  
  Hsd-es-id: 16012007160
  Change-Id: I4c32c923e5570cfe499223bd70c8e8a96db6ee85
  Original commit hash: 0cb63fafbda524dd2a48357042caf45da488a007
  
  AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
  AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a9db4fcd1df577cf9f7c43b1a0d9f3b815c043fc 
*********************************************************************************

[SiliconPkg]

  EagleStreamRpPkg/SmmCore: Change to hybrid core to support standalone MM.
  
  Standalone MM driver is required for Seamless SMM Driver Update feature.
  This patch is to add a hybrid SMM Core to Eagle Stream platform as first
  step to support standalone MM driver dispatch. The driver runtime update
  and reload will be added based on the hybrid SMM Core later.
  
  The change is only added to seamless build target ('-su').
  
  Hsd-es-id: 1508317865
  Change-Id: I82aebe8c31709bdd75ef03da09b966b7a752fb02
  Original commit hash: b00f9939818c4d472c05518bb7968b186e420cef
  
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: d54d13c9d471e109a343808cbf233e7a4b5f6add 
*********************************************************************************

[SiliconPkg]

  [NO_HSD][Disable SAGV on B-step]
  
  Keep SAGV disabled on B-step
  
  Hsd-es-id: N/A
  Change-Id: Icd5dc7cff61882a03ea063552931f0632c3e8d14
  Original commit hash: 8564409290c9410a4ba7b7d7b66c907bc77e6354
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 9c710113f398be248bdb210babdc699133f376ce 
*********************************************************************************

[SiliconPkg], [SA]

  [ADL-S] Reverting the BIOS WA for RESET_CPL register programming since a pcode patch is available.
  
  Hsd-es-id: 16011776762
  Change-Id: I0b19c31b54a33371fe2308ef812c46f9729a5a94
  Original commit hash: 0e4649909e8c3200eb3644d630d3240c5b16f341
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 68677041351e30256ac674516e59e8d8cfc2e398 
*********************************************************************************

[BoardPkg]

  BoardPkg DSC, FDF: Remove temporary workaround to invoke EFI Shell
  
  There's a temporary WA implemented which was needed to invoke EfiShell.
  DxeMain didn't support signature verification services initially,
  so the FvApp, which is signed, was not verified and could not be dispatched.
  This commit adds RSA2048Sha256 support to DxeMain so DXE dispatcher will
  verify a signature of FvApp.
  
  Hsd-es-id: 22011247117
  Change-Id: Ia8e3c55b36c8ffc0d61277653df14142e0ed1f61
  Original commit hash: 2d8274cc86a5a5f70665aeb2af6fb2bbbb318364
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

################################################################################

Report Summary: Backstop found 8 suspect commits for review 

Warnings Found:
  Commit: 30bd1bb    --Commit Message Contains Key Word: Workaround
  Commit: 25db4e8    --Commit Message Contains Key Word: sku
  Commit: 4bc42f3    --Commit Message Contains Key Word: bypass
  Commit: 3100af5    --Commit Message Contains Key Word: revert
  Commit: a9db4fc    --Commit Message Contains Key Word: step
  Commit: d54d13c    --Commit Message Contains Key Word: step
  Commit: 9c71011    --Commit Message Contains Key Word: revert
  Commit: 6867704    --Commit Message Contains Key Word: Workaround
