// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Fixed16BitAdder(	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
  input         clock,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
                reset,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
  input  [15:0] io_in_0,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:9:14
                io_in_1,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:9:14
  output [15:0] io_out	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:9:14
);

  reg [15:0] reg_0;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:14:22
  always @(posedge clock) begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
    if (reset)	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
      reg_0 <= 16'h0;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:14:22
    else	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
      reg_0 <= io_in_0 + io_in_1;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:14:22, :15:25
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
      automatic logic [31:0] _RANDOM[0:0];	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
        reg_0 = _RANDOM[/*Zero width*/ 1'b0][15:0];	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7, :14:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out = reg_0;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7, :14:22
endmodule

module Fixed16BitMultiplier(	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
  input         clock,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
                reset,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
  input  [15:0] io_in_0,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:24:14
                io_in_1,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:24:14
  output [15:0] io_out	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:24:14
);

  reg [15:0] outreg;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:36:23
  always @(posedge clock) begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
    if (reset)	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
      outreg <= 16'h0;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:36:23
    else begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
      automatic logic [29:0] _wireout_T =
        {{14{io_in_0[15]}}, io_in_0} * {{14{io_in_1[15]}}, io_in_1};	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:32:24, :33:24, :34:20
      outreg <= _wireout_T[29:14];	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:34:20, :36:23, :37:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
      automatic logic [31:0] _RANDOM[0:0];	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
        outreg = _RANDOM[/*Zero width*/ 1'b0][15:0];	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7, :36:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out = outreg;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:22:7, :36:23
endmodule

module FixedComplexMultiplier(	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:26:7
  input         clock,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:26:7
                reset,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:26:7
  input  [15:0] io_in_a_0,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:27:14
                io_in_a_1,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:27:14
                io_in_b_0,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:27:14
                io_in_b_1,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:27:14
  output [15:0] io_out_0,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:27:14
                io_out_1	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:27:14
);

  wire [15:0] _Multiplier_3_io_out;	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
  wire [15:0] _Multiplier_2_io_out;	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
  wire [15:0] _Multiplier_1_io_out;	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
  wire [15:0] _Multiplier_0_io_out;	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
  Fixed16BitAdder Adder_0 (	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:32:39
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (_Multiplier_0_io_out),	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
    .io_in_1 (_Multiplier_1_io_out),	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
    .io_out  (io_out_0)
  );
  Fixed16BitAdder Adder_1 (	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:32:39
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (_Multiplier_2_io_out),	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
    .io_in_1 (_Multiplier_3_io_out),	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
    .io_out  (io_out_1)
  );
  Fixed16BitMultiplier Multiplier_0 (	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (io_in_a_0),
    .io_in_1 (io_in_b_0),
    .io_out  (_Multiplier_0_io_out)
  );
  Fixed16BitMultiplier Multiplier_1 (	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (io_in_a_1),
    .io_in_1 (io_in_b_1 * 16'hFFFF),	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:42:40
    .io_out  (_Multiplier_1_io_out)
  );
  Fixed16BitMultiplier Multiplier_2 (	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (io_in_a_0),
    .io_in_1 (io_in_b_1),
    .io_out  (_Multiplier_2_io_out)
  );
  Fixed16BitMultiplier Multiplier_3 (	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:33:39
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (io_in_a_1),
    .io_in_1 (io_in_b_0),
    .io_out  (_Multiplier_3_io_out)
  );
endmodule

module Fixed16BitAdder_8(	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7
  input  [15:0] io_in_0,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:9:14
                io_in_1,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:9:14
  output [15:0] io_out	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:9:14
);

  assign io_out = io_in_0 + io_in_1;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:7:7, :18:24
endmodule

module FixedComplexAdder(	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:7:7
  input  [15:0] io_in_a_0,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:8:14
                io_in_a_1,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:8:14
                io_in_b_0,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:8:14
                io_in_b_1,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:8:14
  output [15:0] io_out_0,	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:8:14
                io_out_1	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:8:14
);

  Fixed16BitAdder_8 Adder_0 (	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:13:33
    .io_in_0 (io_in_a_0),
    .io_in_1 (io_in_b_0),
    .io_out  (io_out_0)
  );
  Fixed16BitAdder_8 Adder_1 (	// \\src\\main\\scala\\FixedPointUnit\\ComplexFixedPoint\\FixedComplexUnit.scala:13:33
    .io_in_0 (io_in_a_1),
    .io_in_1 (io_in_b_1),
    .io_out  (io_out_1)
  );
endmodule

module MatrixMult_Square2Ket16Bitwidth(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
  input         clock,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
                reset,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
  input  [15:0] io_in_QSV_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_in_QSV_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_in_QSV_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_in_QSV_1_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_in_Ugate_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_in_Ugate_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_in_Ugate_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_in_Ugate_1_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_in_Ugate_2_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_in_Ugate_2_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_in_Ugate_3_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_in_Ugate_3_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
  input         io_in_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
  output        io_out_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
  output [15:0] io_out_QSV_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_out_QSV_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_out_QSV_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
                io_out_QSV_1_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:17:14
);

  wire [15:0] _Add_1_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:26:50
  wire [15:0] _Add_1_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:26:50
  wire [15:0] _Add_0_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:26:50
  wire [15:0] _Add_0_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:26:50
  wire [15:0] _Mult_3_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
  wire [15:0] _Mult_3_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
  wire [15:0] _Mult_2_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
  wire [15:0] _Mult_2_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
  wire [15:0] _Mult_1_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
  wire [15:0] _Mult_1_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
  wire [15:0] _Mult_0_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
  wire [15:0] _Mult_0_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
  reg  [15:0] reglayer_0_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:27:22
  reg  [15:0] reglayer_0_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:27:22
  reg  [15:0] reglayer_1_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:27:22
  reg  [15:0] reglayer_1_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:27:22
  reg         io_out_valid_r;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:54:32
  reg         io_out_valid_r_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:54:32
  always @(posedge clock) begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
    reglayer_0_0 <= _Add_0_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:26:50, :27:22
    reglayer_0_1 <= _Add_0_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:26:50, :27:22
    reglayer_1_0 <= _Add_1_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:26:50, :27:22
    reglayer_1_1 <= _Add_1_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:26:50, :27:22
    io_out_valid_r <= io_in_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:54:32
    io_out_valid_r_1 <= io_out_valid_r;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:54:32
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
      automatic logic [31:0] _RANDOM[0:2];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
        end	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
        reglayer_0_0 = _RANDOM[2'h0][15:0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7, :27:22
        reglayer_0_1 = _RANDOM[2'h0][31:16];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7, :27:22
        reglayer_1_0 = _RANDOM[2'h1][15:0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7, :27:22
        reglayer_1_1 = _RANDOM[2'h1][31:16];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7, :27:22
        io_out_valid_r = _RANDOM[2'h2][0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7, :54:32
        io_out_valid_r_1 = _RANDOM[2'h2][1];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7, :54:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FixedComplexMultiplier Mult_0 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .clock     (clock),
    .reset     (reset),
    .io_in_a_0 (io_in_QSV_0_0),
    .io_in_a_1 (io_in_QSV_0_1),
    .io_in_b_0 (io_in_Ugate_0_0),
    .io_in_b_1 (io_in_Ugate_0_1),
    .io_out_0  (_Mult_0_io_out_0),
    .io_out_1  (_Mult_0_io_out_1)
  );
  FixedComplexMultiplier Mult_1 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .clock     (clock),
    .reset     (reset),
    .io_in_a_0 (io_in_QSV_1_0),
    .io_in_a_1 (io_in_QSV_1_1),
    .io_in_b_0 (io_in_Ugate_1_0),
    .io_in_b_1 (io_in_Ugate_1_1),
    .io_out_0  (_Mult_1_io_out_0),
    .io_out_1  (_Mult_1_io_out_1)
  );
  FixedComplexMultiplier Mult_2 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .clock     (clock),
    .reset     (reset),
    .io_in_a_0 (io_in_QSV_0_0),
    .io_in_a_1 (io_in_QSV_0_1),
    .io_in_b_0 (io_in_Ugate_2_0),
    .io_in_b_1 (io_in_Ugate_2_1),
    .io_out_0  (_Mult_2_io_out_0),
    .io_out_1  (_Mult_2_io_out_1)
  );
  FixedComplexMultiplier Mult_3 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .clock     (clock),
    .reset     (reset),
    .io_in_a_0 (io_in_QSV_1_0),
    .io_in_a_1 (io_in_QSV_1_1),
    .io_in_b_0 (io_in_Ugate_3_0),
    .io_in_b_1 (io_in_Ugate_3_1),
    .io_out_0  (_Mult_3_io_out_0),
    .io_out_1  (_Mult_3_io_out_1)
  );
  FixedComplexAdder Add_0 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:26:50
    .io_in_a_0 (_Mult_0_io_out_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .io_in_a_1 (_Mult_0_io_out_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .io_in_b_0 (_Mult_1_io_out_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .io_in_b_1 (_Mult_1_io_out_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .io_out_0  (_Add_0_io_out_0),
    .io_out_1  (_Add_0_io_out_1)
  );
  FixedComplexAdder Add_1 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:26:50
    .io_in_a_0 (_Mult_2_io_out_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .io_in_a_1 (_Mult_2_io_out_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .io_in_b_0 (_Mult_3_io_out_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .io_in_b_1 (_Mult_3_io_out_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:25:52
    .io_out_0  (_Add_1_io_out_0),
    .io_out_1  (_Add_1_io_out_1)
  );
  assign io_out_valid = io_out_valid_r_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7, :54:32
  assign io_out_QSV_0_0 = reglayer_0_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7, :27:22
  assign io_out_QSV_0_1 = reglayer_0_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7, :27:22
  assign io_out_QSV_1_0 = reglayer_1_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7, :27:22
  assign io_out_QSV_1_1 = reglayer_1_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:15:7, :27:22
endmodule

module FixedGateMult(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
  input         clock,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
                reset,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
  input  [15:0] io_in_QSV_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_QSV_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_QSV_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_QSV_1_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_Ugate_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_Ugate_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_Ugate_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_Ugate_1_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_Ugate_2_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_Ugate_2_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_Ugate_3_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_Ugate_3_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_in_normalize,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
  input  [3:0]  io_in_sel,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
  input         io_in_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
  output        io_out_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
  output [15:0] io_out_QSV_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_out_QSV_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_out_QSV_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
                io_out_QSV_1_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:75:14
);

  reg  [15:0]      normalizationvalue;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:106:31
  wire [7:0][15:0] _GEN =
    {{normalizationvalue},
     {io_in_Ugate_0_0},
     {16'h4000},
     {16'h4000},
     {16'h2000},
     {16'h2000},
     {16'h2D41},
     {normalizationvalue}};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:98:66, :99:66, :101:66, :106:31, :158:27
  wire [7:0][15:0] _GEN_0 =
    {{normalizationvalue},
     {io_in_Ugate_0_1},
     {16'h0},
     {16'h0},
     {16'h2000},
     {16'h2000},
     {16'h0},
     {normalizationvalue}};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:101:66, :103:48, :106:31, :158:27
  wire [7:0][15:0] _GEN_1 =
    {{normalizationvalue},
     {io_in_Ugate_1_0},
     {16'h0},
     {16'h0},
     {16'hE000},
     {16'h2000},
     {16'h2D41},
     {normalizationvalue}};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:99:66, :101:66, :102:23, :103:48, :106:31, :158:27
  wire [7:0][15:0] _GEN_2 =
    {{normalizationvalue},
     {io_in_Ugate_1_1},
     {16'h0},
     {16'h0},
     {16'hE000},
     {16'hE000},
     {16'h0},
     {normalizationvalue}};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:102:23, :103:48, :106:31, :158:27
  wire [7:0][15:0] _GEN_3 =
    {{normalizationvalue},
     {io_in_Ugate_2_0},
     {16'h0},
     {16'h0},
     {16'h2000},
     {16'h2000},
     {16'h2D41},
     {normalizationvalue}};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:99:66, :101:66, :103:48, :106:31, :158:27
  wire [7:0][15:0] _GEN_4 =
    {{normalizationvalue},
     {io_in_Ugate_2_1},
     {16'h0},
     {16'h0},
     {16'h2000},
     {16'hE000},
     {16'h0},
     {normalizationvalue}};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:101:66, :102:23, :103:48, :106:31, :158:27
  wire [7:0][15:0] _GEN_5 =
    {{normalizationvalue},
     {io_in_Ugate_3_0},
     {16'h2D41},
     {16'h2D41},
     {16'h2000},
     {16'h2000},
     {16'hD2BF},
     {normalizationvalue}};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:99:66, :100:23, :101:66, :106:31, :158:27
  wire [7:0][15:0] _GEN_6 =
    {{normalizationvalue},
     {io_in_Ugate_3_1},
     {16'hD2BF},
     {16'h2D41},
     {16'h2000},
     {16'h2000},
     {16'h0},
     {normalizationvalue}};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:99:66, :100:23, :101:66, :103:48, :106:31, :158:27
  always @(posedge clock)	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
    normalizationvalue <= io_in_normalize;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:106:31
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
      automatic logic [31:0] _RANDOM[0:0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
        normalizationvalue = _RANDOM[/*Zero width*/ 1'b0][15:0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7, :106:31
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:73:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MatrixMult_Square2Ket16Bitwidth FixedMatrix (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:84:27
    .clock           (clock),
    .reset           (reset),
    .io_in_QSV_0_0   (io_in_QSV_0_0),
    .io_in_QSV_0_1   (io_in_QSV_0_1),
    .io_in_QSV_1_0   (io_in_QSV_1_0),
    .io_in_QSV_1_1   (io_in_QSV_1_1),
    .io_in_Ugate_0_0 (_GEN[io_in_sel[2:0]]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:158:{27,48}
    .io_in_Ugate_0_1 (_GEN_0[io_in_sel[2:0]]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:158:{27,48}
    .io_in_Ugate_1_0 (_GEN_1[io_in_sel[2:0]]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:158:{27,48}
    .io_in_Ugate_1_1 (_GEN_2[io_in_sel[2:0]]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:158:{27,48}
    .io_in_Ugate_2_0 (_GEN_3[io_in_sel[2:0]]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:158:{27,48}
    .io_in_Ugate_2_1 (_GEN_4[io_in_sel[2:0]]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:158:{27,48}
    .io_in_Ugate_3_0 (_GEN_5[io_in_sel[2:0]]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:158:{27,48}
    .io_in_Ugate_3_1 (_GEN_6[io_in_sel[2:0]]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\Matrix\\FixedPointGatePool.scala:158:{27,48}
    .io_in_valid     (io_in_valid),
    .io_out_valid    (io_out_valid),
    .io_out_QSV_0_0  (io_out_QSV_0_0),
    .io_out_QSV_0_1  (io_out_QSV_0_1),
    .io_out_QSV_1_0  (io_out_QSV_1_0),
    .io_out_QSV_1_1  (io_out_QSV_1_1)
  );
endmodule

module QGPMuxLayer(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:188:7
  input  [31:0] io_in_QSV_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_1_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_2_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_2_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_3_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_3_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_4_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_4_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_5_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_5_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
  input  [2:0]  io_in_sel,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
  output [31:0] io_out_QSV_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_out_QSV_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
);

  wire [7:0][31:0] _GEN =
    {{io_in_QSV_0_0},
     {io_in_QSV_0_0},
     {io_in_QSV_5_0},
     {io_in_QSV_4_0},
     {io_in_QSV_3_0},
     {io_in_QSV_2_0},
     {io_in_QSV_1_0},
     {io_in_QSV_0_0}};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:195:15
  wire [7:0][31:0] _GEN_0 =
    {{io_in_QSV_0_1},
     {io_in_QSV_0_1},
     {io_in_QSV_5_1},
     {io_in_QSV_4_1},
     {io_in_QSV_3_1},
     {io_in_QSV_2_1},
     {io_in_QSV_1_1},
     {io_in_QSV_0_1}};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:195:15
  assign io_out_QSV_0 = _GEN[io_in_sel];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:188:7, :195:15
  assign io_out_QSV_1 = _GEN_0[io_in_sel];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:188:7, :195:15
endmodule

module No_op(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:22:7
  input  [31:0] io_in_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:23:14
                io_in_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:23:14
  output [31:0] io_out_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:23:14
                io_out_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:23:14
);

  assign io_out_0 = io_in_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:22:7
  assign io_out_1 = io_in_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:22:7
endmodule

module Pauli_X(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:36:7
  input  [31:0] io_in_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:37:14
                io_in_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:37:14
  output [31:0] io_out_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:37:14
                io_out_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:37:14
);

  assign io_out_0 = io_in_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:36:7
  assign io_out_1 = io_in_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:36:7
endmodule

module turnNegative(	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\flipMSB\\turnNegative.scala:11:7
  input  [15:0] io_in,	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\flipMSB\\turnNegative.scala:12:14
  output [15:0] io_out	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\flipMSB\\turnNegative.scala:12:14
);

  assign io_out = {(|(io_in[14:0])) & ~(io_in[15]), io_in[14:0]};	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\flipMSB\\turnNegative.scala:11:7, :16:{16,22,30,42,48,56}
endmodule

module Pauli_Y(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:52:7
  input  [31:0] io_in_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:53:14
                io_in_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:53:14
  output [31:0] io_out_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:53:14
                io_out_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:53:14
);

  wire [15:0] _flipD_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:59:21
  wire [15:0] _flipA_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:58:21
  turnNegative flipA (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:58:21
    .io_in  (io_in_0[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:61:26
    .io_out (_flipA_io_out)
  );
  turnNegative flipD (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:59:21
    .io_in  (io_in_1[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:62:26
    .io_out (_flipD_io_out)
  );
  assign io_out_0 = {_flipD_io_out, io_in_1[31:16]};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:52:7, :59:21, :65:{19,42}
  assign io_out_1 = {io_in_0[15:0], _flipA_io_out};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:52:7, :58:21, :66:{19,28}
endmodule

module Pauli_Z(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:76:7
  input  [31:0] io_in_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:77:14
                io_in_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:77:14
  output [31:0] io_out_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:77:14
                io_out_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:77:14
);

  wire [15:0] _flipD_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:83:21
  wire [15:0] _flipC_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:82:21
  turnNegative flipC (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:82:21
    .io_in  (io_in_1[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:84:26
    .io_out (_flipC_io_out)
  );
  turnNegative flipD (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:83:21
    .io_in  (io_in_1[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:85:26
    .io_out (_flipD_io_out)
  );
  assign io_out_0 = io_in_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:76:7
  assign io_out_1 = {_flipC_io_out, _flipD_io_out};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:76:7, :82:21, :83:21, :89:29
endmodule

module S_gate(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:103:7
  input  [31:0] io_in_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:104:14
                io_in_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:104:14
  output [31:0] io_out_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:104:14
                io_out_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:104:14
);

  wire [15:0] _flipD_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:108:21
  turnNegative flipD (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:108:21
    .io_in  (io_in_1[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:109:26
    .io_out (_flipD_io_out)
  );
  assign io_out_0 = io_in_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:103:7
  assign io_out_1 = {_flipD_io_out, io_in_1[31:16]};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:103:7, :108:21, :113:{29,40}
endmodule

module InverseS_gate(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:123:7
  input  [31:0] io_in_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:124:14
                io_in_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:124:14
  output [31:0] io_out_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:124:14
                io_out_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:124:14
);

  wire [15:0] _flipC_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:128:21
  turnNegative flipC (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:128:21
    .io_in  (io_in_1[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:129:26
    .io_out (_flipC_io_out)
  );
  assign io_out_0 = io_in_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:123:7
  assign io_out_1 = {io_in_1[15:0], _flipC_io_out};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGates.scala:123:7, :128:21, :133:{24,37}
endmodule

module AcceleratedGatePool(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
  input         clock,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
  input  [31:0] io_in_QSV_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:31:14
                io_in_QSV_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:31:14
  input  [3:0]  io_in_sel,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:31:14
  input         io_in_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:31:14
  output [31:0] io_out_QSV_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:31:14
                io_out_QSV_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:31:14
  output        io_out_valid	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:31:14
);

  wire [31:0] _InverseSGate_0_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:109:67
  wire [31:0] _InverseSGate_0_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:109:67
  wire [31:0] _SGate_0_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:97:60
  wire [31:0] _SGate_0_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:97:60
  wire [31:0] _pauliZ_0_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:86:61
  wire [31:0] _pauliZ_0_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:86:61
  wire [31:0] _pauliY_0_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:75:61
  wire [31:0] _pauliY_0_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:75:61
  wire [31:0] _pauliX_0_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:64:61
  wire [31:0] _pauliX_0_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:64:61
  wire [31:0] _no_op_0_io_out_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:53:60
  wire [31:0] _no_op_0_io_out_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:53:60
  reg         io_out_valid_r;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:180:32
  always @(posedge clock)	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
    io_out_valid_r <= io_in_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:180:32
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
      automatic logic [31:0] _RANDOM[0:0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
        io_out_valid_r = _RANDOM[/*Zero width*/ 1'b0][0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7, :180:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  QGPMuxLayer muxLayer (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:48:31
    .io_in_QSV_0_0 (_no_op_0_io_out_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:53:60
    .io_in_QSV_0_1 (_no_op_0_io_out_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:53:60
    .io_in_QSV_1_0 (_pauliX_0_io_out_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:64:61
    .io_in_QSV_1_1 (_pauliX_0_io_out_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:64:61
    .io_in_QSV_2_0 (_pauliY_0_io_out_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:75:61
    .io_in_QSV_2_1 (_pauliY_0_io_out_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:75:61
    .io_in_QSV_3_0 (_pauliZ_0_io_out_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:86:61
    .io_in_QSV_3_1 (_pauliZ_0_io_out_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:86:61
    .io_in_QSV_4_0 (_SGate_0_io_out_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:97:60
    .io_in_QSV_4_1 (_SGate_0_io_out_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:97:60
    .io_in_QSV_5_0 (_InverseSGate_0_io_out_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:109:67
    .io_in_QSV_5_1 (_InverseSGate_0_io_out_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:109:67
    .io_in_sel     (io_in_sel[2:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:49:23
    .io_out_QSV_0  (io_out_QSV_0),
    .io_out_QSV_1  (io_out_QSV_1)
  );
  No_op no_op_0 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:53:60
    .io_in_0  (io_in_QSV_0),
    .io_in_1  (io_in_QSV_1),
    .io_out_0 (_no_op_0_io_out_0),
    .io_out_1 (_no_op_0_io_out_1)
  );
  Pauli_X pauliX_0 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:64:61
    .io_in_0  (io_in_QSV_0),
    .io_in_1  (io_in_QSV_1),
    .io_out_0 (_pauliX_0_io_out_0),
    .io_out_1 (_pauliX_0_io_out_1)
  );
  Pauli_Y pauliY_0 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:75:61
    .io_in_0  (io_in_QSV_0),
    .io_in_1  (io_in_QSV_1),
    .io_out_0 (_pauliY_0_io_out_0),
    .io_out_1 (_pauliY_0_io_out_1)
  );
  Pauli_Z pauliZ_0 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:86:61
    .io_in_0  (io_in_QSV_0),
    .io_in_1  (io_in_QSV_1),
    .io_out_0 (_pauliZ_0_io_out_0),
    .io_out_1 (_pauliZ_0_io_out_1)
  );
  S_gate SGate_0 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:97:60
    .io_in_0  (io_in_QSV_0),
    .io_in_1  (io_in_QSV_1),
    .io_out_0 (_SGate_0_io_out_0),
    .io_out_1 (_SGate_0_io_out_1)
  );
  InverseS_gate InverseSGate_0 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:109:67
    .io_in_0  (io_in_QSV_0),
    .io_in_1  (io_in_QSV_1),
    .io_out_0 (_InverseSGate_0_io_out_0),
    .io_out_1 (_InverseSGate_0_io_out_1)
  );
  assign io_out_valid = io_out_valid_r;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:30:7, :180:32
endmodule

module CollapseProbability(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
  input         clock,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
                reset,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
  input  [15:0] io_in_QSV_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:71:14
                io_in_QSV_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:71:14
                io_in_QSV_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:71:14
                io_in_QSV_1_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:71:14
  input         io_in_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:71:14
  output        io_out_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:71:14
  output [15:0] io_out_Measured_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:71:14
                io_out_Measured_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:71:14
);

  wire [15:0] _square_3_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
  wire [15:0] _square_2_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
  wire [15:0] _square_1_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
  wire [15:0] _square_0_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
  reg         io_out_valid_r;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:135:32
  reg         io_out_valid_r_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:135:32
  reg         io_out_valid_r_2;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:135:32
  always @(posedge clock) begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
    io_out_valid_r <= io_in_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:135:32
    io_out_valid_r_1 <= io_out_valid_r;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:135:32
    io_out_valid_r_2 <= io_out_valid_r_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:135:32
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
      automatic logic [31:0] _RANDOM[0:0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
        io_out_valid_r = _RANDOM[/*Zero width*/ 1'b0][0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7, :135:32
        io_out_valid_r_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7, :135:32
        io_out_valid_r_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7, :135:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Fixed16BitMultiplier square_0 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (io_in_QSV_0_0),
    .io_in_1 (io_in_QSV_0_0),
    .io_out  (_square_0_io_out)
  );
  Fixed16BitMultiplier square_1 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (io_in_QSV_0_1),
    .io_in_1 (io_in_QSV_0_1),
    .io_out  (_square_1_io_out)
  );
  Fixed16BitMultiplier square_2 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (io_in_QSV_1_0),
    .io_in_1 (io_in_QSV_1_0),
    .io_out  (_square_2_io_out)
  );
  Fixed16BitMultiplier square_3 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (io_in_QSV_1_1),
    .io_in_1 (io_in_QSV_1_1),
    .io_out  (_square_3_io_out)
  );
  Fixed16BitAdder addlayer_0 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:79:62
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (_square_0_io_out),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
    .io_in_1 (_square_1_io_out),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
    .io_out  (io_out_Measured_0)
  );
  Fixed16BitAdder addlayer_1 (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:79:62
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (_square_2_io_out),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
    .io_in_1 (_square_3_io_out),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:78:64
    .io_out  (io_out_Measured_1)
  );
  assign io_out_valid = io_out_valid_r_2;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:70:7, :135:32
endmodule

module LinearCongruentialGenerator(	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
  input         clock,	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
                reset,	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
  input  [31:0] io_in_seed,	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:21:14
  input         io_in_feed,	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:21:14
                io_in_next,	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:21:14
  output [31:0] io_out_Value	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:21:14
);

  reg [31:0] value;	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:28:23
  always @(posedge clock) begin	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
    if (reset)	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
      value <= 32'h0;	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:28:23
    else if (io_in_feed)	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:21:14
      value <= io_in_seed;	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:28:23
    else if (io_in_next) begin	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:21:14
      automatic logic [34:0] _value_T_3;	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:34:34
      _value_T_3 = ({3'h0, value} * 35'h5 + 35'h1) % 35'h20;	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:28:23, :34:{21,27,34}
      value <= {26'h0, _value_T_3[5:0]};	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:28:23, :34:{11,34}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
      automatic logic [31:0] _RANDOM[0:0];	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
        value = _RANDOM[/*Zero width*/ 1'b0];	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7, :28:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_Value = value;	// \\src\\main\\scala\\QuantumStateUnit\\OtherComponents\\PsuedoRandomGenerator\\RandomNumberGenerator.scala:20:7, :28:23
endmodule

module CompareWithRandom(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
  input         clock,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
                reset,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
  input  [15:0] io_in_probability,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:12:14
  input  [31:0] io_in_seed,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:12:14
  input         io_in_en,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:12:14
                io_in_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:12:14
  output        io_out_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:12:14
                io_out_value	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:12:14
);

  wire [31:0] _RNG_io_out_Value;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:28:27
  reg         prev;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:26:28
  reg  [15:0] RNGnumber;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:42:28
  reg         determinedValue;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:50:32
  reg         io_out_valid_r;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:52:32
  always @(posedge clock) begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
    if (reset) begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
      prev <= 1'h0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7, :26:28
      RNGnumber <= 16'h0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:42:28
      determinedValue <= 1'h0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7, :50:32
    end
    else begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
      prev <= io_in_en;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:26:28
      RNGnumber <= {_RNG_io_out_Value[6:0], 9'h0};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:28:27, :42:28, :46:{34,41}
      determinedValue <=
        RNGnumber > io_in_probability & io_in_en & io_in_valid
        | ~(RNGnumber < io_in_probability & io_in_en & io_in_valid) & determinedValue;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:42:28, :50:32, :55:{21,61,76}, :56:23, :59:{21,61,76}, :60:23
    end
    io_out_valid_r <= io_in_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:52:32
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
      automatic logic [31:0] _RANDOM[0:0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
        prev = _RANDOM[/*Zero width*/ 1'b0][0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7, :26:28
        RNGnumber = _RANDOM[/*Zero width*/ 1'b0][16:1];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7, :26:28, :42:28
        determinedValue = _RANDOM[/*Zero width*/ 1'b0][17];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7, :26:28, :50:32
        io_out_valid_r = _RANDOM[/*Zero width*/ 1'b0][18];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7, :26:28, :52:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  LinearCongruentialGenerator RNG (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:28:27
    .clock        (clock),
    .reset        (reset),
    .io_in_seed   (io_in_seed),
    .io_in_feed   (io_in_en & ~prev),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:26:28, :30:{30,33}
    .io_in_next   (io_in_en),
    .io_out_Value (_RNG_io_out_Value)
  );
  assign io_out_valid = io_out_valid_r;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7, :52:32
  assign io_out_value = determinedValue;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:11:7, :50:32
endmodule

module QGPMuxLayer_1(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:188:7
  input  [15:0] io_in_QSV_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_in_QSV_1_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
  input         io_in_sel,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
  output [15:0] io_out_QSV_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
                io_out_QSV_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:189:14
);

  assign io_out_QSV_0 = io_in_sel ? io_in_QSV_1_0 : io_in_QSV_0_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:188:7, :195:15
  assign io_out_QSV_1 = io_in_sel ? io_in_QSV_1_1 : io_in_QSV_0_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\AcceleratedGatePool.scala:188:7, :195:15
endmodule

module NewQSV(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:183:8
  input  [15:0] io_in_QSV_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:184:14
                io_in_QSV_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:184:14
                io_in_QSV_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:184:14
                io_in_QSV_1_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:184:14
  input         io_in_sel,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:184:14
  output [15:0] io_out_QSV_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:184:14
                io_out_QSV_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:184:14
                io_out_QSV_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:184:14
                io_out_QSV_1_1	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:184:14
);

  QGPMuxLayer_1 reallayerofMux (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:189:30
    .io_in_QSV_0_0 (io_in_QSV_0_0),
    .io_in_QSV_0_1 (16'h0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:195:44
    .io_in_QSV_1_0 (16'h0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:195:44
    .io_in_QSV_1_1 (io_in_QSV_1_0),
    .io_in_sel     (io_in_sel),
    .io_out_QSV_0  (io_out_QSV_0_0),
    .io_out_QSV_1  (io_out_QSV_1_0)
  );
  QGPMuxLayer_1 imaglayerofMux (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:190:30
    .io_in_QSV_0_0 (io_in_QSV_0_1),
    .io_in_QSV_0_1 (16'h0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:195:44
    .io_in_QSV_1_0 (16'h0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:195:44
    .io_in_QSV_1_1 (io_in_QSV_1_1),
    .io_in_sel     (io_in_sel),
    .io_out_QSV_0  (io_out_QSV_0_1),
    .io_out_QSV_1  (io_out_QSV_1_1)
  );
endmodule

module Fixed16BitDivider(	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
  input         clock,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
                reset,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
  input  [15:0] io_in_den,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:43:14
  output [15:0] io_out	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:43:14
);

  reg [15:0] outreg;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:56:23
  always @(posedge clock) begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
    if (reset)	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
      outreg <= 16'h0;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:49:27, :56:23
    else	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
      outreg <= {io_in_den[1:0], 14'h0};	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:54:11, :56:23, :57:20
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
      automatic logic [31:0] _RANDOM[0:0];	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
        outreg = _RANDOM[/*Zero width*/ 1'b0][15:0];	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7, :56:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out = outreg;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:41:7, :56:23
endmodule

module Fixed16SquareRoot(	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
  input         clock,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
                reset,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
  input  [15:0] io_in,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:89:14
  input         io_in_valid,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:89:14
  output        io_out_valid,	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:89:14
  output [15:0] io_out	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:89:14
);

  wire [15:0] _multiplier_io_out;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:120:29
  reg  [15:0] currentValue;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:113:30
  reg         validReg;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:115:30
  reg  [15:0] multiplierReg;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:121:30
  always @(posedge clock) begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
    if (reset) begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
      currentValue <= 16'h0;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:113:30
      validReg <= 1'h0;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7, :115:30
      multiplierReg <= 16'h0;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:113:30, :121:30
    end
    else begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
      automatic logic _GEN;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:126:22
      _GEN = $signed(multiplierReg) < $signed(io_in);	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:121:30, :126:22
      if ($signed(_multiplier_io_out) > $signed(io_in + 16'h1))	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:120:29, :127:35, :141:{26,34}
        currentValue <= currentValue - 16'h1;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:113:30, :142:34
      else if (io_in_valid) begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:89:14
        if (_GEN)	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:126:22
          currentValue <= currentValue + 16'h1;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:113:30, :127:35
      end
      else	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:89:14
        currentValue <= 16'h0;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:113:30
      validReg <=
        io_in_valid
        & ($signed(multiplierReg) <= $signed(io_in) & io_in_valid | ~_GEN & validReg);	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:115:30, :121:30, :126:{22,30}, :128:19, :131:{23,33,47}, :132:14, :136:21, :138:18
      multiplierReg <= _multiplier_io_out;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:120:29, :121:30
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
      automatic logic [31:0] _RANDOM[0:1];	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
        end	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
        currentValue = _RANDOM[1'h0][15:0];	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7, :113:30
        validReg = _RANDOM[1'h1][0];	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7, :115:30
        multiplierReg = _RANDOM[1'h1][16:1];	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7, :115:30, :121:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Fixed16BitMultiplier multiplier (	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:120:29
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (currentValue),	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:113:30
    .io_in_1 (currentValue),	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:113:30
    .io_out  (_multiplier_io_out)
  );
  assign io_out_valid = validReg;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7, :115:30
  assign io_out = currentValue;	// \\src\\main\\scala\\FixedPointUnit\\FixedPointUnit.scala:87:7, :113:30
endmodule

module GetNormalization(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
  input         clock,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
                reset,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
  input  [15:0] io_in_probability_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:144:14
                io_in_probability_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:144:14
  input         io_in_en,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:144:14
                io_in_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:144:14
  output        io_out_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:144:14
  output [15:0] io_out_Normalize	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:144:14
);

  wire [15:0] _sqrt_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:159:27
  wire [15:0] _reciprocol_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:158:27
  wire [15:0] _addtogether_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:157:27
  reg         addValidReg;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:163:28
  reg         divValidReg;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:168:28
  reg  [15:0] RegNormalizeOut;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:175:32
  always @(posedge clock) begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
    if (reset) begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
      addValidReg <= 1'h0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7, :163:28
      divValidReg <= 1'h0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7, :168:28
      RegNormalizeOut <= 16'h0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:175:32
    end
    else begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
      addValidReg <= io_in_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:163:28
      divValidReg <= addValidReg;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:163:28, :168:28
      if (io_in_en)	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:144:14
        RegNormalizeOut <= _sqrt_io_out;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:159:27, :175:32
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
      automatic logic [31:0] _RANDOM[0:0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
        addValidReg = _RANDOM[/*Zero width*/ 1'b0][0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7, :163:28
        divValidReg = _RANDOM[/*Zero width*/ 1'b0][1];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7, :163:28, :168:28
        RegNormalizeOut = _RANDOM[/*Zero width*/ 1'b0][17:2];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7, :163:28, :175:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Fixed16BitAdder addtogether (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:157:27
    .clock   (clock),
    .reset   (reset),
    .io_in_0 (io_in_probability_0),
    .io_in_1 (io_in_probability_1),
    .io_out  (_addtogether_io_out)
  );
  Fixed16BitDivider reciprocol (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:158:27
    .clock     (clock),
    .reset     (reset),
    .io_in_den (_addtogether_io_out),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:157:27
    .io_out    (_reciprocol_io_out)
  );
  Fixed16SquareRoot sqrt (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:159:27
    .clock        (clock),
    .reset        (reset),
    .io_in        (_reciprocol_io_out),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:158:27
    .io_in_valid  (divValidReg),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:168:28
    .io_out_valid (io_out_valid),
    .io_out       (_sqrt_io_out)
  );
  assign io_out_Normalize = RegNormalizeOut;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\Components\\Components.scala:143:7, :175:32
endmodule

module MeasurementGate(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
  input         clock,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
                reset,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
  input  [15:0] io_in_QSV_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
                io_in_QSV_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
                io_in_QSV_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
                io_in_QSV_1_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
  input  [31:0] io_in_noise,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
  input         io_in_sendNorm,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
                io_in_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
  output        io_out_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
  output [15:0] io_out_QSV_0_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
                io_out_QSV_0_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
                io_out_QSV_1_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
                io_out_QSV_1_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
                io_out_Normalize,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
  output        io_out_measured	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:11:14
);

  wire        _normalizeNumber_io_out_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:26:31
  wire [15:0] _normalizeNumber_io_out_Normalize;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:26:31
  wire [15:0] _QSVout_io_out_QSV_0_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:25:31
  wire [15:0] _QSVout_io_out_QSV_0_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:25:31
  wire [15:0] _QSVout_io_out_QSV_1_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:25:31
  wire [15:0] _QSVout_io_out_QSV_1_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:25:31
  wire        _numberGenerator_io_out_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:24:31
  wire        _numberGenerator_io_out_value;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:24:31
  wire        _findProbability_io_out_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:23:31
  wire [15:0] _findProbability_io_out_Measured_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:23:31
  wire [15:0] _findProbability_io_out_Measured_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:23:31
  reg         normalize;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:32:26
  reg         collapsevalid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:33:30
  reg         r;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:37:55
  wire        collapseNumberSel = _numberGenerator_io_out_valid & ~io_in_sendNorm;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:24:31, :48:{56,58}
  reg         findProbability_io_in_valid_r;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:50:76
  always @(posedge clock) begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
    if (reset) begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
      normalize <= 1'h0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :32:26
      collapsevalid <= 1'h0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :33:30
    end
    else begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
      normalize <=
        io_in_valid & (_numberGenerator_io_out_valid | io_in_sendNorm | normalize);	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:24:31, :32:26, :34:56, :35:15, :40:22, :41:19
      collapsevalid <=
        io_in_valid
        & (~_findProbability_io_out_valid & r | io_in_sendNorm | collapsevalid);	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:23:31, :33:30, :37:{9,39,55,108}, :38:19, :40:22, :42:19
    end
    r <= _findProbability_io_out_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:23:31, :37:55
    findProbability_io_in_valid_r <= normalize;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:32:26, :50:76
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
      automatic logic [31:0] _RANDOM[0:0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
        `INIT_RANDOM_PROLOG_	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
        normalize = _RANDOM[/*Zero width*/ 1'b0][0];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :32:26
        collapsevalid = _RANDOM[/*Zero width*/ 1'b0][1];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :32:26, :33:30
        r = _RANDOM[/*Zero width*/ 1'b0][2];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :32:26, :37:55
        findProbability_io_in_valid_r = _RANDOM[/*Zero width*/ 1'b0][3];	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :32:26, :50:76
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
      `FIRRTL_AFTER_INITIAL	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CollapseProbability findProbability (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:23:31
    .clock             (clock),
    .reset             (reset),
    .io_in_QSV_0_0     (collapseNumberSel ? _QSVout_io_out_QSV_0_0 : io_in_QSV_0_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:25:31, :48:56, :49:43
    .io_in_QSV_0_1     (collapseNumberSel ? _QSVout_io_out_QSV_0_1 : io_in_QSV_0_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:25:31, :48:56, :49:43
    .io_in_QSV_1_0     (collapseNumberSel ? _QSVout_io_out_QSV_1_0 : io_in_QSV_1_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:25:31, :48:56, :49:43
    .io_in_QSV_1_1     (collapseNumberSel ? _QSVout_io_out_QSV_1_1 : io_in_QSV_1_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:25:31, :48:56, :49:43
    .io_in_valid       (collapseNumberSel ? findProbability_io_in_valid_r : io_in_valid),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:48:56, :50:{43,76}
    .io_out_valid      (_findProbability_io_out_valid),
    .io_out_Measured_0 (_findProbability_io_out_Measured_0),
    .io_out_Measured_1 (_findProbability_io_out_Measured_1)
  );
  CompareWithRandom numberGenerator (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:24:31
    .clock             (clock),
    .reset             (reset),
    .io_in_probability (_findProbability_io_out_Measured_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:23:31
    .io_in_seed        (io_in_noise),
    .io_in_en          (normalize),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:32:26
    .io_in_valid       (_findProbability_io_out_valid | normalize),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:23:31, :32:26, :56:69
    .io_out_valid      (_numberGenerator_io_out_valid),
    .io_out_value      (_numberGenerator_io_out_value)
  );
  NewQSV QSVout (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:25:31
    .io_in_QSV_0_0  (io_in_QSV_0_0),
    .io_in_QSV_0_1  (io_in_QSV_0_1),
    .io_in_QSV_1_0  (io_in_QSV_1_0),
    .io_in_QSV_1_1  (io_in_QSV_1_1),
    .io_in_sel      (_numberGenerator_io_out_value),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:24:31
    .io_out_QSV_0_0 (_QSVout_io_out_QSV_0_0),
    .io_out_QSV_0_1 (_QSVout_io_out_QSV_0_1),
    .io_out_QSV_1_0 (_QSVout_io_out_QSV_1_0),
    .io_out_QSV_1_1 (_QSVout_io_out_QSV_1_1)
  );
  GetNormalization normalizeNumber (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:26:31
    .clock               (clock),
    .reset               (reset),
    .io_in_probability_0 (_findProbability_io_out_Measured_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:23:31
    .io_in_probability_1 (_findProbability_io_out_Measured_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:23:31
    .io_in_en            (~(normalize & _normalizeNumber_io_out_valid)),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:26:31, :32:26, :45:{31,43}
    .io_in_valid         (collapsevalid & _findProbability_io_out_valid),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:23:31, :33:30, :64:56
    .io_out_valid        (_normalizeNumber_io_out_valid),
    .io_out_Normalize    (_normalizeNumber_io_out_Normalize)
  );
  assign io_out_valid = _normalizeNumber_io_out_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :26:31
  assign io_out_QSV_0_0 = _QSVout_io_out_QSV_0_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :25:31
  assign io_out_QSV_0_1 = _QSVout_io_out_QSV_0_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :25:31
  assign io_out_QSV_1_0 = _QSVout_io_out_QSV_1_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :25:31
  assign io_out_QSV_1_1 = _QSVout_io_out_QSV_1_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :25:31
  assign io_out_Normalize = normalize ? _normalizeNumber_io_out_Normalize : 16'h4000;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :26:31, :29:48, :32:26, :71:43
  assign io_out_measured = _numberGenerator_io_out_value;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\MeasurementGate\\FixedPointMeasurementGate.scala:9:7, :24:31
endmodule

module FixedQuantumGatePool(	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:22:7
  input         clock,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:22:7
                reset,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:22:7
  input  [31:0] io_in_QSV_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
                io_in_QSV_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
                io_in_Ugate_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
                io_in_Ugate_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
                io_in_Ugate_2,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
                io_in_Ugate_3,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
  input  [4:0]  io_in_sel,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
  input  [31:0] io_in_noise,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
  input         io_in_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
  output        io_out_valid,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
  output [31:0] io_out_QSV_0,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
                io_out_QSV_1,	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
  output        io_out_MQ	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:23:14
);

  wire [15:0] _imagoutputmux_io_out_QSV_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:47:29
  wire [15:0] _imagoutputmux_io_out_QSV_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:47:29
  wire [15:0] _realoutputmux_io_out_QSV_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:46:29
  wire [15:0] _realoutputmux_io_out_QSV_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:46:29
  wire        _measure_io_out_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:44:35
  wire [15:0] _measure_io_out_QSV_0_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:44:35
  wire [15:0] _measure_io_out_QSV_0_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:44:35
  wire [15:0] _measure_io_out_QSV_1_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:44:35
  wire [15:0] _measure_io_out_QSV_1_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:44:35
  wire [15:0] _measure_io_out_Normalize;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:44:35
  wire [31:0] _acceleratedGatePool_io_out_QSV_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:43:35
  wire [31:0] _acceleratedGatePool_io_out_QSV_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:43:35
  wire        _acceleratedGatePool_io_out_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:43:35
  wire        _FixedGatePool_io_out_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:42:35
  wire [15:0] _FixedGatePool_io_out_QSV_0_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:42:35
  wire [15:0] _FixedGatePool_io_out_QSV_0_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:42:35
  wire [15:0] _FixedGatePool_io_out_QSV_1_0;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:42:35
  wire [15:0] _FixedGatePool_io_out_QSV_1_1;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:42:35
  wire        _measure_io_in_sendNorm_T = io_in_sel == 5'h10;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:50:44
  wire        enNormalize = _measure_io_in_sendNorm_T | (&io_in_sel);	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:50:{44,54,68}
  FixedGateMult FixedGatePool (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:42:35
    .clock           (clock),
    .reset           (reset),
    .io_in_QSV_0_0   ((&io_in_sel) ? _measure_io_out_QSV_0_0 : io_in_QSV_0[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:36:35, :44:35, :50:68, :62:41
    .io_in_QSV_0_1   ((&io_in_sel) ? _measure_io_out_QSV_0_1 : io_in_QSV_0[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:37:35, :44:35, :50:68, :62:41
    .io_in_QSV_1_0   ((&io_in_sel) ? _measure_io_out_QSV_1_0 : io_in_QSV_1[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:36:35, :44:35, :50:68, :62:41
    .io_in_QSV_1_1   ((&io_in_sel) ? _measure_io_out_QSV_1_1 : io_in_QSV_1[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:37:35, :44:35, :50:68, :62:41
    .io_in_Ugate_0_0 (io_in_Ugate_0[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:86:39
    .io_in_Ugate_0_1 (io_in_Ugate_0[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:87:39
    .io_in_Ugate_1_0 (io_in_Ugate_1[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:86:39
    .io_in_Ugate_1_1 (io_in_Ugate_1[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:87:39
    .io_in_Ugate_2_0 (io_in_Ugate_2[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:86:39
    .io_in_Ugate_2_1 (io_in_Ugate_2[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:87:39
    .io_in_Ugate_3_0 (io_in_Ugate_3[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:86:39
    .io_in_Ugate_3_1 (io_in_Ugate_3[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:87:39
    .io_in_normalize (_measure_io_out_Normalize),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:44:35
    .io_in_sel       (enNormalize ? 4'h0 : io_in_sel[3:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:50:54, :71:45, :72:39
    .io_in_valid     (enNormalize ? _measure_io_out_valid : io_in_sel[4] & io_in_valid),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:44:35, :50:54, :69:45, :77:{41,80}
    .io_out_valid    (_FixedGatePool_io_out_valid),
    .io_out_QSV_0_0  (_FixedGatePool_io_out_QSV_0_0),
    .io_out_QSV_0_1  (_FixedGatePool_io_out_QSV_0_1),
    .io_out_QSV_1_0  (_FixedGatePool_io_out_QSV_1_0),
    .io_out_QSV_1_1  (_FixedGatePool_io_out_QSV_1_1)
  );
  AcceleratedGatePool acceleratedGatePool (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:43:35
    .clock        (clock),
    .io_in_QSV_0  (io_in_QSV_0),
    .io_in_QSV_1  (io_in_QSV_1),
    .io_in_sel    (io_in_sel[3:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:71:45
    .io_in_valid  (~(io_in_sel[4]) & io_in_valid),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:69:45, :76:41
    .io_out_QSV_0 (_acceleratedGatePool_io_out_QSV_0),
    .io_out_QSV_1 (_acceleratedGatePool_io_out_QSV_1),
    .io_out_valid (_acceleratedGatePool_io_out_valid)
  );
  MeasurementGate measure (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:44:35
    .clock            (clock),
    .reset            (reset),
    .io_in_QSV_0_0    (io_in_QSV_0[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:36:35
    .io_in_QSV_0_1    (io_in_QSV_0[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:37:35
    .io_in_QSV_1_0    (io_in_QSV_1[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:36:35
    .io_in_QSV_1_1    (io_in_QSV_1[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:37:35
    .io_in_noise      (io_in_noise),
    .io_in_sendNorm   (_measure_io_in_sendNorm_T),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:50:44
    .io_in_valid      (enNormalize & io_in_valid),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:50:54, :78:41
    .io_out_valid     (_measure_io_out_valid),
    .io_out_QSV_0_0   (_measure_io_out_QSV_0_0),
    .io_out_QSV_0_1   (_measure_io_out_QSV_0_1),
    .io_out_QSV_1_0   (_measure_io_out_QSV_1_0),
    .io_out_QSV_1_1   (_measure_io_out_QSV_1_1),
    .io_out_Normalize (_measure_io_out_Normalize),
    .io_out_measured  (io_out_MQ)
  );
  QGPMuxLayer_1 realoutputmux (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:46:29
    .io_in_QSV_0_0 (_acceleratedGatePool_io_out_QSV_0[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:43:35, :57:71
    .io_in_QSV_0_1 (_acceleratedGatePool_io_out_QSV_1[31:16]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:43:35, :57:71
    .io_in_QSV_1_0 (_FixedGatePool_io_out_QSV_0_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:42:35
    .io_in_QSV_1_1 (_FixedGatePool_io_out_QSV_1_0),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:42:35
    .io_in_sel     (io_in_sel[4]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:69:45
    .io_out_QSV_0  (_realoutputmux_io_out_QSV_0),
    .io_out_QSV_1  (_realoutputmux_io_out_QSV_1)
  );
  QGPMuxLayer_1 imagoutputmux (	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:47:29
    .io_in_QSV_0_0 (_acceleratedGatePool_io_out_QSV_0[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:43:35, :60:71
    .io_in_QSV_0_1 (_acceleratedGatePool_io_out_QSV_1[15:0]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:43:35, :60:71
    .io_in_QSV_1_0 (_FixedGatePool_io_out_QSV_0_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:42:35
    .io_in_QSV_1_1 (_FixedGatePool_io_out_QSV_1_1),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:42:35
    .io_in_sel     (io_in_sel[4]),	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:69:45
    .io_out_QSV_0  (_imagoutputmux_io_out_QSV_0),
    .io_out_QSV_1  (_imagoutputmux_io_out_QSV_1)
  );
  assign io_out_valid =
    io_in_sel[4] ? _FixedGatePool_io_out_valid : _acceleratedGatePool_io_out_valid;	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:22:7, :42:35, :43:35, :69:45, :81:37
  assign io_out_QSV_0 = {_realoutputmux_io_out_QSV_0, _imagoutputmux_io_out_QSV_0};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:22:7, :46:29, :47:29, :65:66
  assign io_out_QSV_1 = {_realoutputmux_io_out_QSV_1, _imagoutputmux_io_out_QSV_1};	// \\src\\main\\scala\\QuantumStateUnit\\GateArchitecture\\FixedPointGatePool\\FixedQuantumGatePool.scala:22:7, :46:29, :47:29, :65:66
endmodule

