// Seed: 4085001324
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wor  id_2
);
  supply0 id_4;
  assign id_4 = 1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_1 (
    input  tri   id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  wor   id_5,
    output wor   id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_4 = 1;
  assign module_0.id_2 = 0;
  assign id_2 = id_3;
  uwire id_5, id_6;
  wire id_7;
  assign id_6 = 1;
  always @(1);
endmodule
