#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  7 15:41:14 2022
# Process ID: 32836
# Current directory: E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12268 E:\Users\jccx1\Documents\TUDelft_projects_root\AI\Lab-2\MultiLayerPerceptron_NN\MultiLayerPerceptron_NN.xpr
# Log file: E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN/vivado.log
# Journal file: E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN/MultiLayerPerceptron_NN.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN/MultiLayerPerceptron_NN.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/tb/layer_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/tb/neuron_tb.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Programs/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1127.582 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/BNN.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layer_4.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/binary_layer.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layer_3.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layer_2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layer_1.vhd] -no_script -reset -force -quiet
remove_files  {E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/BNN.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layer_4.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/binary_layer.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layer_3.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layer_2.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layer_1.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/binary_layer_testbench.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/binary_layer_testbench.vhd
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/BNN_testbench.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/BNN_testbench.vhd
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/integer_layer_testbench.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/integer_layer_testbench.vhd
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/binary_neuron_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/binary_neuron_tb.vhd
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/integer_neuron_testbench.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/integer_neuron_testbench.vhd
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/binary_neuron.vhd] -no_script -reset -force -quiet
remove_files  E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/binary_neuron.vhd
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/integer_neuron.vhd] -no_script -reset -force -quiet
remove_files  E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/integer_neuron.vhd
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/tb/layer_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/tb/neuron_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/tb/layer_tb.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/tb/neuron_tb.vhd}
add_files -norecurse {E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/out_binary_neuron.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layerout.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/neuron.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/BNN.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layer2.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/custom_package.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/integer_neuron.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layer3.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/layer1.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/custom_types_package.vhd] -no_script -reset -force -quiet
remove_files  E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/hdl/custom_types_package.vhd
launch_runs synth_1 -jobs 8
[Tue Jun  7 15:46:29 2022] Launched synth_1...
Run output will be captured here: E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN/MultiLayerPerceptron_NN.runs/synth_1/runme.log
set_property part xc7vx550t_CIVffg1927-2L [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jun  7 15:47:27 2022] Launched synth_1...
Run output will be captured here: E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN/MultiLayerPerceptron_NN.runs/synth_1/runme.log
close_project
open_project E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/platform/cache_cntrl_L1.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/platform/cache_cntrl_L2.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Programs/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1158.742 ; gain = 31.160
update_compile_order -fileset sources_1
close_project
open_project E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN/MultiLayerPerceptron_NN.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN/MultiLayerPerceptron_NN.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Programs/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property part xc7z020clg400-1 [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jun  7 15:50:44 2022] Launched synth_1...
Run output will be captured here: E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN/MultiLayerPerceptron_NN.runs/synth_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Tue Jun  7 16:20:26 2022] Launched synth_1...
Run output will be captured here: E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN/MultiLayerPerceptron_NN.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jun  7 16:21:08 2022] Launched synth_1...
Run output will be captured here: E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN/MultiLayerPerceptron_NN.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Users/jccx1/Documents/TUDelft_projects_root/AI/Lab-2/MultiLayerPerceptron_NN/MultiLayerPerceptron_NN.runs/synth_1

close_project
open_project E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Programs/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/mlite/mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_multiplier'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1212.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mlite_pack
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture test of entity xil_defaultlib.tb_multiplier
Built simulation snapshot tb_multiplier_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_2:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/tb_multiplier_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/tb_multiplier_behav.wcfg
WARNING: Simulation object /tb_multiplier/dut/is_signed was not found in the design.
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1239.184 ; gain = 23.684
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 1239.184 ; gain = 39.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mlite_pack
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture test of entity xil_defaultlib.tb_multiplier
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_2:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/tb_multiplier_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/tb_multiplier_behav.wcfg
WARNING: Simulation object /tb_multiplier/dut/is_signed was not found in the design.
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: upper reg error: SIGNED test #1 FAILED
Time: 27 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #1 FAILED
Time: 29 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #2 FAILED
Time: 99 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #2 FAILED
Time: 101 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #3 FAILED
Time: 171 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #3 FAILED
Time: 173 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #4 FAILED
Time: 201 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #4 FAILED
Time: 203 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #5 FAILED
Time: 269 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #5 FAILED
Time: 271 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 293 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 295 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 321 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 323 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1253.859 ; gain = 5.164
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1255.562 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mlite_pack
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture test of entity xil_defaultlib.tb_multiplier
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Warning: upper reg error: SIGNED test #1 FAILED
Time: 27 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #1 FAILED
Time: 29 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #2 FAILED
Time: 101 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #2 FAILED
Time: 103 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #3 FAILED
Time: 175 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #3 FAILED
Time: 177 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #4 FAILED
Time: 207 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #4 FAILED
Time: 209 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #5 FAILED
Time: 277 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #5 FAILED
Time: 279 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 303 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 305 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 333 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 335 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1255.562 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1257.324 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mlite_pack
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture test of entity xil_defaultlib.tb_multiplier
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Warning: upper reg error: SIGNED test #1 FAILED
Time: 25 ns  Iteration: 3  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #1 FAILED
Time: 27 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #2 FAILED
Time: 99 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #2 FAILED
Time: 101 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #3 FAILED
Time: 173 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #3 FAILED
Time: 175 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #4 FAILED
Time: 205 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #4 FAILED
Time: 207 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #5 FAILED
Time: 275 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #5 FAILED
Time: 277 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 301 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 303 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 331 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 333 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1257.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mlite_pack
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture test of entity xil_defaultlib.tb_multiplier
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Warning: upper reg error: SIGNED test #1 FAILED
Time: 27 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #1 FAILED
Time: 29 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #2 FAILED
Time: 101 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #2 FAILED
Time: 103 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #3 FAILED
Time: 175 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #3 FAILED
Time: 177 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #4 FAILED
Time: 207 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #4 FAILED
Time: 209 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #5 FAILED
Time: 277 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #5 FAILED
Time: 279 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 303 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 305 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 333 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 335 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.328 ; gain = 3.664
add_bp {E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd} 90
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 25 ns : File "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" Line 90
step
Stopped at time : 26 ns : File "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" Line 73
step
Stopped at time : 26 ns : File "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" Line 72
step
Stopped at time : 26 ns : File "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/mlite/mult.vhd" Line 97
add_bp {E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd} 91
remove_bps -file {E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd} -line 90
run all
Stopped at time : 27 ns : File "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" Line 91
add_bp {E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd} 94
run 350 ns
Stopped at time : 27 ns : File "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" Line 91
step
Stopped at time : 27 ns : File "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" Line 91
step
Warning: upper reg error: SIGNED test #1 FAILED
Time: 27 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Stopped at time : 27 ns : File "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" Line 92
run all
Stopped at time : 29 ns : File "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" Line 94
remove_bps -file {E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd} -line 91
remove_bps -file {E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd} -line 94
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mlite_pack
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture test of entity xil_defaultlib.tb_multiplier
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_2:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/tb_multiplier_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/tb_multiplier_behav.wcfg
WARNING: Simulation object /tb_multiplier/dut/is_signed was not found in the design.
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: upper reg error: SIGNED test #1 FAILED
Time: 25 ns  Iteration: 3  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #2 FAILED
Time: 101 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #2 FAILED
Time: 103 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #3 FAILED
Time: 175 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #3 FAILED
Time: 177 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #4 FAILED
Time: 207 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #4 FAILED
Time: 209 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #5 FAILED
Time: 277 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #5 FAILED
Time: 279 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 303 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 305 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 333 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 335 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1265.031 ; gain = 0.492
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mlite_pack
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture test of entity xil_defaultlib.tb_multiplier
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Warning: UPPER reg error: SIGNED test #1 FAILED
Time: 25 ns  Iteration: 3  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #2 FAILED
Time: 101 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #2 FAILED
Time: 103 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #3 FAILED
Time: 175 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #3 FAILED
Time: 177 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #4 FAILED
Time: 207 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #4 FAILED
Time: 209 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #5 FAILED
Time: 277 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #5 FAILED
Time: 279 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 303 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 305 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 333 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 335 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2356.824 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mlite_pack
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture test of entity xil_defaultlib.tb_multiplier
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Warning: UPPER reg error: SIGNED test #1 FAILED
Time: 25 ns  Iteration: 3  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #2 FAILED
Time: 101 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #3 FAILED
Time: 175 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #4 FAILED
Time: 207 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #5 FAILED
Time: 277 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 303 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 303 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 333 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 333 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2356.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mlite_pack
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture test of entity xil_defaultlib.tb_multiplier
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Warning: UPPER reg error: SIGNED test #1 FAILED
Time: 25 ns  Iteration: 3  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #2 FAILED
Time: 101 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #3 FAILED
Time: 175 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #4 FAILED
Time: 207 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #5 FAILED
Time: 277 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #6 FAILED
Time: 303 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #6 FAILED
Time: 303 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: upper reg error: SIGNED test #7 FAILED
Time: 333 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
Warning: lower reg error: SIGNED test #7 FAILED
Time: 333 ns  Iteration: 0  Process: /tb_multiplier/line__76  File: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2356.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/mlite/mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.srcs/sim_2/new/tb_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.824 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-664] expression has 30 elements ; expected 32 [E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/mlite/mult.vhd:188]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/mlite/mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2356.824 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-664] expression has 30 elements ; expected 32 [E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/mlite/mult.vhd:191]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
"xvhdl --incr --relax -prj tb_multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/mlite/mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.824 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/sim/zynq_sim/zynq_sim.sim/sim_2/behav/xsim'
"xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mlite_pack
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture test of entity xil_defaultlib.tb_multiplier
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2356.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/platform/cache_cntrl_L1.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/platform/cache_cntrl_L2.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Programs/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2366.094 ; gain = 0.000
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jun  7 17:47:28 2022] Launched synth_1...
Run output will be captured here: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/runme.log
[Tue Jun  7 17:47:28 2022] Launched impl_1...
Run output will be captured here: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/platform/cache_cntrl_L1.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/platform/cache_cntrl_L2.vhd] -no_script -reset -force -quiet
remove_files  {E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/platform/cache_cntrl_L1.vhd E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/rtl/platform/cache_cntrl_L2.vhd}
write_hw_platform -fixed -force -file E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/design_2_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/design_2_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (E:/Programs/Xilinx/Vivado/2020.2/data\embeddedsw) loading 2 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/design_2_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2366.094 ; gain = 0.000
update_module_reference design_2_cpu_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_way_width' by 0 for port or parameter 'cache_way_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_index_width' by 9 for port or parameter 'cache_index_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_offset_width' by 2 for port or parameter 'cache_offset_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_address_width' by 21 for port or parameter 'cache_address_width'
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:module_ref:crossbar_wrap:1.0 - crossbar_wrap_0
Adding component instance block -- xilinx.com:module_ref:bram:1.0 - bram_0
Adding component instance block -- xilinx.com:module_ref:axi_full2lite_converter:1.0 - axi_full2lite_conver_0
Adding component instance block -- xilinx.com:module_ref:uart:1.0 - uart_0
Adding component instance block -- xilinx.com:module_ref:cpu:1.0 - cpu_0
Successfully read diagram <design_2> from block design file <E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd>
Upgrading 'E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-1972] Upgraded design_2_cpu_0_0 from cpu_v1_0 1.0 to cpu_v1_0 1.0
Wrote  : <E:\Users\jccx1\Documents\TUDelft_projects_root\PDP\fpga\zynq_fpga\zynq_fpga.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
upgrade_ip: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2366.094 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2366.094 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </crossbar_wrap_0/cpu_s_axi/reg0> is not assigned into address space </cpu_0/axi>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_gpio_0/s_axi_aresetn (associated clock /axi_gpio_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /xadc_wiz_0/s_axi_aresetn (associated clock /xadc_wiz_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1356] Slave segment </crossbar_wrap_0/cpu_s_axi/reg0> is not assigned into address space </cpu_0/axi>. Please use Address Editor to either assign or exclude it.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 57142857 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
Wrote  : <E:\Users\jccx1\Documents\TUDelft_projects_root\PDP\fpga\zynq_fpga\zynq_fpga.srcs\sources_1\bd\design_2\design_2.bd> 
VHDL Output written to : E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd
VHDL Output written to : E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu_0 .
WARNING: [IP_Flow 19-5160] IP 'bd_ebcc_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_ebcc_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file e:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file e:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.hwdef
[Tue Jun  7 18:13:12 2022] Launched synth_1...
Run output will be captured here: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/runme.log
[Tue Jun  7 18:13:12 2022] Launched impl_1...
Run output will be captured here: E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 2366.094 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Users/jccx1/Documents/TUDelft_projects_root/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1

exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 18:17:01 2022...
