,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/pConst/basic_verilog.git,2015-12-14 18:09:40+00:00,Must-have verilog systemverilog modules,329,pConst/basic_verilog,47992542,Verilog,basic_verilog,56792,1426,2024-04-10 11:05:03+00:00,"['fpga', 'delay', 'debounce', 'encoder', 'xilinx', 'altera', 'verilog', 'fifo', 'tcl', 'spi-master', 'synchronizer', 'pwm', 'uart', 'uart-protocol', 'uart-verilog', 'uart-tx', 'uart-receiver', 'uart-controller', 'spi-interface', 'hls']",None
1,https://github.com/mntmn/amiga2000-gfxcard.git,2016-02-13 22:51:21+00:00,"MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog",76,mntmn/amiga2000-gfxcard,51669578,Verilog,amiga2000-gfxcard,17825,987,2024-04-11 11:42:42+00:00,[],None
2,https://github.com/FPGAwars/apio.git,2016-02-09 11:09:15+00:00,:seedling: Open source ecosystem for open FPGA boards,125,FPGAwars/apio,51361989,Verilog,apio,150773,749,2024-04-11 10:23:20+00:00,"['apio', 'cli', 'icestorm', 'fpga', 'lattice', 'verilog', 'package', 'manager', 'python']",https://api.github.com/licenses/gpl-2.0
3,https://github.com/FPGAwars/icezum.git,2016-02-18 19:02:52+00:00,:star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board,106,FPGAwars/icezum,52031088,Verilog,icezum,177846,331,2024-04-01 20:57:40+00:00,"['board', 'fpga', 'icezum', 'alhambra', 'kicad', 'lattice', 'ice40']",https://api.github.com/licenses/gpl-3.0
4,https://github.com/ridecore/ridecore.git,2016-03-29 05:51:08+00:00,RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.,60,ridecore/ridecore,54949500,Verilog,ridecore,742,290,2024-04-09 14:31:27+00:00,[],
5,https://github.com/FPGAwars/FPGA-peripherals.git,2015-12-07 19:15:42+00:00,:seedling: :snowflake: Collection of open-source peripherals in Verilog,35,FPGAwars/FPGA-peripherals,47573604,Verilog,FPGA-peripherals,21913,166,2024-04-06 22:39:35+00:00,"['verilog', 'peripherals', 'icestudio']",https://api.github.com/licenses/gpl-2.0
6,https://github.com/zhanghai/archexp.git,2016-03-16 14:21:00+00:00,浙江大学计算机体系结构课程实验,29,zhanghai/archexp,54038225,Verilog,archexp,3156,156,2024-03-14 03:35:33+00:00,[],https://api.github.com/licenses/gpl-3.0
7,https://github.com/alan4186/Hardware-CNN.git,2016-03-18 15:15:05+00:00,A convolutional neural network implemented in hardware (verilog),83,alan4186/Hardware-CNN,54210851,Verilog,Hardware-CNN,23546,144,2024-04-11 20:36:45+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb.git,2016-04-19 13:57:41+00:00,SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core,55,andres-mancera/ethernet_10ge_mac_SV_UVM_tb,56601377,Verilog,ethernet_10ge_mac_SV_UVM_tb,107,114,2024-04-07 07:51:11+00:00,[],None
9,https://github.com/lisper/cpus-caddr.git,2016-01-02 18:44:03+00:00,FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs,13,lisper/cpus-caddr,48919921,Verilog,cpus-caddr,7866,106,2024-02-15 19:28:03+00:00,[],None
10,https://github.com/neogeodev/NeoGeoFPGA-sim.git,2016-02-27 18:34:41+00:00,Simulation only cartridge NeoGeo hardware definition,12,neogeodev/NeoGeoFPGA-sim,52682338,Verilog,NeoGeoFPGA-sim,12899,90,2024-02-03 16:12:35+00:00,"['neogeo', 'fpga', 'verilog', 'logic', 'snk', 'arcade', 'mvs', 'chip', 'simulation', 'neo-geo']",https://api.github.com/licenses/gpl-3.0
11,https://github.com/lynxis/lpc_sniffer.git,2015-12-21 16:25:21+00:00,a low pin count sniffer for icestick,12,lynxis/lpc_sniffer,48382001,Verilog,lpc_sniffer,87,82,2024-03-22 01:18:55+00:00,"['lpc', 'icestick', 'ice40', 'lowpincount']",https://api.github.com/licenses/gpl-3.0
12,https://github.com/thomasrussellmurphy/stx_cookbook.git,2015-12-13 07:01:53+00:00,Altera Advanced Synthesis Cookbook 11.0,36,thomasrussellmurphy/stx_cookbook,47909459,Verilog,stx_cookbook,4027,79,2024-04-11 06:23:49+00:00,[],None
13,https://github.com/simonmonk/prog_fpgas.git,2016-03-01 11:18:03+00:00,The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog.,38,simonmonk/prog_fpgas,52871302,Verilog,prog_fpgas,327,60,2024-03-25 09:08:39+00:00,[],https://api.github.com/licenses/mit
14,https://github.com/mematrix/AES-FPGA.git,2015-12-10 08:22:19+00:00,AES加密解密算法的Verilog实现,29,mematrix/AES-FPGA,47747915,Verilog,AES-FPGA,19,53,2024-03-14 05:52:45+00:00,[],None
15,https://github.com/forconesi/nfmac10g.git,2016-02-21 08:52:50+00:00,Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC,26,forconesi/nfmac10g,52198275,Verilog,nfmac10g,145,52,2024-03-20 01:43:58+00:00,[],None
16,https://github.com/sergachev/spi_mem_programmer.git,2016-03-20 14:38:44+00:00,Small (Q)SPI flash memory programmer in Verilog,13,sergachev/spi_mem_programmer,54322485,Verilog,spi_mem_programmer,39,50,2024-04-06 04:59:28+00:00,"['spi-flash-memories', 'verilog', 'simulation', 'hardware']",https://api.github.com/licenses/mit
17,https://github.com/Netnod/FPGA_NTP_SERVER.git,2016-03-23 21:04:31+00:00,A FPGA implementation of the NTP and NTS protocols,16,Netnod/FPGA_NTP_SERVER,54592922,Verilog,FPGA_NTP_SERVER,72825,49,2024-03-21 12:20:30+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",
18,https://github.com/DexWen/FFT_Verilog.git,2016-03-23 05:59:02+00:00,FFT implement by verilog_测试验证已通过,20,DexWen/FFT_Verilog,54534865,Verilog,FFT_Verilog,15072,40,2024-01-10 04:21:00+00:00,[],https://api.github.com/licenses/mit
19,https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller.git,2016-03-17 15:56:09+00:00,Synthesizable and Parameterized Cache Controller in Verilog,12,prasadp4009/2-way-Set-Associative-Cache-Controller,54131577,Verilog,2-way-Set-Associative-Cache-Controller,1447,38,2024-04-06 23:18:23+00:00,[],
20,https://github.com/albertxie/iverilog-tutorial.git,2016-02-07 00:44:11+00:00,Quickstart guide on Icarus Verilog.,9,albertxie/iverilog-tutorial,51229509,Verilog,iverilog-tutorial,122,36,2024-03-05 01:42:54+00:00,"['gtkwave', 'icarus-verilog', 'signal', 'csc258', 'verilog']",https://api.github.com/licenses/mit
21,https://github.com/haojunliu/OpenFPGA.git,2016-01-14 19:41:55+00:00,OpenFPGA,5,haojunliu/OpenFPGA,49670587,Verilog,OpenFPGA,43668,33,2023-03-23 03:58:44+00:00,[],https://api.github.com/licenses/bsd-2-clause
22,https://github.com/ForrestBlue/cortexm0ds.git,2016-01-19 15:50:23+00:00,,26,ForrestBlue/cortexm0ds,49963434,Verilog,cortexm0ds,801,30,2024-04-08 03:30:20+00:00,[],None
23,https://github.com/rbarzic/nanorv32.git,2016-01-15 07:50:20+00:00,A small 32-bit implementation of the RISC-V architecture,14,rbarzic/nanorv32,49704681,Verilog,nanorv32,9678,29,2024-03-11 15:31:08+00:00,[],None
24,https://github.com/JonathanJing/Asynchronous-FIFO.git,2016-03-15 14:05:26+00:00,Asynchronous fifo in verilog,20,JonathanJing/Asynchronous-FIFO,53949450,Verilog,Asynchronous-FIFO,22,29,2024-01-03 06:51:49+00:00,[],None
25,https://github.com/subutai-attic/pars.git,2016-01-30 12:29:41+00:00,,14,subutai-attic/pars,50723993,Verilog,pars,49408,28,2024-01-02 10:34:31+00:00,[],None
26,https://github.com/xavieran/fLaCPGA.git,2016-02-09 08:49:36+00:00,Implementation of fLaC encoder/decoder for FPGA,6,xavieran/fLaCPGA,51355652,Verilog,fLaCPGA,3512,28,2024-03-20 22:23:45+00:00,[],None
27,https://github.com/wtiandong/Hardware_circular_buffer_controller.git,2016-01-12 05:54:33+00:00,This is a circular buffer controller used in FPGA.,12,wtiandong/Hardware_circular_buffer_controller,49478354,Verilog,Hardware_circular_buffer_controller,7,26,2024-01-15 07:39:04+00:00,[],https://api.github.com/licenses/mit
28,https://github.com/Saanlima/Pepino.git,2016-02-12 19:37:06+00:00,,15,Saanlima/Pepino,51611548,Verilog,Pepino,9491,26,2023-02-10 05:57:15+00:00,[],None
29,https://github.com/lisper/cpus-pdp8.git,2016-01-02 17:13:51+00:00,FPGA based PDP-8/i clone in verilog.  Includes several TSS/8 sources and utiltities to build from source,6,lisper/cpus-pdp8,48917357,Verilog,cpus-pdp8,66787,24,2024-04-05 09:02:54+00:00,[],None
30,https://github.com/mcgodfrey/i2c-eeprom.git,2016-02-28 00:44:07+00:00,Controller for i2c EEPROM chip in Verilog for Mojo FPGA board,4,mcgodfrey/i2c-eeprom,52696447,Verilog,i2c-eeprom,171,23,2024-02-23 15:41:34+00:00,[],https://api.github.com/licenses/mit
31,https://github.com/peepo/verilog_tutorials_BB.git,2016-01-11 12:42:36+00:00,verilog tutorials for iCE40HX8K Breakout Board,3,peepo/verilog_tutorials_BB,49425705,Verilog,verilog_tutorials_BB,24,22,2024-02-28 13:41:28+00:00,[],None
32,https://github.com/zhaishaomin/ring_network-based-multicore-.git,2016-03-18 07:12:37+00:00,"多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency",10,zhaishaomin/ring_network-based-multicore-,54181538,Verilog,ring_network-based-multicore-,3072,21,2024-03-22 11:44:34+00:00,[],https://api.github.com/licenses/apache-2.0
33,https://github.com/wd5gnr/icestickPWM.git,2015-12-12 18:48:30+00:00,Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo),4,wd5gnr/icestickPWM,47890277,Verilog,icestickPWM,16,21,2024-01-17 09:27:26+00:00,[],None
34,https://github.com/jkelley/irig-decoder.git,2016-02-16 17:24:18+00:00,Firmware IRIG-B decoder,10,jkelley/irig-decoder,51854321,Verilog,irig-decoder,23,21,2024-02-05 16:01:59+00:00,[],https://api.github.com/licenses/mit
35,https://github.com/sorgelig/Menu_MIST.git,2016-01-12 11:20:12+00:00,Dummy FPGA core to display menu at startup,9,sorgelig/Menu_MIST,49495400,Verilog,Menu_MIST,1538,20,2023-02-10 12:47:09+00:00,[],None
36,https://github.com/RCSL-HKUST/heterosim.git,2016-04-12 09:47:43+00:00,HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance metrics returned.,14,RCSL-HKUST/heterosim,56050970,Verilog,heterosim,129155,20,2023-06-17 07:35:29+00:00,[],None
37,https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM.git,2016-02-06 03:21:03+00:00,Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM),12,AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM,51187589,Verilog,Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM,50,19,2024-02-29 17:28:51+00:00,[],
38,https://github.com/nkkav/yosys-examples.git,2016-02-28 11:19:25+00:00,"Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)",4,nkkav/yosys-examples,52717525,Verilog,yosys-examples,194,18,2024-02-28 03:27:40+00:00,[],None
39,https://github.com/diadatp/mips_cpu.git,2016-04-13 01:03:13+00:00,A implementation of a 32-bit single cycle MIPS processor in Verilog.,7,diadatp/mips_cpu,56109528,Verilog,mips_cpu,7,18,2024-03-19 07:07:01+00:00,[],https://api.github.com/licenses/mit
40,https://github.com/neogeodev/SNKVerilog.git,2016-01-16 02:42:37+00:00,"Verilog definitions of custom SNK chips, for repairs and preservation.",4,neogeodev/SNKVerilog,49756082,Verilog,SNKVerilog,239,16,2022-09-03 11:54:02+00:00,[],None
41,https://github.com/pareddy113/Design-of-various-multiplier-Array-Booth-Wallace-.git,2015-12-27 06:11:15+00:00,,6,pareddy113/Design-of-various-multiplier-Array-Booth-Wallace-,48634988,Verilog,Design-of-various-multiplier-Array-Booth-Wallace-,856,16,2023-10-21 08:06:58+00:00,[],None
42,https://github.com/diegovalverde/papiGB.git,2015-12-17 18:54:47+00:00,Game Boy Classic fully functional FPGA implementation from scratch,12,diegovalverde/papiGB,48192473,Verilog,papiGB,2976,15,2023-09-03 22:17:27+00:00,[],https://api.github.com/licenses/gpl-2.0
43,https://github.com/lisper/cpus-cadr.git,2016-01-02 17:26:17+00:00,MIT CADR original verilog and simulator,2,lisper/cpus-cadr,48917736,Verilog,cpus-cadr,53177,15,2023-03-13 06:40:32+00:00,[],None
44,https://github.com/likaihz/Greedy_Snake.git,2016-01-26 06:20:36+00:00,数字逻辑课程设计，在Spartan-3的板上实现一个贪吃蛇的小游戏。,1,likaihz/Greedy_Snake,50408177,Verilog,Greedy_Snake,7,14,2024-01-30 08:54:25+00:00,[],None
45,https://github.com/sorgelig/BK0011M_MIST.git,2016-01-20 19:09:44+00:00,BK0011M (USSR retro home computer) core for MiST board,5,sorgelig/BK0011M_MIST,50053448,Verilog,BK0011M_MIST,3080,14,2024-02-25 03:15:49+00:00,[],None
46,https://github.com/lmEshoo/sp-i586.git,2016-04-09 23:11:29+00:00,soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contained in the SPI flash.,3,lmEshoo/sp-i586,55871236,Verilog,sp-i586,54051,14,2024-01-13 20:51:10+00:00,[],None
47,https://github.com/subutai-attic/liquid-router.git,2016-04-02 05:55:27+00:00,The Subutai™ Router open hardware project sources.,5,subutai-attic/liquid-router,55280231,Verilog,liquid-router,110380,13,2023-01-14 01:00:29+00:00,[],https://api.github.com/licenses/mit
48,https://github.com/impedimentToProgress/A2.git,2016-03-21 13:57:58+00:00,,5,impedimentToProgress/A2,54393253,Verilog,A2,21103,13,2024-03-09 18:34:07+00:00,[],None
49,https://github.com/rbarzic/ml-ahb-gen.git,2016-02-20 11:23:38+00:00,A Verilog AMBA AHB Multilayer interconnect generator,1,rbarzic/ml-ahb-gen,52149908,Verilog,ml-ahb-gen,55,12,2023-04-14 02:23:34+00:00,[],https://api.github.com/licenses/gpl-3.0
50,https://github.com/bharathk005/Verilog_projects.git,2016-03-04 15:27:25+00:00,HDMI + GPU-pipeline + FFT,2,bharathk005/Verilog_projects,53144821,Verilog,Verilog_projects,301,12,2023-10-24 05:46:22+00:00,[],None
51,https://github.com/nickdavidhaynes/programmable-delay-line.git,2016-03-08 15:15:20+00:00,,4,nickdavidhaynes/programmable-delay-line,53422053,Verilog,programmable-delay-line,6,12,2024-03-09 13:59:53+00:00,[],None
52,https://github.com/xeniacjen/atpg.git,2016-03-20 05:28:59+00:00,An automatic test pattern generation (ATPG) and fault simulation system.,9,xeniacjen/atpg,54302224,Verilog,atpg,89564,10,2024-02-06 05:17:06+00:00,[],None
53,https://github.com/rbarzic/arty-cm0-designstart.git,2015-12-14 06:24:56+00:00,A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board,7,rbarzic/arty-cm0-designstart,47956074,Verilog,arty-cm0-designstart,1021,10,2023-12-13 06:33:54+00:00,[],https://api.github.com/licenses/gpl-2.0
54,https://github.com/jhallen/i2cmon.git,2016-01-29 20:02:59+00:00,FPGA-based I2C to RS-232 serial converter / bus monitor,3,jhallen/i2cmon,50687978,Verilog,i2cmon,244,10,2024-03-25 13:52:24+00:00,[],None
55,https://github.com/sangwoojun/bluedbm.git,2016-02-08 20:36:09+00:00,BlueDBM hw/sw implementation using the bluespecpcie PCIe library,8,sangwoojun/bluedbm,51325306,Verilog,bluedbm,6300,10,2024-01-12 18:07:14+00:00,[],None
56,https://github.com/ncos/Xilinx-Verilog.git,2016-02-28 09:39:25+00:00,Zedboard projects,4,ncos/Xilinx-Verilog,52714256,Verilog,Xilinx-Verilog,122,10,2023-12-07 11:16:07+00:00,[],https://api.github.com/licenses/mit
57,https://github.com/kiran2s/FPGA-Synthesizer.git,2016-03-09 23:30:51+00:00,,1,kiran2s/FPGA-Synthesizer,53539691,Verilog,FPGA-Synthesizer,17,9,2024-03-03 02:26:17+00:00,[],https://api.github.com/licenses/mit
58,https://github.com/lipro/tv80.git,2016-01-09 16:14:45+00:00,"The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)",5,lipro/tv80,49331210,Verilog,tv80,220,9,2020-12-18 03:25:29+00:00,[],None
59,https://github.com/NJU-CS-SYS/ArchLab2015.git,2015-12-09 05:51:11+00:00,2015秋季学期组成原理实验 & 2013级系统方向综合实验 - NPC,5,NJU-CS-SYS/ArchLab2015,47671543,Verilog,ArchLab2015,1880,9,2023-12-16 11:39:04+00:00,[],None
60,https://github.com/Corey-Maler/simple_SoC.git,2016-02-23 13:14:47+00:00,"Small and simple, primitive SoC with GPU, CPU, RAM, GPIO",6,Corey-Maler/simple_SoC,52359991,Verilog,simple_SoC,973,9,2024-04-02 03:46:45+00:00,[],https://api.github.com/licenses/mit
61,https://github.com/jcoc611/IE12.git,2016-03-25 20:19:06+00:00,A (very) minimal web browser for FPGAs implemented in Verilog,2,jcoc611/IE12,54745333,Verilog,IE12,3733,8,2023-12-16 17:03:20+00:00,[],https://api.github.com/licenses/mit
62,https://github.com/ChengluJin/8bit_datapath_AES.git,2016-04-08 03:29:18+00:00,This is a 8-bit datapath hardware implementation of AES.,3,ChengluJin/8bit_datapath_AES,55747288,Verilog,8bit_datapath_AES,1168,8,2022-11-29 11:42:40+00:00,[],https://api.github.com/licenses/mit
63,https://github.com/drom/LEB128.git,2016-03-26 19:22:26+00:00,Little Endian Base 128 converters,3,drom/LEB128,54795553,Verilog,LEB128,25,8,2022-08-30 20:12:58+00:00,[],https://api.github.com/licenses/mit
64,https://github.com/manucorporat/manu-pu-v1.git,2016-04-22 17:09:51+00:00,"Single Cycle Harvard CPU, verilog + assembler",1,manucorporat/manu-pu-v1,56872296,Verilog,manu-pu-v1,137,8,2023-07-10 15:23:33+00:00,[],None
65,https://github.com/buaabyl/FPU754.git,2016-02-17 11:49:18+00:00,FPGA based IEEE754 FPU,5,buaabyl/FPU754,51918867,Verilog,FPU754,82,8,2023-11-21 10:33:54+00:00,[],https://api.github.com/licenses/mit
66,https://github.com/Anding/DDR2_memory_interface.git,2016-03-24 23:05:55+00:00,A DDR2 memory interface for the Digilent Nexys4 board that does not rely on the Xilinx MIG,1,Anding/DDR2_memory_interface,54679936,Verilog,DDR2_memory_interface,17772,8,2023-05-27 09:11:18+00:00,[],https://api.github.com/licenses/gpl-2.0
67,https://github.com/emdarcher/7400_logic_HDL.git,2016-03-31 07:09:05+00:00,HDL implementation of 7400 series logic ICs,1,emdarcher/7400_logic_HDL,55128366,Verilog,7400_logic_HDL,14,8,2023-06-19 01:59:21+00:00,[],
68,https://github.com/ppashakhanloo/verilog-array-multiplier.git,2016-01-05 11:18:17+00:00,Implementation of general array multiplication,5,ppashakhanloo/verilog-array-multiplier,49061366,Verilog,verilog-array-multiplier,1,7,2024-04-11 15:55:17+00:00,[],None
69,https://github.com/jouyang3/FMCW.git,2016-02-21 07:37:55+00:00,Miniature 8GHz FMCW Radar,9,jouyang3/FMCW,52196097,Verilog,FMCW,44566,7,2024-04-08 14:31:26+00:00,[],https://api.github.com/licenses/gpl-3.0
70,https://github.com/cjccode/AES-algorithms.git,2016-01-26 00:16:21+00:00,Verilog Implement,3,cjccode/AES-algorithms,50390618,Verilog,AES-algorithms,63,7,2022-08-13 08:30:49+00:00,[],None
71,https://github.com/zhaotliang/sja1000.git,2016-02-28 15:01:53+00:00,,3,zhaotliang/sja1000,52726706,Verilog,sja1000,23,7,2023-12-27 00:22:15+00:00,[],None
72,https://github.com/Saanlima/Pipistrello.git,2015-12-18 00:49:13+00:00,Pipistrello FPGA board by Saanlima Electronics,2,Saanlima/Pipistrello,48206050,Verilog,Pipistrello,16233,7,2022-04-28 00:24:27+00:00,[],None
73,https://github.com/AmeerAbdelhadi/Timing-Driven-Variation-Aware-Clock-Mesh-Synthesis.git,2016-02-25 07:14:41+00:00,Timing-Driven Variation-Aware Clock Mesh Synthesis Environment; programmed in Perl and TCL scripts,4,AmeerAbdelhadi/Timing-Driven-Variation-Aware-Clock-Mesh-Synthesis,52504739,Verilog,Timing-Driven-Variation-Aware-Clock-Mesh-Synthesis,2434,7,2024-03-02 15:03:08+00:00,[],
74,https://github.com/stffrdhrn/ac97.git,2016-04-09 22:18:42+00:00,opencores ac97 controller verilog core,1,stffrdhrn/ac97,55869419,Verilog,ac97,228,7,2022-01-29 23:50:49+00:00,[],None
75,https://github.com/m13253/riscade.git,2015-12-30 07:08:45+00:00,A RISC CPU instruction set for academy experiment,1,m13253/riscade,48787480,Verilog,riscade,273,6,2023-09-28 10:31:55+00:00,[],https://api.github.com/licenses/mit
76,https://github.com/tanbotao5/RS485.git,2016-01-26 02:08:29+00:00,CPLD模拟RS485通信，程序简单，方便快捷,0,tanbotao5/RS485,50395890,Verilog,RS485,6,6,2018-02-05 03:39:56+00:00,[],https://api.github.com/licenses/apache-2.0
77,https://github.com/raczben/AXI2SPI-bridge.git,2016-03-04 11:30:41+00:00,Homework for Rendszerarchitekturak with Feher Béla & Wacha Gabor :) ,4,raczben/AXI2SPI-bridge,53131029,Verilog,AXI2SPI-bridge,95,6,2024-02-12 14:54:43+00:00,[],https://api.github.com/licenses/gpl-3.0
78,https://github.com/texane/can_controller.git,2016-02-26 09:11:10+00:00, CAN controller,0,texane/can_controller,52592483,Verilog,can_controller,83,6,2024-02-22 01:01:32+00:00,[],None
79,https://github.com/martinferianc/FPGA-Project-EIE1.git,2016-03-01 14:05:23+00:00,Implementing interactive music controls on FPGAs done as a coursework for EIE1 First Year Project,0,martinferianc/FPGA-Project-EIE1,52881156,Verilog,FPGA-Project-EIE1,820573,6,2022-11-02 13:53:41+00:00,"['fpga', 'computer-vision', 'python', 'verilog', 'catapult-c', 'project']",https://api.github.com/licenses/mit
80,https://github.com/kaktyzzz/jpegencode.git,2016-02-01 15:02:22+00:00,Encoder JPEG on FPGA (verilog),1,kaktyzzz/jpegencode,50846854,Verilog,jpegencode,2653,6,2023-08-15 08:53:28+00:00,[],None
81,https://github.com/KestrelComputer/Kestrel2.git,2016-02-14 20:26:54+00:00,An archive of Kestrel-2 build artifacts.  Not currently maintained.,0,KestrelComputer/Kestrel2,51711917,Verilog,Kestrel2,3918,6,2022-08-19 10:49:52+00:00,[],https://api.github.com/licenses/mpl-2.0
82,https://github.com/souktha/RLE.git,2016-03-26 20:52:23+00:00,,1,souktha/RLE,54799047,Verilog,RLE,11,6,2023-11-05 22:18:55+00:00,[],https://api.github.com/licenses/gpl-2.0
83,https://github.com/stffrdhrn/wb_dma.git,2016-04-16 09:20:30+00:00,Wishbone dma/bridge controller in verily,3,stffrdhrn/wb_dma,56375493,Verilog,wb_dma,426,6,2022-04-24 16:12:28+00:00,[],None
84,https://github.com/lvshq/CPU-Verilog.git,2016-04-15 16:09:01+00:00,Single cycle CPU implementation using Verilog,2,lvshq/CPU-Verilog,56333096,Verilog,CPU-Verilog,594,6,2023-11-21 11:24:13+00:00,[],None
85,https://github.com/JackDavidson/OpenFPGACore-TritonCore.git,2016-02-12 03:16:20+00:00,"A very simple and minimal FPGA core. This is CHISEL code for an FPGA, fully capable of implementing custom circuits.",1,JackDavidson/OpenFPGACore-TritonCore,51564553,Verilog,OpenFPGACore-TritonCore,1291,6,2021-08-06 15:55:54+00:00,[],None
86,https://github.com/saiedhk/PresentCryptoEngine.git,2016-02-27 06:33:32+00:00,Present Crypto Engine in Verilog,5,saiedhk/PresentCryptoEngine,52653726,Verilog,PresentCryptoEngine,9,6,2023-07-26 15:31:30+00:00,[],https://api.github.com/licenses/mit
87,https://github.com/lisper/arcade-centipede.git,2016-01-02 17:29:06+00:00,FPGA centipede arcade game in verilog,3,lisper/arcade-centipede,48917823,Verilog,arcade-centipede,2100,6,2021-12-17 13:19:26+00:00,[],None
88,https://github.com/GLADICOS/UART.git,2016-01-17 19:41:19+00:00,This project provide the necessary to run a env test a simple uart verilog using SystemC and running it on icarus verilog,1,GLADICOS/UART,49832463,Verilog,UART,360,6,2023-04-20 15:45:26+00:00,"['systemc', 'systemc-model', 'uart-verilog', 'gtkwave', 'icarus-verilog', 'uart', 'dut']",https://api.github.com/licenses/gpl-3.0
89,https://github.com/russeree/Tri-Mode-MAC-to-AXI-Buffer.git,2015-12-16 07:45:20+00:00,AXI4 LITE buffer for the OpenCores Trimode Ethernet MAC. Includes SIM. ,0,russeree/Tri-Mode-MAC-to-AXI-Buffer,48095471,Verilog,Tri-Mode-MAC-to-AXI-Buffer,16368,5,2022-10-17 08:53:29+00:00,[],None
90,https://github.com/koallen/mips-like-processor.git,2016-04-09 14:30:49+00:00,"CZ3001 Advanced Computer Architecture, AY 2015-16 Semester 1",0,koallen/mips-like-processor,55848828,Verilog,mips-like-processor,3703,5,2020-06-01 13:22:45+00:00,"['verilog', 'processor-simulator']",None
91,https://github.com/cbatten/ece4750-tut-pure-verilog.git,2016-01-07 22:31:01+00:00,Pure-Verilog ECE 4750 tutorial from 2014,0,cbatten/ece4750-tut-pure-verilog,49234797,Verilog,ece4750-tut-pure-verilog,160,5,2023-02-11 10:32:51+00:00,[],
92,https://github.com/peterpengwei/Microbench_HARP.git,2016-01-30 00:12:36+00:00,A set of RTL designs that quantify the architectural parameters,3,peterpengwei/Microbench_HARP,50700015,Verilog,Microbench_HARP,53,5,2023-04-25 17:25:43+00:00,[],https://api.github.com/licenses/apache-2.0
93,https://github.com/iliasam/keyence_LK_G407_reverce.git,2016-04-02 16:50:00+00:00,,3,iliasam/keyence_LK_G407_reverce,55305558,Verilog,keyence_LK_G407_reverce,771,5,2023-01-09 23:22:50+00:00,"['fpga', 'xilinx', 'laser', 'rangefinder', 'reverse-engineering']",None
94,https://github.com/ysharma1126/8-bit-processor.git,2016-04-18 06:04:50+00:00,8-bit processor implemented in Verilog with assembler/linker coded in C++,0,ysharma1126/8-bit-processor,56481318,Verilog,8-bit-processor,8900,5,2023-02-03 06:11:54+00:00,[],None
95,https://github.com/ForbesNDU/DES_asic.git,2016-01-31 02:10:40+00:00,Implementation of  a hardware DES module in Verilog,1,ForbesNDU/DES_asic,50754739,Verilog,DES_asic,8,5,2021-08-13 13:45:29+00:00,[],None
96,https://github.com/yuwen41200/fpga-computing.git,2015-12-19 08:53:54+00:00,FPGA Parallel Heterogeneous Computing,1,yuwen41200/fpga-computing,48275255,Verilog,fpga-computing,8923,5,2022-03-23 06:47:13+00:00,[],None
97,https://github.com/ashish-17/x86_decoder.git,2016-03-18 23:22:41+00:00,x86 instruction decoder using verilog,1,ashish-17/x86_decoder,54237083,Verilog,x86_decoder,251,5,2024-01-13 20:45:54+00:00,[],https://api.github.com/licenses/gpl-3.0
98,https://github.com/birdeclipse/RISCV.git,2016-03-12 00:50:10+00:00,RISCV Processor,0,birdeclipse/RISCV,53705835,Verilog,RISCV,552,5,2024-02-28 20:15:53+00:00,[],None
99,https://github.com/swift-fox/risc-v.git,2016-03-02 09:21:29+00:00,An easy implementation of RISC-V in Verilog.,1,swift-fox/risc-v,52950139,Verilog,risc-v,8,5,2023-10-04 18:04:47+00:00,['risc-v'],None
100,https://github.com/ppashakhanloo/verilog-DES.git,2016-01-05 11:11:54+00:00,Implementation of DES algorithm,3,ppashakhanloo/verilog-DES,49061071,Verilog,verilog-DES,6,5,2024-02-02 21:19:00+00:00,[],None
101,https://github.com/risc-v-processor/multi_cycle.git,2016-03-27 14:35:25+00:00,A Multi Cycle implementation of the RISC-V ISA,0,risc-v-processor/multi_cycle,54832538,Verilog,multi_cycle,51,5,2022-06-28 02:49:46+00:00,[],None
102,https://github.com/TimingKeepers/fmc-adc.git,2016-04-14 11:27:50+00:00,FMC ADC Gateware.,2,TimingKeepers/fmc-adc,56231851,Verilog,fmc-adc,9470,4,2022-08-21 18:11:03+00:00,[],None
103,https://github.com/open-ephys/next-gen-system.git,2016-02-25 02:22:18+00:00,work in progress repository for next generation acquisition and closed-loop feedback system,4,open-ephys/next-gen-system,52490242,Verilog,next-gen-system,48029,4,2020-06-01 17:27:48+00:00,[],None
104,https://github.com/thebenheckshow/225-tbhs-Giant-Game-Boy.git,2016-02-19 17:58:35+00:00,The team uses an FPGA to take an original Game Boy and make a giant playable version.,2,thebenheckshow/225-tbhs-Giant-Game-Boy,52106109,Verilog,225-tbhs-Giant-Game-Boy,34752,4,2023-09-17 09:25:02+00:00,[],None
105,https://github.com/andars/lc3.git,2016-04-21 05:26:21+00:00,implementation of LC3 isa for digilent nexys 2 with vga character generator,0,andars/lc3,56744955,Verilog,lc3,3533,4,2018-07-03 02:11:11+00:00,[],None
106,https://github.com/PJBoy/thumb-simulator.git,2016-01-13 11:46:46+00:00,Simulates a subset of the ARM's Thumb ISA with the hardware description language Verilog,1,PJBoy/thumb-simulator,49570434,Verilog,thumb-simulator,115,4,2020-10-09 13:43:45+00:00,[],None
107,https://github.com/linuxbest/Cosmos_OpenSSD.git,2015-12-28 05:53:09+00:00,,3,linuxbest/Cosmos_OpenSSD,48676386,Verilog,Cosmos_OpenSSD,493,4,2023-07-09 19:48:39+00:00,[],None
108,https://github.com/miya4649/sc1_cpu.git,2015-12-27 09:14:19+00:00,Simple and fast CPU,0,miya4649/sc1_cpu,48639443,Verilog,sc1_cpu,183,4,2023-01-17 16:29:16+00:00,"['cpu', 'fpga', 'processor', 'verilog']",None
109,https://github.com/clarkok/SystemOnChip.git,2016-01-11 02:13:18+00:00,Awesome project,0,clarkok/SystemOnChip,49396205,Verilog,SystemOnChip,170,4,2023-03-05 03:51:47+00:00,[],None
110,https://github.com/Obijuan/Nandland-Go-Board-tutorial.git,2016-04-17 07:59:35+00:00,"Verilog tutorial with the Nandland go-board, using only opensource tools",0,Obijuan/Nandland-Go-Board-tutorial,56425532,Verilog,Nandland-Go-Board-tutorial,16,4,2023-12-05 11:23:55+00:00,[],https://api.github.com/licenses/gpl-3.0
111,https://github.com/frisnit/fpga-noise.git,2016-02-10 15:30:52+00:00,FPGA implementation of a LFSR noise generator with VGA output,0,frisnit/fpga-noise,51449864,Verilog,fpga-noise,1295,4,2024-04-11 15:03:40+00:00,[],https://api.github.com/licenses/mit
112,https://github.com/karljans/SoC_Design.git,2016-02-02 17:09:36+00:00,Github repository for SoC Design course project at Tallinn University of Technology,1,karljans/SoC_Design,50937148,Verilog,SoC_Design,38,4,2023-10-24 04:14:08+00:00,[],None
113,https://github.com/ekadatskii/interconnection_lvds.git,2016-02-17 08:14:23+00:00,Interconnection between parallella and pars board with lvds,1,ekadatskii/interconnection_lvds,51906110,Verilog,interconnection_lvds,132,4,2023-10-20 08:35:52+00:00,[],None
114,https://github.com/PSOCER/de2i150_edgedet.git,2016-04-21 19:18:48+00:00,,1,PSOCER/de2i150_edgedet,56799723,Verilog,de2i150_edgedet,10698,4,2018-05-03 08:52:53+00:00,[],None
115,https://github.com/summoningdark/StereoLepton.git,2016-04-21 17:00:55+00:00,source code for the SeteroLepton/ThermalReality board,1,summoningdark/StereoLepton,56791459,Verilog,StereoLepton,625,4,2021-02-02 01:19:12+00:00,[],None
116,https://github.com/emulasion/fpga_scope.git,2016-02-13 10:04:23+00:00,FPGA-based digital oscilloscope. This design specifically targets the Spartan 3AN starter kit.,3,emulasion/fpga_scope,51640762,Verilog,fpga_scope,233,4,2021-12-21 21:30:35+00:00,[],None
117,https://github.com/ddelafue/SimpleGPU.git,2016-04-19 01:46:12+00:00,Custom IP for a simple GPU simulated on the DE2i-150.,3,ddelafue/SimpleGPU,56555629,Verilog,SimpleGPU,131239,3,2022-03-05 02:07:59+00:00,[],https://api.github.com/licenses/mit
118,https://github.com/russm/sha1-verilog.git,2016-03-01 00:55:46+00:00,,0,russm/sha1-verilog,52836497,Verilog,sha1-verilog,9,3,2021-05-04 14:11:51+00:00,[],https://api.github.com/licenses/unlicense
119,https://github.com/firemark/katp91.git,2016-01-30 17:59:48+00:00,simple computer written in Verilog to FPGA,0,firemark/katp91,50737157,Verilog,katp91,148,3,2018-12-26 14:33:11+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/kallisti5/nesoi.git,2016-03-18 21:34:47+00:00,A MIT licensed modular GPU in Verilog,1,kallisti5/nesoi,54232788,Verilog,nesoi,914,3,2021-12-09 00:16:50+00:00,[],None
121,https://github.com/RGD2/icestorm_example.git,2015-12-10 01:47:25+00:00,A very brief example / starter project for cliffordwolf/icestorm Open source FPGA tools. Works for both the iCEStick and the iCE40-HX8K Breakout Board,0,RGD2/icestorm_example,47730701,Verilog,icestorm_example,676,3,2023-10-14 02:21:21+00:00,[],None
122,https://github.com/issacdxf/openrisc.git,2016-03-08 09:38:05+00:00,Automatically exported from code.google.com/p/openrisc,0,issacdxf/openrisc,53400353,Verilog,openrisc,2146,3,2020-10-21 02:14:30+00:00,[],None
123,https://github.com/tilk/sextium-iii-verilog.git,2016-04-19 18:15:04+00:00,Sextium® III processor implemented in Verilog,0,tilk/sextium-iii-verilog,56620520,Verilog,sextium-iii-verilog,231,3,2022-06-02 18:59:58+00:00,"['verilog', 'processor-architecture', 'fpga', 'altera', 'teaching']",None
124,https://github.com/lisper/arcade-foodfight.git,2016-01-02 17:29:46+00:00,FPGA foodfight arcade game in verilog,3,lisper/arcade-foodfight,48917845,Verilog,arcade-foodfight,13742,3,2020-01-20 16:02:56+00:00,[],None
125,https://github.com/NJU-CS-SYS/DDR2_demo_on_Nexys4DDR.git,2016-03-24 04:02:02+00:00,,0,NJU-CS-SYS/DDR2_demo_on_Nexys4DDR,54613514,Verilog,DDR2_demo_on_Nexys4DDR,2225,3,2022-03-13 18:58:11+00:00,[],None
126,https://github.com/projectscara2014/handwriting_recognition.git,2016-03-26 10:36:09+00:00,,0,projectscara2014/handwriting_recognition,54774322,Verilog,handwriting_recognition,139098,3,2020-08-14 02:48:40+00:00,[],None
127,https://github.com/allen9408/Trojan.git,2016-02-06 15:45:39+00:00,AES hardware trojan detection,2,allen9408/Trojan,51208425,Verilog,Trojan,4451,3,2023-10-22 23:46:23+00:00,[],None
128,https://github.com/freeelectron-ro/zynq-4bit-div-operation.git,2016-02-01 18:46:37+00:00,Division operation sketch for Zybo board,2,freeelectron-ro/zynq-4bit-div-operation,50862069,Verilog,zynq-4bit-div-operation,57,3,2023-10-12 21:58:28+00:00,[],https://api.github.com/licenses/gpl-3.0
129,https://github.com/NJU-CS-SYS/vga_text_mode.git,2016-01-15 16:25:01+00:00,VGA controller to display ascii text,0,NJU-CS-SYS/vga_text_mode,49730577,Verilog,vga_text_mode,23,3,2022-03-29 01:42:51+00:00,[],None
130,https://github.com/itpcc/FPGA-IA-Journy-game.git,2016-04-07 09:43:01+00:00,Verilog code for very simple gun(music note)-shooting game by button and VGA screen.,1,itpcc/FPGA-IA-Journy-game,55682838,Verilog,FPGA-IA-Journy-game,4137,3,2023-11-29 14:17:13+00:00,[],https://api.github.com/licenses/mit
131,https://github.com/androm3da444/ethernet-security-code.git,2016-03-13 01:15:52+00:00,,0,androm3da444/ethernet-security-code,53761541,Verilog,ethernet-security-code,8,3,2018-12-19 08:06:59+00:00,[],None
132,https://github.com/OSURoboticsClub/Rover_2015_2016.git,2016-01-12 02:06:31+00:00,Repository for the 2016 OSU Mars Rover Team for the Sample Return Robot Challenge,2,OSURoboticsClub/Rover_2015_2016,49468044,Verilog,Rover_2015_2016,87653,3,2019-02-04 23:21:21+00:00,[],None
133,https://github.com/esonghori/CordicAlgorithm.git,2016-01-19 23:11:53+00:00,Implementation of CORDIC Algorithm Using Verilog,1,esonghori/CordicAlgorithm,49989726,Verilog,CordicAlgorithm,17,3,2021-05-13 21:25:58+00:00,[],https://api.github.com/licenses/gpl-3.0
134,https://github.com/conorpp/learn-synopsys.git,2016-03-17 18:26:28+00:00,A hello world project to learn synopsys and make a multiplier circuit,1,conorpp/learn-synopsys,54141874,Verilog,learn-synopsys,584,3,2022-03-18 06:23:05+00:00,[],None
135,https://github.com/arthurbeggs/LabsOAC.git,2016-03-16 12:46:52+00:00,Our development of Computer Organization and Architecture laboratories.,0,arthurbeggs/LabsOAC,54031175,Verilog,LabsOAC,43416,3,2023-01-28 11:24:34+00:00,[],
136,https://github.com/mdrush/LC3.git,2015-12-08 04:18:27+00:00,,1,mdrush/LC3,47598185,Verilog,LC3,44,3,2021-10-10 06:07:15+00:00,[],None
137,https://github.com/kosuke86/Aho-Corasick.git,2016-03-03 04:29:51+00:00,,1,kosuke86/Aho-Corasick,53020488,Verilog,Aho-Corasick,45,3,2021-09-22 09:36:50+00:00,[],None
138,https://github.com/dmendelsohn/6.111.git,2015-12-12 18:53:14+00:00,Verilog code for labs and final project for 6.111 (Digital Systems Lab),1,dmendelsohn/6.111,47890438,Verilog,6.111,1031,3,2023-11-26 13:30:35+00:00,[],None
139,https://github.com/KestrelComputer/gpia3.git,2016-01-10 21:51:56+00:00,Third-Generation General Purpose I/O and Interrupt Adapter,2,KestrelComputer/gpia3,49387115,Verilog,gpia3,29,3,2021-12-23 14:01:01+00:00,[],https://api.github.com/licenses/mpl-2.0
140,https://github.com/wallento/uart16550.git,2016-01-01 12:35:58+00:00,Fork from OpenCores UART 16550,0,wallento/uart16550,48877692,Verilog,uart16550,1237,2,2022-05-05 06:28:36+00:00,[],None
141,https://github.com/jfzazo/pcapFromVerilog.git,2015-12-21 10:12:10+00:00,Small module that lets you read packets from a PCAP file to an AXI like interface. For use in testbenches,2,jfzazo/pcapFromVerilog,48365105,Verilog,pcapFromVerilog,25,2,2021-06-29 04:04:52+00:00,[],https://api.github.com/licenses/gpl-2.0
142,https://github.com/owlaaz/FlappyFPGA.git,2016-04-19 19:20:02+00:00,Implementation of the game Flappy Bird in Verilog on a Nexys-3 Spartan 6 FPGA,1,owlaaz/FlappyFPGA,56625104,Verilog,FlappyFPGA,2603,2,2023-02-23 10:17:04+00:00,[],None
143,https://github.com/admk/nabp.git,2016-03-19 14:35:34+00:00,(MEng final year project 2012) Accelerated image reconstruction of computerised tomography using FPGAs.,0,admk/nabp,54270387,Verilog,nabp,1541,2,2022-04-22 03:43:28+00:00,[],None
144,https://github.com/esonghori/circuit_synthesis.git,2016-04-20 20:49:11+00:00,TinyGarble Circuit Synthesis,0,esonghori/circuit_synthesis,56719953,Verilog,circuit_synthesis,233,2,2022-06-16 21:28:01+00:00,[],None
145,https://github.com/bryanlimy/flappybird-verilog.git,2016-02-28 05:47:24+00:00,Flappy-Bird-liked game in Verilog,1,bryanlimy/flappybird-verilog,52706914,Verilog,flappybird-verilog,5301,2,2022-05-17 16:53:20+00:00,"['verilog', 'flappy-bird', 'flappy-bird-game']",https://api.github.com/licenses/mit
146,https://github.com/wachag/connect_mailbox.git,2016-04-19 12:50:50+00:00,CONNECT NOC interface for manycore MicroBlaze/Zynq designs,0,wachag/connect_mailbox,56596262,Verilog,connect_mailbox,22,2,2016-05-31 08:42:25+00:00,[],None
147,https://github.com/vishalsg/Double-precision-Floating-point-adder.git,2016-04-08 05:45:30+00:00,"Input: 64 bit two input, Output: Floating point output ",1,vishalsg/Double-precision-Floating-point-adder,55753449,Verilog,Double-precision-Floating-point-adder,2,2,2022-05-30 02:55:15+00:00,[],None
148,https://github.com/jakeoney/Computer-Architecture.git,2016-02-13 23:02:16+00:00,CS 552,0,jakeoney/Computer-Architecture,51669925,Verilog,Computer-Architecture,18307,2,2022-02-27 19:04:17+00:00,[],None
149,https://github.com/mohitgogri/Serial-Filter.git,2015-12-21 20:10:51+00:00,Verilog code for Implementing a Serial Filter ASIC that works at 300 MHZ,0,mohitgogri/Serial-Filter,48391808,Verilog,Serial-Filter,54,2,2022-06-06 06:41:19+00:00,[],None
150,https://github.com/fyyaz/StreetFighterOnFPGA.git,2015-12-07 21:07:31+00:00,"this is my ECE241 final project, where I made a stripped down version of the game Street Fighter II which runs on an Altera DE1-SoC FPGA board",0,fyyaz/StreetFighterOnFPGA,47579257,Verilog,StreetFighterOnFPGA,52,2,2018-06-17 14:44:03+00:00,[],None
151,https://github.com/yitongding/ESE-566-Parking-Spot-Finder-Soc-Design.git,2015-12-10 08:10:35+00:00,,2,yitongding/ESE-566-Parking-Spot-Finder-Soc-Design,47747319,Verilog,ESE-566-Parking-Spot-Finder-Soc-Design,15423,2,2021-10-24 08:47:21+00:00,[],None
152,https://github.com/rafalmiel/fpga.git,2016-04-06 18:05:41+00:00,Handful of simple Verilog/VHDL projects,0,rafalmiel/fpga,55629143,Verilog,fpga,88,2,2021-05-11 22:50:49+00:00,[],https://api.github.com/licenses/gpl-2.0
153,https://github.com/borabarduk/KeyExchangeFPGA.git,2016-03-18 07:11:39+00:00,"Diffie Hellman Key exchanger featuring keyboard access, implemented to FPGA",0,borabarduk/KeyExchangeFPGA,54181481,Verilog,KeyExchangeFPGA,8,2,2022-01-20 04:59:16+00:00,[],None
154,https://github.com/JabirTech/J4.git,2016-03-26 07:33:52+00:00,4 bit RICS proccessor,0,JabirTech/J4,54768337,Verilog,J4,357,2,2023-01-27 20:26:54+00:00,[],None
155,https://github.com/Abhiseshan/Lego-Lathe-ECE243.git,2016-03-15 21:46:11+00:00,A lathe made with lego mindstorms and powered by altera DE1 SOC. Written in assembly for NIOS II Architecture. ,1,Abhiseshan/Lego-Lathe-ECE243,53980698,Verilog,Lego-Lathe-ECE243,15984,2,2021-05-13 22:56:15+00:00,[],None
156,https://github.com/Yhgenomics/RiffaSDK.git,2016-03-23 09:48:53+00:00,,0,Yhgenomics/RiffaSDK,54548469,Verilog,RiffaSDK,98690,2,2023-08-26 10:20:51+00:00,[],https://api.github.com/licenses/apache-2.0
157,https://github.com/thomasrussellmurphy/CVGX_GPIO_HSMC_LVDS.git,2016-02-01 05:46:48+00:00,,0,thomasrussellmurphy/CVGX_GPIO_HSMC_LVDS,50817277,Verilog,CVGX_GPIO_HSMC_LVDS,53,2,2023-10-20 08:41:06+00:00,[],None
158,https://github.com/AloriumTechnology/XLR8Servo.git,2016-01-26 21:05:10+00:00,Accelerated Servo Library for Arduino,0,AloriumTechnology/XLR8Servo,50459140,Verilog,XLR8Servo,59,2,2023-11-17 12:21:35+00:00,[],https://api.github.com/licenses/mit
159,https://github.com/hku-casr/riscv-overlay.git,2016-01-15 16:05:20+00:00,,3,hku-casr/riscv-overlay,49729447,Verilog,riscv-overlay,25,2,2021-01-28 01:28:42+00:00,[],
160,https://github.com/jessewalton/USF-Computer-System-Design.git,2016-01-25 16:23:55+00:00,Project files from the Computer System Design class at the University of South Florida which focused on design for the Atlys Spartan-6 FPGA developer board. Xilinx ISE WebPACK was used to implement system design using Verilog HDL and PicoBlaze microarchitecture.,0,jessewalton/USF-Computer-System-Design,50363796,Verilog,USF-Computer-System-Design,25848,2,2016-09-22 22:30:17+00:00,[],None
161,https://github.com/PSOCER/de2i150_warmup2.git,2016-04-22 14:34:39+00:00,,2,PSOCER/de2i150_warmup2,56861816,Verilog,de2i150_warmup2,8028,2,2018-03-30 03:48:23+00:00,[],None
162,https://github.com/alan4186/simple_frame_buffer.git,2016-04-16 19:54:04+00:00,A project to create a simple (and small) frame buffer implemented on an FPGA for ECE387 (embedded systems) at Miami University,1,alan4186/simple_frame_buffer,56402834,Verilog,simple_frame_buffer,35170,2,2019-03-31 10:25:55+00:00,[],https://api.github.com/licenses/mit
163,https://github.com/ForrestBlue/orpsocv2.git,2016-01-19 16:15:52+00:00,,1,ForrestBlue/orpsocv2,49965275,Verilog,orpsocv2,2103,2,2023-11-21 05:03:36+00:00,[],None
164,https://github.com/packet-transactions/atomsyn.git,2015-12-25 02:58:16+00:00,,1,packet-transactions/atomsyn,48564137,Verilog,atomsyn,43,2,2023-04-10 15:51:42+00:00,[],None
165,https://github.com/DarkNight91/Acceleration.git,2016-03-20 05:38:18+00:00,ACDA,1,DarkNight91/Acceleration,54302561,Verilog,Acceleration,12280,2,2022-11-06 02:24:47+00:00,[],None
166,https://github.com/hardik-manocha/T-DES.git,2016-04-05 09:55:09+00:00,Project consists of individual modules of encryption and decryption units. Standard T-DES algorithm is implemented. Presently working on to integrate DES with AES to develop stronger crypto algorithm and test the same against Side Channel Attacks and compare different algorithms.,1,hardik-manocha/T-DES,55496824,Verilog,T-DES,10,2,2021-10-08 16:42:15+00:00,[],None
167,https://github.com/hardik-manocha/Authenticated-Encryption-Decryption-Scheme.git,2016-04-05 09:43:53+00:00,"This design consists of paper implementation of TIAOXIN-346, a CAESAR entry developed by Ivica Nicolic. This project is carried for the Hardware Implementation which is not listed in the paper submitted in CAESAR. Algorithm consists of AES as a part of encryption and decryption and authenticity is added through Tag (sequence). Algorithm is available on CAESAR website.",0,hardik-manocha/Authenticated-Encryption-Decryption-Scheme,55496043,Verilog,Authenticated-Encryption-Decryption-Scheme,22,2,2021-10-08 16:44:12+00:00,[],None
168,https://github.com/adragon202/elmo-BDPU.git,2016-02-28 17:37:50+00:00,Big Data Processing Unit Code for FPGA to optimized Machine Learning,1,adragon202/elmo-BDPU,52734004,Verilog,elmo-BDPU,116,2,2023-07-31 02:53:19+00:00,[],None
169,https://github.com/zefanxu/Flappy_Bird_on_DE2_115.git,2015-12-07 04:44:46+00:00,Flappy Bird,0,zefanxu/Flappy_Bird_on_DE2_115,47529867,Verilog,Flappy_Bird_on_DE2_115,39873,2,2022-03-31 22:25:13+00:00,[],None
170,https://github.com/fr-anj/rotate-verilog.git,2016-01-28 03:15:50+00:00,rotate 24bpp image in verilog,0,fr-anj/rotate-verilog,50551222,Verilog,rotate-verilog,94,2,2024-03-30 22:53:36+00:00,[],None
171,https://github.com/esden/icestorm-playground.git,2015-12-27 18:59:09+00:00,Test/example projects for the IceStorm open source FPGA flow.,0,esden/icestorm-playground,48656659,Verilog,icestorm-playground,12,2,2022-03-17 23:03:27+00:00,[],None
172,https://github.com/sfahmy/es3b2.git,2016-02-12 11:27:07+00:00,Files for ES3B2 Labs,0,sfahmy/es3b2,51583428,Verilog,es3b2,7,2,2019-02-11 19:13:50+00:00,[],None
173,https://github.com/rbarzic/apb-bridge.git,2016-03-01 11:11:50+00:00,An APB bridge and mux generator based on the junctions/Poci chisel code,0,rbarzic/apb-bridge,52870961,Verilog,apb-bridge,17,2,2022-08-26 11:31:11+00:00,[],None
174,https://github.com/Maro1306/SDRAM_Controler.git,2016-03-25 08:03:05+00:00,,2,Maro1306/SDRAM_Controler,54704245,Verilog,SDRAM_Controler,187,2,2024-03-06 04:25:44+00:00,[],None
175,https://github.com/xuwenyihust/MapReduce_NoC.git,2015-12-10 04:07:21+00:00,A MapReduce framework written in verilog HDL and implemented on a NoC architecture.,0,xuwenyihust/MapReduce_NoC,47737018,Verilog,MapReduce_NoC,21,2,2019-08-02 07:48:54+00:00,[],https://api.github.com/licenses/mit
176,https://github.com/joaodias/SDH-telecommunications-network-E1-.git,2016-03-31 13:17:10+00:00,SDH telecommunications network (E1) in VHDL ,1,joaodias/SDH-telecommunications-network-E1-,55152004,Verilog,SDH-telecommunications-network-E1-,831,2,2021-09-30 12:25:52+00:00,[],None
177,https://github.com/PurdueAtomDev/de2i-150_RealTimeIP.git,2015-12-21 08:49:43+00:00,"The  project  operates  on  real-­‐time  video  and  performs  some  kind  of  image  processing.  Mainly,  it  bolds  the  edges,  and  changes  the  color  components  in  each  frame.  It  smoothens  each  frame  and  makes  it  brighter  and  blurred.  Overall,  it  modifies  the  image  to  make  it  look  like  a  painting  rather  than  a  normal  photograph.  An  interesting  challenge  involved  in  this  case  is  to  provide  processed  frames  on-­‐the-­‐fly  from  a  real-­‐time  video  feed.  The  output  is  displayed on the  monitor  through  VGA.",2,PurdueAtomDev/de2i-150_RealTimeIP,48360990,Verilog,de2i-150_RealTimeIP,83890,2,2023-08-07 13:23:10+00:00,[],None
178,https://github.com/mertaytore/cs223project.git,2016-03-07 12:30:16+00:00,Bilkent University - Digital Design CS223 - Term Project - Fall 2015,1,mertaytore/cs223project,53324023,Verilog,cs223project,11,2,2016-11-02 07:57:35+00:00,[],None
179,https://github.com/zhzdeng/Single-cycle-CPU.git,2016-04-13 17:02:10+00:00,,2,zhzdeng/Single-cycle-CPU,56170501,Verilog,Single-cycle-CPU,1524,2,2023-05-17 07:32:23+00:00,[],None
180,https://github.com/yuwen41200/co-lab.git,2016-03-07 12:39:04+00:00,,0,yuwen41200/co-lab,53324557,Verilog,co-lab,5544,2,2020-12-04 18:46:00+00:00,[],None
181,https://github.com/vipinkmenon/mapReducerIp.git,2016-03-24 18:32:35+00:00,,0,vipinkmenon/mapReducerIp,54665147,Verilog,mapReducerIp,24,2,2021-10-25 23:51:15+00:00,[],None
182,https://github.com/evrinoma/AM2302.git,2016-01-14 09:39:57+00:00,driver for AM2302,2,evrinoma/AM2302,49637691,Verilog,AM2302,379,2,2019-11-11 06:08:01+00:00,[],None
183,https://github.com/mcmilnick/MIPS_FPGA.git,2016-01-28 00:02:18+00:00,Goal - An open source MIPS processor running on an FPGA with a full instruction set. Included will also be a cross compiled version of a Linux distro to run on the FPGA,3,mcmilnick/MIPS_FPGA,50547019,Verilog,MIPS_FPGA,120646,2,2020-12-22 15:44:35+00:00,[],None
184,https://github.com/toosyou/computer_organization.git,2016-03-07 01:17:31+00:00,homeworks,0,toosyou/computer_organization,53285915,Verilog,computer_organization,11759,2,2017-06-18 12:17:55+00:00,[],None
185,https://github.com/perillamint/iCE40-playground.git,2016-02-27 13:46:35+00:00,,0,perillamint/iCE40-playground,52668822,Verilog,iCE40-playground,44,2,2019-04-11 10:00:51+00:00,[],https://api.github.com/licenses/mpl-2.0
186,https://github.com/linuxbest/acpt.git,2016-04-04 00:04:24+00:00,Accelerator Coherency Port Test,1,linuxbest/acpt,55375424,Verilog,acpt,137,2,2022-06-18 22:01:03+00:00,[],None
187,https://github.com/Geliozzz/wpa_fpga.git,2016-03-24 17:07:10+00:00,,2,Geliozzz/wpa_fpga,54659630,Verilog,wpa_fpga,13843,2,2022-04-11 20:52:50+00:00,[],None
188,https://github.com/Shikhargupta/Digital-Design-Logic-synthesis-.git,2016-01-10 11:28:57+00:00,Verilog HDL codes for various IP cores along with their testbenches and gate level layout (XILINX),1,Shikhargupta/Digital-Design-Logic-synthesis-,49364074,Verilog,Digital-Design-Logic-synthesis-,536,2,2019-06-12 10:57:00+00:00,[],None
189,https://github.com/wangchunjie1993/FPGA_sata_phy.git,2016-03-12 13:04:43+00:00,,1,wangchunjie1993/FPGA_sata_phy,53732024,Verilog,FPGA_sata_phy,3,2,2018-12-18 09:40:31+00:00,[],None
190,https://github.com/jskd/EyeSat-SpaceCamera.git,2016-04-05 21:32:28+00:00,,0,jskd/EyeSat-SpaceCamera,55554831,Verilog,EyeSat-SpaceCamera,244368,2,2021-09-22 08:57:36+00:00,[],None
191,https://github.com/rkrajnc/qsoc.git,2016-04-18 22:31:21+00:00,,2,rkrajnc/qsoc,56546750,Verilog,qsoc,171,2,2022-06-22 07:47:15+00:00,[],None
192,https://github.com/yodasyodeler/DayPlan.git,2016-03-29 04:57:45+00:00,"Project written in System Verilog and C to drive a Clock, Calendar, and Drawing application to a TFT touch screen.",1,yodasyodeler/DayPlan,54946998,Verilog,DayPlan,3991,2,2023-08-05 10:25:28+00:00,[],None
193,https://github.com/kavinr/Game-on-FPGA.git,2016-01-29 03:37:12+00:00,A simple rocket landing game implemented on the Picoblaze microprocessor.,1,kavinr/Game-on-FPGA,50635029,Verilog,Game-on-FPGA,163,2,2022-05-08 13:58:22+00:00,[],None
194,https://github.com/forconesi/mac_monitor_NetFPGA-10G.git,2016-01-26 12:30:33+00:00,,1,forconesi/mac_monitor_NetFPGA-10G,50427379,Verilog,mac_monitor_NetFPGA-10G,157,2,2023-07-11 15:11:22+00:00,[],None
195,https://github.com/Qbicz/zybo-lane-detection.git,2016-03-23 11:06:25+00:00,,2,Qbicz/zybo-lane-detection,54553334,Verilog,zybo-lane-detection,5538,2,2019-08-15 17:36:47+00:00,[],None
196,https://github.com/thebenheckshow/169-tbhs-FPGA-LCD-Driver-Hack.git,2016-03-01 15:43:13+00:00,"Ben finds an LCD that is the perfect size for a pinball display, but it only runs composite video and that just won’t do. Ben uses his oscilloscope to figure out how the LCD works so he can reverse engineer it using an FPGA.",0,thebenheckshow/169-tbhs-FPGA-LCD-Driver-Hack,52888638,Verilog,169-tbhs-FPGA-LCD-Driver-Hack,21908,2,2021-08-31 08:10:21+00:00,[],None
197,https://github.com/kanetkarster/RealTime-Error-Decoding-on-FPGA.git,2015-12-12 19:07:39+00:00,Signal Processing Hardware (ECSE 436) Final Project,0,kanetkarster/RealTime-Error-Decoding-on-FPGA,47890881,Verilog,RealTime-Error-Decoding-on-FPGA,907,2,2022-01-29 21:05:54+00:00,[],None
198,https://github.com/parikh-dharit/Conditional-Sum-Adder.git,2016-01-03 09:22:54+00:00,,1,parikh-dharit/Conditional-Sum-Adder,48940412,Verilog,Conditional-Sum-Adder,3,2,2024-02-12 22:21:47+00:00,"['verilog', 'vlsi-subsystem-design']",None
199,https://github.com/olofk/de0_nano_ipxact.git,2016-01-14 20:39:26+00:00,,0,olofk/de0_nano_ipxact,49673755,Verilog,de0_nano_ipxact,35,2,2022-01-30 00:12:13+00:00,[],None
200,https://github.com/ibm-capi/psl_dma.git,2016-04-12 06:36:11+00:00,A block DMA engine works with IBM PSL.,2,ibm-capi/psl_dma,56037629,Verilog,psl_dma,39,2,2020-05-14 14:05:37+00:00,[],None
201,https://github.com/pjsimha/vdlab.git,2016-03-19 14:05:17+00:00,MMSE detection ,0,pjsimha/vdlab,54268992,Verilog,vdlab,9,2,2023-12-13 09:06:06+00:00,[],None
202,https://github.com/thomasrussellmurphy/CVGX_1024_00_M1CDCE.git,2016-03-17 03:54:27+00:00, Quartus project for 1024-00 testing stage M1: CDCE,0,thomasrussellmurphy/CVGX_1024_00_M1CDCE,54087080,Verilog,CVGX_1024_00_M1CDCE,56,2,2021-02-09 17:55:07+00:00,[],None
203,https://github.com/Mgic1/hdq_interface.git,2016-04-08 07:37:33+00:00,TI's HDQ interface master program in verilog.,0,Mgic1/hdq_interface,55759863,Verilog,hdq_interface,3,2,2022-01-05 07:27:51+00:00,[],None
204,https://github.com/hieunx86/dcmmb.git,2016-01-14 08:04:11+00:00,Automatically exported from code.google.com/p/dcmmb,0,hieunx86/dcmmb,49632081,Verilog,dcmmb,13134,2,2022-07-25 13:36:19+00:00,[],None
205,https://github.com/sorgelig/Apogee_MIST.git,2016-02-18 09:58:54+00:00,Apogee BK-01 implementation for MiST board.,1,sorgelig/Apogee_MIST,51997848,Verilog,Apogee_MIST,1274,2,2021-10-15 11:13:53+00:00,[],https://api.github.com/licenses/bsd-2-clause
206,https://github.com/hrkalona/CCSopt.git,2016-01-03 08:20:06+00:00,"The Continuous Cell Size optimizer, for digital circuits. (C++)",0,hrkalona/CCSopt,48939035,Verilog,CCSopt,18115,2,2022-11-18 08:17:50+00:00,[],None
207,https://github.com/PSOCER/de2i150_RTimage.git,2016-04-21 19:19:19+00:00,,1,PSOCER/de2i150_RTimage,56799759,Verilog,de2i150_RTimage,83903,2,2018-03-30 03:48:33+00:00,[],None
208,https://github.com/Jafet95/proy_2_grupo_2_sem_1_2016.git,2016-03-16 03:14:26+00:00,"Control y programación RTC mediante una FSMD, incluye manejo de periférico monitor VGA",0,Jafet95/proy_2_grupo_2_sem_1_2016,53997154,Verilog,proy_2_grupo_2_sem_1_2016,90,2,2016-09-14 19:06:23+00:00,[],https://api.github.com/licenses/mit
209,https://github.com/ChiWeiHsiao/32-bit-ALU.git,2016-03-27 09:14:29+00:00,,1,ChiWeiHsiao/32-bit-ALU,54820935,Verilog,32-bit-ALU,5,2,2024-03-09 10:50:29+00:00,[],None
210,https://github.com/wallento/verilog-lib.git,2016-01-02 19:30:36+00:00,Fine selection of small Verilog modules under MIT license,0,wallento/verilog-lib,48921253,Verilog,verilog-lib,3,1,2022-05-05 06:28:19+00:00,[],None
211,https://github.com/andyj1/computer-architecture.git,2016-02-21 12:27:18+00:00,MIPS Assembly computer processor designs (2- & 8-bit),1,andyj1/computer-architecture,52205376,Verilog,computer-architecture,3675,1,2020-09-17 22:56:56+00:00,[],None
212,https://github.com/minngk/COJTkadai1.git,2016-04-23 00:58:44+00:00,,0,minngk/COJTkadai1,56893369,Verilog,COJTkadai1,6,1,2016-04-23 13:25:43+00:00,[],None
213,https://github.com/toxtli/Verilog-project.git,2016-03-18 02:51:43+00:00,,0,toxtli/Verilog-project,54168887,Verilog,Verilog-project,0,1,2017-05-04 19:54:18+00:00,[],None
214,https://github.com/Masahiro000Shimasaki/FPGA_BMP.git,2016-02-13 08:11:27+00:00,ModelSImでBMP画像を読み込み，BMP画像を出力するテストベンチの一例,0,Masahiro000Shimasaki/FPGA_BMP,51637845,Verilog,FPGA_BMP,2,1,2024-03-02 16:16:16+00:00,[],https://api.github.com/licenses/mit
215,https://github.com/chinnygan/DigiLab.git,2016-03-10 23:53:03+00:00,Digital Systems Lab (4th Year),0,chinnygan/DigiLab,53625890,Verilog,DigiLab,1599,1,2020-03-11 19:09:57+00:00,[],None
216,https://github.com/bdshaffer73/fpga-pong.git,2015-12-10 00:47:45+00:00,Automatically exported from code.google.com/p/fpga-pong,0,bdshaffer73/fpga-pong,47728432,Verilog,fpga-pong,41,1,2019-10-24 13:27:23+00:00,[],None
217,https://github.com/mikecat/brainfuck_verilog.git,2016-03-06 12:28:38+00:00,Brainf*ck interpreter written in Verilog,0,mikecat/brainfuck_verilog,53253728,Verilog,brainfuck_verilog,11,1,2016-03-06 13:09:42+00:00,[],https://api.github.com/licenses/mit
218,https://github.com/abi90/ARMSIM.git,2016-02-09 18:59:12+00:00,Verilog Simulation of an ARM architecture microprocessor ,0,abi90/ARMSIM,51390907,Verilog,ARMSIM,749,1,2016-11-16 22:37:39+00:00,[],None
219,https://github.com/aleonb21/XilinxFPGA_VoiceRecorder.git,2016-02-01 00:22:37+00:00,,0,aleonb21/XilinxFPGA_VoiceRecorder,50803016,Verilog,XilinxFPGA_VoiceRecorder,1667,1,2018-05-22 05:46:53+00:00,[],None
220,https://github.com/YorkHe/Pacman.git,2016-01-03 15:24:35+00:00,"Pacman, implemented by Verilog, on Nexys3",1,YorkHe/Pacman,48950462,Verilog,Pacman,92,1,2016-12-20 06:17:30+00:00,[],None
221,https://github.com/zliaky/MIPS32.git,2015-12-19 07:37:15+00:00,,0,zliaky/MIPS32,48273125,Verilog,MIPS32,71299,1,2019-04-30 08:28:01+00:00,[],None
222,https://github.com/cedar-renjun/az_processer.git,2016-03-30 12:27:12+00:00,,0,cedar-renjun/az_processer,55061007,Verilog,az_processer,68,1,2023-11-24 02:47:03+00:00,[],None
223,https://github.com/sarojbardewa/NNSimulator.git,2016-04-20 20:48:12+00:00,,0,sarojbardewa/NNSimulator,56719893,Verilog,NNSimulator,10083,1,2016-04-30 22:47:32+00:00,[],None
224,https://github.com/adzil/edc-project.git,2015-12-06 03:05:36+00:00,The Electronic Design Competition 2015 VLSI project,0,adzil/edc-project,47481691,Verilog,edc-project,21,1,2022-06-23 19:17:03+00:00,[],None
225,https://github.com/antonpaquin/EC311_TicTacToe_Neat.git,2015-12-13 21:42:06+00:00,,2,antonpaquin/EC311_TicTacToe_Neat,47937578,Verilog,EC311_TicTacToe_Neat,2325,1,2022-03-15 19:14:24+00:00,[],None
226,https://github.com/jdwilsn2/ECE445.git,2016-03-15 00:58:31+00:00,,0,jdwilsn2/ECE445,53903192,Verilog,ECE445,22695,1,2023-04-07 09:50:04+00:00,[],None
227,https://github.com/ojousima/FPGA-SMPS.git,2016-04-07 15:51:24+00:00,Attempt to create a SMPS with closed loop control using timing of waveforms,2,ojousima/FPGA-SMPS,55707742,Verilog,FPGA-SMPS,18,1,2022-01-12 04:44:20+00:00,[],https://api.github.com/licenses/gpl-3.0
228,https://github.com/lanwuwei/LC3-pipeline.git,2016-04-05 02:21:35+00:00,This project contains a pipelined CPU for LC3 instruction written in Verilog HDL. ,0,lanwuwei/LC3-pipeline,55460881,Verilog,LC3-pipeline,4598,1,2023-10-14 20:06:49+00:00,[],None
229,https://github.com/ableda/Multicycle_CPU.git,2016-04-23 00:10:52+00:00,Verilog modules include datapath and control,0,ableda/Multicycle_CPU,56891997,Verilog,Multicycle_CPU,1610,1,2021-08-06 01:50:00+00:00,[],None
230,https://github.com/spacemonkeydelivers/dht11.git,2016-04-11 08:04:15+00:00,,1,spacemonkeydelivers/dht11,55953297,Verilog,dht11,2,1,2019-05-09 14:58:19+00:00,[],None
231,https://github.com/pavlik2/ping-pong-verilog.git,2016-04-14 22:31:16+00:00,Automatically exported from code.google.com/p/ping-pong-verilog,0,pavlik2/ping-pong-verilog,56274024,Verilog,ping-pong-verilog,3,1,2018-04-17 14:36:08+00:00,[],None
232,https://github.com/stevenlim89/Fibonacci-Calculator.git,2016-02-16 10:16:07+00:00,"A verilog module that calculates the fibonacci sequence corresponding to whatever is passed in. If a 5 is passed in, then the output will be the 5th fibonacci number in the sequence.",0,stevenlim89/Fibonacci-Calculator,51826876,Verilog,Fibonacci-Calculator,4,1,2021-07-14 14:32:24+00:00,[],None
233,https://github.com/vkuruturi/Verilog.git,2015-12-28 11:01:30+00:00,Experimentation with Verilog,0,vkuruturi/Verilog,48688446,Verilog,Verilog,7,1,2019-03-11 16:48:48+00:00,[],None
234,https://github.com/ogvalt/melexis_intership_lab.git,2016-02-13 17:27:02+00:00,There are labs from Melexis laboratory,0,ogvalt/melexis_intership_lab,51656636,Verilog,melexis_intership_lab,412,1,2023-05-08 12:24:50+00:00,[],None
235,https://github.com/IceyP/SerDes.git,2016-02-02 09:39:02+00:00,,0,IceyP/SerDes,50909961,Verilog,SerDes,56478,1,2023-10-20 08:27:44+00:00,[],None
236,https://github.com/perjerz/MIPS32_VERILOG_SINGLE_DATA_PATH.git,2015-12-25 11:15:01+00:00,MIPS32 Verilog Single Data Path Simulation,0,perjerz/MIPS32_VERILOG_SINGLE_DATA_PATH,48578117,Verilog,MIPS32_VERILOG_SINGLE_DATA_PATH,6,1,2023-11-13 16:15:21+00:00,[],None
237,https://github.com/mohitgogri/BITS-Converter.git,2015-12-21 22:07:12+00:00,Verilog Implementation of an ASIC Serial In Parallel out 32 bit Converter,0,mohitgogri/BITS-Converter,48396669,Verilog,BITS-Converter,5,1,2022-05-16 22:19:39+00:00,[],None
238,https://github.com/ilovaca/ece342.git,2016-01-13 14:31:40+00:00,,0,ilovaca/ece342,49579022,Verilog,ece342,8,1,2019-02-08 01:14:02+00:00,[],None
239,https://github.com/GeeksSect/Wall-e.git,2016-01-26 21:03:47+00:00,The Microsemi SmartFusion2 projects for rover ,1,GeeksSect/Wall-e,50459067,Verilog,Wall-e,15287,1,2016-02-10 21:54:36+00:00,[],None
240,https://github.com/hardik-manocha/8_bit_microprocessor_vectored_interrupt.git,2016-04-05 08:16:15+00:00,"SoC consists of instruction memory, main memory and microprocessor unit. Instructions are fetched using PC and as per the instruction, main memory and register memory are accessed. 8 bit data bus is built. Working on developing programs to look for microprocessor operation.",0,hardik-manocha/8_bit_microprocessor_vectored_interrupt,55480436,Verilog,8_bit_microprocessor_vectored_interrupt,5,1,2017-10-23 02:50:31+00:00,[],None
241,https://github.com/mohsennazari/pipelined-mips-cpu.git,2016-02-05 18:20:41+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,mohsennazari/pipelined-mips-cpu,51165354,Verilog,pipelined-mips-cpu,26,1,2019-06-24 07:50:57+00:00,[],None
242,https://github.com/yaqwsx/MandelbrotFPGA.git,2015-12-28 14:18:16+00:00,Real time Mandelbrot set rendering to VGA output on Cyclone II device,1,yaqwsx/MandelbrotFPGA,48695884,Verilog,MandelbrotFPGA,20,1,2023-09-08 17:05:08+00:00,[],https://api.github.com/licenses/mit
243,https://github.com/mshr-h/verilog_building_block.git,2015-12-20 17:09:52+00:00,Verilog building blocks with high chance of re-use,0,mshr-h/verilog_building_block,48330045,Verilog,verilog_building_block,15,1,2019-01-29 22:17:32+00:00,['verilog-hdl'],https://api.github.com/licenses/mit
244,https://github.com/kosuke86/Verilog_NFA.git,2016-03-03 04:19:11+00:00,,0,kosuke86/Verilog_NFA,53020003,Verilog,Verilog_NFA,6,1,2021-01-04 05:38:43+00:00,[],None
245,https://github.com/nesh170/processor.git,2016-03-02 15:52:44+00:00,"This processor is a beast with multicore. JK it is not multicore, but we will be playing bug_on_a_wire",0,nesh170/processor,52975540,Verilog,processor,32961,1,2017-05-08 08:35:53+00:00,[],None
246,https://github.com/Rafaherrero/EC.git,2016-02-26 08:48:35+00:00,Prácticas de la asignatura de Estructura de Computadores,0,Rafaherrero/EC,52591175,Verilog,EC,434,1,2023-10-01 11:08:37+00:00,[],None
247,https://github.com/zzzzRuby/PipelineCPU.git,2016-03-14 05:08:04+00:00,,0,zzzzRuby/PipelineCPU,53828413,Verilog,PipelineCPU,336,1,2022-12-28 08:28:30+00:00,[],https://api.github.com/licenses/gpl-3.0
248,https://github.com/topig/Flash_Multi_Write_Test.git,2016-02-17 19:03:29+00:00,For Micron MT2932G08CBADA Read Retry Test,0,topig/Flash_Multi_Write_Test,51947415,Verilog,Flash_Multi_Write_Test,3,1,2021-04-23 01:19:11+00:00,[],None
249,https://github.com/Cirrith/ECE_552.git,2016-02-07 19:45:13+00:00,Sharing for ECE 552 Homework and Projects,2,Cirrith/ECE_552,51262826,Verilog,ECE_552,556539,1,2022-02-06 18:14:39+00:00,[],None
250,https://github.com/wallento/barista.git,2016-03-29 15:27:36+00:00,Barista platform information module for embedded systems,0,wallento/barista,54987350,Verilog,barista,0,1,2022-05-05 06:27:19+00:00,[],None
251,https://github.com/jsjain/VLSI-Architecture.git,2016-04-16 19:46:34+00:00,vlsi architecture codes written in verilog,1,jsjain/VLSI-Architecture,56402566,Verilog,VLSI-Architecture,17,1,2023-03-05 03:46:37+00:00,[],None
252,https://github.com/stevenlim89/RLE-Compression-Project.git,2016-02-16 10:24:11+00:00,Takes in a text file and outputs an RLE-Compression version of it.,0,stevenlim89/RLE-Compression-Project,51827392,Verilog,RLE-Compression-Project,11,1,2017-02-22 06:02:45+00:00,[],None
253,https://github.com/gatsbyz/processor-design-verilog.git,2016-03-09 20:03:42+00:00,college stuff,0,gatsbyz/processor-design-verilog,53527798,Verilog,processor-design-verilog,34939,1,2022-05-16 04:51:39+00:00,"['verilog', 'hardware', 'assembly']",None
254,https://github.com/CarlCKChan/Cycle-Accurate-MIPS-Processor.git,2016-03-14 09:30:15+00:00,A synthesizeable Verilog definition of a MIPs processor,0,CarlCKChan/Cycle-Accurate-MIPS-Processor,53843388,Verilog,Cycle-Accurate-MIPS-Processor,10507,1,2022-05-20 07:46:56+00:00,[],None
255,https://github.com/peterqt95/sha1.git,2016-03-26 06:48:14+00:00,"Implementation of the SHA-1 (Secure Hash Algorithm): Given a message in external memory, compute a 160-bit hash value. Implementation done in verilog. Reference: http://cwcserv.ucsd.edu/~billlin/classes/ECE111/final_project.php",2,peterqt95/sha1,54766859,Verilog,sha1,74,1,2022-05-31 11:30:33+00:00,[],None
256,https://github.com/abp250/VLSI.git,2015-12-23 07:01:39+00:00,Verilog code from Digital VLSI lab along with other verilog stuff.,1,abp250/VLSI,48474832,Verilog,VLSI,157533,1,2019-02-14 16:23:16+00:00,[],None
257,https://github.com/gjmunozl/Uart.git,2015-12-10 06:03:51+00:00,,0,gjmunozl/Uart,47741668,Verilog,Uart,36,1,2016-03-21 09:50:48+00:00,[],None
258,https://github.com/jlgutierrez/general-cores.git,2016-02-18 13:09:17+00:00,White Rabbit HSR gateware development for general-cores submodule. Forked from OHWR,0,jlgutierrez/general-cores,52007859,Verilog,general-cores,9994,1,2018-12-21 23:24:58+00:00,[],None
259,https://github.com/thomasrussellmurphy/CVGX_1024_01_M4.git,2016-04-16 14:37:56+00:00,"Integration of components, code, and knowledge to bring up the 1024-01",0,thomasrussellmurphy/CVGX_1024_01_M4,56388472,Verilog,CVGX_1024_01_M4,48,1,2021-02-09 17:54:40+00:00,[],None
260,https://github.com/dianarvp/FPGgram.git,2016-02-21 23:21:54+00:00,Hardware accelerator for style transfer on Convolutional Neural Network,0,dianarvp/FPGgram,52233582,Verilog,FPGgram,320720,1,2018-01-24 12:07:45+00:00,[],None
261,https://github.com/thomasrussellmurphy/eecs_301_reference_designs_2015_spring.git,2016-03-14 19:12:57+00:00,Reference designs for CWRU EECS 301 labs assigned Spring 2015,0,thomasrussellmurphy/eecs_301_reference_designs_2015_spring,53884440,Verilog,eecs_301_reference_designs_2015_spring,799,1,2021-02-09 17:53:51+00:00,[],
262,https://github.com/krutarthkikani/Data-Scrambler.git,2016-04-08 02:43:23+00:00,8b/32b Strong Data Scrambling.,1,krutarthkikani/Data-Scrambler,55744552,Verilog,Data-Scrambler,23,1,2018-11-14 00:46:11+00:00,[],None
263,https://github.com/jdgentsch/EE-469.git,2016-04-01 03:48:31+00:00,"Computer Architecture Spring 2016 with Peckol, UW EE",0,jdgentsch/EE-469,55202083,Verilog,EE-469,89180,1,2016-11-02 23:08:51+00:00,[],None
264,https://github.com/codyohl/DESnuts.git,2016-02-17 16:47:30+00:00,DESnuts - DES (Never Use This Scheme),0,codyohl/DESnuts,51938519,Verilog,DESnuts,155473,1,2016-03-06 09:03:16+00:00,[],None
265,https://github.com/RobotCasserole1736/FPGAVison.git,2016-03-17 12:30:56+00:00,An FPGA-based solution to running vision detection algorithms on FRC robots,0,RobotCasserole1736/FPGAVison,54116163,Verilog,FPGAVison,360,1,2020-09-20 22:10:21+00:00,[],None
266,https://github.com/tannercyr4/Stopwatch-in-Verilog.git,2016-02-14 07:04:02+00:00,Stopwatch designed for the Nexys 4,2,tannercyr4/Stopwatch-in-Verilog,51683862,Verilog,Stopwatch-in-Verilog,6,1,2022-09-30 21:37:13+00:00,[],None
267,https://github.com/mohitgogri/RMS-Search-Engine.git,2015-12-21 21:29:20+00:00,ASIC Design of Root Mean Square search engine of a 32 bit number in Verilog,1,mohitgogri/RMS-Search-Engine,48395097,Verilog,RMS-Search-Engine,6,1,2022-05-16 22:15:22+00:00,[],None
268,https://github.com/mustafalw/multicycleRISCProcessor.git,2015-12-23 06:01:34+00:00,Verilog HDL implementation of a RISC processor based on the Little Computer - 3 ISA,1,mustafalw/multicycleRISCProcessor,48472139,Verilog,multicycleRISCProcessor,98645,1,2021-04-27 02:47:05+00:00,[],None
269,https://github.com/cpulabs/mist32_mist32e_rs1.git,2015-12-26 07:20:45+00:00,,1,cpulabs/mist32_mist32e_rs1,48602886,Verilog,mist32_mist32e_rs1,14390,1,2021-05-13 23:32:55+00:00,[],https://api.github.com/licenses/bsd-2-clause
270,https://github.com/russeree/XILINX_RING_OSCILATOR.git,2015-12-14 10:59:38+00:00,Parameter Generated FPGA Ring Oscilator GNU,0,russeree/XILINX_RING_OSCILATOR,47969572,Verilog,XILINX_RING_OSCILATOR,43,1,2022-07-08 03:44:02+00:00,[],None
271,https://github.com/Shaza-Is/COProjectMIPS.git,2015-12-09 21:58:26+00:00,,0,Shaza-Is/COProjectMIPS,47721697,Verilog,COProjectMIPS,23265,1,2017-03-24 23:48:23+00:00,[],None
272,https://github.com/asrathor/Adders.git,2016-03-05 00:06:50+00:00,Includes implementation of ripple carry and carry look ahead adders,0,asrathor/Adders,53173532,Verilog,Adders,3,1,2016-03-05 00:33:02+00:00,[],None
273,https://github.com/peterqt95/fibo-calculator.git,2016-02-19 01:15:16+00:00,A fibonacci calculator implemented through verilog. Reference: http://cwcserv.ucsd.edu/~billlin/classes/ECE111/final_project.php,0,peterqt95/fibo-calculator,52051564,Verilog,fibo-calculator,59,1,2022-08-29 02:37:13+00:00,[],None
274,https://github.com/wuqiongzhi/RIFFA_Builder.git,2016-01-29 21:42:18+00:00,Fast system generating tool for the RIFFA,1,wuqiongzhi/RIFFA_Builder,50693363,Verilog,RIFFA_Builder,474,1,2016-10-09 19:14:15+00:00,[],https://api.github.com/licenses/apache-2.0
275,https://github.com/Daniel-Norman/FDPaint.git,2016-03-18 03:22:49+00:00,FPGA Paint Tool,0,Daniel-Norman/FDPaint,54170675,Verilog,FDPaint,322,1,2018-11-08 15:24:24+00:00,[],https://api.github.com/licenses/mit
276,https://github.com/Apo45ty/ArquiCourseCPUVerilog.git,2016-02-12 14:59:13+00:00,An ARMv7 core design using logic works and implemented using icarus verilog.,1,Apo45ty/ArquiCourseCPUVerilog,51595169,Verilog,ArquiCourseCPUVerilog,7670,1,2023-12-20 12:43:09+00:00,[],https://api.github.com/licenses/apache-2.0
277,https://github.com/ludisu13/IE-499.git,2016-03-17 03:49:55+00:00,SD Host,0,ludisu13/IE-499,54086862,Verilog,IE-499,4857,1,2024-03-31 04:56:50+00:00,[],None
278,https://github.com/jigangujs/Uart_zhixin.git,2016-04-13 04:07:35+00:00,这是至芯写的串口，验证有用,0,jigangujs/Uart_zhixin,56120028,Verilog,Uart_zhixin,692,1,2023-07-27 04:26:26+00:00,[],https://api.github.com/licenses/gpl-3.0
279,https://github.com/secworks/mkmif.git,2016-04-20 14:22:09+00:00,interface to external master key memory.,1,secworks/mkmif,56693391,Verilog,mkmif,115,1,2022-01-29 23:27:16+00:00,[],https://api.github.com/licenses/bsd-2-clause
280,https://github.com/saiedhk/AnubisCryptoEngine.git,2016-02-26 07:20:08+00:00,Anubis Crypto Engine in Verilog,0,saiedhk/AnubisCryptoEngine,52586287,Verilog,AnubisCryptoEngine,672,1,2018-10-24 02:38:54+00:00,[],https://api.github.com/licenses/mit
281,https://github.com/gabrianto/mips-in-haste.git,2016-03-02 14:07:01+00:00,Automatically exported from code.google.com/p/mips-in-haste,0,gabrianto/mips-in-haste,52967426,Verilog,mips-in-haste,97,1,2016-03-02 14:07:49+00:00,[],None
282,https://github.com/vipinkmenon/v7_dyract_debug.git,2016-02-23 15:09:09+00:00,,0,vipinkmenon/v7_dyract_debug,52367636,Verilog,v7_dyract_debug,2157,1,2018-12-21 23:32:52+00:00,[],None
283,https://github.com/sunswift/sunswift.mpptng.git,2016-02-27 02:02:03+00:00,Automatically exported from code.google.com/p/sunswift.mpptng,0,sunswift/sunswift.mpptng,52644950,Verilog,sunswift.mpptng,603,1,2016-09-06 09:03:30+00:00,[],None
284,https://github.com/jigangujs/UART.git,2016-03-30 05:22:53+00:00,use verilog to write UART protocol to achieve the function of serial communication for FPGA,0,jigangujs/UART,55034809,Verilog,UART,660,1,2018-11-10 01:23:23+00:00,[],https://api.github.com/licenses/gpl-3.0
285,https://github.com/Nagarathna123/RISC-V-ISA.git,2016-01-26 08:43:20+00:00,Implementaion of RISC-V ISA,0,Nagarathna123/RISC-V-ISA,50415595,Verilog,RISC-V-ISA,15,1,2016-05-15 16:20:42+00:00,[],None
286,https://github.com/dan-olsen/ECE522.git,2016-01-27 19:55:34+00:00,VLSI Circuit Testing,0,dan-olsen/ECE522,50533626,Verilog,ECE522,6567,1,2019-01-13 07:48:45+00:00,[],None
287,https://github.com/bntmorgan/vga-text-mode.git,2016-02-21 12:51:42+00:00,VGA compatible text video controller for Digilent Nexys 3 FPGA,1,bntmorgan/vga-text-mode,52206293,Verilog,vga-text-mode,72,1,2019-03-18 19:30:34+00:00,[],
288,https://github.com/AmateurIndian/HeatSensorandController.git,2016-02-07 21:30:18+00:00,Aimed at detecting open flames through DS1621 sensor and displaying heat intensity through light and sound mediums. Also aims at tackling small flames with respective actuators.,0,AmateurIndian/HeatSensorandController,51267262,Verilog,HeatSensorandController,3,1,2018-01-12 20:49:01+00:00,[],None
289,https://github.com/mzandrew/idlab-daq.git,2016-01-08 20:48:30+00:00,FPGA firmware + PC software to collect & archive data from high-energy physics experiments,0,mzandrew/idlab-daq,49295425,Verilog,idlab-daq,72204,1,2021-09-16 21:31:52+00:00,[],None
290,https://github.com/hsm5xw/470-project.git,2016-01-29 04:40:30+00:00,Two-way superscalar out-of-order processor with simultaneous multi-threading,2,hsm5xw/470-project,50637844,Verilog,470-project,468,1,2019-04-17 13:46:33+00:00,[],
291,https://github.com/SorinChang/ic_lab.git,2016-01-10 13:24:58+00:00,digital ic design project,0,SorinChang/ic_lab,49367743,Verilog,ic_lab,36072,1,2020-08-06 05:36:18+00:00,[],None
292,https://github.com/jknollmeyer/FPongGA.git,2015-12-18 17:34:28+00:00,EC311 Final Project: Pong game for FPGA board,0,jknollmeyer/FPongGA,48247968,Verilog,FPongGA,17,1,2015-12-20 05:01:44+00:00,[],None
293,https://github.com/sankeerthgk/Vector-Floating-Point-Multiplier.git,2015-12-12 01:03:23+00:00,,0,sankeerthgk/Vector-Floating-Point-Multiplier,47858783,Verilog,Vector-Floating-Point-Multiplier,473,1,2021-04-13 16:19:43+00:00,[],None
294,https://github.com/Jafet95/proy_1_grupo_2_sem_1_2016.git,2016-03-09 04:08:38+00:00,Implementación de un PWM,0,Jafet95/proy_1_grupo_2_sem_1_2016,53467234,Verilog,proy_1_grupo_2_sem_1_2016,22,1,2016-05-02 22:27:22+00:00,[],https://api.github.com/licenses/apache-2.0
295,https://github.com/rohit-numato/square-wave-gen.git,2016-03-15 07:12:00+00:00,Square Wave Generator written in Verilog,1,rohit-numato/square-wave-gen,53922832,Verilog,square-wave-gen,19,1,2019-02-12 19:06:06+00:00,[],None
296,https://github.com/bhaylock/9ch-fpga-pulsegen.git,2016-03-24 04:47:11+00:00,FPGA Many Channel Bipolar Pulse Generator,1,bhaylock/9ch-fpga-pulsegen,54615275,Verilog,9ch-fpga-pulsegen,19315,1,2022-12-02 11:23:48+00:00,[],None
297,https://github.com/huanght1997/Verilog_SingleCycleMIPS.git,2015-12-11 05:29:14+00:00,,0,huanght1997/Verilog_SingleCycleMIPS,47807139,Verilog,Verilog_SingleCycleMIPS,6,1,2017-05-20 08:51:49+00:00,[],None
298,https://github.com/Kumikomi/openreroc_accelsensor.git,2016-01-19 09:33:00+00:00,,0,Kumikomi/openreroc_accelsensor,49941796,Verilog,openreroc_accelsensor,25,1,2017-10-07 02:18:00+00:00,[],https://api.github.com/licenses/bsd-3-clause
299,https://github.com/mlohstroh/bubble-pushers.git,2016-03-14 22:21:24+00:00,Digital Logic Project - Implementing a MIPS processor in Verilog.,0,mlohstroh/bubble-pushers,53896071,Verilog,bubble-pushers,121,1,2016-09-01 15:21:00+00:00,[],https://api.github.com/licenses/gpl-3.0
300,https://github.com/hammashamzah/sad-processor.git,2015-12-28 06:53:32+00:00,"Don't be too SAD, because winning will be coming soon!",0,hammashamzah/sad-processor,48678600,Verilog,sad-processor,97431,1,2015-12-29 15:45:08+00:00,[],None
301,https://github.com/rLoopTeam/eng-software-HIL.git,2016-03-27 03:30:51+00:00,,0,rLoopTeam/eng-software-HIL,54811072,Verilog,eng-software-HIL,3233,1,2021-04-21 17:09:31+00:00,[],None
302,https://github.com/daviddhas/Simple-CPU.git,2016-03-28 17:15:17+00:00,A Simple CPU design to calculate Fibonacci numbers - Verilog,0,daviddhas/Simple-CPU,54909183,Verilog,Simple-CPU,15,1,2022-08-29 02:39:59+00:00,[],None
303,https://github.com/dsantamaria1/Verification_Project.git,2016-04-06 01:31:35+00:00,,0,dsantamaria1/Verification_Project,55567040,Verilog,Verification_Project,138,1,2017-04-16 03:08:09+00:00,[],None
304,https://github.com/HENRDS/IndoorPos.git,2016-04-15 18:58:13+00:00,Indoor positioning system,0,HENRDS/IndoorPos,56343040,Verilog,IndoorPos,33827,1,2023-03-05 03:41:00+00:00,[],None
305,https://github.com/1997cui/google-authenticator.git,2015-12-07 07:47:38+00:00,A HDL implement of google authenticator on Nexys 3,0,1997cui/google-authenticator,47537295,Verilog,google-authenticator,4779,1,2016-02-14 08:12:45+00:00,[],https://api.github.com/licenses/gpl-3.0
306,https://github.com/vagnonas/embedded-systems.git,2016-03-01 14:37:36+00:00,,0,vagnonas/embedded-systems,52883462,Verilog,embedded-systems,2049,1,2017-04-25 12:59:53+00:00,[],None
307,https://github.com/cliffgold/DW_FPGA.git,2016-02-09 23:24:21+00:00,Emulate Quantum Annealing,5,cliffgold/DW_FPGA,51408362,Verilog,DW_FPGA,463,1,2022-10-04 02:36:49+00:00,[],None
308,https://github.com/ellisgl/Driver-YL-3.git,2015-12-31 22:17:12+00:00,Verilog code to run the YL-3 8 digit 7 segment display.,0,ellisgl/Driver-YL-3,48863656,Verilog,Driver-YL-3,28683,1,2019-09-14 06:00:44+00:00,"['verilog', 'seven-segment']",https://api.github.com/licenses/bsd-3-clause
309,https://github.com/RonobirDas/ECG604Microprocessor.git,2016-01-21 21:14:31+00:00,Design of a high performance microprocessor for ECG 604/CPE 404 ,0,RonobirDas/ECG604Microprocessor,50137133,Verilog,ECG604Microprocessor,34260,1,2016-03-06 16:47:52+00:00,[],https://api.github.com/licenses/mit
310,https://github.com/Kumikomi/openreroc_gyrosensor.git,2016-01-18 10:34:03+00:00,,0,Kumikomi/openreroc_gyrosensor,49869849,Verilog,openreroc_gyrosensor,23,1,2017-10-07 02:18:10+00:00,[],https://api.github.com/licenses/bsd-3-clause
311,https://github.com/mcdermj/sdrstick_fw.git,2016-01-26 00:12:41+00:00,FPGA firmware code for SDRStick/SoCKit,1,mcdermj/sdrstick_fw,50390466,Verilog,sdrstick_fw,219,1,2016-01-26 01:44:31+00:00,[],None
312,https://github.com/souktha/vga_display_xadc.git,2016-04-03 23:27:49+00:00,,0,souktha/vga_display_xadc,55374247,Verilog,vga_display_xadc,12,1,2022-05-01 00:54:59+00:00,[],None
313,https://github.com/atapashetti/Hardware-Guassian-Noise---Verilog.git,2016-03-20 22:58:57+00:00,,0,atapashetti/Hardware-Guassian-Noise---Verilog,54345029,Verilog,Hardware-Guassian-Noise---Verilog,17,1,2022-01-29 22:55:07+00:00,[],None
314,https://github.com/xidongbo/mips_cpu_48.git,2015-12-07 14:26:47+00:00,"mips5级流水线cpu,支持48条指令间转发与暂停，工程化方法进行覆盖性分析",0,xidongbo/mips_cpu_48,47556877,Verilog,mips_cpu_48,767,1,2020-12-04 09:48:14+00:00,[],None
315,https://github.com/xli1996/ece385_final_project.git,2015-12-22 05:50:37+00:00,2-player fighting game with system verilog and NIOS-E CPU,0,xli1996/ece385_final_project,48413084,Verilog,ece385_final_project,44475,1,2017-05-04 22:32:42+00:00,[],None
316,https://github.com/ocihangir/Compressor-Tree-Adder-Generator.git,2015-12-25 13:31:03+00:00,,0,ocihangir/Compressor-Tree-Adder-Generator,48581416,Verilog,Compressor-Tree-Adder-Generator,2034,1,2019-10-11 06:05:05+00:00,[],None
317,https://github.com/schultzca/sc-computer-architecture.git,2016-03-11 05:36:33+00:00,This repository contains the verilog files needed to create a single-cycle MIPS CPU.,0,schultzca/sc-computer-architecture,53642429,Verilog,sc-computer-architecture,21,1,2018-03-26 10:42:17+00:00,[],None
318,https://github.com/thomasrussellmurphy/CVGX_1024_00_M1AFE.git,2016-03-10 18:10:33+00:00,Quartus project for 1024-00 testing stage M1: AFE,0,thomasrussellmurphy/CVGX_1024_00_M1AFE,53606288,Verilog,CVGX_1024_00_M1AFE,283,1,2021-02-09 17:54:53+00:00,[],None
319,https://github.com/andy314dn/verilog_learning.git,2016-01-03 04:06:53+00:00,"This repository contains Verilog code for learning, some from books (sources will be cited), and some from the Internet.",0,andy314dn/verilog_learning,48933414,Verilog,verilog_learning,204,1,2022-05-23 07:02:08+00:00,[],None
320,https://github.com/sorgelig/Specialist_MIST.git,2016-03-31 05:41:40+00:00,Specialist/MX implementation for MiST board.,0,sorgelig/Specialist_MIST,55123410,Verilog,Specialist_MIST,547,1,2018-01-10 22:35:07+00:00,[],None
321,https://github.com/davidkoltak/tawas-core.git,2016-02-17 05:19:35+00:00,"RTL project for a simple processing core experimenting with Instruction Level Parallelism, Symetrical Multi-threading, and RISC.",0,davidkoltak/tawas-core,51896788,Verilog,tawas-core,370,1,2020-05-27 21:46:14+00:00,[],https://api.github.com/licenses/mit
322,https://github.com/zmj1316/Computer_Arch.git,2016-03-06 15:11:27+00:00,,0,zmj1316/Computer_Arch,53260851,Verilog,Computer_Arch,72,1,2018-12-16 09:24:25+00:00,[],None
323,https://github.com/jackbradach/sstv_demod.git,2016-03-11 22:09:36+00:00,"Slow Scan Television (SSTV) demodulator, in Verilog for a Digilient Nexys-3 platform.",1,jackbradach/sstv_demod,53699645,Verilog,sstv_demod,16,1,2019-08-23 20:41:46+00:00,[],https://api.github.com/licenses/cc0-1.0
324,https://github.com/n1amr/mips.git,2015-12-12 15:15:19+00:00,,0,n1amr/mips,47882892,Verilog,mips,1419,1,2015-12-31 05:23:42+00:00,[],None
325,https://github.com/mohitgogri/8-bit-Scalar-Processor.git,2015-12-21 21:44:40+00:00,"Verilog Implementation of 8 Bit Scalar Processor with basic operations Add,Sub,Nop, Write, Read Etc.",0,mohitgogri/8-bit-Scalar-Processor,48395746,Verilog,8-bit-Scalar-Processor,5304,1,2022-05-16 22:19:56+00:00,[],None
326,https://github.com/peterqt95/rle.git,2016-02-19 01:20:21+00:00,Implementation of a RLE processor through verilog. Reference: http://cwcserv.ucsd.edu/~billlin/classes/ECE111/verilog_project.php,0,peterqt95/rle,52051817,Verilog,rle,82,1,2024-01-25 18:12:57+00:00,[],None
327,https://github.com/mshr-h/vga_display.git,2015-12-10 14:05:35+00:00,,0,mshr-h/vga_display,47765683,Verilog,vga_display,4,1,2018-10-01 21:52:08+00:00,[],https://api.github.com/licenses/mit
328,https://github.com/kippy620/Design_Docs.git,2015-12-12 03:16:41+00:00,The design document of my graduation project.,0,kippy620/Design_Docs,47862237,Verilog,Design_Docs,242,1,2021-05-27 07:10:47+00:00,[],None
329,https://github.com/mangakoji/DVI_720x480P59_94FPS_BeMicroMAX10.git,2015-12-31 05:39:51+00:00,,2,mangakoji/DVI_720x480P59_94FPS_BeMicroMAX10,48835428,Verilog,DVI_720x480P59_94FPS_BeMicroMAX10,47,1,2018-09-11 01:58:56+00:00,[],None
330,https://github.com/Lewis-Kelley/JALA-CPU.git,2016-01-28 20:11:36+00:00,The CPU implementation for the Computer Architecture group project. This repo holds all of the Xilinx project files.,1,Lewis-Kelley/JALA-CPU,50610372,Verilog,JALA-CPU,732,1,2016-02-17 00:09:12+00:00,[],None
331,https://github.com/souktha/vga_draw_graph.git,2016-03-19 17:49:55+00:00,,0,souktha/vga_draw_graph,54279338,Verilog,vga_draw_graph,6,1,2022-05-01 00:55:26+00:00,[],None
332,https://github.com/jschmidt1224/DVLSIReceiver.git,2016-03-19 18:44:10+00:00,A Receiver designed for the DVLSI class at Cooper Union,0,jschmidt1224/DVLSIReceiver,54281654,Verilog,DVLSIReceiver,2894,1,2016-04-05 21:58:02+00:00,[],None
333,https://github.com/Sarafim/melexis-labs.git,2016-02-21 13:55:47+00:00,,0,Sarafim/melexis-labs,52208974,Verilog,melexis-labs,140,1,2019-06-06 14:07:24+00:00,[],None
334,https://github.com/felipe-spengler/Works.git,2016-03-03 03:39:47+00:00,,0,felipe-spengler/Works,53018150,Verilog,Works,11,1,2016-05-15 16:19:07+00:00,[],None
335,https://github.com/Prats08/AWGN-RTL-Design.git,2016-03-20 23:17:24+00:00,Designed Verilog RTL of AWGN using Box-Muller Method ,0,Prats08/AWGN-RTL-Design,54345685,Verilog,AWGN-RTL-Design,1685,1,2023-11-30 16:48:38+00:00,[],None
336,https://github.com/quanuw/ee371lab1.git,2016-04-01 21:31:32+00:00,,0,quanuw/ee371lab1,55263632,Verilog,ee371lab1,190,1,2016-04-05 06:25:19+00:00,[],None
337,https://github.com/zstechly/mercury_baseboard.git,2016-03-23 10:19:38+00:00,Verilog top level + peripherals for micronova mercury FPGA board +  baseboard attachment,0,zstechly/mercury_baseboard,54550439,Verilog,mercury_baseboard,10234,1,2022-02-16 22:33:19+00:00,[],None
338,https://github.com/lucasbrasilino/SUME-BlinkLED.git,2016-03-22 14:14:38+00:00,NetFPGA-SUME blinking LEDs design,1,lucasbrasilino/SUME-BlinkLED,54480615,Verilog,SUME-BlinkLED,10,1,2019-01-03 17:34:14+00:00,[],
339,https://github.com/Noelpc/Proy_1_grupo_5_Sem_1_2016.git,2016-03-18 21:00:27+00:00,,0,Noelpc/Proy_1_grupo_5_Sem_1_2016,54231183,Verilog,Proy_1_grupo_5_Sem_1_2016,11,1,2016-04-19 11:30:16+00:00,[],None
340,https://github.com/sharukhhasan/SISC_Processor.git,2016-03-27 23:56:01+00:00,,2,sharukhhasan/SISC_Processor,54853541,Verilog,SISC_Processor,4137,1,2020-03-02 01:31:50+00:00,[],None
341,https://github.com/wallento/nexys4ddr.git,2016-01-02 13:55:46+00:00,Open source and properly licensed code for the Digilent Nexys 4 DDR peripherals,1,wallento/nexys4ddr,48911324,Verilog,nexys4ddr,2,1,2022-05-05 06:28:33+00:00,[],None
342,https://github.com/adzil/vlsi-final.git,2015-12-28 08:52:13+00:00,VLSI class' finals: Human detection using SAD template matching,1,adzil/vlsi-final,48683485,Verilog,vlsi-final,824,1,2022-06-23 19:14:56+00:00,[],None
343,https://github.com/garethcmurphy/fpga-filters.git,2016-01-21 12:59:47+00:00,Filtering on FPGAs in Verilog,0,garethcmurphy/fpga-filters,50107788,Verilog,fpga-filters,6,1,2021-10-12 10:53:58+00:00,[],None
344,https://github.com/thomasrussellmurphy/CVGX_starter_kit_templates.git,2016-01-20 21:33:05+00:00,Generated Terasic Cyclone V GX Starter Kit projects from the System Builder for my reference,0,thomasrussellmurphy/CVGX_starter_kit_templates,50061752,Verilog,CVGX_starter_kit_templates,81,1,2021-02-09 17:55:00+00:00,[],None
345,https://github.com/RudraNilBasu/verilog.git,2016-02-09 16:30:14+00:00,Few basic Verilog for re-using purpose,2,RudraNilBasu/verilog,51379812,Verilog,verilog,280,1,2017-10-06 15:15:40+00:00,[],None
346,https://github.com/connerjohnston631/riscv-hackbox.git,2016-03-10 05:06:12+00:00,,0,connerjohnston631/riscv-hackbox,53556633,Verilog,riscv-hackbox,2048,1,2019-03-09 11:02:49+00:00,[],None
347,https://github.com/luooove/LM96570Control_NEW.git,2016-03-01 14:26:13+00:00,,0,luooove/LM96570Control_NEW,52882650,Verilog,LM96570Control_NEW,11,1,2020-09-25 01:46:25+00:00,[],None
348,https://github.com/m13253/dsdsynth.git,2016-03-06 15:27:27+00:00,A simple hardware Delta-Sigma wavetable synthesizer,0,m13253/dsdsynth,53261628,Verilog,dsdsynth,4777,1,2020-01-16 00:47:07+00:00,[],https://api.github.com/licenses/gpl-3.0
349,https://github.com/mshr-h/stopwatch_verilog.git,2015-12-10 13:59:12+00:00,Stopwatch written in Verilog HDL,0,mshr-h/stopwatch_verilog,47765321,Verilog,stopwatch_verilog,13,1,2018-10-01 21:51:51+00:00,[],https://api.github.com/licenses/mit
350,https://github.com/SanjayRai/MMCM_servo_ultraScale.git,2015-12-23 20:47:23+00:00,,1,SanjayRai/MMCM_servo_ultraScale,48510386,Verilog,MMCM_servo_ultraScale,4786,1,2022-01-30 00:18:26+00:00,[],None
351,https://github.com/mukulmk/VLIW-Architecture.git,2015-12-11 18:17:17+00:00,Verilog implementation of the processor,0,mukulmk/VLIW-Architecture,47843439,Verilog,VLIW-Architecture,9,1,2018-03-13 18:55:42+00:00,[],None
352,https://github.com/shinh/ppc.git,2015-12-27 17:46:19+00:00,PPC in verilog,2,shinh/ppc,48654402,Verilog,ppc,4045,1,2016-08-28 13:24:39+00:00,[],None
353,https://github.com/ysarch-lab/verilog_ALU.git,2016-02-08 02:46:52+00:00,,3,ysarch-lab/verilog_ALU,51276512,Verilog,verilog_ALU,12,1,2020-11-24 20:58:52+00:00,[],https://api.github.com/licenses/bsd-3-clause
354,https://github.com/theapi/de1-soc.git,2016-01-30 12:33:32+00:00,Experiments with the DE1-SOC FPGA dev board http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836 ,1,theapi/de1-soc,50724111,Verilog,de1-soc,3213,1,2020-08-09 10:26:57+00:00,[],https://api.github.com/licenses/mit
355,https://github.com/pwittich/mmaps_digitizer.git,2016-04-14 13:59:37+00:00,Firmware for the digitizer for MMAPS,0,pwittich/mmaps_digitizer,56242016,Verilog,mmaps_digitizer,3158,1,2016-12-13 21:14:56+00:00,[],None
356,https://github.com/cainex/fr_lcdcontrol.git,2016-01-12 19:10:22+00:00,RTL for LCD control of Spartan 3-e starter kit,0,cainex/fr_lcdcontrol,49522715,Verilog,fr_lcdcontrol,13,0,2016-01-12 19:21:25+00:00,[],https://api.github.com/licenses/gpl-2.0
357,https://github.com/tnguyen306/CS3220.git,2016-02-15 01:08:16+00:00,CS3220 Class,0,tnguyen306/CS3220,51722421,Verilog,CS3220,4,0,2016-04-10 17:03:32+00:00,[],None
358,https://github.com/CurrentlyAWey/CompArch_HW1.git,2016-02-22 16:58:52+00:00,,0,CurrentlyAWey/CompArch_HW1,52289476,Verilog,CompArch_HW1,2414,0,2016-02-22 17:03:59+00:00,[],None
359,https://github.com/ilovaca/ece342_lab5.git,2016-02-25 21:51:49+00:00,,0,ilovaca/ece342_lab5,52559488,Verilog,ece342_lab5,2,0,2016-02-25 21:55:04+00:00,[],None
360,https://github.com/kjinxin/Pipeline-CPU.git,2016-01-05 00:07:40+00:00,Analyzed and designed CPU ,0,kjinxin/Pipeline-CPU,49031025,Verilog,Pipeline-CPU,278546,0,2020-07-04 09:47:10+00:00,[],None
361,https://github.com/yayouz/DBN.git,2016-02-04 18:09:43+00:00,machine learning,0,yayouz/DBN,51095033,Verilog,DBN,15020,0,2017-11-06 09:46:19+00:00,[],None
362,https://github.com/Milleraj66/MIPS_CPU_16Bit_Behavioral.git,2016-02-08 05:30:30+00:00,ECE 425 done behaviorally,0,Milleraj66/MIPS_CPU_16Bit_Behavioral,51280940,Verilog,MIPS_CPU_16Bit_Behavioral,12,0,2016-02-08 05:33:56+00:00,[],None
363,https://github.com/jtmess/VerilogALU.git,2016-02-21 05:20:54+00:00,,0,jtmess/VerilogALU,52192102,Verilog,VerilogALU,0,0,2016-02-21 05:31:28+00:00,[],None
364,https://github.com/bbednarski9/371Project4.git,2016-02-22 03:39:14+00:00,,0,bbednarski9/371Project4,52244914,Verilog,371Project4,93467,0,2016-02-22 03:48:39+00:00,[],None
365,https://github.com/neterudia/RonriSekei.git,2016-01-19 00:27:34+00:00,,0,neterudia/RonriSekei,49914849,Verilog,RonriSekei,3,0,2016-01-19 00:54:25+00:00,[],None
366,https://github.com/MagnesiumTeam/ADDFinalProject.git,2016-04-13 10:33:37+00:00,Verilog code for a Prescription Reminder Device,0,MagnesiumTeam/ADDFinalProject,56142897,Verilog,ADDFinalProject,27345,0,2016-04-13 20:40:57+00:00,[],None
367,https://github.com/pbing/zscale_system.git,2016-03-03 21:12:34+00:00,"Simple zscale system,",0,pbing/zscale_system,53084274,Verilog,zscale_system,18,0,2016-03-03 21:12:47+00:00,[],None
368,https://github.com/broothie/Verilog-ALU.git,2016-03-11 19:23:11+00:00,,1,broothie/Verilog-ALU,53691308,Verilog,Verilog-ALU,351,0,2016-03-11 19:23:51+00:00,[],None
369,https://github.com/cameron-klales/Verilog-Labs.git,2016-04-05 04:37:08+00:00,,0,cameron-klales/Verilog-Labs,55467923,Verilog,Verilog-Labs,1,0,2016-04-05 04:39:36+00:00,[],None
370,https://github.com/Paty14/processador.git,2016-03-09 14:18:48+00:00,,0,Paty14/processador,53503298,Verilog,processador,2041,0,2019-07-10 20:09:30+00:00,[],None
371,https://github.com/ngwy/EE396_Simple_Simon_Game.git,2016-03-10 01:53:10+00:00,,0,ngwy/EE396_Simple_Simon_Game,53546387,Verilog,EE396_Simple_Simon_Game,16,0,2016-05-25 01:45:41+00:00,[],None
372,https://github.com/kunhuahuang/16-bit-KH-s-controller-system.git,2016-03-09 19:19:45+00:00,A little 16-bit controller on FPGA. It is a project in college for interesting.,0,kunhuahuang/16-bit-KH-s-controller-system,53524981,Verilog,16-bit-KH-s-controller-system,2042,0,2016-03-09 19:25:42+00:00,[],https://api.github.com/licenses/mit
373,https://github.com/mRasey/Verilog.git,2016-03-28 10:50:02+00:00,Verilog program,0,mRasey/Verilog,54885941,Verilog,Verilog,17,0,2016-03-28 10:56:54+00:00,[],None
374,https://github.com/huangguimin/moto_2_DDA.git,2016-03-28 03:48:24+00:00,,0,huangguimin/moto_2_DDA,54863773,Verilog,moto_2_DDA,4090,0,2016-03-28 03:52:53+00:00,[],None
375,https://github.com/C-L-G/Video_Shift_Tap.git,2016-04-11 06:28:36+00:00,视频移位寄存器，主要用于生成像素矩阵,0,C-L-G/Video_Shift_Tap,55947337,Verilog,Video_Shift_Tap,13,0,2016-04-11 06:41:36+00:00,[],None
376,https://github.com/barry963/ViterbiDecoder_Parallel.git,2016-04-08 15:14:19+00:00,,0,barry963/ViterbiDecoder_Parallel,55788412,Verilog,ViterbiDecoder_Parallel,37,0,2016-11-21 22:35:34+00:00,[],None
377,https://github.com/ypei92/revised_flappy_bird.git,2016-01-27 23:02:58+00:00,,0,ypei92/revised_flappy_bird,50544324,Verilog,revised_flappy_bird,23051,0,2016-02-04 08:42:32+00:00,[],None
378,https://github.com/Hersh500/verilog-cpu.git,2016-01-11 08:58:59+00:00,,0,Hersh500/verilog-cpu,49413971,Verilog,verilog-cpu,10,0,2016-01-11 09:00:13+00:00,[],None
379,https://github.com/shnider42/comp-arch.git,2015-12-08 03:46:35+00:00,,0,shnider42/comp-arch,47596917,Verilog,comp-arch,12,0,2015-12-08 03:55:19+00:00,[],None
380,https://github.com/premswar/verilogcen598.git,2016-01-31 23:23:13+00:00,,0,premswar/verilogcen598,50801036,Verilog,verilogcen598,0,0,2016-01-31 23:25:22+00:00,[],None
381,https://github.com/yugeorge/tx_data.git,2015-12-16 07:58:49+00:00,,0,yugeorge/tx_data,48096040,Verilog,tx_data,11,0,2015-12-16 08:12:09+00:00,[],None
382,https://github.com/masson2013/jit_switch.git,2016-03-22 17:06:30+00:00,"New version of jit_switch. Support 2, 4 and 8 notes.",0,masson2013/jit_switch,54493662,Verilog,jit_switch,22,0,2016-03-22 17:21:15+00:00,[],None
383,https://github.com/ash-aldujaili/frogger-arcade-game-fpga-hdl.git,2016-03-20 08:58:19+00:00,Verilog HDL files for Frogger Arcade Game on FPGA,1,ash-aldujaili/frogger-arcade-game-fpga-hdl,54308737,Verilog,frogger-arcade-game-fpga-hdl,62,0,2016-03-20 09:10:24+00:00,[],
384,https://github.com/dakodako/dsd-workshop.git,2016-03-16 12:32:59+00:00,,0,dakodako/dsd-workshop,54030223,Verilog,dsd-workshop,3,0,2016-03-16 12:43:12+00:00,[],None
385,https://github.com/eslamomar/Alu-32bit-verilog.git,2016-03-20 21:50:06+00:00,,0,eslamomar/Alu-32bit-verilog,54342406,Verilog,Alu-32bit-verilog,678,0,2016-03-20 21:53:14+00:00,[],None
386,https://github.com/goyal-shubham/Single-Cycle-CPU.git,2016-03-21 07:53:18+00:00,Implementation of Single Cycle CPU. Developed as a part of the academic project for Computer Architecture Class.,0,goyal-shubham/Single-Cycle-CPU,54369641,Verilog,Single-Cycle-CPU,279,0,2016-03-21 07:56:11+00:00,[],None
387,https://github.com/AlejandraArtal/Proy_1_grupo_10_sem_1_2016.git,2016-03-17 05:19:50+00:00,Karina Aguilar Quirós-Alejandra Artal Godínez,0,AlejandraArtal/Proy_1_grupo_10_sem_1_2016,54090736,Verilog,Proy_1_grupo_10_sem_1_2016,8,0,2016-04-21 19:05:37+00:00,[],None
388,https://github.com/EarthPeopleTechnology/DUEPROLOGIC_FPGA_DEV_PROJECT_DVD.git,2016-03-24 07:09:40+00:00,,0,EarthPeopleTechnology/DUEPROLOGIC_FPGA_DEV_PROJECT_DVD,54622043,Verilog,DUEPROLOGIC_FPGA_DEV_PROJECT_DVD,22311,0,2016-03-24 07:10:30+00:00,[],None
389,https://github.com/bloodykill/Hello_World.git,2015-12-06 23:26:37+00:00,,0,bloodykill/Hello_World,47518250,Verilog,Hello_World,32,0,2015-12-10 06:12:44+00:00,[],None
390,https://github.com/andrewpeck/gem_cluster_packer.git,2015-12-16 20:20:12+00:00,,2,andrewpeck/gem_cluster_packer,48133080,Verilog,gem_cluster_packer,261,0,2019-07-11 16:33:05+00:00,[],None
391,https://github.com/mpolatcan/MP-MIPS-Multicycle-Processor.git,2015-12-28 13:45:26+00:00,It is a MIPS architecture based multicycle processor which it is codename MP-MIPS,0,mpolatcan/MP-MIPS-Multicycle-Processor,48694522,Verilog,MP-MIPS-Multicycle-Processor,56,0,2015-12-28 13:58:28+00:00,[],None
392,https://github.com/fearmi/proyecto-PWM.git,2016-02-22 03:40:34+00:00,proyecto de digitales PWM,0,fearmi/proyecto-PWM,52244967,Verilog,proyecto-PWM,31,0,2016-02-28 23:55:55+00:00,[],None
393,https://github.com/dsingh8924/ece554.git,2016-01-26 23:59:46+00:00,,0,dsingh8924/ece554,50468123,Verilog,ece554,35,0,2016-02-01 21:34:19+00:00,[],None
394,https://github.com/aniboy/test.git,2016-03-10 21:57:13+00:00,,0,aniboy/test,53619926,Verilog,test,1,0,2016-03-10 21:59:06+00:00,[],None
395,https://github.com/dpankova/dsp.git,2016-03-24 22:03:45+00:00,A baseline droop correction for IceCube PDOM,0,dpankova/dsp,54677101,Verilog,dsp,6323,0,2019-07-16 17:36:01+00:00,[],None
396,https://github.com/willtuna/Digital_System_Design.git,2016-03-27 09:27:29+00:00,Verilog Learning and Practice,0,willtuna/Digital_System_Design,54821377,Verilog,Digital_System_Design,338,0,2016-03-30 17:08:39+00:00,[],None
397,https://github.com/MBeatrizMS/DPWM.git,2016-03-19 05:01:54+00:00,PrimerProyectoLabDigitales,0,MBeatrizMS/DPWM,54248367,Verilog,DPWM,15,0,2016-03-19 05:32:23+00:00,[],None
398,https://github.com/hardik-manocha/AES_dynamic_s_box.git,2016-04-05 07:57:23+00:00,"AES algorithm has been stated as secure against any attack but increasing fast computing is making hackers to develop the cracks for AES as well. Therefore to further increase the security of AES, i tried to replace Standard static and fixed Substitution Box with a dynamic S Box. Dynamicity is brought with the help of Input key. Static S box is altered using the input key and the new generated s box is used for encryption. Reverse steps goes for Decryption. Presently, working on to test this design against Side Channel attacks and would publish the results here.",1,hardik-manocha/AES_dynamic_s_box,55479191,Verilog,AES_dynamic_s_box,16,0,2016-04-05 07:57:41+00:00,[],None
399,https://github.com/Felipe2395/j1_espectro_uart.git,2015-12-10 19:51:12+00:00,,0,Felipe2395/j1_espectro_uart,47783942,Verilog,j1_espectro_uart,5965,0,2015-12-10 19:56:08+00:00,[],None
400,https://github.com/brendabrandy/comparch_verilog.git,2016-02-09 04:43:56+00:00,Verilog for 2 bit computer,1,brendabrandy/comparch_verilog,51347045,Verilog,comparch_verilog,3556,0,2016-02-09 04:48:18+00:00,[],None
401,https://github.com/AkshitKumar/EE2702.git,2016-03-01 07:55:10+00:00,,0,AkshitKumar/EE2702,52858798,Verilog,EE2702,28,0,2016-03-08 05:22:46+00:00,[],None
402,https://github.com/yks3456/cs350c-final.git,2016-03-04 06:27:01+00:00,,0,yks3456/cs350c-final,53112849,Verilog,cs350c-final,19,0,2016-03-04 06:30:10+00:00,[],None
403,https://github.com/hbk1517/slv2010.git,2016-03-04 20:23:11+00:00,Automatically exported from code.google.com/p/slv2010,0,hbk1517/slv2010,53163191,Verilog,slv2010,285,0,2016-03-04 20:23:52+00:00,[],None
404,https://github.com/jcallejat/PWM.git,2016-03-13 21:41:07+00:00,,0,jcallejat/PWM,53809235,Verilog,PWM,0,0,2016-03-16 05:54:56+00:00,[],None
405,https://github.com/yukunli/Study_coding_Data.git,2016-03-03 09:56:46+00:00,some usefull coding data,0,yukunli/Study_coding_Data,53039869,Verilog,Study_coding_Data,57544,0,2016-03-03 10:34:52+00:00,[],None
406,https://github.com/kashyapperla/Project273.git,2016-04-14 19:36:32+00:00,Floating point ALU with addition and multiplication operations.,0,kashyapperla/Project273,56264989,Verilog,Project273,15,0,2016-04-19 21:43:13+00:00,[],None
407,https://github.com/ibread/ibread.git,2016-04-08 07:20:31+00:00,Automatically exported from code.google.com/p/ibread,0,ibread/ibread,55758833,Verilog,ibread,3218,0,2016-04-08 07:21:45+00:00,[],None
408,https://github.com/umutozturk95/Morse_Verilog_Project.git,2016-01-12 11:27:50+00:00,This morse project is coded by using Xilinx ISE and Verilog programming language,1,umutozturk95/Morse_Verilog_Project,49495776,Verilog,Morse_Verilog_Project,129,0,2016-01-12 11:27:58+00:00,[],None
409,https://github.com/hesitateYU/cobaltmips.git,2016-01-10 15:15:33+00:00,Automatically exported from code.google.com/p/cobaltmips,0,hesitateYU/cobaltmips,49372102,Verilog,cobaltmips,2832,0,2016-01-10 15:17:43+00:00,[],None
410,https://github.com/expoed/dvrk_eth1394.git,2015-12-16 13:00:42+00:00,Ethernet-FireWire module firmware for Da-Vinci Research Kit,0,expoed/dvrk_eth1394,48110522,Verilog,dvrk_eth1394,4832,0,2016-12-21 14:37:37+00:00,[],None
411,https://github.com/HackLinux/Nexys4DDR_DMA_controller.git,2016-01-03 04:53:56+00:00,Direct memory access controller for the N.I.G.E. Machine to interface with the Xilinx MIG7 and Micron DDR2,0,HackLinux/Nexys4DDR_DMA_controller,48934487,Verilog,Nexys4DDR_DMA_controller,30581,0,2016-03-24 23:03:44+00:00,[],None
412,https://github.com/priyakapadia/Break-the-Bricks.git,2015-12-21 22:54:44+00:00,Verilog game,0,priyakapadia/Break-the-Bricks,48398442,Verilog,Break-the-Bricks,4168,0,2021-03-22 03:40:24+00:00,[],None
413,https://github.com/boehmerst/tta_fu.git,2016-01-01 16:33:39+00:00,Collection of functional units to be used within tce framework,0,boehmerst/tta_fu,48883178,Verilog,tta_fu,2114,0,2016-01-01 16:55:53+00:00,[],None
414,https://github.com/b1ackturtle/DE0_Lesson.git,2015-12-28 09:02:46+00:00,,0,b1ackturtle/DE0_Lesson,48683869,Verilog,DE0_Lesson,6456,0,2015-12-30 14:07:45+00:00,[],None
415,https://github.com/liuyikcheng/EnahncedProcessor.git,2015-12-26 15:30:07+00:00,,0,liuyikcheng/EnahncedProcessor,48615165,Verilog,EnahncedProcessor,587,0,2015-12-26 15:32:38+00:00,[],None
416,https://github.com/JKN0/deep-protoboard-leds7seg.git,2015-12-19 10:37:07+00:00,First version,0,JKN0/deep-protoboard-leds7seg,48277969,Verilog,deep-protoboard-leds7seg,2,0,2015-12-19 10:39:57+00:00,[],None
417,https://github.com/ljhcage/FPGA.git,2015-12-21 15:18:10+00:00,FPGA,0,ljhcage/FPGA,48378612,Verilog,FPGA,15632,0,2015-12-21 15:22:50+00:00,[],None
418,https://github.com/Jesus89/verilog-test.git,2016-01-25 17:02:59+00:00,,0,Jesus89/verilog-test,50366303,Verilog,verilog-test,0,0,2016-01-25 17:08:35+00:00,[],None
419,https://github.com/hammashamzah/lsicontest-timHAF.git,2016-01-15 04:15:03+00:00,This repository contains codes for LSI Contest Project.,0,hammashamzah/lsicontest-timHAF,49695747,Verilog,lsicontest-timHAF,12005,0,2016-12-22 03:10:31+00:00,[],None
420,https://github.com/ysx001/Verilog-Pong.git,2016-04-10 00:45:16+00:00,A Pong game implemented using Verilog for a Spartan 3E XCS500E FPGA board.,0,ysx001/Verilog-Pong,55873934,Verilog,Verilog-Pong,87,0,2023-11-13 18:09:03+00:00,[],None
421,https://github.com/JerryBuilds/ProjectAmadeus.git,2016-04-04 04:16:57+00:00,,0,JerryBuilds/ProjectAmadeus,55384541,Verilog,ProjectAmadeus,18,0,2016-04-04 04:31:41+00:00,[],None
422,https://github.com/monmon4/co_project.git,2015-12-17 07:05:56+00:00,,0,monmon4/co_project,48158333,Verilog,co_project,1497,0,2015-12-17 17:23:30+00:00,[],None
423,https://github.com/cavapoo2/FPGA.git,2016-04-21 21:21:51+00:00,FPGA stuff,0,cavapoo2/FPGA,56806408,Verilog,FPGA,29,0,2016-04-28 20:19:20+00:00,[],None
424,https://github.com/birdeclipse/yqiu21.git,2016-02-23 06:32:56+00:00,YUXUN QIU cmpe125,0,birdeclipse/yqiu21,52336518,Verilog,yqiu21,723,0,2016-03-11 00:15:11+00:00,[],None
425,https://github.com/greengie/single-cycle-mip-control.git,2016-02-26 18:07:53+00:00,,0,greengie/single-cycle-mip-control,52623101,Verilog,single-cycle-mip-control,2,0,2016-02-26 18:11:00+00:00,[],None
426,https://github.com/yaya0805/The_Romance_Between_Ghost_and_Numbers.git,2016-03-10 15:20:09+00:00,,0,yaya0805/The_Romance_Between_Ghost_and_Numbers,53594725,Verilog,The_Romance_Between_Ghost_and_Numbers,14,0,2016-03-10 15:22:43+00:00,[],None
427,https://github.com/zhudhjen/ComputerSystemArchitecture.git,2016-03-10 12:39:25+00:00,,0,zhudhjen/ComputerSystemArchitecture,53583389,Verilog,ComputerSystemArchitecture,52,0,2016-03-10 15:58:17+00:00,[],None
428,https://github.com/KuangRD/VerilogHDL_Exercise.git,2016-03-05 15:27:09+00:00,Kuang's VerilogHDL_Exercise(Xia Yuwen's Verilog Tutorial),0,KuangRD/VerilogHDL_Exercise,53208051,Verilog,VerilogHDL_Exercise,10,0,2016-03-05 15:32:32+00:00,[],None
429,https://github.com/dartelvis/SistemasDigitais.git,2016-03-09 18:16:41+00:00,,0,dartelvis/SistemasDigitais,53520430,Verilog,SistemasDigitais,4,0,2016-05-19 12:45:03+00:00,[],None
430,https://github.com/Owlisen/z3sdram.git,2016-03-13 22:05:22+00:00,Automatically exported from code.google.com/p/z3sdram,0,Owlisen/z3sdram,53810156,Verilog,z3sdram,402,0,2016-03-13 22:06:12+00:00,[],None
431,https://github.com/firdoussaleheen/virtualdisplay.git,2016-03-24 22:39:56+00:00,Automatically exported from code.google.com/p/virtualdisplay,0,firdoussaleheen/virtualdisplay,54678824,Verilog,virtualdisplay,2636,0,2016-03-24 22:40:42+00:00,[],None
432,https://github.com/marcwww/MIPS_48INSTRUCTIONS.git,2016-03-17 04:50:23+00:00,,0,marcwww/MIPS_48INSTRUCTIONS,54089429,Verilog,MIPS_48INSTRUCTIONS,3201,0,2016-03-17 04:58:55+00:00,[],None
433,https://github.com/manasdeb/EE249-submission.git,2016-03-21 02:17:34+00:00,Project submission,0,manasdeb/EE249-submission,54353267,Verilog,EE249-submission,2999,0,2016-03-21 02:17:45+00:00,[],None
434,https://github.com/anaamansari/BM_AWGN.git,2016-03-21 06:38:03+00:00,,0,anaamansari/BM_AWGN,54365602,Verilog,BM_AWGN,61,0,2016-03-21 06:49:48+00:00,[],None
435,https://github.com/jialinding/ee180lab3.git,2016-02-20 22:17:02+00:00,,0,jialinding/ee180lab3,52178342,Verilog,ee180lab3,6832,0,2016-02-20 22:18:43+00:00,[],None
436,https://github.com/godthem90/ts7500-px4-fpga.git,2016-03-12 13:18:05+00:00,,0,godthem90/ts7500-px4-fpga,53732642,Verilog,ts7500-px4-fpga,490,0,2016-03-13 15:39:11+00:00,[],None
437,https://github.com/lyndseyp/ir_development.git,2016-03-16 19:15:36+00:00,,0,lyndseyp/ir_development,54059732,Verilog,ir_development,19,0,2016-03-16 19:17:21+00:00,[],None
438,https://github.com/johnarso/proy_2_grupo_1_sem_1_2016.git,2016-03-26 03:37:21+00:00,Desarrollo del un reloj en tiempo real con el integrado V3023,0,johnarso/proy_2_grupo_1_sem_1_2016,54761041,Verilog,proy_2_grupo_1_sem_1_2016,58,0,2016-04-19 21:07:13+00:00,[],None
439,https://github.com/astenson/RISC.git,2016-03-26 02:47:53+00:00,,0,astenson/RISC,54759299,Verilog,RISC,2164,0,2016-05-07 04:08:31+00:00,[],None
440,https://github.com/ta1hia/ece342.git,2016-01-16 05:38:27+00:00,computer hardware,0,ta1hia/ece342,49760908,Verilog,ece342,697,0,2019-02-08 01:15:04+00:00,[],None
441,https://github.com/jnaputi253/ALU.git,2016-04-05 22:48:05+00:00,,0,jnaputi253/ALU,55559125,Verilog,ALU,0,0,2016-04-05 22:51:42+00:00,[],None
442,https://github.com/yunheL/cs564.git,2016-04-05 03:53:23+00:00,,0,yunheL/cs564,55466109,Verilog,cs564,434,0,2016-08-30 20:26:54+00:00,[],None
443,https://github.com/nikhilmarda/SOC_ECE_540_Proj_2.git,2016-04-23 17:05:06+00:00,Yo,0,nikhilmarda/SOC_ECE_540_Proj_2,56930803,Verilog,SOC_ECE_540_Proj_2,98,0,2016-04-23 17:05:09+00:00,[],None
444,https://github.com/jigangujs/key_pulse.git,2016-04-12 14:39:57+00:00,基于尖峰脉冲的按键消抖,0,jigangujs/key_pulse,56071231,Verilog,key_pulse,227,0,2016-04-12 14:41:50+00:00,[],https://api.github.com/licenses/gpl-3.0
445,https://github.com/Corey-Maler/29-VGA-display-a-rectangular.git,2016-02-07 20:45:13+00:00,,0,Corey-Maler/29-VGA-display-a-rectangular,51265485,Verilog,29-VGA-display-a-rectangular,3357,0,2016-02-07 20:45:28+00:00,[],None
446,https://github.com/KarolosLykos/logicdesign.git,2016-02-10 00:54:35+00:00,logicdesign2011ceid,0,KarolosLykos/logicdesign,51412771,Verilog,logicdesign,2288,0,2016-02-10 00:55:16+00:00,[],None
447,https://github.com/ykgr08/Proyecto-.git,2016-03-19 05:23:06+00:00,Ejemplo,0,ykgr08/Proyecto-,54248989,Verilog,Proyecto-,4,0,2016-03-19 05:29:13+00:00,[],None
448,https://github.com/ahmedm3/ECE351.git,2016-04-09 09:17:29+00:00,,0,ahmedm3/ECE351,55835762,Verilog,ECE351,6332,0,2016-04-13 00:24:42+00:00,[],None
449,https://github.com/MauDantas/SistemasDigitais.git,2016-04-14 18:37:41+00:00,,0,MauDantas/SistemasDigitais,56261419,Verilog,SistemasDigitais,379,0,2016-04-14 20:01:42+00:00,[],None
450,https://github.com/engineal/ECE354.git,2016-01-27 17:21:43+00:00,,0,engineal/ECE354,50524294,Verilog,ECE354,108066,0,2018-07-29 04:00:42+00:00,[],None
451,https://github.com/4KalePook/OurNoC.git,2016-01-28 09:09:33+00:00,NoC simulator in verilog,0,4KalePook/OurNoC,50570690,Verilog,OurNoC,388,0,2016-02-01 19:47:12+00:00,[],None
452,https://github.com/Tianqi0616/mp1_release.git,2016-01-29 21:12:47+00:00,,0,Tianqi0616/mp1_release,50691666,Verilog,mp1_release,194,0,2016-01-29 21:23:29+00:00,[],None
453,https://github.com/ivdone/ECE260B_PJ1.git,2016-01-20 23:11:10+00:00,,0,ivdone/ECE260B_PJ1,50067082,Verilog,ECE260B_PJ1,2593,0,2016-01-20 23:14:26+00:00,[],None
454,https://github.com/gkarasth/Homeworks.git,2016-01-12 17:43:37+00:00,,0,gkarasth/Homeworks,49517781,Verilog,Homeworks,7,0,2016-01-14 15:31:06+00:00,[],None
455,https://github.com/Kixantrix/EE-475-Lab1.git,2016-01-13 02:18:45+00:00,Verilog modules for sram controller for EE 475 lab 1,1,Kixantrix/EE-475-Lab1,49543140,Verilog,EE-475-Lab1,7,0,2016-01-13 02:18:53+00:00,[],None
456,https://github.com/osafune/max10_config_updater.git,2016-01-21 18:02:45+00:00,MAX10 Serial config updater,0,osafune/max10_config_updater,50126279,Verilog,max10_config_updater,2746,0,2016-01-21 18:03:00+00:00,[],
457,https://github.com/SanghunLee-anu/FPGA.git,2016-01-22 15:20:44+00:00,,0,SanghunLee-anu/FPGA,50189050,Verilog,FPGA,3,0,2016-01-22 15:26:46+00:00,[],None
458,https://github.com/jessehui/Verilog_Practice.git,2016-02-01 00:34:40+00:00,Studying Verilog HDL,0,jessehui/Verilog_Practice,50803432,Verilog,Verilog_Practice,169,0,2016-02-24 17:08:05+00:00,[],None
459,https://github.com/tgauth/Zafar-s-Doomsday-Clock.git,2015-12-17 07:44:29+00:00,"This is Kevin Kasper and Tess Gauthier's Project. It does everything. (except work with buttons, but you can manually set the time)",0,tgauth/Zafar-s-Doomsday-Clock,48160047,Verilog,Zafar-s-Doomsday-Clock,178,0,2015-12-17 08:01:43+00:00,[],None
460,https://github.com/JeffryQF/Proyecto_De_Graduacion.git,2015-12-07 15:10:40+00:00,Repositorio del Proyecto de Graduación IS-2016,2,JeffryQF/Proyecto_De_Graduacion,47559579,Verilog,Proyecto_De_Graduacion,67429,0,2016-02-16 16:32:18+00:00,[],None
461,https://github.com/milkschen/LZSS_verilog.git,2016-01-04 10:35:03+00:00,,0,milkschen/LZSS_verilog,48990537,Verilog,LZSS_verilog,35,0,2016-01-12 05:50:44+00:00,[],None
462,https://github.com/ac4466/UCLA-CSM152A.git,2015-12-20 05:26:02+00:00,Stuff for CS M152A,0,ac4466/UCLA-CSM152A,48308430,Verilog,UCLA-CSM152A,3894,0,2015-12-20 05:26:31+00:00,[],None
463,https://github.com/Fab-z4qx/mips_cpu_verilog.git,2016-01-16 17:50:16+00:00,,0,Fab-z4qx/mips_cpu_verilog,49784140,Verilog,mips_cpu_verilog,30,0,2016-01-23 01:12:19+00:00,[],None
464,https://github.com/bpeynetti/362Project.git,2016-01-21 02:45:13+00:00,Building a pipelined processor in verilog,1,bpeynetti/362Project,50077079,Verilog,362Project,85363,0,2016-01-21 03:04:54+00:00,[],None
465,https://github.com/aftabn/CPEN311.git,2016-01-22 03:53:45+00:00,"Digital Systems Design Course - Advanced combinational and sequential electronic system design. Hardware specification, modeling, and simulation using hardware description languages (HDLs) and CAD tools",0,aftabn/CPEN311,50156215,Verilog,CPEN311,1438,0,2016-02-04 02:26:37+00:00,[],None
466,https://github.com/FrederickLemuel/RVP.git,2016-01-26 07:48:47+00:00,RISC-V Processor,1,FrederickLemuel/RVP,50412573,Verilog,RVP,26,0,2016-02-01 15:18:18+00:00,[],None
467,https://github.com/phillipjphry/konami-ice-stick.git,2016-01-25 18:31:42+00:00,A little script to make your Icestick Dev Board blink the Konami code,0,phillipjphry/konami-ice-stick,50371643,Verilog,konami-ice-stick,14,0,2016-01-25 18:42:54+00:00,[],https://api.github.com/licenses/gpl-3.0
468,https://github.com/caseyokane/480Files.git,2016-02-20 04:24:00+00:00,Used to synchronize files across multiple operating systems,0,caseyokane/480Files,52136319,Verilog,480Files,1141,0,2016-04-26 17:08:36+00:00,[],None
469,https://github.com/barkbaek/counter-fifo-timer-bus.git,2016-02-23 09:57:28+00:00,[Portfolio] Counter(FIFO&Bus&Timer) built with Verilog.,0,barkbaek/counter-fifo-timer-bus,52349017,Verilog,counter-fifo-timer-bus,2364,0,2016-02-25 09:54:04+00:00,[],None
470,https://github.com/ilovaca/ece342_inclass.git,2016-02-03 14:24:32+00:00,,0,ilovaca/ece342_inclass,51004653,Verilog,ece342_inclass,0,0,2016-02-03 14:28:36+00:00,[],None
471,https://github.com/samuelraymond23/PHONEBOOK.git,2016-03-07 08:35:31+00:00,,0,samuelraymond23/PHONEBOOK,53309105,Verilog,PHONEBOOK,17,0,2016-03-25 16:06:24+00:00,[],None
472,https://github.com/craigrmccown/cs3220-project4.git,2016-04-12 21:28:12+00:00,,0,craigrmccown/cs3220-project4,56098969,Verilog,cs3220-project4,208,0,2016-04-12 21:28:52+00:00,[],None
473,https://github.com/kosuke86/four-color-problem.git,2016-04-17 07:11:32+00:00,,0,kosuke86/four-color-problem,56423758,Verilog,four-color-problem,7,0,2016-04-17 07:11:58+00:00,[],None
474,https://github.com/chriscanal/examples.git,2016-04-05 21:37:48+00:00,,0,chriscanal/examples,55555193,Verilog,examples,3480,0,2016-04-19 03:22:36+00:00,[],None
475,https://github.com/rifatcakir/simpleCPU_design.git,2016-04-18 20:33:20+00:00,CPU_design,0,rifatcakir/simpleCPU_design,56540146,Verilog,simpleCPU_design,362,0,2016-04-18 20:33:34+00:00,[],None
476,https://github.com/nikv96/Five-Staged-Pipelined-CPU.git,2016-04-05 11:24:45+00:00,Assignment for CE/CZ 3001 at NTU - Advanced Computer Architecture,0,nikv96/Five-Staged-Pipelined-CPU,55502093,Verilog,Five-Staged-Pipelined-CPU,1242,0,2016-09-11 08:29:59+00:00,[],https://api.github.com/licenses/mit
477,https://github.com/okaydemir/verilog-decoder-mux.git,2016-04-11 23:21:23+00:00,,0,okaydemir/verilog-decoder-mux,56014829,Verilog,verilog-decoder-mux,124,0,2016-04-11 23:29:16+00:00,[],https://api.github.com/licenses/gpl-3.0
478,https://github.com/kudos2Shef/pipelined-mips-cpu.git,2016-04-10 14:13:15+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,kudos2Shef/pipelined-mips-cpu,55902777,Verilog,pipelined-mips-cpu,26,0,2016-04-10 14:24:32+00:00,[],None
479,https://github.com/tba109/tmc_firmware.git,2016-01-29 17:26:18+00:00,,0,tba109/tmc_firmware,50678590,Verilog,tmc_firmware,184622,0,2016-01-29 23:41:06+00:00,[],None
480,https://github.com/rocwet/EE_371.git,2016-01-07 18:32:19+00:00,EE 371 Design of Digital Circuits and Systems,0,rocwet/EE_371,49222659,Verilog,EE_371,201598,0,2016-01-16 07:48:48+00:00,[],None
481,https://github.com/cepowell/MIPS-CPU.git,2016-01-18 23:37:07+00:00,Single-cycle MIPS CPU.,0,cepowell/MIPS-CPU,49912784,Verilog,MIPS-CPU,3,0,2017-04-28 13:14:20+00:00,[],None
482,https://github.com/arnavmittal/SystemVerilog.git,2016-02-10 01:07:17+00:00,Verilog and System verilog,0,arnavmittal/SystemVerilog,51413292,Verilog,SystemVerilog,5489,0,2019-05-02 05:29:49+00:00,[],None
483,https://github.com/barry963/ViterbiDecoder.git,2016-02-04 23:18:34+00:00,,0,barry963/ViterbiDecoder,51112867,Verilog,ViterbiDecoder,234,0,2016-11-21 22:34:39+00:00,[],None
484,https://github.com/IngenicC/orpsocv2.git,2016-03-14 03:58:58+00:00,OpenRISC study.,0,IngenicC/orpsocv2,53825622,Verilog,orpsocv2,0,0,2017-06-11 14:18:10+00:00,[],None
485,https://github.com/jcallejat/proy_1_grupo_4_sem_1_2016.git,2016-03-16 02:45:47+00:00,proy_1_grupo_4_sem_1_2016,0,jcallejat/proy_1_grupo_4_sem_1_2016,53995561,Verilog,proy_1_grupo_4_sem_1_2016,42,0,2016-04-25 21:45:36+00:00,[],None
486,https://github.com/jialejiahi/fpga_learning.git,2016-03-16 14:06:35+00:00,personal learning staff,0,jialejiahi/fpga_learning,54037050,Verilog,fpga_learning,0,0,2016-03-16 14:10:11+00:00,[],None
487,https://github.com/dantudose/codingground.git,2016-03-01 13:53:10+00:00,Main Repository for Coding Ground,0,dantudose/codingground,52880379,Verilog,codingground,3,0,2016-03-01 14:02:56+00:00,[],None
488,https://github.com/changeyourname/cpu-Cortex_M0.git,2016-01-01 04:03:38+00:00,,0,changeyourname/cpu-Cortex_M0,48869022,Verilog,cpu-Cortex_M0,124,0,2017-12-04 02:13:27+00:00,[],None
489,https://github.com/preethikandhalu/MIPS32.git,2016-03-22 07:17:34+00:00,Single cycle CPU of MIPS 32-bit architecture using Verilog,0,preethikandhalu/MIPS32,54453595,Verilog,MIPS32,4,0,2016-11-04 04:54:25+00:00,[],None
490,https://github.com/Marcoslz22/Primer-Proyecto.git,2016-03-15 19:16:36+00:00,,0,Marcoslz22/Primer-Proyecto,53971783,Verilog,Primer-Proyecto,12,0,2016-03-17 02:55:46+00:00,[],https://api.github.com/licenses/mit
491,https://github.com/Catanio/sistemas-digitais.git,2016-03-09 21:54:54+00:00,Cadeira de sistemas digitais UFFS 2016/1 Prof. Dr. Emilio Wuerges,0,Catanio/sistemas-digitais,53534696,Verilog,sistemas-digitais,169,0,2016-04-08 08:22:33+00:00,[],None
492,https://github.com/nikhil2316/FPGAWorkingMIPSARCH.git,2016-03-09 11:05:03+00:00,,0,nikhil2316/FPGAWorkingMIPSARCH,53491222,Verilog,FPGAWorkingMIPSARCH,42,0,2016-03-09 11:14:40+00:00,[],None
493,https://github.com/abstractmachines/verilog-shift-register.git,2016-03-29 07:42:03+00:00,A shift register in Verilog. Bidirectional pin use.,0,abstractmachines/verilog-shift-register,54956026,Verilog,verilog-shift-register,33,0,2017-02-21 19:15:21+00:00,"['verilog', 'shift-register', 'hardware', 'embedded-systems']",None
494,https://github.com/mortal123/CPU.git,2016-03-29 07:45:41+00:00,"A simple CPU implement, with Fan!",0,mortal123/CPU,54956240,Verilog,CPU,7782,0,2016-03-29 07:50:26+00:00,[],None
495,https://github.com/pakhotin/tmb_fw_code.git,2016-03-25 22:25:44+00:00,,3,pakhotin/tmb_fw_code,54750993,Verilog,tmb_fw_code,2216,0,2016-03-25 22:35:40+00:00,[],None
496,https://github.com/ssk1328/lc3b-isa.git,2016-03-25 18:11:25+00:00,Description of LC3B ISA for Microprocessor Course Project,0,ssk1328/lc3b-isa,54737759,Verilog,lc3b-isa,828,0,2016-03-25 18:14:20+00:00,[],None
497,https://github.com/rsmookler/pipelined-mips-cpu.git,2015-12-15 21:58:33+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,rsmookler/pipelined-mips-cpu,48071398,Verilog,pipelined-mips-cpu,26,0,2015-12-15 21:59:14+00:00,[],None
498,https://github.com/anewage/LogicDesign_FinalProject.git,2016-01-13 11:50:15+00:00,Logic Design Final Project,0,anewage/LogicDesign_FinalProject,49570601,Verilog,LogicDesign_FinalProject,3647,0,2019-07-26 17:46:00+00:00,[],None
499,https://github.com/ntorresh/Solucion.git,2015-12-09 21:59:30+00:00,,1,ntorresh/Solucion,47721748,Verilog,Solucion,94,0,2015-12-10 02:26:50+00:00,[],None
500,https://github.com/veronica0512/2015Autumn_Logic-Design-Final-Project.git,2015-12-13 10:47:22+00:00,,0,veronica0512/2015Autumn_Logic-Design-Final-Project,47915145,Verilog,2015Autumn_Logic-Design-Final-Project,3,0,2015-12-13 10:54:40+00:00,[],None
501,https://github.com/hesitateYU/pipelined-mips-cpu.git,2016-01-10 15:10:27+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,hesitateYU/pipelined-mips-cpu,49371864,Verilog,pipelined-mips-cpu,26,0,2016-01-10 15:11:12+00:00,[],None
502,https://github.com/xiangyuzhang/Camouflage-tools.git,2016-01-06 19:34:24+00:00,,0,xiangyuzhang/Camouflage-tools,49156922,Verilog,Camouflage-tools,60042,0,2016-02-08 20:47:02+00:00,[],None
503,https://github.com/xshangyong/camera2monitor2.git,2016-03-04 15:11:05+00:00,,0,xshangyong/camera2monitor2,53143724,Verilog,camera2monitor2,560,0,2016-03-04 15:16:35+00:00,[],None
504,https://github.com/ypei92/mip32_pipelined_diffbulb.git,2016-01-27 23:04:11+00:00,,0,ypei92/mip32_pipelined_diffbulb,50544392,Verilog,mip32_pipelined_diffbulb,228,0,2016-02-04 08:49:03+00:00,[],None
505,https://github.com/gussmith23/TrafficLight.git,2016-02-02 00:53:57+00:00,,0,gussmith23/TrafficLight,50883156,Verilog,TrafficLight,35,0,2016-02-02 00:57:11+00:00,[],None
506,https://github.com/Ocram55/proy_1_grupo_9_sem_1_2016_Oviedo_ySandoval.git,2016-03-07 20:46:08+00:00,,0,Ocram55/proy_1_grupo_9_sem_1_2016_Oviedo_ySandoval,53357795,Verilog,proy_1_grupo_9_sem_1_2016_Oviedo_ySandoval,10,0,2016-04-19 02:54:58+00:00,[],None
507,https://github.com/jimmery/Breakout.git,2016-03-10 19:42:53+00:00,,0,jimmery/Breakout,53611942,Verilog,Breakout,6742,0,2016-03-10 19:49:54+00:00,[],None
508,https://github.com/ejrh/fpga-bits.git,2016-03-13 02:41:01+00:00,Various bits of FPGA code,1,ejrh/fpga-bits,53764083,Verilog,fpga-bits,5,0,2016-03-13 02:47:45+00:00,[],None
509,https://github.com/qshaodong/ObjectTracking.git,2016-03-16 11:14:33+00:00,McGill University - ECSE 456/457 - Winter/Fall 2015,2,qshaodong/ObjectTracking,54025376,Verilog,ObjectTracking,47307,0,2019-04-28 19:43:01+00:00,[],https://api.github.com/licenses/mit
510,https://github.com/nowhard/aquisition.git,2016-02-29 07:49:44+00:00,"Сбор данных fpga, генерация синуса",0,nowhard/aquisition,52773605,Verilog,aquisition,6991,0,2016-02-29 07:50:55+00:00,[],None
511,https://github.com/dengbzh/BMST-NBLDPC.git,2016-03-01 05:10:58+00:00,FPGA implementation of BMST-NBLDPC system,1,dengbzh/BMST-NBLDPC,52849774,Verilog,BMST-NBLDPC,6,0,2016-03-01 05:16:41+00:00,[],None
512,https://github.com/nesanter/hdl-utils.git,2016-02-29 17:54:29+00:00,Collection of Verilog building blocks,0,nesanter/hdl-utils,52811404,Verilog,hdl-utils,16,0,2016-02-29 18:00:20+00:00,[],https://api.github.com/licenses/gpl-3.0
513,https://github.com/wxnguyen/GPS.git,2016-03-17 01:54:58+00:00,Gold Code Correlation,0,wxnguyen/GPS,54080197,Verilog,GPS,1,0,2016-03-17 01:58:01+00:00,[],None
514,https://github.com/sunset1995/CO_LAB2016.git,2016-03-10 05:06:19+00:00,NCTU Computer Organization lab in 2016 spring,0,sunset1995/CO_LAB2016,53556639,Verilog,CO_LAB2016,2368,0,2022-07-07 05:47:31+00:00,[],None
515,https://github.com/acht7111020/Pacmo.git,2016-03-04 15:13:07+00:00,"A music tempo game based on FPGA board, which press the button on the Keypad of the FPGA board and earn points when you successfully press the right button when objects drop down shown on the board.",0,acht7111020/Pacmo,53143876,Verilog,Pacmo,4205,0,2016-03-04 16:38:35+00:00,[],None
516,https://github.com/Masahiro000Shimasaki/NeuralNetwork.git,2016-02-11 04:50:48+00:00,ニューラルネットワークのサンプルプログラム,0,Masahiro000Shimasaki/NeuralNetwork,51494710,Verilog,NeuralNetwork,194,0,2017-12-13 02:34:22+00:00,[],https://api.github.com/licenses/mit
517,https://github.com/mattina401/CS-3220.git,2016-02-18 17:40:52+00:00,,0,mattina401/CS-3220,52026030,Verilog,CS-3220,19839,0,2016-02-18 17:49:11+00:00,[],None
518,https://github.com/Nagarathna123/yap.git,2016-02-22 17:00:04+00:00,Yet another processor (YAP) that implements the RISC-V ISA,0,Nagarathna123/yap,52289565,Verilog,yap,18,0,2016-02-22 17:00:05+00:00,[],None
519,https://github.com/xshangyong/ROM2VGA.git,2016-01-28 13:56:04+00:00,2016.1.28,0,xshangyong/ROM2VGA,50586348,Verilog,ROM2VGA,214,0,2016-02-24 15:21:12+00:00,[],None
520,https://github.com/codywk/ECE731-Advanced-Microcomputer-Design.git,2016-02-03 18:02:34+00:00,,0,codywk/ECE731-Advanced-Microcomputer-Design,51019327,Verilog,ECE731-Advanced-Microcomputer-Design,16535,0,2016-02-03 18:08:35+00:00,[],None
521,https://github.com/Nicholas-Foulk/Verilog-Projects.git,2016-02-05 05:40:11+00:00,,0,Nicholas-Foulk/Verilog-Projects,51128326,Verilog,Verilog-Projects,13,0,2016-09-14 04:26:23+00:00,[],None
522,https://github.com/varunmved/CS137.git,2016-02-05 01:53:34+00:00,CS137- Computer Organization- Spring 2016,0,varunmved/CS137,51119481,Verilog,CS137,50,0,2016-07-07 16:06:06+00:00,[],None
523,https://github.com/bravosy/CRC.git,2016-02-13 12:24:30+00:00,FPGA implementation of CRC8,0,bravosy/CRC,51644881,Verilog,CRC,1,0,2016-02-13 12:29:23+00:00,[],None
524,https://github.com/juo007/JuhyunOhRepo.git,2016-03-23 04:50:56+00:00,,0,juo007/JuhyunOhRepo,54531774,Verilog,JuhyunOhRepo,13205,0,2016-09-14 02:47:18+00:00,[],None
525,https://github.com/sidharrthnarasimhan/FloatingPoint.git,2016-03-24 02:52:56+00:00,Project Data,0,sidharrthnarasimhan/FloatingPoint,54609947,Verilog,FloatingPoint,7094,0,2016-03-24 02:54:18+00:00,[],None
526,https://github.com/jigangujs/frequency_divider.git,2016-04-14 14:47:27+00:00,实现任意整数分频,1,jigangujs/frequency_divider,56245767,Verilog,frequency_divider,471,0,2016-04-14 14:48:51+00:00,[],https://api.github.com/licenses/gpl-3.0
527,https://github.com/okaydemir/verilog-simple.git,2016-04-09 21:59:06+00:00,Simple verilog gate level implementation,0,okaydemir/verilog-simple,55868841,Verilog,verilog-simple,55,0,2016-04-09 22:00:38+00:00,[],https://api.github.com/licenses/gpl-3.0
528,https://github.com/skycow/verilog_key_expander.git,2016-04-14 18:06:44+00:00,,0,skycow/verilog_key_expander,56259441,Verilog,verilog_key_expander,760,0,2016-04-19 23:34:25+00:00,[],None
529,https://github.com/pojdrovic/MIPS_CPU.git,2016-04-21 17:24:09+00:00,Implementation of a MIPS processor,0,pojdrovic/MIPS_CPU,56792874,Verilog,MIPS_CPU,4192,0,2016-04-21 17:27:46+00:00,[],None
530,https://github.com/jjohnson5253/reactionTimerVerilog.git,2016-04-21 21:31:45+00:00,"Written in Verilog, this project turns an Altera DE0 FPGA board into a Reaction Timer. When the user presses the button on the board, a random pause time is initiated. Once that time is up, an LED lights on indicating that the user should press the button again. The duration of the LED being on is timed as the user's reaction time and then displayed on the 7-segment display.",0,jjohnson5253/reactionTimerVerilog,56806881,Verilog,reactionTimerVerilog,7509,0,2018-12-02 22:19:06+00:00,[],None
531,https://github.com/xzjqx/AltiVec.git,2016-04-21 03:42:24+00:00,计算机设计与调试的课程设计,0,xzjqx/AltiVec,56740375,Verilog,AltiVec,19893,0,2016-04-21 03:46:02+00:00,[],None
532,https://github.com/TDHolmes/DigitalDesign-Pong.git,2016-04-15 21:24:18+00:00, Verilog Pong game designed for Digital Design in December of 2013.,0,TDHolmes/DigitalDesign-Pong,56350618,Verilog,DigitalDesign-Pong,4,0,2017-03-22 05:00:03+00:00,"['pong', 'verilog']",None
533,https://github.com/buczio/verilog.git,2016-04-20 20:42:21+00:00,just play'in with Verilog HDL,0,buczio/verilog,56719549,Verilog,verilog,0,0,2016-04-22 21:48:29+00:00,[],None
534,https://github.com/dingzh/piplined-MIPS-CPU.git,2016-04-17 06:41:13+00:00,"CS334, Piplined MIPS CPU ",0,dingzh/piplined-MIPS-CPU,56422786,Verilog,piplined-MIPS-CPU,1028,0,2017-03-16 13:50:33+00:00,[],https://api.github.com/licenses/gpl-3.0
535,https://github.com/risc-v-processor/pipeline.git,2016-04-19 09:36:20+00:00,  A pipelined implementation of the RISC-V ISA,0,risc-v-processor/pipeline,56584147,Verilog,pipeline,24,0,2016-04-19 09:46:35+00:00,[],None
536,https://github.com/Taku78U/StreamBubbleSorter.git,2016-03-29 08:44:16+00:00,,0,Taku78U/StreamBubbleSorter,54960069,Verilog,StreamBubbleSorter,2,0,2016-03-29 08:44:46+00:00,[],None
537,https://github.com/cxhy/uart.git,2016-03-30 03:06:57+00:00,,0,cxhy/uart,55028206,Verilog,uart,12,0,2016-04-01 02:07:35+00:00,[],None
538,https://github.com/ManosTsagkos/lab06_starter.git,2016-03-30 19:39:28+00:00,,0,ManosTsagkos/lab06_starter,55092235,Verilog,lab06_starter,268,0,2017-02-02 14:51:43+00:00,[],None
539,https://github.com/jake-g/dsp-fpga-labs.git,2016-03-30 23:44:04+00:00,ee 443,1,jake-g/dsp-fpga-labs,55105558,Verilog,dsp-fpga-labs,258604,0,2016-06-14 19:47:40+00:00,[],None
540,https://github.com/GTalley/CompArchProcessor.git,2016-03-31 18:47:00+00:00,,3,GTalley/CompArchProcessor,55174819,Verilog,CompArchProcessor,107,0,2016-03-31 18:53:50+00:00,[],None
541,https://github.com/yyx722/Project_try.git,2016-04-01 23:41:11+00:00,,0,yyx722/Project_try,55268589,Verilog,Project_try,7,0,2016-04-02 00:15:21+00:00,[],None
542,https://github.com/leoortizz/UFFS.git,2016-03-06 18:27:57+00:00,,0,leoortizz/UFFS,53269495,Verilog,UFFS,58,0,2023-12-22 13:41:02+00:00,[],None
543,https://github.com/rosenbergb/single-cycle-mips-cpu.git,2015-12-08 19:24:45+00:00,Automatically exported from code.google.com/p/single-cycle-mips-cpu,0,rosenbergb/single-cycle-mips-cpu,47644156,Verilog,single-cycle-mips-cpu,16,0,2015-12-08 19:25:25+00:00,[],None
544,https://github.com/JangSing/LAB2_IT_Verilog.git,2015-12-09 02:12:22+00:00,,0,JangSing/LAB2_IT_Verilog,47662642,Verilog,LAB2_IT_Verilog,1954,0,2015-12-09 02:14:00+00:00,[],None
545,https://github.com/thejirayu/pico-Processor.git,2016-01-13 19:56:58+00:00,,1,thejirayu/pico-Processor,49598082,Verilog,pico-Processor,21280,0,2016-01-13 20:02:48+00:00,[],None
546,https://github.com/xshangyong/camera2monitor.git,2016-02-27 18:26:08+00:00,Camera2Monitor edtion 1.00,0,xshangyong/camera2monitor,52681998,Verilog,camera2monitor,520,0,2016-02-27 18:55:18+00:00,[],None
547,https://github.com/danielztolnai/wishbonespi.git,2016-03-03 10:15:58+00:00,Homework for the System Architectures course at BME,0,danielztolnai/wishbonespi,53041115,Verilog,wishbonespi,28,0,2016-05-12 22:12:53+00:00,[],None
548,https://github.com/Odog1996/EIE_FPGA_LAB.git,2016-02-16 13:43:14+00:00,Repository for the EIE FPGA lab experiment.,0,Odog1996/EIE_FPGA_LAB,51838654,Verilog,EIE_FPGA_LAB,7758,0,2016-02-16 13:44:10+00:00,[],None
549,https://github.com/Bernard1010/proy_1_grupo_1_sem_12_2016.git,2016-03-08 22:06:02+00:00,proyecto lab de diseno de sistemas digitales,0,Bernard1010/proy_1_grupo_1_sem_12_2016,53448703,Verilog,proy_1_grupo_1_sem_12_2016,33,0,2016-04-21 16:42:39+00:00,[],None
550,https://github.com/ejiblabahaba/EECS-399-Group-8-S16.git,2016-03-15 22:40:01+00:00,Spring 2016 EE Senior Project: Frequency Response Analyzer,0,ejiblabahaba/EECS-399-Group-8-S16,53983688,Verilog,EECS-399-Group-8-S16,31,0,2016-03-15 22:40:08+00:00,[],None
551,https://github.com/FujiiNoritsugu/DE0-Nano-SoC_ADC.git,2016-03-27 21:23:19+00:00,「DE0-Nano-SoCとセンサとサーボで見える化」のソース,0,FujiiNoritsugu/DE0-Nano-SoC_ADC,54848752,Verilog,DE0-Nano-SoC_ADC,20,0,2016-03-27 21:29:50+00:00,[],None
552,https://github.com/tanhauhau/CPU-3001.git,2016-03-31 03:49:55+00:00,Part of https://github.com/tanhauhau/SCE-bobokia,0,tanhauhau/CPU-3001,55118595,Verilog,CPU-3001,2893,0,2016-03-31 04:03:38+00:00,[],None
553,https://github.com/btrowbridge/Verilog_Exercises.git,2016-03-28 23:03:18+00:00,,0,btrowbridge/Verilog_Exercises,54929700,Verilog,Verilog_Exercises,1211,0,2016-03-28 23:04:20+00:00,[],None
554,https://github.com/hardik-manocha/AES.git,2016-04-05 09:26:09+00:00,"This design involves the implementation AES 128. Inside top module, enc, dec and key_generation modules are available. Both enc and dec are controlled via respective resets. When enc executes, key_generation runs and further fills the key memory. dec unit on its execution extracts key from the same memory. Working on to test the design with Side Channel Attacks.",1,hardik-manocha/AES,55493587,Verilog,AES,13,0,2016-04-05 09:26:36+00:00,[],None
555,https://github.com/obrightness/cvsd.git,2015-12-22 05:18:51+00:00,,0,obrightness/cvsd,48411859,Verilog,cvsd,2863,0,2015-12-22 05:23:37+00:00,[],None
556,https://github.com/heyyeh12/eecs362.git,2016-01-05 18:04:45+00:00,computer architecture project,1,heyyeh12/eecs362,49083315,Verilog,eecs362,7530,0,2016-04-29 20:11:30+00:00,[],None
557,https://github.com/tanmay47/Computer_Architecture.git,2015-12-29 16:56:44+00:00,Verilog implementation to computer architecture with different datapaths,0,tanmay47/Computer_Architecture,48757690,Verilog,Computer_Architecture,1151,0,2015-12-29 16:57:07+00:00,[],None
558,https://github.com/KhaledSakr/mips.git,2015-12-20 02:14:20+00:00,,0,KhaledSakr/mips,48304257,Verilog,mips,1,0,2015-12-20 02:17:54+00:00,[],None
559,https://github.com/animeshbchowdhury/odin-ii.git,2016-02-10 13:19:04+00:00,Automatically exported from code.google.com/p/odin-ii,1,animeshbchowdhury/odin-ii,51442132,Verilog,odin-ii,6549,0,2016-02-10 13:23:29+00:00,[],None
560,https://github.com/bowei-zhang/MIPS32-based-CPU.git,2016-01-18 21:35:59+00:00,Programmed in Verilog to develop a MIPS32 based 32-instructions-set CPU using xilinx .,0,bowei-zhang/MIPS32-based-CPU,49906975,Verilog,MIPS32-based-CPU,13,0,2016-01-18 21:45:00+00:00,[],None
561,https://github.com/NoraLigithub/2PlayersFootballGame.git,2016-03-12 12:03:56+00:00,written in verilog,1,NoraLigithub/2PlayersFootballGame,53729462,Verilog,2PlayersFootballGame,1011,0,2016-03-12 12:04:54+00:00,[],None
562,https://github.com/kmchilds/Project2.git,2016-03-12 12:20:55+00:00,ELEN249 - AWGN Project,0,kmchilds/Project2,53730174,Verilog,Project2,797,0,2016-03-20 07:49:54+00:00,[],None
563,https://github.com/IngenicC/TEAM-SUCCESS-NANO.git,2016-03-13 04:45:45+00:00,cool stuff,0,IngenicC/TEAM-SUCCESS-NANO,53767931,Verilog,TEAM-SUCCESS-NANO,240,0,2019-11-23 15:21:14+00:00,[],None
564,https://github.com/Napoleon1993/Protocol-de-transmisie.git,2016-03-22 11:48:35+00:00,,0,Napoleon1993/Protocol-de-transmisie,54470888,Verilog,Protocol-de-transmisie,186,0,2016-03-22 11:55:48+00:00,[],None
565,https://github.com/agjayant/assignments_CS220.git,2016-04-06 02:43:23+00:00,Contains Assignments of CS220: Computer Organisation and Architecture,1,agjayant/assignments_CS220,55570828,Verilog,assignments_CS220,10,0,2016-05-14 19:00:18+00:00,[],None
566,https://github.com/Jafet95/Prueba_circuito_antirrebote.git,2016-04-06 04:02:51+00:00,,0,Jafet95/Prueba_circuito_antirrebote,55574717,Verilog,Prueba_circuito_antirrebote,3,0,2016-04-06 04:08:47+00:00,[],None
567,https://github.com/alogfans/raft-mips.git,2016-02-01 06:50:49+00:00,Simple MIPS-like processor implementation based on Verilog,0,alogfans/raft-mips,50820404,Verilog,raft-mips,19,0,2024-02-27 09:01:49+00:00,[],None
568,https://github.com/troyzhaoyue/Mips-pipeline-CPU.git,2015-12-29 08:08:02+00:00,A 5-stage pipeline CPU that supports 50 MIPS instructions with Verilog.,0,troyzhaoyue/Mips-pipeline-CPU,48736150,Verilog,Mips-pipeline-CPU,128,0,2018-10-12 02:29:02+00:00,[],None
569,https://github.com/taner3K/embeddedrobot.git,2015-12-19 09:35:18+00:00,Automatically exported from code.google.com/p/embeddedrobot,0,taner3K/embeddedrobot,48276370,Verilog,embeddedrobot,177218,0,2015-12-19 09:41:00+00:00,[],None
570,https://github.com/velizarefremov/Rijndael.git,2015-12-18 18:42:49+00:00,AES Encryptor Decryptor,0,velizarefremov/Rijndael,48250786,Verilog,Rijndael,21,0,2015-12-18 18:45:01+00:00,[],https://api.github.com/licenses/gpl-2.0
571,https://github.com/ngaar/LC3_verilog.git,2015-12-19 02:15:12+00:00,Verilog implementation of LC3 architecture,0,ngaar/LC3_verilog,48265166,Verilog,LC3_verilog,23,0,2015-12-19 02:17:54+00:00,[],None
572,https://github.com/mda-ut/Tempest.git,2015-12-30 20:31:23+00:00,"(Deprecated as of May 8, 2016) University of Toronto Mechatronics Design Association's Software for our 2015-2016 submarine Tempest",5,mda-ut/Tempest,48818364,Verilog,Tempest,37249,0,2016-05-09 21:31:20+00:00,[],https://api.github.com/licenses/mit
573,https://github.com/cuclaoliu/arrow_sockit_gsrd.git,2016-01-18 09:12:10+00:00,,0,cuclaoliu/arrow_sockit_gsrd,49865182,Verilog,arrow_sockit_gsrd,38,0,2016-01-18 09:26:11+00:00,[],None
574,https://github.com/leaflabs/rhd2000_dm.git,2015-12-14 23:32:09+00:00,Verilog Data Model for simulation of Intan RHD2000 Series Electrophysiology Interface Chips,0,leaflabs/rhd2000_dm,48007633,Verilog,rhd2000_dm,8,0,2016-01-16 23:33:50+00:00,[],https://api.github.com/licenses/mit
575,https://github.com/kammce/LPCXpresso-Nexys4-Servo-Commander.git,2015-12-14 22:25:11+00:00,Using a LPC1769 and a Nexys4 DDR FPGA to control Servos,0,kammce/LPCXpresso-Nexys4-Servo-Commander,48004801,Verilog,LPCXpresso-Nexys4-Servo-Commander,291,0,2023-01-28 17:21:17+00:00,[],https://api.github.com/licenses/bsd-4-clause
576,https://github.com/alu0100767452/DP-MultBooth.git,2016-02-23 09:38:37+00:00,,0,alu0100767452/DP-MultBooth,52347848,Verilog,DP-MultBooth,18,0,2016-02-23 09:41:36+00:00,[],None
577,https://github.com/nicholasmoya/Simple_Microprocessor_SMP.git,2016-02-21 23:03:50+00:00,This repository holds the Verilog code to implement a 8-bit microprocessor using Quartus II (13.2) on a Altera DE2-115 FPGA Board.,0,nicholasmoya/Simple_Microprocessor_SMP,52232912,Verilog,Simple_Microprocessor_SMP,1532,0,2020-05-26 17:52:28+00:00,[],None
578,https://github.com/vinaygangadhar/wisc-proc5.git,2016-02-22 03:42:24+00:00,A 5 stage pipelined processor based on the subset of MIPS ISA ,0,vinaygangadhar/wisc-proc5,52245051,Verilog,wisc-proc5,56,0,2016-02-22 03:52:42+00:00,[],None
579,https://github.com/amclain/bss-hps.git,2016-02-24 08:09:48+00:00,,0,amclain/bss-hps,52425367,Verilog,bss-hps,103,0,2016-02-24 08:11:19+00:00,[],None
580,https://github.com/Y0Q/SOC_ECE_540_Proj_1.git,2016-04-02 18:58:12+00:00,,0,Y0Q/SOC_ECE_540_Proj_1,55311204,Verilog,SOC_ECE_540_Proj_1,79,0,2016-04-22 05:03:44+00:00,[],None
581,https://github.com/Kempf/3213A1.git,2016-04-01 09:48:12+00:00,ENGN3213 Assignment 1,1,Kempf/3213A1,55221555,Verilog,3213A1,20439,0,2016-04-02 05:04:19+00:00,[],None
582,https://github.com/maqiao-mq/cpu_verilog.git,2016-04-16 10:28:01+00:00,a cpu made by verilog,0,maqiao-mq/cpu_verilog,56377983,Verilog,cpu_verilog,1745,0,2016-04-16 10:32:11+00:00,[],None
583,https://github.com/jigangujs/edge_detect.git,2016-03-29 08:15:41+00:00,"when signal changes,eg.0->1,1->0, posedge/negedge/doub_edge all can be measured",0,jigangujs/edge_detect,54958135,Verilog,edge_detect,483,0,2016-03-29 08:22:50+00:00,[],https://api.github.com/licenses/gpl-3.0
584,https://github.com/Boskin/dataPathMultiplier.git,2016-04-09 23:04:28+00:00,Multiplier created using data path topology for learning purposes,0,Boskin/dataPathMultiplier,55870983,Verilog,dataPathMultiplier,10,0,2016-04-09 23:05:06+00:00,[],None
585,https://github.com/zld012739/zldrepository.git,2016-03-25 07:20:53+00:00,myselfspace,0,zld012739/zldrepository,54702146,Verilog,zldrepository,105152,0,2018-12-29 07:59:33+00:00,[],https://api.github.com/licenses/mit
586,https://github.com/jinyibin/uart.git,2016-04-04 12:13:02+00:00,uart transceiver,0,jinyibin/uart,55408458,Verilog,uart,1759,0,2016-04-04 12:21:30+00:00,[],None
587,https://github.com/yunheL/cs552.git,2016-02-02 21:09:55+00:00,cs552_spring16,0,yunheL/cs552,50952120,Verilog,cs552,146,0,2016-04-05 03:52:39+00:00,[],None
588,https://github.com/Alberto-Castro/proy_1_grupo_7_sem_1_2016.git,2016-03-15 22:50:48+00:00,,0,Alberto-Castro/proy_1_grupo_7_sem_1_2016,53984205,Verilog,proy_1_grupo_7_sem_1_2016,11,0,2016-04-19 16:40:34+00:00,[],None
589,https://github.com/shnovaj30101/EDA_final.git,2016-01-30 14:47:37+00:00,,0,shnovaj30101/EDA_final,50728830,Verilog,EDA_final,6224,0,2016-01-30 14:50:39+00:00,[],None
590,https://github.com/Jafet95/I-Proyecto-Laboratorio-de-Dise-o-Sistemas-Digitales.git,2016-03-01 18:37:20+00:00,,0,Jafet95/I-Proyecto-Laboratorio-de-Dise-o-Sistemas-Digitales,52900389,Verilog,I-Proyecto-Laboratorio-de-Dise-o-Sistemas-Digitales,57,0,2016-03-01 18:54:55+00:00,[],https://api.github.com/licenses/apache-2.0
591,https://github.com/samsirott/EXPERIMENTAL_AbsoluteValueDetector.git,2016-03-02 01:56:23+00:00,,0,samsirott/EXPERIMENTAL_AbsoluteValueDetector,52925048,Verilog,EXPERIMENTAL_AbsoluteValueDetector,682,0,2016-03-02 02:12:15+00:00,[],None
592,https://github.com/OPup/COGiX.git,2016-03-01 01:01:47+00:00,EIE year one lab.,0,OPup/COGiX,52836804,Verilog,COGiX,167971,0,2016-03-11 14:45:06+00:00,[],None
593,https://github.com/lyndseyp/IR.git,2016-03-16 18:59:57+00:00,,0,lyndseyp/IR,54058819,Verilog,IR,19,0,2016-03-16 19:01:48+00:00,[],None
594,https://github.com/henrymatids/CpE425-Verilog-.git,2016-03-18 10:12:45+00:00,"Create a 3-bit counter that has a mode control M. When M is 0, the counter counts up in the binary sequence. When M is 1, the counter advances through the Gray code sequence.",0,henrymatids/CpE425-Verilog-,54192352,Verilog,CpE425-Verilog-,57,0,2016-03-18 10:57:11+00:00,[],None
595,https://github.com/Geffersonvivan/SistemasDigitais.git,2016-03-16 23:32:23+00:00,Emilio,0,Geffersonvivan/SistemasDigitais,54073776,Verilog,SistemasDigitais,422,0,2016-04-18 15:55:05+00:00,[],None
596,https://github.com/agerardocarmona94/proy_1_grupo_1_sem_1_2016-ALLAN_DAYHANA.git,2016-03-16 21:16:48+00:00,,0,agerardocarmona94/proy_1_grupo_1_sem_1_2016-ALLAN_DAYHANA,54067031,Verilog,proy_1_grupo_1_sem_1_2016-ALLAN_DAYHANA,19,0,2016-04-30 04:59:07+00:00,[],None
597,https://github.com/lcming/siu-hw.git,2015-12-07 13:32:58+00:00,,0,lcming/siu-hw,47553937,Verilog,siu-hw,13,0,2015-12-07 15:14:01+00:00,[],None
598,https://github.com/pmaclellan/SingleCycleMIPS.git,2015-12-08 13:42:39+00:00,,0,pmaclellan/SingleCycleMIPS,47624577,Verilog,SingleCycleMIPS,36,0,2015-12-08 14:04:40+00:00,[],None
599,https://github.com/jigangujs/key_edge.git,2016-04-12 14:44:33+00:00,基于边缘检测的按键消抖,0,jigangujs/key_edge,56071642,Verilog,key_edge,607,0,2016-04-12 14:52:15+00:00,[],https://api.github.com/licenses/gpl-3.0
600,https://github.com/ludics/easyCounterbyVerilog.git,2016-04-15 06:47:05+00:00,Learn Git.,0,ludics/easyCounterbyVerilog,56297721,Verilog,easyCounterbyVerilog,2,0,2021-06-08 14:01:19+00:00,[],None
601,https://github.com/kasrakoushan/connectfour.git,2016-03-27 19:10:55+00:00,A connect-four game built using Verilog,0,kasrakoushan/connectfour,54843955,Verilog,connectfour,269,0,2016-03-27 20:16:39+00:00,[],None
602,https://github.com/erickeduarte/ProyectoElectrico.git,2016-03-31 00:47:03+00:00,,0,erickeduarte/ProyectoElectrico,55108089,Verilog,ProyectoElectrico,2249,0,2016-04-30 23:12:59+00:00,[],None
603,https://github.com/siranshen/CS152A.git,2016-04-11 04:20:31+00:00,,0,siranshen/CS152A,55941340,Verilog,CS152A,6621,0,2016-04-11 04:27:47+00:00,[],None
604,https://github.com/darsnack/ECE551FMACProject.git,2016-04-14 17:58:12+00:00,,0,darsnack/ECE551FMACProject,56258867,Verilog,ECE551FMACProject,391,0,2016-04-18 19:16:25+00:00,[],None
605,https://github.com/marrot/ad9467_ad9739a_fmc_ILA.git,2016-04-22 09:03:17+00:00,added buffer,0,marrot/ad9467_ad9739a_fmc_ILA,56842072,Verilog,ad9467_ad9739a_fmc_ILA,10,0,2016-04-22 09:11:43+00:00,[],None
606,https://github.com/troyhu/ee216a_fall_2014.git,2016-04-19 20:14:17+00:00,ucla ee216a,0,troyhu/ee216a_fall_2014,56628676,Verilog,ee216a_fall_2014,571,0,2016-04-19 20:41:00+00:00,[],None
607,https://github.com/NakasatoNorihiko/RSA.git,2016-04-18 22:10:40+00:00,,0,NakasatoNorihiko/RSA,56545717,Verilog,RSA,33,0,2016-04-20 01:34:59+00:00,[],None
608,https://github.com/rolandomm/deteccion_disparos.git,2016-02-22 15:57:00+00:00,,1,rolandomm/deteccion_disparos,52285175,Verilog,deteccion_disparos,455,0,2017-02-17 20:46:35+00:00,[],None
609,https://github.com/Saeed-Omnia/pipelined-mips-cpu.git,2016-02-21 15:30:41+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,Saeed-Omnia/pipelined-mips-cpu,52213018,Verilog,pipelined-mips-cpu,26,0,2016-02-21 15:31:26+00:00,[],None
610,https://github.com/florianovitz/SistemasDigitais.git,2016-03-04 00:24:25+00:00,,0,florianovitz/SistemasDigitais,53094403,Verilog,SistemasDigitais,0,0,2016-03-09 20:58:18+00:00,[],None
611,https://github.com/joaopaulocastilho/Sistemas-Digitais-Emilio.git,2016-03-02 23:39:29+00:00,,0,joaopaulocastilho/Sistemas-Digitais-Emilio,53004831,Verilog,Sistemas-Digitais-Emilio,6,0,2016-03-08 14:44:18+00:00,[],None
612,https://github.com/dylan-wright/ee480-idiot.git,2016-03-02 18:19:49+00:00,EE 480 Assignment 2: The Making of an IDIOT,0,dylan-wright/ee480-idiot,52985642,Verilog,ee480-idiot,979,0,2016-05-05 14:20:22+00:00,[],None
613,https://github.com/overall/RepoTest01.git,2016-01-20 06:29:45+00:00,"A test of GitHub workflow in FPGA Magazine, No. 4 (Feb. 01, 2014)",0,overall/RepoTest01,50009735,Verilog,RepoTest01,1,0,2016-01-20 07:29:03+00:00,[],None
614,https://github.com/manishravula/processor.git,2016-01-18 05:36:58+00:00,Implementation of 8-bit multi cycle processor using verilog on FPGA,0,manishravula/processor,49854498,Verilog,processor,168,0,2023-01-01 20:24:53+00:00,[],https://api.github.com/licenses/mit
615,https://github.com/shravan-shandilya/numato-mimas-v2.git,2016-02-27 12:50:41+00:00,,0,shravan-shandilya/numato-mimas-v2,52666593,Verilog,numato-mimas-v2,242,0,2016-02-27 16:00:12+00:00,[],https://api.github.com/licenses/gpl-3.0
616,https://github.com/CospanDesign/nysa-artemis-pcie-platform.git,2015-12-20 22:44:26+00:00,,0,CospanDesign/nysa-artemis-pcie-platform,48339973,Verilog,nysa-artemis-pcie-platform,1160,0,2016-06-17 12:09:38+00:00,[],https://api.github.com/licenses/mit
617,https://github.com/yugeorge/fpga_english_comment.git,2015-12-16 09:35:04+00:00,,0,yugeorge/fpga_english_comment,48100917,Verilog,fpga_english_comment,1156,0,2016-04-05 02:55:54+00:00,[],None
618,https://github.com/GUG11/Pipelined-Computer-.git,2015-12-19 15:07:07+00:00,,0,GUG11/Pipelined-Computer-,48286206,Verilog,Pipelined-Computer-,467,0,2015-12-19 15:07:38+00:00,[],None
619,https://github.com/JesseMK/DSDHomework.git,2015-12-21 12:25:02+00:00,Homework of My DSD class,0,JesseMK/DSDHomework,48370452,Verilog,DSDHomework,30,0,2015-12-21 12:28:36+00:00,[],None
620,https://github.com/hariprasadubhat/pipelined-mips-cpu.git,2016-01-09 16:28:30+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,hariprasadubhat/pipelined-mips-cpu,49331742,Verilog,pipelined-mips-cpu,26,0,2016-01-09 16:29:13+00:00,[],None
621,https://github.com/Aaron-Zhao123/src_newtong_hd.git,2016-01-20 08:56:01+00:00,,0,Aaron-Zhao123/src_newtong_hd,50017454,Verilog,src_newtong_hd,60,0,2016-01-20 08:59:34+00:00,[],None
622,https://github.com/C-Elegans/stack_verilog.git,2016-01-14 22:50:25+00:00,verilog code for my stack based cpu,0,C-Elegans/stack_verilog,49680479,Verilog,stack_verilog,37,0,2016-01-14 22:50:38+00:00,[],None
623,https://github.com/AsimMahmoud/CO2.git,2015-12-14 16:14:42+00:00,,0,AsimMahmoud/CO2,47986229,Verilog,CO2,1,0,2015-12-14 16:19:40+00:00,[],None
624,https://github.com/dkmatize/Digital2_final.git,2015-12-09 15:29:06+00:00,,0,dkmatize/Digital2_final,47699927,Verilog,Digital2_final,5424,0,2015-12-09 15:33:59+00:00,[],None
625,https://github.com/jang93/MMMMATHNESS.git,2015-12-08 08:15:08+00:00,50.002 1D Project,0,jang93/MMMMATHNESS,47608286,Verilog,MMMMATHNESS,3096,0,2015-12-08 08:15:43+00:00,[],None
626,https://github.com/magnuskarlsson/Pepino.git,2016-02-12 19:24:29+00:00,,0,magnuskarlsson/Pepino,51610843,Verilog,Pepino,1815,0,2016-02-12 19:24:48+00:00,[],None
627,https://github.com/trevor-crowley/Sadri.git,2016-02-17 03:26:55+00:00,,0,trevor-crowley/Sadri,51891255,Verilog,Sadri,10,0,2016-02-17 03:38:34+00:00,[],None
628,https://github.com/kalidas394/FPGA-and-HDL-Project.git,2016-02-11 23:17:47+00:00,,0,kalidas394/FPGA-and-HDL-Project,51554560,Verilog,FPGA-and-HDL-Project,3,0,2016-02-11 23:19:37+00:00,[],None
629,https://github.com/KennethWilke/capi-tinker.git,2016-01-22 16:16:16+00:00,My initial tinkering with a capi afu design,0,KennethWilke/capi-tinker,50192283,Verilog,capi-tinker,33,0,2020-05-14 14:05:32+00:00,[],https://api.github.com/licenses/bsd-2-clause
630,https://github.com/tucker3896/ECE_3829_C16.git,2016-01-22 01:11:46+00:00,,0,tucker3896/ECE_3829_C16,50148227,Verilog,ECE_3829_C16,2293,0,2016-02-04 22:40:31+00:00,[],None
631,https://github.com/nishantghosh/MIPS-RTL.git,2016-02-03 21:35:33+00:00,,0,nishantghosh/MIPS-RTL,51032239,Verilog,MIPS-RTL,35,0,2016-02-03 21:39:34+00:00,[],None
632,https://github.com/boxyoman/tinz-fpga.git,2016-03-21 00:51:19+00:00,,0,boxyoman/tinz-fpga,54349069,Verilog,tinz-fpga,5,0,2016-03-21 00:51:47+00:00,[],None
633,https://github.com/mismayil/w452.git,2016-03-17 00:14:40+00:00,W452 Processor in Verilog,0,mismayil/w452,54075478,Verilog,w452,13,0,2016-06-15 14:59:09+00:00,[],None
634,https://github.com/monotone-RK/VC707.git,2016-03-23 02:44:42+00:00,,0,monotone-RK/VC707,54525465,Verilog,VC707,817,0,2016-03-23 03:40:07+00:00,[],None
635,https://github.com/arjunsw1/hello-world.git,2016-03-23 00:15:26+00:00,test repository,0,arjunsw1/hello-world,54517829,Verilog,hello-world,1030,0,2016-06-10 23:43:19+00:00,[],None
636,https://github.com/JonahLiu/pr6120_fpga.git,2016-03-23 16:58:44+00:00,,0,JonahLiu/pr6120_fpga,54577824,Verilog,pr6120_fpga,1584,0,2016-03-23 17:03:42+00:00,[],None
637,https://github.com/nitish2112/VCS_PRSIM.git,2016-04-01 21:35:13+00:00,,1,nitish2112/VCS_PRSIM,55263796,Verilog,VCS_PRSIM,1281,0,2016-04-01 22:01:31+00:00,[],None
638,https://github.com/sunnieso/CSm152a.git,2016-04-04 03:33:46+00:00,,0,sunnieso/CSm152a,55382928,Verilog,CSm152a,83,0,2016-05-11 22:12:06+00:00,[],None
639,https://github.com/fabugo/simuladorIEEE754.git,2016-03-04 15:29:14+00:00,,0,fabugo/simuladorIEEE754,53144960,Verilog,simuladorIEEE754,138,0,2016-03-22 18:18:23+00:00,[],None
640,https://github.com/m0r0zzz/CPU32.git,2016-02-26 15:30:14+00:00,"Дипломная работа ""Разработка RTL-oписания интегрированного микропроцессорного модуля c RISC-архитектурой""",0,m0r0zzz/CPU32,52613577,Verilog,CPU32,10858,0,2016-03-18 15:28:25+00:00,[],None
641,https://github.com/wordspace/fde.git,2016-04-15 04:07:48+00:00,HDL class project of the fetch decode execute cycle using Verilog,0,wordspace/fde,56290178,Verilog,fde,20,0,2016-04-17 14:41:27+00:00,[],None
642,https://github.com/nalmeida94/SD-3.git,2016-04-11 15:07:48+00:00,sd 3,0,nalmeida94/SD-3,55982578,Verilog,SD-3,19711,0,2016-04-11 15:15:28+00:00,[],None
643,https://github.com/madhav-datt/pseudorandom.git,2016-04-04 19:09:35+00:00,Trying hardware programming with Verilog and FPGAs,1,madhav-datt/pseudorandom,55437693,Verilog,pseudorandom,363,0,2016-04-27 03:30:47+00:00,[],https://api.github.com/licenses/mit
644,https://github.com/Alireza-kokabi/ctpps-usb.git,2016-04-07 10:41:50+00:00,,0,Alireza-kokabi/ctpps-usb,55686455,Verilog,ctpps-usb,5338,0,2016-04-07 10:47:46+00:00,[],None
645,https://github.com/Katieneff/EE371.git,2016-04-06 23:30:11+00:00,This repository was used to share files among team members for a class at UW called EE 371.,0,Katieneff/EE371,55648470,Verilog,EE371,38605,0,2016-11-29 23:13:53+00:00,[],None
646,https://github.com/Zhumengxin/Architecture.git,2016-03-26 03:19:12+00:00,Taught by Professsor Jiang,0,Zhumengxin/Architecture,54760407,Verilog,Architecture,25295,0,2016-07-07 15:23:57+00:00,[],None
647,https://github.com/changeyourname/prattfellows-nostradamus.git,2016-03-28 23:46:16+00:00,,0,changeyourname/prattfellows-nostradamus,54931482,Verilog,prattfellows-nostradamus,276,0,2016-06-17 17:26:35+00:00,[],None
648,https://github.com/changeyourname/flicker.git,2016-03-28 23:47:02+00:00,,0,changeyourname/flicker,54931506,Verilog,flicker,270820,0,2016-03-28 23:47:13+00:00,[],None
649,https://github.com/loserking/VerilogUtils.git,2016-03-25 15:21:46+00:00,Some utilities for Verilog,0,loserking/VerilogUtils,54727349,Verilog,VerilogUtils,172,0,2017-10-16 06:50:43+00:00,[],None
650,https://github.com/mblopez93/mblopez-portfolio.git,2016-03-25 17:55:19+00:00,Tidbits of some of the programming projects I've done,0,mblopez93/mblopez-portfolio,54736809,Verilog,mblopez-portfolio,13,0,2016-03-25 19:55:42+00:00,[],None
651,https://github.com/adityaswami93/Multi-Cycle-Processor.git,2016-02-20 14:02:33+00:00,,0,adityaswami93/Multi-Cycle-Processor,52156108,Verilog,Multi-Cycle-Processor,140,0,2019-10-20 06:05:31+00:00,[],None
652,https://github.com/dwangers/ece253lab5.git,2016-02-23 14:44:30+00:00,"ECE253 H1 (ENGSCI): Latches, Flip-flops, Registers, and Counters [Verilog: Quartus 15.0]",0,dwangers/ece253lab5,52365855,Verilog,ece253lab5,104,0,2016-02-23 14:48:35+00:00,[],None
653,https://github.com/brendabrandy/aardvark-8-bit-computer.git,2016-04-20 21:53:06+00:00,Team Aardvark 8 bit computer,1,brendabrandy/aardvark-8-bit-computer,56723485,Verilog,aardvark-8-bit-computer,5413,0,2016-04-30 01:01:39+00:00,[],None
654,https://github.com/sebasalvarado/Labs.git,2016-03-09 21:01:59+00:00,,1,sebasalvarado/Labs,53531484,Verilog,Labs,8017,0,2016-03-09 21:06:08+00:00,[],None
655,https://github.com/LuisAlfaroR/Proyecto-1-Grupo-11-Sem-I-2016.git,2016-03-12 20:55:30+00:00,"Elaboración de un PWM el cual contiene valores de frecuencia y corriente (representativas) predefinidos, los cuales en el caso de la frecuencia varían el periodo de la señal de salida y la corriente se encarga de variar el ciclo de trabajo. Esto utilizando una FPGA.",0,LuisAlfaroR/Proyecto-1-Grupo-11-Sem-I-2016,53752933,Verilog,Proyecto-1-Grupo-11-Sem-I-2016,13,0,2016-05-08 00:41:03+00:00,[],None
656,https://github.com/amrelhosseiny/MIPS-Simulation.git,2016-03-27 12:58:42+00:00,MIPS Single Cycle Implementation Using Verilog,0,amrelhosseiny/MIPS-Simulation,54828542,Verilog,MIPS-Simulation,1537,0,2016-03-27 12:59:54+00:00,[],None
657,https://github.com/ZHOUJiemin/GateBach.git,2016-01-31 11:36:41+00:00,Personal files,0,ZHOUJiemin/GateBach,50771491,Verilog,GateBach,11,0,2016-01-31 11:36:46+00:00,[],None
658,https://github.com/johnarso/proy_1_grupo_1_sem_1_2016.git,2016-03-01 00:48:55+00:00,Diseño de PWM,0,johnarso/proy_1_grupo_1_sem_1_2016,52836177,Verilog,proy_1_grupo_1_sem_1_2016,51,0,2016-04-19 21:06:33+00:00,[],None
659,https://github.com/bzxing/morse.git,2016-03-08 02:50:08+00:00,,0,bzxing/morse,53377048,Verilog,morse,2,0,2016-03-08 02:51:18+00:00,[],None
660,https://github.com/HosseinAsghari/MIPS.git,2016-03-09 19:25:36+00:00,,0,HosseinAsghari/MIPS,53525358,Verilog,MIPS,19,0,2016-03-09 19:30:44+00:00,[],None
661,https://github.com/rikitoro/single_cycle_mips.git,2016-03-03 00:44:26+00:00,,0,rikitoro/single_cycle_mips,53007802,Verilog,single_cycle_mips,13,0,2016-03-03 02:09:32+00:00,[],None
662,https://github.com/ycgasjy/MD_reduction.git,2016-03-14 22:13:27+00:00,,1,ycgasjy/MD_reduction,53895678,Verilog,MD_reduction,6609,0,2016-03-14 22:13:56+00:00,[],None
663,https://github.com/uivil/cpu.git,2016-03-08 18:35:34+00:00,Simple CPU,0,uivil/cpu,53435752,Verilog,cpu,22,0,2016-03-08 18:35:57+00:00,[],None
664,https://github.com/cc96cc/Team-ExceptioNull.git,2016-03-17 01:21:23+00:00,Comp Arch Final Project: 8 bit computer,1,cc96cc/Team-ExceptioNull,54078385,Verilog,Team-ExceptioNull,1087,0,2016-04-23 20:16:44+00:00,[],None
665,https://github.com/craigrmccown/cs-3220-project2.git,2016-03-05 22:31:13+00:00,,0,craigrmccown/cs-3220-project2,53226511,Verilog,cs-3220-project2,137,0,2016-03-05 22:32:41+00:00,[],None
666,https://github.com/thedavekwon/8bitComputer.git,2016-04-15 18:14:56+00:00,Cooper Union Comp Arch Freshman 8bit computer project ,0,thedavekwon/8bitComputer,56340601,Verilog,8bitComputer,415,0,2018-10-22 20:36:41+00:00,[],None
667,https://github.com/alice90270/NTHU-Archi-Project1.git,2016-04-08 08:11:48+00:00,2016 single cycle simulator,0,alice90270/NTHU-Archi-Project1,55762051,Verilog,NTHU-Archi-Project1,2591,0,2016-05-12 05:55:17+00:00,[],None
668,https://github.com/oweh222/385FinalProject.git,2016-04-20 22:31:24+00:00,ECE 385 Final Project,0,oweh222/385FinalProject,56725215,Verilog,385FinalProject,2656,0,2016-04-20 22:36:23+00:00,[],None
669,https://github.com/Cloudxtreme/RISC-processor-design-SPARC.git,2016-04-21 16:12:19+00:00,Computer Architecture Course Project,0,Cloudxtreme/RISC-processor-design-SPARC,56788260,Verilog,RISC-processor-design-SPARC,1472,0,2016-09-01 23:22:00+00:00,[],None
670,https://github.com/elevati0n/compArchFinalProj.git,2015-12-13 07:08:32+00:00,,0,elevati0n/compArchFinalProj,47909605,Verilog,compArchFinalProj,1915,0,2015-12-13 07:08:50+00:00,[],None
671,https://github.com/veronica0512/LogicDesign.git,2015-12-13 10:58:05+00:00,2015Autumn_Logic Design Final Project,0,veronica0512/LogicDesign,47915470,Verilog,LogicDesign,3,0,2015-12-26 16:50:53+00:00,[],None
672,https://github.com/richar66/Spanish_English.git,2015-12-08 23:20:48+00:00,Spanish to English number vocavulary exercise using FPGA,0,richar66/Spanish_English,47655617,Verilog,Spanish_English,17478,0,2015-12-08 23:22:56+00:00,[],None
673,https://github.com/Wonicon/ArchLab.git,2015-12-06 15:18:11+00:00,组成原理实验,0,Wonicon/ArchLab,47501820,Verilog,ArchLab,492,0,2015-12-06 15:18:50+00:00,[],None
674,https://github.com/SirKenny/EE4363.git,2015-12-09 01:16:16+00:00,,0,SirKenny/EE4363,47660094,Verilog,EE4363,23,0,2015-12-09 01:25:50+00:00,[],None
675,https://github.com/fabugo/BlackJack.git,2016-02-16 00:26:43+00:00,,0,fabugo/BlackJack,51795816,Verilog,BlackJack,66,0,2016-02-17 05:26:16+00:00,[],https://api.github.com/licenses/gpl-2.0
676,https://github.com/Zonpin23/DigitalIIG07.git,2016-03-02 16:43:46+00:00,Control de Acceso Vehicular,0,Zonpin23/DigitalIIG07,52979248,Verilog,DigitalIIG07,5032,0,2016-06-02 04:37:04+00:00,[],None
677,https://github.com/dudustefanello/sistemas.git,2016-03-03 22:28:14+00:00,Repositório para entrega de atividades da disciplina de sistemas digitais,0,dudustefanello/sistemas,53088910,Verilog,sistemas,1159,0,2016-04-07 23:55:37+00:00,[],None
678,https://github.com/EMAN-P3D-VPU/Project.git,2016-03-04 00:04:03+00:00,,1,EMAN-P3D-VPU/Project,53093477,Verilog,Project,39682,0,2016-04-29 00:25:31+00:00,[],None
679,https://github.com/brunoprograma/sistemas-digitais.git,2016-03-04 00:19:35+00:00,Trabalhos desenvolvidos nas aulas da disciplina de Sistemas Digitais,0,brunoprograma/sistemas-digitais,53094203,Verilog,sistemas-digitais,9,0,2016-04-20 23:38:30+00:00,[],None
680,https://github.com/samsirott/Final_AbsoluteValueDetector.git,2016-03-04 02:25:22+00:00,,0,samsirott/Final_AbsoluteValueDetector,53100829,Verilog,Final_AbsoluteValueDetector,596,0,2016-03-04 02:27:58+00:00,[],None
681,https://github.com/jlwegene/Edulent-Implementation.git,2016-02-04 12:36:01+00:00,,0,jlwegene/Edulent-Implementation,51074962,Verilog,Edulent-Implementation,5,0,2016-02-04 12:38:33+00:00,[],None
682,https://github.com/aravindsv/DVFX.git,2016-02-29 23:02:14+00:00,,0,aravindsv/DVFX,52831325,Verilog,DVFX,2974,0,2016-03-02 23:46:50+00:00,[],None
683,https://github.com/ngemily/detectinator.git,2016-02-23 20:33:00+00:00,HW implementation of image detect project.,0,ngemily/detectinator,52389576,Verilog,detectinator,675,0,2016-03-16 15:42:18+00:00,[],None
684,https://github.com/Billy4195/DLAB.git,2016-02-29 12:08:03+00:00,Digital LAB final project,0,Billy4195/DLAB,52788284,Verilog,DLAB,5,0,2016-02-29 12:37:28+00:00,[],None
685,https://github.com/sacheendra/DSA_processor_design.git,2016-02-25 09:51:25+00:00,A basic 5 stage pipelined processor,0,sacheendra/DSA_processor_design,52514191,Verilog,DSA_processor_design,5,0,2016-02-25 09:53:05+00:00,[],None
686,https://github.com/commedeschatons/Julia.git,2016-04-08 04:19:00+00:00,JUlia dude,0,commedeschatons/Julia,55749831,Verilog,Julia,313516,0,2016-04-22 19:16:13+00:00,[],None
687,https://github.com/mballance/mor1kx_soc.git,2016-04-14 16:45:13+00:00,SoC using mor1kx core,0,mballance/mor1kx_soc,56254089,Verilog,mor1kx_soc,2889,0,2017-06-20 03:38:17+00:00,[],https://api.github.com/licenses/apache-2.0
688,https://github.com/rauldiazjr/64bit_RISCProc.git,2016-01-27 20:14:22+00:00,64bit - RISC Processor ,0,rauldiazjr/64bit_RISCProc,50534718,Verilog,64bit_RISCProc,661,0,2016-01-27 20:46:38+00:00,[],None
689,https://github.com/gvisona/Verilog-Projects.git,2016-02-18 15:18:34+00:00,,0,gvisona/Verilog-Projects,52016455,Verilog,Verilog-Projects,7149,0,2016-02-18 15:19:25+00:00,[],None
690,https://github.com/sora/sume-eth-timestamp.git,2016-02-18 15:24:34+00:00,,0,sora/sume-eth-timestamp,52016871,Verilog,sume-eth-timestamp,1058,0,2016-02-18 15:25:19+00:00,[],None
691,https://github.com/KennethWilke/hello-afu.git,2016-02-15 17:15:32+00:00,Example AFU for my blog post about developing an AFU for CAPI,1,KennethWilke/hello-afu,51771754,Verilog,hello-afu,16,0,2020-05-14 14:05:31+00:00,[],None
692,https://github.com/risc-v-processor/single_cycle.git,2016-02-22 16:38:00+00:00,A Single Cycle implementation of the RISC-V ISA,0,risc-v-processor/single_cycle,52287995,Verilog,single_cycle,32,0,2016-02-22 17:10:41+00:00,[],None
693,https://github.com/Milleraj66/MIPS_CPU_16bit.git,2016-01-29 21:12:49+00:00,Partial MIPS 16 bit datapath for Nexys4 FPGA,0,Milleraj66/MIPS_CPU_16bit,50691671,Verilog,MIPS_CPU_16bit,31,0,2016-01-29 21:29:07+00:00,[],None
694,https://github.com/maomaodan/ECE552.git,2016-02-03 16:59:12+00:00,Computer Architecture Course Project,0,maomaodan/ECE552,51015308,Verilog,ECE552,31631,0,2016-09-26 23:54:12+00:00,[],None
695,https://github.com/Natan-Artini/Sistemas-Digitais-2016.git,2016-03-03 12:10:49+00:00,,0,Natan-Artini/Sistemas-Digitais-2016,53047555,Verilog,Sistemas-Digitais-2016,6,0,2022-06-11 19:33:21+00:00,[],None
696,https://github.com/evschell/scratch_paper.git,2016-01-29 18:38:42+00:00,,0,evschell/scratch_paper,50682913,Verilog,scratch_paper,3,0,2016-01-29 19:16:43+00:00,[],None
697,https://github.com/ppashakhanloo/verilog-trivium.git,2016-01-05 11:06:52+00:00,Implementation of Trivium - a random bit generator,0,ppashakhanloo/verilog-trivium,49060850,Verilog,verilog-trivium,2,0,2022-04-12 14:07:48+00:00,[],None
698,https://github.com/KennethWilke/capi-parity.git,2016-01-28 20:37:57+00:00,A sample CAPI project that utilizes an FPGA for generating parity,0,KennethWilke/capi-parity,50612019,Verilog,capi-parity,21,0,2020-05-14 14:05:39+00:00,[],https://api.github.com/licenses/bsd-2-clause
699,https://github.com/ilovaca/ece342_lab6.git,2016-03-12 03:21:55+00:00,,0,ilovaca/ece342_lab6,53711128,Verilog,ece342_lab6,6,0,2016-03-12 03:23:40+00:00,[],None
700,https://github.com/ion-concepts/public.git,2016-03-16 21:34:22+00:00,,0,ion-concepts/public,54068115,Verilog,public,91907,0,2016-03-16 21:52:47+00:00,[],None
701,https://github.com/liangzhenduo/AltiVec.git,2016-03-15 13:50:00+00:00,VSFX ISS simulation in C++ & Verilog,0,liangzhenduo/AltiVec,53948334,Verilog,AltiVec,25530,0,2016-04-19 06:31:34+00:00,[],None
702,https://github.com/ilovaca/lab6_part3.git,2016-03-17 04:02:19+00:00,,0,ilovaca/lab6_part3,54087455,Verilog,lab6_part3,5,0,2016-03-17 04:04:08+00:00,[],None
703,https://github.com/karinavanessa/Proyecto1---PWM.git,2016-03-17 02:30:19+00:00,,0,karinavanessa/Proyecto1---PWM,54082232,Verilog,Proyecto1---PWM,0,0,2016-03-17 02:40:47+00:00,[],None
704,https://github.com/nikogianna/SAM.git,2016-04-17 19:39:50+00:00,Decryption System,0,nikogianna/SAM,56454812,Verilog,SAM,18,0,2016-04-17 19:41:35+00:00,[],None
705,https://github.com/chronologos/A51EncryptDecrypt.git,2016-04-16 23:27:32+00:00,Hardware accelerated crypto: A5/1 Stream Cipher implemented on 5-stage pipelined processor. A Duke CS350 final project.,0,chronologos/A51EncryptDecrypt,56410208,Verilog,A51EncryptDecrypt,5204,0,2017-10-27 16:58:00+00:00,[],None
706,https://github.com/xiangyuzhang/Obfuscation_Plots.git,2016-01-06 19:45:36+00:00,,0,xiangyuzhang/Obfuscation_Plots,49157509,Verilog,Obfuscation_Plots,176393,0,2016-02-19 01:15:09+00:00,[],None
707,https://github.com/PJBoy/verilog.git,2016-01-15 18:36:33+00:00,A bunch of Verilog code samples,0,PJBoy/verilog,49737605,Verilog,verilog,7,0,2016-01-15 18:37:50+00:00,[],None
708,https://github.com/jasondemps1/lambda-squared.git,2015-12-15 18:57:11+00:00,A Lisp interpreter written in SystemVerilog. Someday it might be synthesizable.,0,jasondemps1/lambda-squared,48062762,Verilog,lambda-squared,20,0,2015-12-16 02:56:50+00:00,[],None
709,https://github.com/heyskylark/DaVinci-1.0-Behavioral-Computer-System.git,2015-12-13 07:16:26+00:00,A behvioral model of a basic computer system (Processor and Memory) done in Verilog for Computer Architecture (CS147).,0,heyskylark/DaVinci-1.0-Behavioral-Computer-System,47909795,Verilog,DaVinci-1.0-Behavioral-Computer-System,797,0,2015-12-13 07:16:47+00:00,[],None
710,https://github.com/micrenda/xvc_microserver.git,2016-01-12 15:13:30+00:00,,0,micrenda/xvc_microserver,49508158,Verilog,xvc_microserver,13495,0,2017-01-19 08:54:27+00:00,[],None
711,https://github.com/Felipe2395/transmision-de-datos.git,2015-12-10 16:30:27+00:00,,0,Felipe2395/transmision-de-datos,47773957,Verilog,transmision-de-datos,83,0,2015-12-10 16:30:35+00:00,[],None
712,https://github.com/shipinggs/nap-snack-snap-mojo.git,2015-12-11 09:47:42+00:00,,1,shipinggs/nap-snack-snap-mojo,47818359,Verilog,nap-snack-snap-mojo,11988,0,2016-07-23 07:21:36+00:00,[],None
713,https://github.com/xmguo/578_project_col_panic_verilog.git,2015-12-06 18:23:34+00:00,,0,xmguo/578_project_col_panic_verilog,47508164,Verilog,578_project_col_panic_verilog,280,0,2015-12-06 18:34:01+00:00,[],None
714,https://github.com/bravosy/VGA.git,2015-12-09 14:34:42+00:00,,0,bravosy/VGA,47696558,Verilog,VGA,1,0,2015-12-09 14:35:07+00:00,[],None
715,https://github.com/arunjayabalan/ASIC_Design.git,2015-12-10 15:44:25+00:00,,0,arunjayabalan/ASIC_Design,47771202,Verilog,ASIC_Design,13824,0,2015-12-10 16:30:11+00:00,[],None
716,https://github.com/alice90270/NTHU-Archi-Project2.git,2016-04-20 00:53:58+00:00,single cycle CPU ,0,alice90270/NTHU-Archi-Project2,56643141,Verilog,NTHU-Archi-Project2,4815,0,2016-06-17 15:29:46+00:00,[],None
717,https://github.com/cmbuck/FPGA-Filter-FFT-UART.git,2015-12-14 03:45:14+00:00,Filter input accelerometer data and transmit the fourier transform over UART,0,cmbuck/FPGA-Filter-FFT-UART,47950646,Verilog,FPGA-Filter-FFT-UART,7387,0,2015-12-14 03:46:31+00:00,[],None
718,https://github.com/LemonATsu/Pipelined-RISC-Processor.git,2015-12-24 14:27:57+00:00,A Pipelined RISC Processor written in verilog,0,LemonATsu/Pipelined-RISC-Processor,48545812,Verilog,Pipelined-RISC-Processor,529,0,2016-01-13 16:58:29+00:00,[],None
719,https://github.com/takata150802/MNIST_MLP151217.git,2015-12-27 09:11:37+00:00,,0,takata150802/MNIST_MLP151217,48639367,Verilog,MNIST_MLP151217,54,0,2015-12-27 09:22:02+00:00,[],None
720,https://github.com/joejensen8/FiniteStateMachine.git,2016-03-29 15:24:00+00:00,Brake light Finite State Machine in Verilog with Cyclone 3 FPGA (Spring 2015),0,joejensen8/FiniteStateMachine,54987070,Verilog,FiniteStateMachine,2,0,2016-03-30 01:45:34+00:00,[],None
721,https://github.com/bjcancin/Thesis_Code.git,2016-04-18 15:45:12+00:00,Código Verilog y C utilizado en mi tesis de magister,1,bjcancin/Thesis_Code,56520856,Verilog,Thesis_Code,1997,0,2016-04-18 16:14:31+00:00,[],None
722,https://github.com/diogopm/TEI-1516.git,2016-03-10 09:15:06+00:00,Trabalho prático 1,0,diogopm/TEI-1516,53571100,Verilog,TEI-1516,31166,0,2016-03-17 02:10:33+00:00,[],None
723,https://github.com/luooove/FPGA_LED_GettingStart.git,2016-03-16 09:34:47+00:00,,0,luooove/FPGA_LED_GettingStart,54018793,Verilog,FPGA_LED_GettingStart,1399,0,2016-03-16 09:37:47+00:00,[],None
724,https://github.com/HumairAK/breakout.git,2016-04-20 00:51:12+00:00,Atari's Breakout re-created in verilog,0,HumairAK/breakout,56643026,Verilog,breakout,43,0,2016-09-04 19:47:10+00:00,[],None
725,https://github.com/hcheng761/MIPS-32-bit-Datapath.git,2016-03-02 18:21:01+00:00,"Pipelined 32-bit MIPS processor in Verilog includes branch, jump-and-link, R-type, and I-type instructions.",0,hcheng761/MIPS-32-bit-Datapath,52985726,Verilog,MIPS-32-bit-Datapath,9,0,2016-03-02 18:22:25+00:00,[],None
726,https://github.com/mwlos/rock-your-baby.git,2015-12-09 15:10:52+00:00,Automatically exported from code.google.com/p/rock-your-baby,0,mwlos/rock-your-baby,47698780,Verilog,rock-your-baby,736,0,2015-12-09 15:11:55+00:00,[],None
727,https://github.com/mukulmk/Computer-Architecture-Labs.git,2015-12-10 04:03:17+00:00,Various labs done as a part of CompArch course,0,mukulmk/Computer-Architecture-Labs,47736866,Verilog,Computer-Architecture-Labs,21,0,2015-12-10 04:20:17+00:00,[],None
728,https://github.com/gjmunozl/I-2C.git,2015-12-10 06:04:19+00:00,,0,gjmunozl/I-2C,47741687,Verilog,I-2C,32,0,2015-12-10 06:08:26+00:00,[],None
729,https://github.com/pydesai12/Blowfish-Algorithm.git,2015-12-15 22:36:13+00:00,Hardware Implementation of Blowfish Algorithm with 64 bit data input and 64x4 bit key input,0,pydesai12/Blowfish-Algorithm,48073002,Verilog,Blowfish-Algorithm,4,0,2015-12-15 22:41:03+00:00,[],None
730,https://github.com/theamrzaki/MIPS-project.git,2015-12-16 00:12:36+00:00,,0,theamrzaki/MIPS-project,48076433,Verilog,MIPS-project,141,0,2015-12-16 00:16:10+00:00,[],None
731,https://github.com/duylanh94/KTMT.git,2015-12-17 04:10:27+00:00,File thiết kế Pipeline,0,duylanh94/KTMT,48151708,Verilog,KTMT,7,0,2015-12-17 04:13:34+00:00,[],None
732,https://github.com/kevin-gadek/MIPS-CPU.git,2015-12-08 02:49:16+00:00,,0,kevin-gadek/MIPS-CPU,47594297,Verilog,MIPS-CPU,7,0,2016-08-26 18:06:31+00:00,[],None
733,https://github.com/ihr486/Processor.git,2015-12-08 06:50:49+00:00,,0,ihr486/Processor,47604283,Verilog,Processor,19,0,2015-12-08 06:52:24+00:00,[],None
734,https://github.com/jang93/1D-ALU-Mojo.git,2015-12-08 07:58:51+00:00,,0,jang93/1D-ALU-Mojo,47607494,Verilog,1D-ALU-Mojo,1055,0,2015-12-08 08:06:09+00:00,[],None
735,https://github.com/PedroPCardoso/processador-Lapido.git,2015-12-08 18:06:19+00:00,,1,PedroPCardoso/processador-Lapido,47639888,Verilog,processador-Lapido,421,0,2016-02-23 02:31:40+00:00,[],None
736,https://github.com/ZepZhang/soc_blinking_led.git,2015-12-13 08:07:27+00:00,a demo of de1-soc board,0,ZepZhang/soc_blinking_led,47911048,Verilog,soc_blinking_led,11,0,2015-12-13 08:12:01+00:00,[],None
737,https://github.com/kamingchan/Mipu.git,2016-01-10 12:48:28+00:00,A Simple MISP CPU written in Verilog,1,kamingchan/Mipu,49366532,Verilog,Mipu,55,0,2021-04-15 08:03:04+00:00,"['verilog', 'misp-cpu']",None
738,https://github.com/PsiStarPsi/mtc-cajipci.git,2016-01-10 19:00:39+00:00,Automatically exported from code.google.com/p/mtc-cajipci,0,PsiStarPsi/mtc-cajipci,49380729,Verilog,mtc-cajipci,21086,0,2016-01-10 19:05:15+00:00,[],None
739,https://github.com/zcatao/mazes_car.git,2015-12-24 05:20:32+00:00,a project of FPGA ,0,zcatao/mazes_car,48526272,Verilog,mazes_car,5,0,2015-12-24 05:21:45+00:00,[],None
740,https://github.com/rahulparikh28/verilog_MD_5.git,2016-01-15 00:10:24+00:00,,0,rahulparikh28/verilog_MD_5,49683810,Verilog,verilog_MD_5,287,0,2016-01-15 00:23:45+00:00,[],None
741,https://github.com/samlnx03/ed2_key_display.git,2016-01-19 01:04:35+00:00,teclado y display para basys2,0,samlnx03/ed2_key_display,49916355,Verilog,ed2_key_display,4,0,2016-01-19 01:06:09+00:00,[],None
742,https://github.com/ameya0111/Hardware-Software-Co-Design-Final-project.git,2016-03-14 00:37:49+00:00,December 2014,0,ameya0111/Hardware-Software-Co-Design-Final-project,53815708,Verilog,Hardware-Software-Co-Design-Final-project,4,0,2022-08-10 16:59:52+00:00,[],None
743,https://github.com/B10213147/103-1-Hardware_Description_Language_and_Simulation.git,2016-03-14 12:33:30+00:00,,0,B10213147/103-1-Hardware_Description_Language_and_Simulation,53854658,Verilog,103-1-Hardware_Description_Language_and_Simulation,352,0,2016-03-14 13:08:41+00:00,[],None
744,https://github.com/Miltonviot/Sistemas_Digitais.git,2016-03-03 11:54:06+00:00,,0,Miltonviot/Sistemas_Digitais,53046668,Verilog,Sistemas_Digitais,15,0,2017-03-29 22:25:39+00:00,[],None
745,https://github.com/mrbilandi/Hello-World.git,2016-03-20 17:22:24+00:00,This is my first github try.,0,mrbilandi/Hello-World,54330499,Verilog,Hello-World,3,0,2016-03-20 18:14:40+00:00,[],None
746,https://github.com/amclain/bss-verilog.git,2016-02-02 06:53:19+00:00,Encoding/decoding BSS Soundweb packets using Verilog.,0,amclain/bss-verilog,50900699,Verilog,bss-verilog,26,0,2016-02-14 00:30:24+00:00,[],None
747,https://github.com/alan4186/16bit-Processor.git,2016-02-26 21:20:49+00:00,A 16 bit processor for my ECE 289 Computer Organization (Architecture) class at Miami University,0,alan4186/16bit-Processor,52633518,Verilog,16bit-Processor,637,0,2016-03-15 03:40:05+00:00,[],https://api.github.com/licenses/mit
748,https://github.com/shengyushen/chap9.git,2015-12-28 01:33:40+00:00,,0,shengyushen/chap9,48667742,Verilog,chap9,28258,0,2018-05-22 15:14:19+00:00,[],None
749,https://github.com/lisper/arcade-robotron.git,2016-01-02 17:37:42+00:00,FPGA robotron arcade game game in verilog,0,lisper/arcade-robotron,48918132,Verilog,arcade-robotron,3618,0,2016-01-02 18:06:29+00:00,[],None
750,https://github.com/bbednarski9/Project4.git,2016-02-16 17:47:15+00:00,This is the project 4 folder in Altera>quartus>qdesigns,0,bbednarski9/Project4,51855640,Verilog,Project4,73155,0,2016-02-16 18:38:51+00:00,[],None
751,https://github.com/wakanapo/cpu.git,2016-02-06 06:26:42+00:00,,0,wakanapo/cpu,51192333,Verilog,cpu,5,0,2016-02-06 06:29:59+00:00,[],None
752,https://github.com/djmmoss/least-absolute-deviation-nn.git,2016-02-16 23:10:45+00:00,Hardware and Software Implementations of a Least Absolute Deviation Neural Network,0,djmmoss/least-absolute-deviation-nn,51877372,Verilog,least-absolute-deviation-nn,70,0,2016-02-17 05:28:06+00:00,[],None
753,https://github.com/kalidas394/Computer-Architecture-Project.git,2016-02-11 23:11:39+00:00,,0,kalidas394/Computer-Architecture-Project,51554211,Verilog,Computer-Architecture-Project,6,0,2016-02-11 23:15:19+00:00,[],None
754,https://github.com/roacosta/Sistemas-Digitais.git,2016-03-04 00:18:25+00:00,Conteúdo referente a disciplina de Sistemas Digitais,0,roacosta/Sistemas-Digitais,53094152,Verilog,Sistemas-Digitais,8,0,2016-06-15 22:15:31+00:00,[],None
755,https://github.com/Gemiliu/dfe-fpga-design.git,2016-02-01 18:36:26+00:00,This project tests the performance of Data Frequency Extraction Algorithm targeting customized FPGA design,0,Gemiliu/dfe-fpga-design,50861370,Verilog,dfe-fpga-design,172,0,2016-03-09 20:34:18+00:00,[],None
756,https://github.com/vidu1988/MIPS-Single-Cycle-Datapath.git,2016-02-09 19:10:35+00:00,,0,vidu1988/MIPS-Single-Cycle-Datapath,51391813,Verilog,MIPS-Single-Cycle-Datapath,9,0,2016-02-09 19:10:39+00:00,[],None
757,https://github.com/spaul4/SystemVerilog.git,2016-02-10 23:37:47+00:00,,0,spaul4/SystemVerilog,51481337,Verilog,SystemVerilog,13,0,2016-02-10 23:52:20+00:00,[],None
758,https://github.com/nikhil2316/Mips-Pipelined-32-bit-Architecture.git,2016-03-01 15:20:23+00:00,,0,nikhil2316/Mips-Pipelined-32-bit-Architecture,52886743,Verilog,Mips-Pipelined-32-bit-Architecture,47,0,2016-03-01 17:38:37+00:00,[],None
759,https://github.com/FabioAlec/SistemasDigitais2016.git,2016-03-08 03:41:54+00:00,Sistemas Digitais UFFS,0,FabioAlec/SistemasDigitais2016,53380198,Verilog,SistemasDigitais2016,6,0,2016-04-08 00:49:38+00:00,[],None
760,https://github.com/andrei1110/SisDig.git,2016-03-09 22:44:32+00:00,Repositório da disciplina de Sistemas digitais,0,andrei1110/SisDig,53537377,Verilog,SisDig,3,0,2016-06-20 18:02:16+00:00,[],None
761,https://github.com/Essquilo/melexis-labs.git,2016-01-24 13:47:40+00:00,,0,Essquilo/melexis-labs,50289602,Verilog,melexis-labs,147,0,2016-04-03 09:35:44+00:00,[],None
762,https://github.com/yzhang9242/CORDIC.git,2016-04-14 21:45:08+00:00,,0,yzhang9242/CORDIC,56271953,Verilog,CORDIC,38,0,2016-04-14 21:53:30+00:00,[],None
763,https://github.com/k-cross/miniMIPS.git,2016-04-18 21:22:59+00:00,A MiniMIPS computer description for a class assignment.,0,k-cross/miniMIPS,56543154,Verilog,miniMIPS,1377,0,2016-04-18 21:23:50+00:00,[],None
764,https://github.com/craigrmccown/cs3220-project3.git,2016-03-15 16:06:18+00:00,,0,craigrmccown/cs3220-project3,53959022,Verilog,cs3220-project3,57,0,2016-03-15 16:07:09+00:00,[],None
765,https://github.com/josbaduma/Taller-Digital.git,2016-03-17 16:23:51+00:00,Selector de Figuras con FGPA,0,josbaduma/Taller-Digital,54133489,Verilog,Taller-Digital,12865,0,2016-03-23 20:47:59+00:00,[],None
766,https://github.com/rahul1608/Noise_Generator.git,2016-03-20 20:06:23+00:00,Hardware noise generator using Box_Muller Method,0,rahul1608/Noise_Generator,54337733,Verilog,Noise_Generator,458,0,2016-03-21 23:08:34+00:00,[],None
767,https://github.com/HRLTY/PipelineCPU.git,2016-04-05 15:37:58+00:00,a Verilog HDL implementation of a 5-stage pipeline CPU of MIPS architecture.,0,HRLTY/PipelineCPU,55520331,Verilog,PipelineCPU,941,0,2020-12-04 03:01:45+00:00,[],None
768,https://github.com/Fulmene/FPGACommunication.git,2016-04-19 10:06:39+00:00,Final project for Digital Design Lab,2,Fulmene/FPGACommunication,56586219,Verilog,FPGACommunication,29152,0,2016-05-20 08:31:30+00:00,[],None
769,https://github.com/fadyfares7/MIPS_SingleCycle.git,2016-04-11 20:04:38+00:00,,0,fadyfares7/MIPS_SingleCycle,56003715,Verilog,MIPS_SingleCycle,18152,0,2016-04-11 20:46:34+00:00,[],None
770,https://github.com/masson2013/NewJIT_ACC4.git,2016-03-30 21:05:37+00:00,The New Overlay for Pico Framework,0,masson2013/NewJIT_ACC4,55097793,Verilog,NewJIT_ACC4,1180,0,2016-03-30 21:08:50+00:00,[],None
771,https://github.com/alex-bau/Hamming-Encoder-Decoder.git,2016-03-29 11:56:48+00:00,,1,alex-bau/Hamming-Encoder-Decoder,54971909,Verilog,Hamming-Encoder-Decoder,1,0,2016-03-29 12:37:51+00:00,[],None
772,https://github.com/ykmtd/colorbar.git,2016-03-31 09:12:45+00:00,,0,ykmtd/colorbar,55136591,Verilog,colorbar,4,0,2019-04-20 09:32:39+00:00,[],None
773,https://github.com/samuelraymond23/Project-3.git,2016-03-25 15:33:19+00:00,,0,samuelraymond23/Project-3,54728051,Verilog,Project-3,17,0,2016-03-25 16:09:20+00:00,[],None
774,https://github.com/lzqdianzi/demo.git,2016-02-06 09:38:20+00:00,,0,lzqdianzi/demo,51197047,Verilog,demo,1,0,2016-02-06 11:25:00+00:00,[],None
775,https://github.com/victoralmm/Sistemas-Digitais.git,2016-03-04 00:31:25+00:00,,0,victoralmm/Sistemas-Digitais,53094692,Verilog,Sistemas-Digitais,5,0,2016-05-12 23:59:58+00:00,[],None
776,https://github.com/vperiyasamy/cs552.git,2016-02-23 22:21:44+00:00,,0,vperiyasamy/cs552,52395869,Verilog,cs552,3543,0,2022-07-26 15:59:43+00:00,[],None
777,https://github.com/JardelAnton/Sistemas_Digitais_2016.git,2016-03-03 08:15:11+00:00,,0,JardelAnton/Sistemas_Digitais_2016,53033253,Verilog,Sistemas_Digitais_2016,7,0,2016-05-24 06:09:15+00:00,[],None
778,https://github.com/KommonO/FPGAs_Homework.git,2016-03-04 08:37:42+00:00,This repo contains some Verilog from FPGAs class,0,KommonO/FPGAs_Homework,53120600,Verilog,FPGAs_Homework,29475,0,2018-07-24 05:15:06+00:00,[],None
779,https://github.com/akhan3/aes-core.git,2016-01-28 23:48:45+00:00,FPGA implementation of AES in Verilog,0,akhan3/aes-core,50622895,Verilog,aes-core,129,0,2022-12-10 11:19:06+00:00,"['fpga', 'cryptography', 'aes-encryption', 'xilinx']",None
780,https://github.com/satsukiu/CS3341-MIPS-processor.git,2016-02-10 18:27:04+00:00,,0,satsukiu/CS3341-MIPS-processor,51461760,Verilog,CS3341-MIPS-processor,3852,0,2016-02-27 19:14:02+00:00,[],None
781,https://github.com/vcramach/VLIW-with-Cache.git,2016-02-03 15:08:03+00:00,Design and simulation of VLIW architecture along with Cache design.,1,vcramach/VLIW-with-Cache,51007549,Verilog,VLIW-with-Cache,12,0,2016-02-03 15:10:31+00:00,[],None
782,https://github.com/ojousima/helsinkihacklab-deep-verilog.git,2016-02-18 16:24:24+00:00,"Exercises from Helsinki Hacklab dEEP/Verilog course. Please see README for origin, license etc.",0,ojousima/helsinkihacklab-deep-verilog,52021123,Verilog,helsinkihacklab-deep-verilog,18,0,2016-02-18 18:32:37+00:00,[],https://api.github.com/licenses/wtfpl
783,https://github.com/MohamedA-M-Hassan/Pipeline-Mips.git,2016-02-03 11:46:42+00:00,the implementation of the Pipeline Mips  ,1,MohamedA-M-Hassan/Pipeline-Mips,50996149,Verilog,Pipeline-Mips,28,0,2016-02-04 15:25:35+00:00,[],None
784,https://github.com/roly197/VGABrew.git,2016-02-27 10:00:24+00:00,Build a simpel VGA controller for debugging purposes,0,roly197/VGABrew,52660550,Verilog,VGABrew,22063,0,2016-02-27 10:04:37+00:00,[],None
785,https://github.com/DiegoEzequielWickert/Sistemas_Digitais.git,2016-03-08 04:44:41+00:00,,0,DiegoEzequielWickert/Sistemas_Digitais,53383226,Verilog,Sistemas_Digitais,3,0,2016-03-08 04:58:58+00:00,[],None
786,https://github.com/Tabrizian/GuessNumber.git,2016-01-13 19:01:31+00:00,This repo contains implementation of a simple guessing game in verilog.,0,Tabrizian/GuessNumber,49595038,Verilog,GuessNumber,28,0,2016-01-13 19:24:04+00:00,[],https://api.github.com/licenses/gpl-2.0
787,https://github.com/pirminschmid/FPGAgoesArcade.git,2016-01-15 12:05:26+00:00,A Tron like light cycle race implemented on a Xilinx Spartan 3 FPGA board.,1,pirminschmid/FPGAgoesArcade,49716594,Verilog,FPGAgoesArcade,7186,0,2019-05-22 01:40:57+00:00,[],https://api.github.com/licenses/mit
788,https://github.com/scme2048/Ball_Avionics.git,2016-01-12 04:53:12+00:00,,0,scme2048/Ball_Avionics,49475851,Verilog,Ball_Avionics,109435,0,2016-02-05 06:31:51+00:00,[],None
789,https://github.com/swarchen/QR_decomp_verilog_implementation.git,2016-01-09 15:14:59+00:00,,0,swarchen/QR_decomp_verilog_implementation,49328979,Verilog,QR_decomp_verilog_implementation,5,0,2016-01-09 15:18:37+00:00,[],None
790,https://github.com/ChanganVR/Sokoban.git,2016-01-19 05:49:11+00:00,,0,ChanganVR/Sokoban,49929638,Verilog,Sokoban,58,0,2016-01-19 06:26:40+00:00,[],None
791,https://github.com/LomotHo/lomotFPGA.git,2016-01-28 04:11:47+00:00,a verilog project about how to make a CPU,0,LomotHo/lomotFPGA,50554450,Verilog,lomotFPGA,11,0,2018-10-18 02:14:37+00:00,['abandon'],None
792,https://github.com/dzmen/KBSesa2.git,2016-04-14 08:25:18+00:00,,0,dzmen/KBSesa2,56220146,Verilog,KBSesa2,48751,0,2017-03-08 09:58:55+00:00,[],None
793,https://github.com/davidjudilla/CSC137.git,2016-03-14 02:17:01+00:00,Computer Organization Assignments,0,davidjudilla/CSC137,53820260,Verilog,CSC137,3,0,2016-03-14 02:19:57+00:00,[],None
794,https://github.com/cxhy/openmsp430_faga_mod.git,2016-03-21 01:50:10+00:00,,0,cxhy/openmsp430_faga_mod,54351864,Verilog,openmsp430_faga_mod,4879,0,2016-03-21 01:58:12+00:00,[],None
795,https://github.com/skycow/aes_verilog_scratch.git,2016-04-13 16:41:39+00:00,,0,skycow/aes_verilog_scratch,56169110,Verilog,aes_verilog_scratch,8,0,2016-04-17 02:09:22+00:00,[],None
796,https://github.com/evrinoma/HCSR04.git,2016-04-19 08:11:51+00:00,verilog model and tests HCSR04,0,evrinoma/HCSR04,56577758,Verilog,HCSR04,184,0,2019-07-01 12:41:04+00:00,[],None
797,https://github.com/patocarr/pwm.git,2015-12-07 01:36:59+00:00,,0,patocarr/pwm,47522269,Verilog,pwm,1,0,2023-01-28 10:44:49+00:00,[],None
798,https://github.com/drspiegel/mod_vs_bin.git,2015-12-08 12:43:23+00:00,Modulo devices vs position,0,drspiegel/mod_vs_bin,47621464,Verilog,mod_vs_bin,822,0,2016-05-11 14:02:44+00:00,[],None
799,https://github.com/dlubawy/ECE287_Project.git,2015-12-08 19:59:01+00:00,Final project for ECE 287 course.,0,dlubawy/ECE287_Project,47646210,Verilog,ECE287_Project,23775,0,2015-12-08 20:26:36+00:00,[],None
800,https://github.com/sankulasivasankar/vhdl4fun.git,2015-12-21 12:26:59+00:00,Automatically exported from code.google.com/p/vhdl4fun,0,sankulasivasankar/vhdl4fun,48370534,Verilog,vhdl4fun,13149,0,2015-12-21 12:30:18+00:00,[],None
801,https://github.com/rhao/BackgroundRemover.git,2015-12-07 02:15:20+00:00,,0,rhao/BackgroundRemover,47523850,Verilog,BackgroundRemover,43,0,2015-12-07 02:26:30+00:00,[],None
802,https://github.com/ChrisKenyon/MIPS-5-Stage-Pipeline-Processor.git,2015-12-10 17:37:39+00:00,5-Stage MIPS Pipeline Processor with hazard detection and forwarding for EECE 2234 Computer Architecture,0,ChrisKenyon/MIPS-5-Stage-Pipeline-Processor,47777465,Verilog,MIPS-5-Stage-Pipeline-Processor,836,0,2015-12-10 17:59:38+00:00,[],None
803,https://github.com/nayeem8527/Booth-Multiplier.git,2015-12-16 07:53:28+00:00,,0,nayeem8527/Booth-Multiplier,48095824,Verilog,Booth-Multiplier,771,0,2015-12-16 07:54:33+00:00,[],None
804,https://github.com/TheWayOfTheDeer/john-troll-jeff-eaton-clifford-ngong-ece287-project.git,2015-12-14 19:42:16+00:00,Automatically exported from code.google.com/p/john-troll-jeff-eaton-clifford-ngong-ece287-project,0,TheWayOfTheDeer/john-troll-jeff-eaton-clifford-ngong-ece287-project,47997223,Verilog,john-troll-jeff-eaton-clifford-ngong-ece287-project,2301,0,2015-12-14 19:44:00+00:00,[],None
805,https://github.com/Ugon/fpga-clock.git,2015-12-21 11:17:09+00:00,,0,Ugon/fpga-clock,48367746,Verilog,fpga-clock,15,0,2015-12-21 12:59:13+00:00,[],None
806,https://github.com/GiorgosKemerlis/lab05_starter.git,2016-03-27 19:55:37+00:00,,2,GiorgosKemerlis/lab05_starter,54845568,Verilog,lab05_starter,266,0,2017-02-02 14:52:12+00:00,[],None
807,https://github.com/huangguimin/uartverilog_Ram.git,2016-03-28 03:48:32+00:00,,0,huangguimin/uartverilog_Ram,54863777,Verilog,uartverilog_Ram,6882,0,2016-03-28 03:57:30+00:00,[],None
808,https://github.com/Harakan/usaskResearch.git,2016-04-01 15:30:12+00:00,Houses project files for some test automation work for the university,0,Harakan/usaskResearch,55242407,Verilog,usaskResearch,232,0,2016-04-01 15:52:13+00:00,[],None
809,https://github.com/AshhWu/Computer_Organization.git,2016-03-27 05:00:26+00:00,Using Verilog,0,AshhWu/Computer_Organization,54813421,Verilog,Computer_Organization,254,0,2016-03-27 05:23:12+00:00,[],None
810,https://github.com/tim7398/ec413.git,2016-01-14 01:17:28+00:00,computer organization,0,tim7398/ec413,49613366,Verilog,ec413,3851,0,2016-01-14 01:18:05+00:00,[],None
811,https://github.com/jacobklapper/verilog_dev.git,2016-01-10 16:26:17+00:00,Development in Verilog HDL,0,jacobklapper/verilog_dev,49374879,Verilog,verilog_dev,0,0,2016-01-10 16:26:30+00:00,[],None
812,https://github.com/BrandonTorres/UARTNexys2.git,2016-01-08 00:43:41+00:00,A UART design for the Nexys2,0,BrandonTorres/UARTNexys2,49239808,Verilog,UARTNexys2,23,0,2016-01-08 00:46:26+00:00,[],None
813,https://github.com/nickatnight/simonsays.git,2016-01-06 21:51:35+00:00,Simon Says implementation on an FPGA board.,0,nickatnight/simonsays,49163956,Verilog,simonsays,6,0,2021-10-13 05:18:07+00:00,[],None
814,https://github.com/mohamed-mamdouh95/mips-pipeline.git,2015-12-23 11:56:03+00:00,,0,mohamed-mamdouh95/mips-pipeline,48488122,Verilog,mips-pipeline,19,0,2015-12-23 12:02:37+00:00,[],None
815,https://github.com/jmayer10/Emulation-Shell.git,2015-12-08 00:56:34+00:00, ,0,jmayer10/Emulation-Shell,47589154,Verilog,Emulation-Shell,69,0,2016-01-16 01:12:16+00:00,[],None
816,https://github.com/DerekZiemba/CSCE351.DE2_NIOS-II.git,2015-12-15 02:34:30+00:00,,0,DerekZiemba/CSCE351.DE2_NIOS-II,48014819,Verilog,CSCE351.DE2_NIOS-II,855,0,2023-01-28 18:55:51+00:00,[],None
817,https://github.com/01100079973/alu.git,2016-03-27 14:04:38+00:00,,0,01100079973/alu,54831222,Verilog,alu,85,0,2016-03-27 14:06:32+00:00,[],None
818,https://github.com/zlier233/MIPS-CPU.git,2016-03-30 12:56:59+00:00,the preparation to build a little cpu and the final cpu codes,0,zlier233/MIPS-CPU,55063054,Verilog,MIPS-CPU,8,0,2016-03-30 13:05:08+00:00,[],None
819,https://github.com/lpo1234/Chip8-SystemVerilog.git,2016-03-31 03:40:40+00:00,Implemented a Chip8 Emulator in SystemVerilog meant to run on an Altera SoCKit board,0,lpo1234/Chip8-SystemVerilog,55118100,Verilog,Chip8-SystemVerilog,40,0,2016-05-12 02:11:48+00:00,[],None
820,https://github.com/Speculative/4840-automata.git,2016-03-30 20:13:55+00:00,,1,Speculative/4840-automata,55094558,Verilog,4840-automata,821,0,2016-04-24 03:13:21+00:00,[],None
821,https://github.com/fearmi/Projecto_2_Digitales.git,2016-04-04 04:04:02+00:00,,0,fearmi/Projecto_2_Digitales,55384085,Verilog,Projecto_2_Digitales,208,0,2016-04-05 01:30:27+00:00,[],None
822,https://github.com/mikegin/Verilog.git,2016-04-03 00:21:39+00:00,various Verilog programs done in my second year Computer Organization course,0,mikegin/Verilog,55322333,Verilog,Verilog,5,0,2016-04-03 00:22:25+00:00,[],None
823,https://github.com/tjbramer/bemicro_cv_a9_sopc.git,2016-03-23 01:15:15+00:00,,1,tjbramer/bemicro_cv_a9_sopc,54520438,Verilog,bemicro_cv_a9_sopc,9993,0,2016-03-23 01:36:33+00:00,[],None
824,https://github.com/sean-lin-tw/Local-Binary-Patterns-Circuit-design.git,2016-03-23 02:28:08+00:00,,2,sean-lin-tw/Local-Binary-Patterns-Circuit-design,54524472,Verilog,Local-Binary-Patterns-Circuit-design,178,0,2016-03-23 04:21:13+00:00,[],None
825,https://github.com/gyuu/ARCH.git,2016-03-23 08:02:23+00:00,Computer Architecture Lab code,0,gyuu/ARCH,54541442,Verilog,ARCH,235,0,2016-03-23 08:08:44+00:00,[],None
826,https://github.com/antpas/Multicycle-CPU.git,2016-03-21 21:15:29+00:00,Multicycle CPU,0,antpas/Multicycle-CPU,54423289,Verilog,Multicycle-CPU,683,0,2017-05-17 00:13:02+00:00,[],None
827,https://github.com/alan4186/julia_set_calculator.git,2016-04-16 20:11:31+00:00,My final project for ECE287 (digital systems design) at Miami University.  This project computes a julia set on an FPGA and displays the result on a VGA monitor,0,alan4186/julia_set_calculator,56403465,Verilog,julia_set_calculator,1194,0,2016-04-16 20:16:05+00:00,[],https://api.github.com/licenses/mit
828,https://github.com/mshakerinava/Computer-Architecture.git,2016-04-16 18:47:04+00:00,My Verilog Designs for the Computer Architecture Course,0,mshakerinava/Computer-Architecture,56400214,Verilog,Computer-Architecture,11,0,2020-02-14 00:29:41+00:00,[],https://api.github.com/licenses/unlicense
829,https://github.com/gussmith23/SkintoneAccelerator.git,2016-04-14 23:28:44+00:00,,1,gussmith23/SkintoneAccelerator,56276287,Verilog,SkintoneAccelerator,597,0,2016-04-15 04:37:14+00:00,[],None
830,https://github.com/mballance/memory_primitives.git,2016-04-14 17:57:08+00:00,Memory primitives for simulation and synthesis,0,mballance/memory_primitives,56258798,Verilog,memory_primitives,24,0,2020-02-02 18:57:59+00:00,[],https://api.github.com/licenses/apache-2.0
831,https://github.com/akshaydaf/ECE337.git,2016-03-05 20:48:52+00:00,ASIC Design Lab,1,akshaydaf/ECE337,53222633,Verilog,ECE337,2678,0,2016-04-30 19:08:51+00:00,[],None
832,https://github.com/wuerges/iccad-2016-problem-B.git,2016-03-07 14:40:10+00:00,,0,wuerges/iccad-2016-problem-B,53332447,Verilog,iccad-2016-problem-B,8664,0,2016-03-07 15:17:15+00:00,[],https://api.github.com/licenses/gpl-3.0
833,https://github.com/michielin/Sistemas-Digitais.git,2016-03-03 22:58:25+00:00,,0,michielin/Sistemas-Digitais,53090470,Verilog,Sistemas-Digitais,9,0,2016-06-03 22:46:30+00:00,[],None
834,https://github.com/HackLinux/peripherals.git,2016-03-04 01:38:59+00:00,,0,HackLinux/peripherals,53098112,Verilog,peripherals,114,0,2017-03-01 16:27:29+00:00,[],None
835,https://github.com/sagarsaija/VerilogConcepts.git,2016-02-29 09:43:02+00:00,,0,sagarsaija/VerilogConcepts,52780459,Verilog,VerilogConcepts,93,0,2016-02-29 10:17:50+00:00,[],None
836,https://github.com/zzambia/umips.git,2016-02-27 15:31:15+00:00,Automatically exported from code.google.com/p/umips,0,zzambia/umips,52673402,Verilog,umips,27,0,2016-02-27 15:31:56+00:00,[],None
837,https://github.com/prasadp4009/Zimbo.git,2016-03-04 16:02:17+00:00,16-bit CPU,0,prasadp4009/Zimbo,53147314,Verilog,Zimbo,205,0,2016-03-17 15:35:28+00:00,[],None
838,https://github.com/kthich/Verilog.git,2016-03-07 03:31:32+00:00,,0,kthich/Verilog,53293123,Verilog,Verilog,10,0,2016-05-08 18:38:21+00:00,[],None
839,https://github.com/ilovaca/342_lab4.git,2016-02-04 06:09:25+00:00,,0,ilovaca/342_lab4,51056084,Verilog,342_lab4,29,0,2016-02-04 06:10:19+00:00,[],None
840,https://github.com/svofski/mahponk.git,2016-02-13 00:25:55+00:00,FPGA pong game,0,svofski/mahponk,51625123,Verilog,mahponk,773,0,2016-02-13 00:27:18+00:00,[],https://api.github.com/licenses/bsd-2-clause
841,https://github.com/Yitaek/2DUltrasound.git,2016-03-10 18:22:29+00:00,Final Project for BME 464,0,Yitaek/2DUltrasound,53607005,Verilog,2DUltrasound,1470,0,2016-05-04 16:30:03+00:00,[],None
842,https://github.com/Kermit5/FPGA.git,2016-03-10 16:43:10+00:00,a simple nerilog source file,0,Kermit5/FPGA,53600910,Verilog,FPGA,1,0,2016-03-10 17:08:26+00:00,[],None
843,https://github.com/matheusrigon/Sist_Dig.git,2016-03-17 23:01:54+00:00,,0,matheusrigon/Sist_Dig,54157142,Verilog,Sist_Dig,8,0,2016-03-17 23:20:52+00:00,[],None
844,https://github.com/magdyhafez/MIPS.git,2015-12-12 17:08:29+00:00,Anything related to First term CSE 3 projects except software ,0,magdyhafez/MIPS,47886801,Verilog,MIPS,1458,0,2015-12-25 09:59:33+00:00,[],None
845,https://github.com/oakleyKatt/Katterheinrich_287_Final_Project.git,2015-12-11 17:49:29+00:00,Brick Breaker on FPGA,0,oakleyKatt/Katterheinrich_287_Final_Project,47842015,Verilog,Katterheinrich_287_Final_Project,17,0,2022-06-20 17:50:52+00:00,[],None
846,https://github.com/mwcarlis/mips_pipeline.git,2015-12-08 22:04:55+00:00,A simple 5 stage mips pipeline.,0,mwcarlis/mips_pipeline,47652407,Verilog,mips_pipeline,90,0,2015-12-08 22:07:12+00:00,[],None
847,https://github.com/bdshaffer73/Blokker-fpga.git,2015-12-07 01:28:48+00:00,A Frogger inspired road race through varying lanes of traffice,0,bdshaffer73/Blokker-fpga,47521931,Verilog,Blokker-fpga,57,0,2015-12-11 04:47:00+00:00,[],None
848,https://github.com/prp-e/ECE4680.git,2015-12-07 18:35:54+00:00,My experience of CPU implementation.,0,prp-e/ECE4680,47571437,Verilog,ECE4680,6,0,2015-12-07 18:38:59+00:00,[],None
849,https://github.com/jknollmeyer/EC413-project.git,2016-04-20 04:26:07+00:00,CPU verilog files for EC413 Final Project,0,jknollmeyer/EC413-project,56655186,Verilog,EC413-project,51,0,2017-04-18 13:51:12+00:00,[],None
850,https://github.com/krutarthkikani/Nios2.git,2016-04-20 04:59:45+00:00,EE 275 Project,0,krutarthkikani/Nios2,56656611,Verilog,Nios2,3,0,2016-04-20 05:00:45+00:00,[],None
851,https://github.com/Chanrich/FPGAAsteroids.git,2016-01-30 05:08:31+00:00,"For our final project we created a simple version of the arcade game Asteroids. Our game controls are very similar to that of typical arcade game controls. With Verilog, we were able to code the game onto a Nexys-­‐3 board and output the game screen using the board’s VGA port. The game uses a Digilent joy stick to control the movement of the attacker, while a button on the board fires weapon.",0,Chanrich/FPGAAsteroids,50710042,Verilog,FPGAAsteroids,494,0,2016-01-30 05:20:41+00:00,[],None
852,https://github.com/ChunChenLin/Hardware-Design-final-project.git,2016-02-20 17:01:57+00:00,,0,ChunChenLin/Hardware-Design-final-project,52164516,Verilog,Hardware-Design-final-project,16,0,2016-02-20 17:05:47+00:00,[],None
853,https://github.com/ahmetceyhan/Verilog_Morse_Decoder.git,2016-02-09 20:43:51+00:00,,0,ahmetceyhan/Verilog_Morse_Decoder,51398315,Verilog,Verilog_Morse_Decoder,862,0,2016-02-09 21:00:22+00:00,[],None
854,https://github.com/wagnerN02645786/System_on_Chip.git,2016-01-18 17:27:08+00:00,"Final Project for system on chip, Multi Core processor built on a NIOS processor in an ALTERA DE2-115 Enviroment ",1,wagnerN02645786/System_on_Chip,49892800,Verilog,System_on_Chip,46514,0,2020-12-02 07:08:29+00:00,[],None
855,https://github.com/samlnx03/ed2-16-16.git,2016-02-19 19:53:26+00:00,Repositorio para electronica digital 2016/2016,0,samlnx03/ed2-16-16,52112600,Verilog,ed2-16-16,5,0,2016-02-19 19:55:09+00:00,[],None
856,https://github.com/calinsas/alarm-clock--benjackson-chadbarth.git,2016-04-15 10:38:20+00:00,Automatically exported from code.google.com/p/alarm-clock--benjackson-chadbarth,0,calinsas/alarm-clock--benjackson-chadbarth,56312634,Verilog,alarm-clock--benjackson-chadbarth,24,0,2016-04-15 10:39:01+00:00,[],None
857,https://github.com/justin96b/transfer.git,2016-04-10 23:38:32+00:00,For transferring files from home pc to school pc ,0,justin96b/transfer,55928134,Verilog,transfer,4880,0,2016-04-10 23:48:54+00:00,[],None
858,https://github.com/LouiseSiah/Processor_Lab2.git,2015-12-07 15:18:28+00:00,Verilog,0,LouiseSiah/Processor_Lab2,47560067,Verilog,Processor_Lab2,6391,0,2015-12-07 15:21:10+00:00,[],None
859,https://github.com/jiawenwei/max51v20.git,2015-12-09 14:25:59+00:00,max51开发板项目的程序，逻辑，PCB，原理图等,1,jiawenwei/max51v20,47696061,Verilog,max51v20,17060,0,2015-12-12 16:57:01+00:00,[],None
860,https://github.com/nxtung-hcmut/fpga.git,2015-12-15 13:34:44+00:00,Image Processing with FPGA,1,nxtung-hcmut/fpga,48045023,Verilog,fpga,17283,0,2020-05-18 07:47:46+00:00,[],None
861,https://github.com/mathdiane/DSD_final_project.git,2015-12-31 07:14:07+00:00,2015 fall  DSD_final_project,1,mathdiane/DSD_final_project,48838912,Verilog,DSD_final_project,45977,0,2015-12-31 08:05:17+00:00,[],None
862,https://github.com/hsnutony/DSD-Final-RISC-Pipeline.git,2015-12-29 17:47:26+00:00,,0,hsnutony/DSD-Final-RISC-Pipeline,48759792,Verilog,DSD-Final-RISC-Pipeline,3,0,2015-12-29 17:52:14+00:00,[],None
863,https://github.com/pfnsec/rhd.git,2015-12-31 00:48:47+00:00,Tiny 16-bit RISC Core,0,pfnsec/rhd,48825776,Verilog,rhd,4,0,2015-12-31 01:23:31+00:00,[],None
864,https://github.com/BrandonTorres/ACMEx64RISCProcessor.git,2016-01-08 00:59:59+00:00,64 bit RISC processor designed for a class project.,0,BrandonTorres/ACMEx64RISCProcessor,49240392,Verilog,ACMEx64RISCProcessor,23,0,2016-01-08 01:01:56+00:00,[],None
865,https://github.com/sz296/ece5760.git,2016-02-10 04:07:33+00:00,Advanced Microcontroller Design course taught by Bruce Land,0,sz296/ece5760,51420102,Verilog,ece5760,9,0,2016-02-10 08:44:59+00:00,[],None
866,https://github.com/pbzw/base-cell.git,2016-03-10 11:44:07+00:00,base-cell,0,pbzw/base-cell,53580136,Verilog,base-cell,6,0,2016-03-10 11:47:06+00:00,[],None
867,https://github.com/scme2048/Avionics_2.git,2016-03-08 03:54:09+00:00,,0,scme2048/Avionics_2,53380839,Verilog,Avionics_2,105263,0,2016-03-08 04:03:28+00:00,[],None
868,https://github.com/kasuboski/processor.git,2016-03-07 20:56:18+00:00,Processor verilog implementation for a class,0,kasuboski/processor,53358456,Verilog,processor,92189,0,2016-03-07 20:57:36+00:00,[],None
869,https://github.com/duanbressan/sistemas-digitais-2016.git,2016-03-09 23:04:49+00:00,Destinada a trabalhos da matéria de sistemas_digitais,0,duanbressan/sistemas-digitais-2016,53538430,Verilog,sistemas-digitais-2016,140,0,2016-05-18 22:19:38+00:00,[],None
870,https://github.com/emdarcher/fiddling_with_FPGAs.git,2016-03-29 09:12:36+00:00,doing things with FPGAs and maybe other programmable logic,0,emdarcher/fiddling_with_FPGAs,54962098,Verilog,fiddling_with_FPGAs,8,0,2016-03-29 09:35:44+00:00,[],
871,https://github.com/drspiegel/IPPM.git,2016-02-01 11:31:28+00:00,,0,drspiegel/IPPM,50835280,Verilog,IPPM,2346,0,2018-03-26 08:21:49+00:00,[],None
872,https://github.com/nalmeida94/PBL-SD-2.git,2016-02-17 13:45:51+00:00,"Somador, pc, and, or, not, xor, left shift, right shift prontos",0,nalmeida94/PBL-SD-2,51925572,Verilog,PBL-SD-2,41062,0,2016-02-27 15:55:03+00:00,[],None
873,https://github.com/labrick/study.git,2016-02-17 10:31:46+00:00,学习代码部分,0,labrick/study,51914704,Verilog,study,4044,0,2017-07-25 03:12:49+00:00,['study-project'],None
874,https://github.com/mur1ll0/SistemasDigitais2016.git,2016-03-03 18:12:25+00:00,UFFS Disciplina Sistemas Digitais,2,mur1ll0/SistemasDigitais2016,53072373,Verilog,SistemasDigitais2016,430,0,2017-03-24 00:55:45+00:00,[],None
875,https://github.com/shafeeqr2/PlayStation-2-Controller-Car.git,2016-03-05 06:44:46+00:00,,0,shafeeqr2/PlayStation-2-Controller-Car,53187940,Verilog,PlayStation-2-Controller-Car,57,0,2016-03-05 06:53:45+00:00,[],https://api.github.com/licenses/mit
876,https://github.com/cynngah/virtualsynthesizer.git,2016-03-18 19:47:55+00:00,CSC258 final,0,cynngah/virtualsynthesizer,54227532,Verilog,virtualsynthesizer,146,0,2016-03-26 22:54:00+00:00,[],https://api.github.com/licenses/mit
877,https://github.com/fearmi/Proy_1_grupo_7_sem_1_2016.git,2016-03-08 22:06:03+00:00,Proyecto1 Laboratorio Degitales,0,fearmi/Proy_1_grupo_7_sem_1_2016,53448704,Verilog,Proy_1_grupo_7_sem_1_2016,15,0,2016-04-18 14:45:15+00:00,[],None
878,https://github.com/alexandregheno/SistemasDigitais.git,2016-03-09 03:30:01+00:00,,0,alexandregheno/SistemasDigitais,53465323,Verilog,SistemasDigitais,5,0,2016-04-21 15:09:10+00:00,[],None
879,https://github.com/danoc93/verilog_simon.git,2016-02-22 03:19:15+00:00,,0,danoc93/verilog_simon,52243895,Verilog,verilog_simon,11,0,2017-12-19 09:20:04+00:00,[],None
880,https://github.com/kiritowch/MIPS_20150601.git,2016-02-23 15:13:46+00:00,My fourth Curriculum design,0,kiritowch/MIPS_20150601,52367987,Verilog,MIPS_20150601,1019,0,2016-02-23 15:14:17+00:00,[],None
881,https://github.com/bwangGitHub/database_acceleration.git,2016-02-21 22:24:00+00:00,,1,bwangGitHub/database_acceleration,52231306,Verilog,database_acceleration,12,0,2016-02-21 22:25:23+00:00,[],None
882,https://github.com/ivdone/ECE260B_mp_2.git,2016-02-22 01:42:21+00:00,,0,ivdone/ECE260B_mp_2,52238911,Verilog,ECE260B_mp_2,16571,0,2016-02-22 01:46:29+00:00,[],None
883,https://github.com/germanromano/fpga.git,2016-02-24 00:54:47+00:00,TP Final -  Diseño de Sistemas con FPGA,0,germanromano/fpga,52403083,Verilog,fpga,2361,0,2016-02-24 01:05:40+00:00,[],None
884,https://github.com/JERRYzzz/verilog.git,2016-01-03 07:12:44+00:00,verilog files,0,JERRYzzz/verilog,48937518,Verilog,verilog,168,0,2016-01-11 15:09:39+00:00,[],None
885,https://github.com/Montzter/Verilog.git,2016-01-07 23:53:18+00:00,Verilog Files Developed during MSEE degree,0,Montzter/Verilog,49238078,Verilog,Verilog,8,0,2016-01-17 06:10:40+00:00,[],None
886,https://github.com/BamboWu/ComputerOrganization-MCU51.git,2015-12-23 16:36:10+00:00,,0,BamboWu/ComputerOrganization-MCU51,48500542,Verilog,ComputerOrganization-MCU51,51,0,2018-09-08 16:11:49+00:00,[],None
887,https://github.com/rauldiazjr/UART_SoC_Design-.git,2016-01-20 20:33:13+00:00,SoC design for UART Core using Xilinx ISE. Programmed in Verilog ,0,rauldiazjr/UART_SoC_Design-,50058367,Verilog,UART_SoC_Design-,3667,0,2016-01-20 20:58:16+00:00,[],None
888,https://github.com/tomaugust/TeamCoconutShrimp.git,2016-01-20 21:41:10+00:00,Northwestern WQ16 - EECS 362: TeamCoconutShrimp,1,tomaugust/TeamCoconutShrimp,50062323,Verilog,TeamCoconutShrimp,41,0,2016-01-21 17:41:11+00:00,[],None
889,https://github.com/mpDean9939/I2C-MasterSlave-Verilog.git,2016-04-18 14:24:02+00:00,I2C protocol implemented in Verilog HDL and originally written for the Spartan 3E FPGA.,0,mpDean9939/I2C-MasterSlave-Verilog,56514373,Verilog,I2C-MasterSlave-Verilog,177,0,2022-12-05 06:52:37+00:00,[],None
890,https://github.com/scpuri/SystemVerilog-Slimegames.git,2016-04-10 22:12:52+00:00,Game designed in SystemVerilog,0,scpuri/SystemVerilog-Slimegames,55925240,Verilog,SystemVerilog-Slimegames,44524,0,2017-09-21 17:58:17+00:00,[],None
891,https://github.com/Boskin/ECEN2350Project2.git,2016-04-07 04:09:04+00:00,A 3-digit signed ternary adder,0,Boskin/ECEN2350Project2,55662825,Verilog,ECEN2350Project2,12,0,2016-04-07 04:11:28+00:00,[],None
892,https://github.com/quanuw/ee371lab2.git,2016-04-11 23:37:06+00:00,,0,quanuw/ee371lab2,56015517,Verilog,ee371lab2,192,0,2016-04-12 01:07:52+00:00,[],None
893,https://github.com/y0-0n/sophomore.git,2016-03-26 03:13:07+00:00,,0,y0-0n/sophomore,54760170,Verilog,sophomore,82393,0,2016-05-08 03:15:28+00:00,[],None
894,https://github.com/ctma226/EE480_assignment3.git,2016-04-05 17:40:01+00:00,A Pipelined Idiot Processor,1,ctma226/EE480_assignment3,55528847,Verilog,EE480_assignment3,2,0,2016-04-05 17:46:07+00:00,[],None
895,https://github.com/harryzhurov/altera.git,2016-04-12 05:59:51+00:00,,0,harryzhurov/altera,56035488,Verilog,altera,7238,0,2016-04-12 06:09:05+00:00,[],None
896,https://github.com/ajeisens/6375_final_project.git,2016-04-13 20:52:38+00:00,,1,ajeisens/6375_final_project,56185233,Verilog,6375_final_project,24835,0,2016-04-28 17:05:51+00:00,[],None
897,https://github.com/troyhu/ee216a_fall_2015.git,2016-04-19 20:21:14+00:00,ucla ee216a,1,troyhu/ee216a_fall_2015,56629115,Verilog,ee216a_fall_2015,1339,0,2016-04-19 21:18:37+00:00,[],None
898,https://github.com/johnarso/Proyecto-Logico-SMSL.git,2016-04-21 02:51:03+00:00,desarrollo del proyecto 3,0,johnarso/Proyecto-Logico-SMSL,56737516,Verilog,Proyecto-Logico-SMSL,12,0,2016-04-21 03:19:04+00:00,[],None
899,https://github.com/ApsarasMax/Verification_Lab2.git,2016-03-03 19:39:20+00:00,,0,ApsarasMax/Verification_Lab2,53077790,Verilog,Verification_Lab2,4541,0,2016-03-03 19:47:30+00:00,[],None
900,https://github.com/agarwalmegha6/Ping-Pong.git,2016-02-26 02:49:42+00:00,A game of Ping Pong implemented on an FPGA board using Verilog.,0,agarwalmegha6/Ping-Pong,52573719,Verilog,Ping-Pong,6,0,2016-02-26 03:14:38+00:00,[],None
901,https://github.com/kaustubhhiware/verilog.git,2016-03-25 06:35:18+00:00,switching lab codes,0,kaustubhhiware/verilog,54699879,Verilog,verilog,14,0,2016-03-28 04:29:47+00:00,[],None
902,https://github.com/Napoleon1993/ADD-SUBFP.git,2016-03-22 11:38:43+00:00,,0,Napoleon1993/ADD-SUBFP,54470272,Verilog,ADD-SUBFP,142,0,2016-03-22 11:39:01+00:00,[],None
903,https://github.com/spwilson2/WISC-15-proc.git,2016-03-19 16:07:53+00:00,The UW Computer Architecture single-core 5 stage processor,1,spwilson2/WISC-15-proc,54274550,Verilog,WISC-15-proc,4478,0,2016-06-17 20:33:32+00:00,[],None
904,https://github.com/JussaraGomes/Aritm-tica-bin-ria-em-ponto-flutuante.git,2016-03-20 14:46:21+00:00,,0,JussaraGomes/Aritm-tica-bin-ria-em-ponto-flutuante,54322907,Verilog,Aritm-tica-bin-ria-em-ponto-flutuante,2,0,2016-03-22 17:48:39+00:00,[],None
905,https://github.com/ebradley6/Senior-Project.git,2016-03-21 15:35:18+00:00,Repository for the Altera Karaoke Team Senior Project files,0,ebradley6/Senior-Project,54401066,Verilog,Senior-Project,705207,0,2016-03-29 02:01:59+00:00,[],None
906,https://github.com/chinnnathan/nanoQuarter.git,2016-03-26 21:51:31+00:00,All working code for nanoQuarter design group,4,chinnnathan/nanoQuarter,54801215,Verilog,nanoQuarter,5424,0,2016-07-16 18:17:51+00:00,[],None
907,https://github.com/pbzw/CIC.git,2016-03-26 09:09:34+00:00,CIC,0,pbzw/CIC,54771418,Verilog,CIC,98,0,2016-03-26 09:14:49+00:00,[],None
908,https://github.com/rrreeeaaarrrhhh/469_projects.git,2016-03-29 20:32:59+00:00,,1,rrreeeaaarrrhhh/469_projects,55008609,Verilog,469_projects,1134,0,2016-04-04 20:45:52+00:00,[],None
909,https://github.com/Dhalsim911/LaboDigitales.git,2016-03-25 20:36:16+00:00,,1,Dhalsim911/LaboDigitales,54746115,Verilog,LaboDigitales,403,0,2016-03-29 20:09:47+00:00,[],None
910,https://github.com/irfanmasoudi/vhdl4fun.git,2015-12-29 03:35:56+00:00,Automatically exported from code.google.com/p/vhdl4fun,0,irfanmasoudi/vhdl4fun,48725726,Verilog,vhdl4fun,13149,0,2015-12-29 03:37:02+00:00,[],None
911,https://github.com/dgmneto/SDProject.git,2016-01-11 22:56:16+00:00,Projeto de sd em verilog,0,dgmneto/SDProject,49459749,Verilog,SDProject,8,0,2016-01-12 02:25:07+00:00,[],None
912,https://github.com/jouyang3/verilog.git,2016-01-20 11:15:40+00:00,Repository for Verilog Codes,0,jouyang3/verilog,50025120,Verilog,verilog,2,0,2016-01-20 11:29:24+00:00,[],None
913,https://github.com/takashi1029/CPU16BIT.git,2016-01-24 18:39:24+00:00,backup,0,takashi1029/CPU16BIT,50301819,Verilog,CPU16BIT,6,0,2016-01-24 18:52:19+00:00,[],None
914,https://github.com/agajankush/I2CVerilog.git,2016-01-14 18:37:14+00:00,,0,agajankush/I2CVerilog,49666948,Verilog,I2CVerilog,1322,0,2017-04-28 15:33:49+00:00,[],None
915,https://github.com/pydesai12/Multimedia-RISC-procesor.git,2016-02-10 09:50:13+00:00,,0,pydesai12/Multimedia-RISC-procesor,51432577,Verilog,Multimedia-RISC-procesor,4535,0,2016-02-10 09:57:48+00:00,[],None
916,https://github.com/luooove/LM96570.git,2016-02-29 14:29:35+00:00,,2,luooove/LM96570,52797532,Verilog,LM96570,6125,0,2016-02-29 14:32:10+00:00,[],None
917,https://github.com/Tocknicsu/Computer-Organization.git,2016-03-13 13:56:07+00:00,,0,Tocknicsu/Computer-Organization,53787756,Verilog,Computer-Organization,29,0,2016-03-13 13:59:18+00:00,[],None
918,https://github.com/ssingh21/Verilog_final_project.git,2016-03-08 02:25:50+00:00,,0,ssingh21/Verilog_final_project,53375597,Verilog,Verilog_final_project,9485,0,2016-03-08 02:26:01+00:00,[],None
919,https://github.com/3ebs/MIPS.git,2015-12-17 18:26:26+00:00,,0,3ebs/MIPS,48191144,Verilog,MIPS,265,0,2017-03-22 18:53:27+00:00,[],None
920,https://github.com/elevati0n/comparchproj1.git,2015-12-21 10:35:30+00:00,The First Part of the CE Comp Arch Project,0,elevati0n/comparchproj1,48366145,Verilog,comparchproj1,2146,0,2015-12-21 10:36:45+00:00,[],None
921,https://github.com/elevati0n/comparchproj2.git,2015-12-21 10:37:06+00:00,The Second Part of the CE Comp Arch Project - Pipelined,0,elevati0n/comparchproj2,48366207,Verilog,comparchproj2,12627,0,2015-12-21 10:39:43+00:00,[],None
922,https://github.com/muhnash/MIPS-CPU.git,2015-12-16 19:59:03+00:00,CSE311 Final Project,0,muhnash/MIPS-CPU,48132009,Verilog,MIPS-CPU,595,0,2015-12-28 22:53:28+00:00,[],None
923,https://github.com/theamrzaki/MIPS-processor.git,2015-12-17 17:31:12+00:00,,0,theamrzaki/MIPS-processor,48188548,Verilog,MIPS-processor,29,0,2015-12-17 17:34:07+00:00,[],None
924,https://github.com/panushri25/breakout.git,2015-12-13 01:37:25+00:00,,0,panushri25/breakout,47901770,Verilog,breakout,3,0,2015-12-13 01:43:16+00:00,[],None
925,https://github.com/MattGarvey/287_final_project.git,2015-12-09 23:39:02+00:00,Graphing Calculator,0,MattGarvey/287_final_project,47726098,Verilog,287_final_project,14297,0,2015-12-11 20:52:34+00:00,[],None
926,https://github.com/AmrAMahdy/verilog-project.git,2015-12-20 22:58:56+00:00,,0,AmrAMahdy/verilog-project,48340407,Verilog,verilog-project,0,0,2015-12-20 22:59:48+00:00,[],None
927,https://github.com/uFaradKho/Echopen.git,2016-03-28 16:15:46+00:00,"Schematic, FPGA VHDL and informations about the project is available on this repository",0,uFaradKho/Echopen,54905260,Verilog,Echopen,163,0,2016-03-30 20:26:34+00:00,[],None
928,https://github.com/GSejas/Proyecto-2---Digitales.git,2016-04-15 06:55:28+00:00,,0,GSejas/Proyecto-2---Digitales,56298262,Verilog,Proyecto-2---Digitales,383,0,2016-04-15 07:36:08+00:00,[],None
929,https://github.com/reedjosh/vlsi_system_design_course_projects.git,2016-03-31 04:07:59+00:00,Oregon State University's 2016 Spring term lab assignments.,0,reedjosh/vlsi_system_design_course_projects,55119438,Verilog,vlsi_system_design_course_projects,24008,0,2017-01-23 10:34:58+00:00,[],None
930,https://github.com/xanthosvlachos/inf-uth-vlsi-2013-group-2.git,2016-04-03 12:47:24+00:00,Automatically exported from code.google.com/p/inf-uth-vlsi-2013-group-2,0,xanthosvlachos/inf-uth-vlsi-2013-group-2,55346009,Verilog,inf-uth-vlsi-2013-group-2,621,0,2016-04-03 12:48:05+00:00,[],None
931,https://github.com/5teven1in/verilog.git,2016-04-07 04:34:41+00:00,,0,5teven1in/verilog,55663864,Verilog,verilog,5907,0,2016-04-07 04:37:07+00:00,[],None
932,https://github.com/gjmunozl/CAD.git,2015-12-10 06:04:49+00:00,,0,gjmunozl/CAD,47741712,Verilog,CAD,34,0,2015-12-10 06:07:26+00:00,[],None
933,https://github.com/mina37/Pipelined-Mips-Processor.git,2015-12-08 16:09:36+00:00,,0,mina37/Pipelined-Mips-Processor,47633150,Verilog,Pipelined-Mips-Processor,15258,0,2015-12-15 21:05:20+00:00,[],None
934,https://github.com/nayeem8527/Priority-Encode.git,2015-12-16 07:49:33+00:00,,0,nayeem8527/Priority-Encode,48095671,Verilog,Priority-Encode,763,0,2015-12-16 07:50:55+00:00,[],None
935,https://github.com/moha255/coProject.git,2015-12-17 12:23:42+00:00,,0,moha255/coProject,48172954,Verilog,coProject,5,0,2016-05-13 21:39:25+00:00,[],None
936,https://github.com/jldyer4/csc205prg4.git,2015-12-06 19:58:38+00:00,,0,jldyer4/csc205prg4,47511499,Verilog,csc205prg4,10,0,2015-12-06 21:19:30+00:00,[],None
937,https://github.com/okebz/tempDatabase.git,2015-12-06 05:40:14+00:00,,0,okebz/tempDatabase,47485222,Verilog,tempDatabase,2,0,2015-12-06 05:51:38+00:00,[],None
938,https://github.com/st945306/CAPJ2.git,2015-12-27 08:19:03+00:00,,0,st945306/CAPJ2,48637944,Verilog,CAPJ2,52,0,2015-12-28 11:16:41+00:00,[],None
939,https://github.com/kumeyuta/ConveniMelody.git,2016-01-21 05:49:51+00:00,Melody player of convenience store,0,kumeyuta/ConveniMelody,50085317,Verilog,ConveniMelody,0,0,2016-01-21 07:01:27+00:00,[],None
940,https://github.com/fr-anj/MIPS-verilog.git,2016-01-28 04:09:35+00:00,buggy MIPS written in verilog ,0,fr-anj/MIPS-verilog,50554343,Verilog,MIPS-verilog,11,0,2016-01-28 04:28:59+00:00,[],None
941,https://github.com/zcatao/DigitalWatch.git,2016-01-15 02:13:29+00:00,EDAcurriculum-design,0,zcatao/DigitalWatch,49689615,Verilog,DigitalWatch,3161,0,2016-01-15 02:16:22+00:00,[],None
942,https://github.com/chungae9ri/mips.git,2016-01-09 06:29:17+00:00,MIPS Microprocessor,2,chungae9ri/mips,49313677,Verilog,mips,53,0,2016-01-12 01:55:04+00:00,[],None
943,https://github.com/jialinding/ee180lab4.git,2016-03-05 21:19:46+00:00,,0,jialinding/ee180lab4,53223891,Verilog,ee180lab4,1856,0,2016-03-05 21:22:21+00:00,[],None
944,https://github.com/NPO-IT/_FPGA_.git,2016-02-24 06:54:45+00:00,Verilog Modules,0,NPO-IT/_FPGA_,52421251,Verilog,_FPGA_,137618,0,2016-11-15 06:46:13+00:00,[],None
945,https://github.com/chcbaram/Altera_DE0_nano_Exam.git,2015-12-31 14:40:36+00:00,,0,chcbaram/Altera_DE0_nano_Exam,48852267,Verilog,Altera_DE0_nano_Exam,123632,0,2022-07-13 03:44:12+00:00,[],https://api.github.com/licenses/mit
946,https://github.com/cavapoo2/verilog_snippets.git,2016-02-26 14:34:44+00:00,bits and bobs of verilog,0,cavapoo2/verilog_snippets,52610118,Verilog,verilog_snippets,13,0,2016-02-26 14:36:43+00:00,[],None
947,https://github.com/ashish-17/alu_verilog.git,2016-02-28 03:43:53+00:00,ALU using Verilog,0,ashish-17/alu_verilog,52703097,Verilog,alu_verilog,143,0,2016-02-28 05:45:52+00:00,[],https://api.github.com/licenses/gpl-3.0
948,https://github.com/daniroj1012/Controlador-Binario-BCD-7-segmentos.git,2016-03-08 04:10:52+00:00,,0,daniroj1012/Controlador-Binario-BCD-7-segmentos,53381666,Verilog,Controlador-Binario-BCD-7-segmentos,7,0,2016-03-15 02:21:59+00:00,[],None
949,https://github.com/Gorchakov1/Hard_Acceleration_Method_Viola_Jones.git,2016-01-21 11:34:47+00:00,,0,Gorchakov1/Hard_Acceleration_Method_Viola_Jones,50103400,Verilog,Hard_Acceleration_Method_Viola_Jones,613,0,2016-03-16 11:16:41+00:00,[],None
950,https://github.com/fabugo/lapidopacalamba.git,2016-02-10 00:55:14+00:00,processador em verilog,0,fabugo/lapidopacalamba,51412793,Verilog,lapidopacalamba,3480,0,2016-03-03 00:49:16+00:00,[],None
951,https://github.com/prescot801/fpga-synth.git,2016-02-01 07:44:35+00:00,Automatically exported from code.google.com/p/fpga-synth,0,prescot801/fpga-synth,50823186,Verilog,fpga-synth,13252,0,2016-02-01 07:46:15+00:00,[],None
952,https://github.com/wdauwen/msp430-soc.git,2016-02-01 18:01:40+00:00,,0,wdauwen/msp430-soc,50859149,Verilog,msp430-soc,85163,0,2016-02-01 18:05:30+00:00,[],None
953,https://github.com/amiraram/single-cycle-mips-cpu.git,2016-01-26 02:38:10+00:00,Automatically exported from code.google.com/p/single-cycle-mips-cpu,0,amiraram/single-cycle-mips-cpu,50397638,Verilog,single-cycle-mips-cpu,16,0,2016-01-26 02:38:55+00:00,[],None
954,https://github.com/arminvakil/NoC.git,2016-01-28 20:04:46+00:00,Network On Chip,0,arminvakil/NoC,50609942,Verilog,NoC,48,0,2016-01-28 21:05:02+00:00,[],https://api.github.com/licenses/gpl-3.0
955,https://github.com/samlnx03/teclados-ascii-display.git,2016-02-05 18:01:35+00:00,se actua en funcion de la tecla presionada,0,samlnx03/teclados-ascii-display,51164304,Verilog,teclados-ascii-display,7,0,2016-02-05 18:09:28+00:00,[],None
956,https://github.com/jfelts1/ArchitectureAndOrganization.git,2016-04-04 06:26:56+00:00,For CSCD 260,0,jfelts1/ArchitectureAndOrganization,55389613,Verilog,ArchitectureAndOrganization,541,0,2016-04-04 06:28:55+00:00,[],None
957,https://github.com/iamandi/EE278_projects.git,2016-04-03 05:21:36+00:00,Various ee278 projects especially designed for Zybo Board,0,iamandi/EE278_projects,55331089,Verilog,EE278_projects,4,0,2016-04-07 06:00:11+00:00,[],https://api.github.com/licenses/mit
958,https://github.com/rododo-meow/fpga-stopwatch.git,2016-04-22 14:00:28+00:00,A FPGA-based stopwatch implementation on Terasic DE1-SoC rev.B,0,rododo-meow/fpga-stopwatch,56859384,Verilog,fpga-stopwatch,16,0,2016-04-22 14:00:58+00:00,[],None
959,https://github.com/gary821018/MIPS_Pipieline_CPU.git,2016-03-16 09:47:44+00:00,,0,gary821018/MIPS_Pipieline_CPU,54019731,Verilog,MIPS_Pipieline_CPU,109,0,2016-03-16 09:53:12+00:00,[],None
960,https://github.com/mfkiwl/ajardsp.git,2016-03-20 23:11:27+00:00,Automatically exported from code.google.com/p/ajardsp,0,mfkiwl/ajardsp,54345452,Verilog,ajardsp,965,0,2016-03-20 23:13:12+00:00,[],None
961,https://github.com/Harukine/LineMakerBreaker.git,2016-03-19 21:42:49+00:00,,0,Harukine/LineMakerBreaker,54288438,Verilog,LineMakerBreaker,27,0,2021-06-17 09:52:17+00:00,[],None
962,https://github.com/ChiWeiHsiao/pac-man.git,2016-03-27 09:53:30+00:00,A PAC-MAN game written in Verilog (run on FPGA),1,ChiWeiHsiao/pac-man,54822242,Verilog,pac-man,85,0,2016-06-28 08:04:42+00:00,[],None
963,https://github.com/tatparya/ECE337_Project.git,2016-03-28 01:05:20+00:00,ECE 337 Final ASIC Design Project,0,tatparya/ECE337_Project,54855795,Verilog,ECE337_Project,178015,0,2023-01-28 11:06:58+00:00,[],None
964,https://github.com/hardik-manocha/Hybrid-Communication-protocol--UART---SPI.git,2016-04-05 07:38:39+00:00,"Single pin Select is provided to decide among SPI and UART. In UART, data from top module goes to first tranceiver and from there to second tranceiver. There exists 8 bit bus fro movement. In SPI, tranceiver passes to firstr tranceiver and then first tranceiver passes to second or last transceiver. And finally data comes back to the first transceiver. Implementation is done in VerilogHDL. Working on to bring this communication protocol for ALU operations.",0,hardik-manocha/Hybrid-Communication-protocol--UART---SPI,55477978,Verilog,Hybrid-Communication-protocol--UART---SPI,7,0,2016-04-05 07:38:55+00:00,[],None
