<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="error" file="ConstraintSystem" num="59" delta="old" >Constraint <arg fmt="%s" index="1">&lt;PIN &quot;ddr_clocks/clkout1_buf.O&quot; CLOCK_DEDICATED_ROUTE = FALSE;&gt; [ddr_hw_test.ucf(18)]</arg>: <arg fmt="%s" index="2">PIN</arg> &quot;<arg fmt="%s" index="3">ddr_clocks/clkout1_buf.O</arg>&quot; not found.  Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.
</msg>

<msg type="info" file="ConstraintSystem" num="0" >The Period constraint &lt;PERIOD = 100MHz ;&gt; [ddr_hw_test.ucf(15)], is specified using the Net Period method which is not recommended. Please use the Timespec PERIOD method.
</msg>

<msg type="warning" file="NgdBuild" num="478" delta="old" >clock net <arg fmt="%s" index="1">ddr_sdram/DDR_CLK_166M</arg> with clock driver <arg fmt="%s" index="2">ddr_sdram/ddr_clocks/clkout1_buf</arg> drives no clock pins
</msg>

</messages>

