verilog xil_defaultlib  \
"../../../../8_pipeline_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" \

verilog xil_defaultlib "glbl.v"

nosort
