.comment arachne-pnr 0.1+310+0 (git sha1 5d830dd, g++ 5.4.0-6ubuntu1~16.04.9 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 0
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 0
000001111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
001000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000011000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000110
000000000000000000000000001001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 3 1
000000000000001000000110010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010001101010111001010000000000
010000000000000000000011110000011000111001010000000000
000000000000000000000000000000011100000011000101000001
000000000000000000000000000000001001000011000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000011000110010111100000000000001000000000
000000000000000000100010000000100000000000000000001000
011000000000001000000011110000000000000000001000000000
100000000000000001000010000000001000000000000000000000
110000000000000000000000000000001001001100111000000000
110000000000000000000000000000001001110011000000000000
000100000000001000000110000000001001001100110000000000
000100000000000001000000000000001101110011000000000000
000000000000000000000000001111111001000001000000000010
000000000000000000000000001101111001000000000000000000
000000100000000000000110011001111100000010000001000000
000000000000000000000010101011111000000000000000000000
000000000000000000000110100000011010000000110100000000
000000000000000000000000000000001001000000110000000000
010000000000000000000000010000011000000000110100000000
000000000000000000000010100000001001000000110000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000001000000000000000001011010010000000000
100000000000000001000000000000001011100101100000000000
010000000000000001100110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001000000000010000001001111100110000000000
000000000000000101000010000000011000111100110000000000
010000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000001011011010101001110101000000
000000000000000000000000000001001010000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
011100001100000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000011000000000000000000110000000
000100000000000000000010111101000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000000000000000010000000000000000000000000100000100
000000000000000000000000001011000000000010000000000000
.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000111000000000010000010000000
001100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000100000100010011111000000000010000000000001
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000000000000000000100000010
100000000000000000000000001101000000000010000000000000
110000000000001000000000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000011000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
100000000000100000000011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000011101001000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000010100000000000000011000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 14 1
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000010000000000000000000000101000000
000000000000000000000100000011000000000010000000000000
000000000000010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 15 1
000000000000100000000000001000000000000000000101000010
000000000000000000000000000011000000000010000000000100
011000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000101100101
000000000000000000000000001111000000000010000000000100
.logic_tile 16 1
000000000000000000000000001000000000000000000100000010
000000000000000000000010000101000000000010000000000000
011000000000000000000000010000000000000000000000000000
100000000010000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 1
000000000000010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
100010000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000000000000000001000000000000000000100000010
000001000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
011000001000000011000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011110000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100001000000000000000000101011010110100010000000010
100100000000000000000000000000011011110100010000000000
111000000000100001000110000000000000000000000000000000
010000000000000000100011010000000000000000000000000000
000100000000000000000011000000000000000000000100000010
000100000000000000000000001111000000000010000010000000
000000000000000000000000010000000000000000000101000100
000000000000000000000011101101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
.logic_tile 20 1
000000000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000100000000011001101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
011000000000000000000000001000000000000000000100000000
010000000000000000000000000001000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011010000000000000000110100000000000000000000000000000
100001000000000000000111000000000000000000000000000000
110000000000000000000000000111011011010100000001000000
010000000000000000000000000011011010010000100000000000
000000000000001001100000010011011001110100010000000100
000000000000000001000010110000011010110100010000000000
000000001000001000000000010000000000000000000100000000
000000000000001111000011011001000000000010000000000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 23 1
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
.ramb_tile 25 1
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000011000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001101000000000010000000000000
.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000101000000
100000001000000000000000000101000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 1
000000000000000000000000001000000000000000000100000000
000000000000000000000011101011000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 2
000000000000000001000000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000000000000000000100000000
100000000000000000000000001111000000000010000000000000
110000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 5 2
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000001100000000000000000001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011111011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 2
000000000100000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010010000000000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000100000001000000000000000000000000000000000000000
100000000001010111000000000000000000000000000000000000
010000000000000000000000001000000000000000000110000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000100000010
000000000000010000100000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 2
000000000001010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000100000010
000000000000100000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000001000000000000000111000000000010000000000000
000000001010000001010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 12 2
000000000000000001000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000100
000100000000000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 2
000001000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110101011111010100000010010000000
010000000001000000000000000011011011010100000000000000
000000000000000000000000010000000000000000000100100000
000000001000000000000010000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000100000010001000000000000000000000000000000100000000
000000000000001011000000001011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011000000000100111100000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000001000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
.logic_tile 16 2
000000100100001111000000010000000000000000000000000000
000001000100000011000011100000000000000000000000000000
011000000000000001100000000001001011010100000000000010
110000000000000000000000000001001000010000100000000000
010000000000000111100000000000000000000000000000000000
010000000000001001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 17 2
000000000000001000000000010000000000000000000000000000
000000000000000011000011110000000000000000000000000000
011000000001001000010000000001001101010100000000000000
100000001110000111000000000111101011010000100000000010
110000000000000000000000000000000000000000000100000000
110000000000000000000000000001000000000010000000000010
000000100001010000000000010000000000000000000000000000
000001000000100000010010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000011101000000000000000000100000000
000000000000000111000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 2
000010000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
011000000000000000000000001111101111000010100010000000
100001000000000000000000001011011010000110000000000000
010000000000000000000110000000000000000000000100000000
010000000000010000000100001011000000000010000000000010
000000000000001000000000001000000000000000000110000000
000000000000000001000000000111000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000010000000000011011101000000000010000000000000
000001100001000001000011101000000000000000000100000001
000001000000100000000100000011000000000010000000000000
000000000000000111000110100000000000000000000100000000
000000000000000000100000000111000000000010000000100000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
.logic_tile 19 2
000000000000001000000010100000000000000000000000000000
000000000000001111000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010011100000000000000000000000000100000000
000001000000000111100000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000010000000000000000000001000000000000000000100000000
000001000000000000000000000101000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 2
000000000110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000100000001
010000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000100000011000000000010000010000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 2
000000000100001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 2
000000000000000000000000000000000000000000000100000000
000000000000000001000011010001000000000010000000100000
011000000000100000000000000000000000000000000100000000
100000000001010000000000001111000000000010000000100000
010100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 2
000000000000000000000011110000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000111000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000010000000000000000011000000000010000000000100
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
.logic_tile 24 2
000000001000000000000000001000000000000000000100000010
000010100000000000000000001011000000000010000000000000
011100000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000000111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000101000000
000000000000100000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 28 2
000010000000000000000110001001101000010100000010000000
000001000000000101000000000001011000010000100000000000
011000000000001111000000000000000000000000000101000000
100000000000001011100000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000011001000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001000000000000000101000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 2
000000000001000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000001000000000000000000100000001
100000000000000000000000000111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000101000000
100000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 3
000000000001000011100000010000000000000000000101000000
000000001001110000100011110101000000000010000000000000
011000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
011000000000000111000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000100000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000100000000000011100000000000000000000000000100000000
000100000000000000000000000001000000000010000000000000
.logic_tile 4 3
000000000100000101000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000111000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000001110000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000100000001000000110100000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001011011010010100000001000000
000000000000000000000000000101111000010000100000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
.logic_tile 5 3
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 3
000000000000000000000000001000000000000000000100000000
000000000000000000000010001011000000000010000000100000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 3
000000000000000000000111000000000000000000000000000000
000000000100000000000111100000000000000000000000000000
011000001111000011000111000000000000000000000000000000
100000000000100000100100000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000000000000000110000011111011100000010000000100
000000001010000000000000001111011000010100000000000000
000000001010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000001000000000000000000100100000
000000000000010111000000001001000000000010000000000000
000100001010010000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.ramb_tile 8 3
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
.logic_tile 9 3
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011100000000000011100011000000000000000000000000000000
100000000000000000100011010000000000000000000000000000
110000000000000111100000000001011000110100010001000000
010000000000000000100000000000011100110100010000000000
000000000000001000000000001101011001100000010000000000
000000000000000001000000000001011010010100000000000001
000000000000001000000000011000000000000000000100000000
000000000000000101000011100111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 10 3
000000000000000000000000000000000000000000000100000000
000000000000000000000010011011000000000010000000000000
011000000000000000000010000000000000000000000000000000
100000001010000000000100000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000010011110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 3
000000000001100111000000010000000000000000000000000000
000000000001100111100011010000000000000000000000000000
011000100000001000000000000111011000010100000000000000
100000000000001011000010100011011000010000100000000100
010000001000000000000011100000000000000000000110000000
110000000000000000000000000001000000000010000000000000
000000001110100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000111100000001000000000000000000101000000
000000000000000000100000000001000000000010000000000000
000000000000010000000000000000000000000000000100000000
000000000000100000000000000111000000000010000010000000
000000000000000001010000000000000000000000000100000000
000000001010001001100000001001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 3
000000000100100111100000000000000000000000000100000010
000000000000010000100000000101000000000010000000000000
011000000000000000000000000000000000000000000110000000
100000000000000111000000000111000000000010000000000000
110001000000001001000000000000000000000000000000000000
110010000000001111100000000000000000000000000000000000
000000000000001000000000000000000000000000000101000000
000000000000001111000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000001000010010001000000000000000000101000000
000000000000001011000100000001000000000010000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 13 3
000000000000000000000000001101111000010100000000000010
000000000000001001000011100001111000010000100000000000
011000001001001000000110110000000000000000000000000000
100000000000100111000011010000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000001001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011100011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
.logic_tile 14 3
000000000000000000000000000111101010000010100000000010
000000000000001111000000000111011000000110000000000000
011000000001000111000000001000000000000000000100000000
100001001000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100111000111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 15 3
000000000110000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000110000000000000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000
010011000010001000000000000000000000000000000000000000
010000001100001011000000000000000000000000000000000000
000000000000100000000000010000000000000000000100000100
000000000001010000000011000101000000000010000000000000
000001001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000100000000000001000000000000000000100000010
000001001010010000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001100001000000000000000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
.logic_tile 16 3
000000001000000000000111000101101001110100010000000000
000000000000000000000000000000011001110100010000000000
011000000000001001100000001001101011001001000000100000
100000001000000011100011000111011000000010100000000000
110010000000000000000011011111101010010100000000000000
110001001010000000000011110001011100010000100000000000
000000000001001000000111000000000000000000000100000000
000000000000100011010000001111000000000010000001000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000111101000000000000000000100000000
000000000000000000000011101101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
.logic_tile 17 3
000000000000000111000000010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
011000000111011000000111100000000000000000000000000000
100000000000100111000110100000000000000000000000000000
010000000000000111000000001001011000010100000000000010
010000000000000000000000000001011000010000100000000000
000000000000001000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000111000011100101101101100000010000000000
000000000000000000100100000101001001010100000010000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001011000000000010000000000000
.logic_tile 18 3
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000100
011100000110000000000000000000000000000000000000000000
100000100000001111000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000100001011000000000010000000000100
000000000000100000000000010000000000000000000100000010
000000000000010000000011100111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
.logic_tile 19 3
000010100000001000000000000000000000000000000000000000
000011100000000011000000000000000000000000000000000000
011010000000000000000000000000000000000000000100000000
100010100100000000000000000101000000000010000010000000
110000000000000011100000000000000000000000000000000000
010100000000000111100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000001000000000000000111000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000101010000000000011000101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000010
000101000000010000010000000001000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 20 3
000000000000000000000111101000000000000000000110000000
000000001100000000000100000011000000000010000000000000
011100000000000111100000001000000000000000000100000000
100000001000000000000000000001000000000010000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
.logic_tile 21 3
000000000000000000000000001000000000000000000100000000
000000000000000000000011100011000000000010000000000010
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000001000000000111000000000010000000000000
000000000000000111100111100000000000000000000100000100
000000000000001001100000001111000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 3
000000000000100000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
011010100000001001000000000000000000000000000000000000
100011000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000001110101000000010001000000000000000000100000001
000000001010001011000100000101000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000100100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000001010000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
.logic_tile 23 3
000000000000100000000000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010101000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000001110000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000010000000100000000000001000000000000000000100000000
000001000000000000000000001111000000000010000000000100
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
.logic_tile 24 3
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
011000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 26 3
000000000000000000000011110000000000000000000000000000
000000000000000001000111110000000000000000000000000000
011010000000000000000000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000001110000111110000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
.logic_tile 27 3
000011000000001000000000010000000000000000000000000000
000000000000000011000011110000000000000000000000000000
011000000001010000000000000011101100010100000001000000
100000000000100000000000001011111110010000100000000000
010000000000000000000000000000000000000000000100000000
010000000000010000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111110000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000001010001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 3
000000000000001000000000000000000000000000000100000000
000000000100001111000000000001000000000010000000000000
011000000000000000000111101000000000000000000100000000
100000000000000000000100001001000000000010000000000001
110000000000000001000000000000000000000000000000000000
010000000000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000110000000
000000000000000000000011000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 29 3
000000000000001111000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110000001011100010100000010000000
010000000000000000000000000001001011010000100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001110000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 31 3
000000000000000000000000000000000000000000000100000001
000000000000000001000000000001000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000001110000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
011000000000000000000111001000000000000000000101000000
100000000000000111000000001001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 4
000000000000000000000000010000000000000000000000000000
000000000000010000000011100000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010010100000000000000000000011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000111101000000000000000000100100000
000000000000000111000100001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000100000000000000000000000000000000000000100000000
000001000000000000000000000011000000000010000000000010
.logic_tile 4 4
000000000110000000000000001000000000000000000100000000
000000000000000000000010000001000000000010000010000000
011000000000001000000000000000000000000000000000000000
100000001000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 4
000000000000000011100000000000000000000000000000000000
000010100000001001100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 4
000000000000000000000000001000000000000000000110000000
000000000000000000000011110011000000000010000000000000
011000000000001000000000010000000000000000000000000000
100000001000000111000011110000000000000000000000000000
011101000000100000000000001000000000000000000100000000
010000000001000000000000001001000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000010000001011000000000010000000000100
000000000000000111000111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000001001000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000001000000000000000000100000100
000100000000000001000000000111000000000010000000000000
.logic_tile 7 4
000000000100110000000111000000000000000000000000000000
000000000001110000010111100000000000000000000000000000
011000000000000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010101000000100001000000000111001001111101010000000000
010000000000010000000000000101011010010000100000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000001111011000100000010000000000
000000001000000011000000000011001100111110100000000000
000000000000000000000111001000000000000000000100100000
000000000000001001000100001011000000000010000000000000
000010100010000000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.ramt_tile 8 4
000000000000000000000000000000000000000000
000000100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000100000000000000000000000000000
000000000001000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 4
000010000111010001000011110000000000000000000000000000
000000100000100000000011000000000000000000000000000000
011000001100000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000110000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111001001001001000000000000
000000000000000000010000001001111001010111110000000001
000000000000000000000011100000000000000000000000000000
000110000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000000001000000000010000000000000
.logic_tile 10 4
000010000000001000000000001011001110001001000000000000
000000000000000011000011011011001001010111110000000000
011000000000001000000000000000000000000000000000000000
100000100000010111000011100000000000000000000000000000
010010000000001000000110110000000000000000000000000000
110101000000000001000111110000000000000000000000000000
000000000000000000010000000001101110101011110000000000
000000000000100000000000000101011101000110000010000000
000000000011110001000110100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000000000000001001111000001001000000000010
000000000000000000000010001111011011010111110000000000
000000000000001000000111000000000000000000000100000001
000000000000000111000010010001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000100000000000000000010001111000000000010000000000100
.logic_tile 11 4
000011000010000011100000010000000000000000000000000000
000011001100000000000011110000000000000000000000000000
011000000000000111100000001011111011100000010000000010
100000001010101001100000000101011111010100000000000000
010001000000010000000000001111111101100000010000000100
010000000000100000000000000001001110010100000000000000
000000100000010000000110000000000000000000000110000000
000000000000001001000010010001000000000010000000000000
000000101110000000000000000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
000100001100000011000000001000000000000000000100000000
000000000000001001000000000001000000000010000000000000
000011100001110000000000000000000000000000000100000000
000001100000010000000000001011000000000010000000000000
000000000000000111100000011000000000000000000100000000
000000000000001001000010101101000000000010000000000000
.logic_tile 12 4
000001000000000011100000000111111000001001000001000000
000000101010000000000011101111001011000010100000000000
011100000000000101100111010011111000100000010001000000
100000000000010000000110101011011011010100000000000000
010000000000000000000110010000000000000000000100000000
010000000000000000000010000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000001010000000000000111000000000010000000000000
000001000000000000000111001000000000000000000110000000
000010001010001011000100000111000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000010001011000000000001000000000010000001000000
000000000000101111100111000000000000000000000100000000
000001000010000111100100000011000000000010000000000000
000010100000001111100000001000000000000000000100100000
000000000000001011000000001001000000000010000000000000
.logic_tile 13 4
001000000000000000000010100000000000000000000000000000
000000100000000111000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100010000000000111100011001000010100000000000100
110001000000000000000100000001011001010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000111100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111100000001000000000000000000100000001
000000000000000000100000000011000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 4
001001000001010111000110010111001010100000010000000010
000000000000100000000011111101001010010100000000000000
011000000000000111000000011001101110010100100000000010
100000000000000011100011110001011001101001010000000000
010000000001011101000010010000000000000000000000000000
010000000000100111000011000000000000000000000000000000
000100000001000000000000000101011100000010100000000000
000100000000100000000000000111101000000110000000000000
000000000000010000000000000111011101001001000001000000
000000000000100000000010001101011001000010100000000000
000000000001000000000111001000000000000000000100000000
000000000000100001000100001111000000000010000000000100
001001000010100000000111100000000000000000000100000010
000010000000000001000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000010011101000000000010000000000001
.logic_tile 15 4
000000001100000000000000000111011101100000010000000000
000000001110000000000010011001101000010100000000000100
011000000001000000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110011100110000011100000000000000000000000000100000000
110011100000000000000000000101000000000010000000000001
000010000001010000000010000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000001000000000000000000001101000000000010000000000100
000010100001000111100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000111000000000000000000000000000000
000011101000000000010010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 4
000000000000000111000000000011001100000001000000000000
000010000001010111100010000001011011101011010000000000
011110100000001111000000001001011000010000100000000010
100101000000000001100010100111001010010100000000000000
110000000000000000000110000001001010101011010000000000
110000000000000101000010100001011001000001000000000000
000000000000001000000000001011101100100000010000000000
000000000000001011000000000111001110010100000000000000
000000001100001111100011000111111001110100010000000000
000000000000001111000100000000101001110100010000000000
000010000000011000000000001000000000000000000100000000
000001000000101011000000000101000000000010000000000000
000000000000000000000010010000000000000000000000000000
000010000000001011000111100000000000000000000000000000
000001000000001000000000010000000000000000000100000000
000010000000000011000011011111000000000010000000000010
.logic_tile 17 4
000010000000001101100000010001101010110100010000000000
000001000000000001100011010000001010110100010000000000
011110000000001111000011100000000000000000000000000000
100100000000001111000110010000000000000000000000000000
010000000000001111000000000000000000000000000000000000
010000001100000111100000000000000000000000000000000000
000000000000000000000000001001111000101000010000000000
000000000100000000000011000011011000010110100001000000
000000000010000000000011111011011010100000010000000000
000000000000000000000111100001111000010100000001000000
000000000000000111100000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000000001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 4
000000000110000000000000001111011001100000010000000000
000000100000000000000000001011011100010100000000100000
011000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000010010000000000000000000000000000000
001000100000101000000111110000000000000000000000000000
000000000000010101000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000001010000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 19 4
000000000001010000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011010000001000000000000000000001000000011110001000000
110000000000000000000000000000010000000011110000000000
110000000000000000000000001000000000000000000100000000
110100000000000000000000000111000000000010000010000000
000000000000011011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010101110000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000011000111000000000000000000000101000000
000000001111010000100000000111000000000010000000000000
000000000011010011100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
.logic_tile 20 4
000000000010000001000110000111101000010100000000000000
000000100000010000000010001011011001010000100000000000
011010101100000000000000000011111011010100000000000000
100001000000000000000000001111011100010000100000000000
110001000000001000000000000000000000000000000000000000
110010100000001011000000000000000000000000000000000000
000010000000000000000110000000000000000000000100000000
000001000001010000000000000001000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000101100000101001000000000000000000000000000000000000
000111100010010011100000000000000000000000000000000000
000010000111000000010010000000000000000000000000000000
000001000000100000000011100000000000000000000000000000
000000000000011000000000000000000000000000000100000000
000000000000100011000000000101000000000010000000000000
.logic_tile 21 4
000000000000010000000000011011101100000001000000000010
000000000000000000000011111001001010010110100000000000
011100000000001001000000010000000000000000000000000000
100000000000000111100011100000000000000000000000000000
010000000000000101100000001000000000000000000110000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000001000000000000000000100000000
000000000110000000000000000011000000000010000001000000
000001000000001111100000000000000000000000000000000000
000011100000000111000000000000000000000000000000000000
000000000100000011100000000000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
.logic_tile 22 4
000000000100000000000000010000000000000000000000000000
000000001100000000000011010000000000000000000000000000
011000000000001000000110001111111001100000010000000000
100000000000000001000000001111101011010100000000000000
010000000000000011100000001111111001001001000000000100
010000001100000000000000000101011101000010100000000000
000010000000000001000000000000000000000000000100000010
000001001010000000000010001011000000000010000000000000
000000001110000000000111100000000000000000000100000000
000000001100000000000100001111000000000010000000000000
000010000000000000000011100000000000000000000000000000
000101000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000001010000000000100000101000000000010000000000100
000000000000010000000010011000000000000000000100000000
000000000000100001000011111011000000000010000000000000
.logic_tile 23 4
000010100000100000000000010000000000000000000000000000
000001000000010001000011110000000000000000000000000000
011000000000010000000110010000000000000000000000000000
100001000000000000000010000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000101001010000000000000000000000000000000000
001000100000000000000000000111011001100000010000000010
000001000000001001000000000101111111010100000000000000
000000000000000000000011110011111001100000010000100000
000000000000010000000011100001011111010100000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000001011000000000010000000000010
000000000000000000000010000000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000000000000000000000110111000000000000000000100000000
000000000100000000000010100101000000000010000000000000
.logic_tile 24 4
000000000000010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
100000000000000000000000000111000000000010000000100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000011000000001111000000000010000000000000
000010100000101000000011101000000000000000000100000000
000001000000000011000100000111000000000010000000000000
.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 4
000000001100000000000000010000000000000000000000000000
000000001110000000000011010000000000000000000000000000
011000000001001000000000000000000000000000000000000000
100000001110101111000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000111101011111000100000010000100000
000000000000000001000000001011001110010100000000000000
000000000100001000000000000000000000000000000100100000
000000000000000011000000000101000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000100000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 4
000000000001111000000000001000000000000000000100000010
000000000000100111000010011001000000000010000000000000
011010000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000001000000000000000000101000000000010000000000000
000000100000000111000000000000000000000000000100100000
000001000000000000100000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 4
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100000000000000010000000000000000000000000000000
110001001010000000000100000000000000000000000000000000
000000000000000000000000000000001110000011110110000000
000000000000000000000000000000010000000011110001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000001000000000000000000100100000
100000000000000000000000001111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100010000000000000000000000100000000
000000000000000001000100000111000000000010000000000100
000000000000000000000000000000000000000000000100000010
000000000000000000000011100111000000000010000000000000
.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000010000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000000000000000001000000000000000000101000000
000010000000001001000010000101000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000101000000
010010100000000000000000000001000000000010000000000000
000000000001010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 5
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000000000111000000000000000000000000000100100000
000000000000000000000010010111000000000010000000000000
000100000000000000000000000000000000000000000101000000
000100000000000000000000001111000000000010000000000000
.logic_tile 4 5
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000000001011011101100000010000000001
010000000000000000000000000001011010010100000000000000
000100100001000101000000001000000000000000000110000000
000001000000100000000000000111000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000000011000000000010000010000000
.logic_tile 5 5
000000000000000000000010100101001000100000010001000000
000000001010000000000000000011011110010100000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110100000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000000111100011101000000000000000000100000001
000000000000000111000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000001011000000000010000000000001
000010000000000111000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000010
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 6 5
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100000000000000000000000000000000000000000000000
100001000100000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000100000000000100000001000000000010000010000000
000010100000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000001001000000001101000000000010000000000100
000000000001011000000000000000000000000000000101000000
000000000000001011000000000111000000000010000000000000
.logic_tile 7 5
000001000001000000000000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000
011000000000000001000000000101001000111101010001000000
100000001000000101100000001111011011111001110000000000
110101000000000001000000001001101101111101010000000000
010000000000000000000010100001001011010000100000000000
000000000000000000010011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000100000000100011100000000000000000000000000000
000000000001000000000000000000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000001011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 5
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000010
011001000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
110000000000000000000000000011000000000010000000000010
000100000000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000100000100000000000111001000000000000000000100000000
000000000000000000010100000011000000000010000001000000
000000100000000000000000000000000000000000000101000000
000001000000000000000000000011000000000010000000000000
.logic_tile 10 5
000001000000100000000000001000000000000000000100000000
000110000000000001000000001011000000000010000000000100
011000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 11 5
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
011000000001000000000000000000000000000000000000000000
100000001010100000000000000000000000000000000000000000
110011000000000000000000000000000000000000000000000000
110111000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000100000010
000010001010000111000011011011000000000010000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
001001000000000000000000001000000000000000000100000000
000000100000001001000000000111000000000010000000100000
.logic_tile 12 5
000000000000000000000000001000000000000000000100000010
000000000000000000000010001111000000000010000000000000
011000100000100000000000000000000000000000000000000000
100001001001000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000100000000000000010000001000000000000000000100000010
000100000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000001100000000000000000101000000000010000000000000
000000000000000000010011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 5
000000001100001000000000001001111010100000010000000000
000000000000000011000000001011011010010100000000100000
011000000100000011100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001110001000000001001111100100000010000000010
110100000001000000000000001011001000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000111100000000000000000000000000101000000
000000001100000000000011100111000000000010000000000000
000000000000100000000011000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000111000000000111000000000010000000000000
.logic_tile 14 5
000000000000010111000000010011011000010110100000100000
000000000000100001000011101101101000101000010000000000
011000000000000001100111010000000000000000000000000000
100000001100000000000111010000000000000000000000000000
010000100000001000000010000011111001101011110000000000
010001000000001111010000000011111110000110000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000001000000011100000000000000000000000000000
000010100000000101000100000000000000000000000000000000
000000000000000000000010000011111001010100000000000000
000000100000000000000110010101111011010000100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000001000101100011100000000000000000000101000000
000100001000000000100000000001000000000010000000000000
.logic_tile 15 5
000010100000010001000111000111111100001001000000000000
000001000001010000000110000101011101010111110000000000
011101001010000000000000000000000000000000000000000000
100100101000000000000000000000000000000000000000000000
011010100000010001000000000001001001100000010000000000
010000000000010000100000000111011101010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000111010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000001000000000000000110100000000000000000000000000000
001000000000000001000010000000000000000000000100000000
000000000001010000000100001111000000000010000000000000
000010000000000000000000000000000000000000000100000000
000011100000000001000000001011000000000010000000000010
.logic_tile 16 5
000000001100101000000000000101001010100000010000000000
000000000000001111000010101111101001111110100000000001
011000000001000000000000000001111011010100000000000000
110100000100000111000000000011001011010000100000000000
010000000000010000000111110000000000000000000100000000
110000000000000101000111110001000000000010000000000000
000000000000000101000000000000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000011100000001000000000000000000100000100
000000000000010000000000000011000000000010000000000000
000000000000001001000000001000000000000000000100000000
000000000000000111100000000011000000000010000000000001
000000000000000000000111001000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 17 5
000100000000000001100111110001011000101001010000000001
000000000000000011000111100111001011010100100000000000
011000000001000111100011110001011001001001000000000000
110000000000101001100010000011101001000010100000000000
110000000000010011000110011011011110101011110000000000
110000000000100111100011100101001100000110000001000000
000000000000001111000110000011111010000010100000000000
000000000010100001100000001101111111000110000000000000
000000000001100111000010001101001010100000010000000000
000000000001111111000100001011101010010100000000000000
000100001010000000000000010001011001010111100001000000
000101000000000111000011010111011010000010000000000000
001000000010010001000011110011001001010100000000000000
000010100000001001100111101001011100010000100000000000
000010000000001000000000000000000000000000000100000000
000001000000101101000000001011000000000010000000000000
.logic_tile 18 5
000000000000100000000000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
011010000000001011100111100000000000000000000000000000
100000001110001011100110010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000001001101100010100000000000000
000000000000000000000000001001011111010000100000100000
000000000000000000000000011000000000000000000100100000
000000000000000000000010101001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001000000000000000000001000000000010000000000000
000000000001000111000000010000000000000000000100000000
000000000000000000100010110111000000000010000000000001
000100001101000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
.logic_tile 19 5
000000001011000001000000000001011000100000010000000000
000000000110110000000010010111001010010100000000000000
011000001010000101100000001000000000000000000100000000
100000100110100000000000000111000000000010000000000100
010000100001000001000000000000000000000000000100000000
010001000000100000000000000011000000000010000000000000
000000100000000000000000000000000000000000000110000000
000011001000100000000000000011000000000010000000000000
000000000001011111100000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001001000001000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
.logic_tile 20 5
000000001001010011000011110001011101010100000000000010
000000000000100000000011110111101000010000100000000000
011000000001011011100110010011011110000110000000000010
100000001000101101000011111101101000011111110000000000
010000000000000000000110111011101010000001000000000000
010000000000000101000111000111101011101011010000000000
001000000000001000000000000111011001110100010000000000
000000001000000111000000000000011001110100010001000000
000000001010001000000000010001001110001001000000000000
000000000000000011000010000111101100010111110001000000
000001100000000111100011001000000000000000000100000010
000000000010100000100100000001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000100000000000011100000001000000000000000000100000000
000100000000000000000000000101000000000010000000000000
.logic_tile 21 5
000000000000000001000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
011100000000000000010000000000000000000000000000000000
100000000000001011000011110000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000001010001000000000000000000000000000000000000
000000000000000000000000001001111000000010100000000000
000000000000000000000000000011101010000110000000000100
000000100000000000000110100000000000000000000000000000
000011100000000001000000000000000000000000000000000000
000010101111000011100000001001101010100000010000000000
000001000000000000100000000011101101010100000001000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000010000000000000001000000000010000000000010
.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000100000000000000000000001111000000000010000000000000
000000000000010000010000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000000111000000000010000000100000
000100000000000000000000010000000000000000000100000010
000000000000000000000011010011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000100100111000000000000000000000000000000000000
.logic_tile 23 5
000000000000010000000000010101101100100000010001000000
000010000000100000000011001111111010010100000000000000
011000100001010000010111000000000000000000000000000000
100011100000000000000000000000000000000000000000000000
010000000000100011100000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000010
000100000000010000000010011011000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010101110000000000010010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
000000100000000000000010001000000000000000000101000000
000001000000000000000000001011000000000010000000000000
000000001000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
.logic_tile 24 5
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000111100000000000000000000000000000000000
100000001000100000000000000000000000000000000000000000
110000000010001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000010011010000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.ramb_tile 25 5
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
.logic_tile 26 5
000000000010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011001000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000100
000000000000000000000011011011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 5
000010001100000011100010000011101011010100000001000000
000001000000000001100010010001011011010000100000000000
011100000000000000000000011001011101100000010000000000
110001000000000000000011000011011010010100000000000000
110000000000010000000000000001001100010100100010000000
110000000000111001000011100000101001010100100000000000
000000001010000000000110000111001100001001000001000000
000000000000000011000000000101011000000010100000000000
000010100000000001100000011000000000000000000100000000
000001000000000000000010101001000000000010000010000000
000010000000000001000010000000000000000000000100100000
000000000000000000000111000111000000000010000000000000
000000000000101111100010001000000000000000000100000000
000000000001010011100000000111000000000010000000100000
000010100100000001000000001000000000000000000100000000
000000000010000000000000001011000000000010000000000000
.logic_tile 28 5
000000000001011000000111000000000000000000000000000000
000010000000101111000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000100000000
010000000000000000010000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
.logic_tile 29 5
000000000000000000000000000000000000000000000100000010
000000001100001001000000000001000000000010000000000000
011000000000000000000000000000000000000000000100000010
100000000000000000000000001011000000000010000000000000
110000000000000000000000001000000000000000000100000010
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000010011100000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 30 5
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001110001111000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000001
000000000000100000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000000000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
110000000001110000000000001000000000000000000100000000
010000000001100000000000000011000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000010000000000000000011000000000010000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 5
000010000000001000000000000000000000000000000100000000
000001000000001111000000000001000000000010000001000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000001000000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000010000000000000000000000100000000
000100000000000000000000001001000000000010000010000000
000000000000000000000000001000000000000000000101000000
000000000000000001000000000111000000000010000000000000
.logic_tile 3 6
000000000000000000000000001000000000000000000100000000
000000000000000000000011111001000000000010000000000001
011000000000000000000000011000000000000000000101000000
100000000000000000000011111101000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 6
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000101000000
010000000010000000000000001111000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000011100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 6
000000000000010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000000000100
010000000110000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 6
000000000000000111100000010011011010101011110010000000
000010000110000000100010001001001010000110000000000000
011010000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000011000011101011001101001001000000000000
110001000000000000100100001011011100010111110000000000
000000000000001000000000000011111000100000010000000000
000000000000000011000000000011111000010100000010000000
000000000000000111000011001000000000000000000100000010
000000000000000000100000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000001001000010010000000000000000000000000000
000000000000011001000000000000000000000000000100000000
000000000000101011000000000111000000000010000000000000
000000001000000000000010000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
.logic_tile 7 6
000000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
011000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000100000000010000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001000100000000000000000000000000000
000000000111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001100000000000000000000000000000
.logic_tile 9 6
000000000000000111100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
011000000000000011000000010111001101100000010001000000
100000000000000000100011110001111000010100000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000100000000000000011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011011001000000000010000010000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 6
000000000100000000000000001111111011010100000000000010
000010000000000000000011100111011001010000100000000000
011000001010000000000000011000000000000000000100000000
100000001000000000000011101011000000000010000001000000
010011000000000000010000000000000000000000000100000000
010010000000000000000000000011000000000010000000000001
000001000000010000000000010000000000000000000000000000
000010100000100000000011000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000100000000011000000000000000000000000000000000000
000010100000010000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000001000000000000000111100000000000000000000100000100
000000000000000001000000001111000000000010000000000000
000000001010000001000000000000000000000000000100000000
000000000110001111100000000111000000000010000000000010
.logic_tile 11 6
000000000001110000000000011111011001100000010000000000
000000000000010000000011000011001000010100000000000000
011000000000001111000011100000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000100000000000000000000000000000000100000000
010000000001000111000000001011000000000010000010000000
000110000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000010011011000000000010000000000000
000000000001010000000000011000000000000000000100000100
000000000000000001010011111001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000001110000000000000000101000000000010000000000000
.logic_tile 12 6
000000000000000000000000001101101011010100000000000000
000000000000000000000011100001001001010000100000000000
011000000000101000000000010000000000000000000100000000
100010000000011011000010000011000000000010000000000010
010000000001111000000000000000000000000000000100000000
010000001101111111000000000011000000000010000010000000
000000000000001011000000000000000000000000000000000000
000000001000000011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000001111100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
001000000001000000000000001000000000000000000100000000
000010000000100000000000000101000000000010000000000000
000000100000010000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
.logic_tile 13 6
000010000110001000000010000111111000001011100001000000
000000000000000011000111000000011000001011100000000000
011000000000001000000110010000000000000000000000000000
100000000110001111000010110000000000000000000000000000
110000001010000000000000000111101110100000010000000000
010000000000000000000000000011011001111110100000000100
000101000000100000000010100000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000000100000101000000000000111101001010100000000100000
000001000000011111000011100011011001010000100000000000
000000000000000111100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000001111111011100000010000000000
000000000111000000000010000001011011010100000000100000
000010100100000000000000001000000000000000000100000000
000001000000000111000000000011000000000010000000000000
.logic_tile 14 6
000010000010000000000111000111001001100000010000000000
000001000000000000000100000111011000010100000000000001
011000000001101000000000000000000000000000000101000000
100000001000010001000010011111000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000001001000000000010000000000000
000010100001000000000000001000000000000000000100000000
000001000000000000000000000111000000000010000000000000
000000000000000111100010000000000000000000000000000000
000100000000001001000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
.logic_tile 15 6
000000000001010001100011000000000000000000000000000000
000000000000000111010100000000000000000000000000000000
011000000000000111000000001011111111100000010000000000
100000000000100011000011010111001100010100000000000000
110000000000000000000111100011011011001011100000000000
110001000000000000000110100000111010001011100000000000
000000100000001101100000000011111000000001000000000000
000001001100000001100010100000111100000001000000000100
001000001010001111100011101001001010000001000000000000
000000000000001111000000001011011000101011010000000000
000000000000010001000000000011011000100000010000000000
000000000110000001000010010111001111010100000000000001
000000000000000000010010011101101000000001000000000010
000000000000001001000010001111011011101011010000000000
000000000000001011000010001000000000000000000100000010
000000001100001111100000000001000000000010000000000000
.logic_tile 16 6
000000000000000011100111101101101001100000010000000000
000000000100000000000011000001011111010100000000000000
011000001110001000000000000000000000000000000000000000
100000000000000011000011100000000000000000000000000000
010000001100001101010000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001000001011000000000000000000000000000000000000
000000000000100000000000001101011110010100100000000010
000010000001010000000000001001011010101001010000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
001000000000000000000110110000000000000000000000000000
000000000011010000000111010000000000000000000000000000
.logic_tile 17 6
000000000000100111100000000001001100001001000000000000
000000000000010000100011100011011011000010100000000000
011000000000001111100110100011011101000010100000000000
100000000000000001100100000001011000000110000000000000
010000001100001011110111001101011000101000010000000100
010000000000000001000110000001111110010110100000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010001101001010101001010000000000
000000000000000111000100000111011010010100100000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000001110000000000011000000000000000000000000000000
000001000001010011100000000000000000000000000100100000
000010001100000000100000001111000000000010000000000000
.logic_tile 18 6
000000000001001000000000001011111000100000010000000100
000000001100001011000010000011111101010100000000000000
011100000001100000000110000000000000000000000000000000
100101000100000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000001000000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000001000000000000000000001011111010100000010000000000
000010100000000000000010010011111000010100000000000100
000000000001010001000010000000000000000000000100000000
000000000110001111000100000111000000000010000000000001
000000000000000000010010000000000000000000000100000000
000000000000001001000000001111000000000010000000000000
001010000000100000000000001000000000000000000100000000
000001000111000000000000000011000000000010000000000000
.logic_tile 19 6
000000000000000111100110010111001000000010000000000010
000000000000000101100011110000011000000010000000000000
011000100000000000000011100000000000000000000000000000
100000000100000000000100000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
000001000110010000000000010111001100010100000000000000
000000100010000001000010001111011100010000100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000111101011101000010000000010
000000000000000001000000000001011011010110100000000000
000000000000000111100000001101111001000010100000000000
000000000000000001100010000011011111000110000000000000
000000000000000001000110100000000000000000000101000000
000000000000010000100000001101000000000010000000000000
.logic_tile 20 6
000000000000001011100010000000000000000000000000000000
000010100000001111000100000000000000000000000000000000
011010100000001001100000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000000000000000000000001101111000001001000001000000
110000001100000000000000000001001000000010100000000000
000000000000001011000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000000100000001000000000001000000000000000000100000000
000011001010001011000000000101000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000110100000000000000010000000000000000000000100000000
000000000100000000000000000011000000000010000000000010
000000000001000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 21 6
000000000000000101100010000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
011000000000000111100000011011001010100000010000000010
100000000100100000000010000001101000010100000000000000
110000000100000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000010000000111101011011000100000010000000010
000000001010100000000000000001111001010100000000000000
000000000000001000000111100000000000000000000100100000
000000000000001011000111100011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000100000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000010000000000000001011000000000010000000000000
.logic_tile 22 6
000000000000000111100011010011111011100000010010000000
000000000000000001100111010011001001010100000000000000
011000000000010000000000010111001010100000010001000000
100100000000000000000010110111101011010100000000000000
010100000000000011100000010011101000100000010000000000
010000000000000000100011110011011000010100000000000100
000000000000011000000000001000000000000000000100000100
000000000000000011000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000001111000000001011000000000010000000000000
000000001110000001000000000000000000000000000100000000
000000000000000000100011110001000000000010000010000000
000000000000000000000010001000000000000000000100000000
000000001010001111000110010111000000000010000000000000
000001000000000001000000000000000000000000000100000001
000011100000000000000010001111000000000010000000000000
.logic_tile 23 6
000000000000000000000000000000000000000000000100000000
000010000000000000000000001111000000000010000000100000
011000000110010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000111100000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000110000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000001
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 6
000010000001001000000011100000000000000000000000000000
000001000001100011000000000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
100001000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001011110010100000000000000
000000000000000000000000001001011110010000100001000000
000011100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000001010000000000111001000000000000000000100000000
000001000000000000000100001011000000000010000001000000
000100000000000000000010000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 6
000000000000000000000000001000000000000000000100100000
000000000000000000000011101001000000000010000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000100000000000000000100001111000000000010000000000001
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 27 6
000000000001010000000000011011011000010100000000000001
000000000000001111000011000011111000010000100000000000
011000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000100001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110100000000000001000000000000000000100000000
000000000001000000000000001011000000000010000000000000
.logic_tile 28 6
000010100000000000000000000000000000000000000000000000
000001000000000001000010000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
011011000000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 29 6
000000000000001000000000000000000000000000000100000001
000000000000001111000011010001000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 6
000000000100000011100000011011001101010100000000000100
000000000100000000000011000011101000010000100000000000
011000000000001000000000000000000000000000000101000000
100100000000000011000000000001000000000010000000000000
010010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011101000000000000000000100000000
000001000000000000000100000111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000011000000000000000000100100000
000000000000000000000011001111000000000010000000000000
.logic_tile 31 6
000000000001010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 6
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000100
000000000000000000000011110111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000010000000
110000000000000000000000000000000000000000000101000000
110000000000000000000000001001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010010000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 7
000000000000000111000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
011000100000000000000000000000000000000000000000000000
100001001100000111000000000000000000000000000000000000
010000000010000111000000001000000000000000000101000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100100000
000001000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000001010000000000000000111000000000010000000000000
000010101110010011100000000000000000000000000100000000
000000000000001001100000000101000000000010000010000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
.logic_tile 4 7
000000000000000111100111101000000000000000000100000000
000000000100000000100111010101000000000010000010000000
011010100000000000000000000000000000000000000100000000
100001000000000000000000000111000000000010000010000000
010001000100000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000010
000001000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000001110000000000000000001000000000010000000000000
.logic_tile 5 7
000000000000000111100000010001011011100000010000000001
000000000000000111100011110001001000010100000000000000
011000000000000000000000000101011001100000010001000000
100000000000001001000011010101011100010100000000000000
010010000000000111100000000000000000000000000000000000
010000000000010111100000000000000000000000000000000000
000000000001000000000000000101011100100000010000000010
000000000000001011000000000101001101010100000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001011000000001000000000000000000100000000
000000000000000111000000000111000000000010000000000100
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 6 7
000000000000001000000011001111101001100000010000000010
000000000000001111000110001011011011010100000000000000
011000000000001000000000001011111001100000010000000100
100000000000101111000000000011001011010100000000000000
010000000000000000000000011111101010100000010001000000
010000000001010001000011001011001110010100000000000000
000000000100000000000010100000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000001110000000000000001111101010100000010001000000
000000000000000111000000001011011000010100000000000000
000000000000000001000000000000000000000000000101000000
000000000000001111000010000111000000000010000000000000
000000000000000111100000000000000000000000000100000100
000000000000000001000000000011000000000010000000000000
000000100000010000000000001000000000000000000100000100
000000000000001111000000000101000000000010000000000000
.logic_tile 7 7
000000001110000000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
011000001010011111010011100000000000000000000000000000
100000001000001011100000000000000000000000000000000000
010000001000000000000011101000000000000000000100000000
110000000000000000000000000001000000000010000000100000
000010000000000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000010000000
000000000000100000000000001000000000000000000100000010
000100000000000000000000000011000000000010000000000000
000101000000000000000000000000000000000000000100000000
000000001010000011000000001111000000000010000010000000
000001000000100000000000000000000000000000000000000000
000010001100000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
.ramb_tile 8 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 7
000000000000001000000111110001101000010100000001000000
000000000000000111000111111001011000010000100000000000
011000000000000011100000000000000000000000000000000000
100000000000001001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001001011001100000010000000001
000000000000000000000000000001101111010100000000000000
000000000000000000000111100000000000000000000100000000
000000000000010000000011110111000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000111000010000000000000000000000100000100
000000000110000000100100001111000000000010000000000000
000000000000000000000000010000000000000000000100000001
000000000000000000000011101011000000000010000000000000
.logic_tile 10 7
000000001010000000000000000011101010010100000000000000
000000000000000000000000001011101100010000100000000010
011000000001010000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010000000000001000000011100000000000000000000000000000
110000000000001011000000000000000000000000000000000000
001000000000000001100000001111111010100000010000000001
000000000000000000000000000111101100010100000000000000
000000000000001101100111010000000000000000000000000000
000000000110000011100011100000000000000000000000000000
000000000000000000000011110000000000000000000100000000
000000001000000000000111111011000000000010000000000000
000000000010000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000000000000000000000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
.logic_tile 11 7
000001000110100000000111100000000000000000000000000000
000000100000010000000011000000000000000000000000000000
011100000000000001000000000000000000000000000000000000
100100000000000011100000000000000000000000000000000000
010000000110010011100000000000000000000000000000000000
010000000000110101000000000000000000000000000000000000
000010000000100000000000000111001010010100100001000000
000000100001010000000000001011001010101001010000000000
000000000000000111000111000011011001010100100000000100
000000101111000000100100001111001000101001010000000000
000000000010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000001000111001000000000000000000101000000
000010101110000000100100001111000000000010000000000000
000000000000010000000010000000000000000000000101000000
000001000000100000000000001001000000000010000000000000
.logic_tile 12 7
000000100000000111100010110000000000000000000000000000
000001001110000101100111110000000000000000000000000000
011000001000000111100000010101011110101001010000000000
100000000100000000000011111011001001010100100000000000
010000000101100101100000000000000000000000000000000000
010110000001100000100000000000000000000000000000000000
000001100000000011100000000001011011010100100000000001
000011001010000011000000001011001010101001010000000000
000000000000000000000010001000000000000000000100000000
000000000110000000000100001001000000000010000010000000
000000100000000000000000001000000000000000000101000000
000000001000000000000000000001000000000010000000000000
000000000111000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001100000011100000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
.logic_tile 13 7
000000000000000101100110110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
011000000100001000000000010101011000111111000000000000
100000000000001111000011100001101011101001000001000000
010000000000000000000110000000000000000000000000000000
010100000000000000000011010000000000000000000000000000
001010000000000000000110100001111010000001000000000000
000001000000000000000100000000111001000001000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000001
000101000000000000000000000111000000000010000000000000
000000000000100000000111100000000000000000000100000000
000000000100000001000000001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 7
000000000110001001100011001001011101101001010000000000
000000000000000011000011101101001000010100100000000100
011100000000001000000111010011101101010100000000000000
100100001110000111000111111111111001010000100000000000
010000000110000001000000011111001001100000010000000000
010000000000000000000010001011111010010100000000000000
000000000000010101000010000011101010100000010000000000
000000001010000000000100000111001101010100000000000000
000000000000000001000111101101011100101001010000000100
000100100000000000000110001001101000010100100000000000
001000000000000111000000000000000000000000000100000010
000000000000001111100010000011000000000010000000000000
000000000001000000000000010000000000000000000000000000
000000000000100001000011100000000000000000000000000000
000000000000011000000000001000000000000000000100000000
000000000000101111000000000111000000000010000010000000
.logic_tile 15 7
000000000000100000000111011011101111100000010000000010
000000100000010000000011001111111000010100000000000000
011010100001000000000000000000000000000000000000000000
100001000000001111000000000000000000000000000000000000
010010100110010000000000000000000000000000000000000000
010001000001110000000000000000000000000000000000000000
000101000000000000000000000000000000000000000100000000
000110100000000000000000001001000000000010000010000000
000000000001010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000100101000000000000111100000000000000000000000000000
000101001110000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000110000000010000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
.logic_tile 16 7
000000000000000011100011000000000000000000000000000000
000000000000100111000111100000000000000000000000000000
011000001001000111100000000000000000000000000000000000
100000100000100000000000000000000000000000000000000000
010000101010000000000000001001001000100000010000000000
010010000000000000000000001111011000010100000001000000
000000000000010000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000001100000000001000000000000000000000000000100000001
000010001010000000100000000111000000000010000000000000
000000000000001000000000001000000000000000000100000100
000000001010001011000000000001000000000010000000000000
000000001001110011100000001000000000000000000100000000
000000000111100000010000000011000000000010000000000100
000000100000000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 17 7
000000000000000111000111010001101101100000010010000000
000000000000000111000011110001011110010100000000000000
011000100001010111100110010101101011100000010000000000
100000001100100000100010110001101001010100000000000000
010100001010000111100011100001111011101000000010000000
010000000000000000100100000001001001010000100000000000
000000000000011011000111110101111011100000010000000001
000000000100100001000110000001101011010100000000000000
000000000000000000000111100111001000001011100000000000
000000100000001111000100000000011011001011100000000000
000000000010000111000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001010011110011000000000010000000000000
000010000000010001100000000000000000000000000100000000
000000000000100000000000001111000000000010000000000000
.logic_tile 18 7
000000000010000001100011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000100000000111000110000011101011010100000000000000
100000000000000000000011111111001000010000100000000000
110000000110000001000000000111101001000001000010000000
110000000000000000000000000000111010000001000000000000
000001100000000001100000000011101000000010000000100000
000010000000000000000000000000111000000010000000000000
000001000000000000000011110000000000000000000000000000
000010000000000000000010110000000000000000000000000000
001110001010001000000000000011111000010100000000000000
000000000000001011000011111111011101010000100000000000
000000000000000000000110111111011000100000010000000000
000000000000100001000111100011111101010100000000000100
000000101110100000000000000000000000000000000100000000
000000000000000000000011110111000000000010000000000000
.logic_tile 19 7
001000000000000111000010000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
011100000000001011100000000011011010001011100001000000
100100000010100111100011100000011000001011100000000000
010001001110100000000110011011111001010100000000000000
010010000100010000000010001111001000010000100000000000
000000000000000000000110001111111000100000010000000000
000000000000000000000000000011111001010100000000000000
000110100000100000000000000000000000000000000000000000
000101000000011001000000000000000000000000000000000000
000000001100000001000000010011101010101000010000100000
000000000000000000100011110000111011101000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000100000010000000111100000000000000000000100000000
000001001010100000000100001111000000000010000000000000
.logic_tile 20 7
000000100000001000000000000000000000000000000100000000
000011000000001111000011100001000000000010000000100000
011000000000100111100000000000000000000000000000000000
100010100001010000100000000000000000000000000000000000
010000000001010000000000001000000000000000000100000000
010000000001100000000000000101000000000010000000000000
000000000000010011100000000000000000000000000110000000
000000001010000000100000000011000000000010000000000000
000000001110000011100000000000000000000000000110000000
000000001010000000010011101011000000000010000000000000
000010001110000000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000011101010000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000100000000000000001000000000010000001000000
.logic_tile 21 7
000000000000000001000111000001101011100000010000000000
000000000000000001100111101101011000010100000010000000
011000000010001111100110100001011000111111000000000100
100000000000000011000111011011011110101001000000000000
010001000000000011000011110000000000000000000000000000
010010100000000111000010110000000000000000000000000000
000000000000101111100000001101001101001001000000000010
000010101000011111000000000101101001000010100000000000
000000100000001000000011000001101000100000010000000000
000001100000001011000000001101011010010100000000100000
000010100110000000010000000101111110100000010000000010
000001000000000000000000000101011000010100000000000000
000000000000100001000000000000000000000000000101000000
000000000100010011000000000111000000000010000000000000
000000000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
.logic_tile 22 7
000000000010000111000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011110000000000111000000000000000000000000000000000000
100100000000000000100000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000100000
000000000000010000000000001000000000000000000101000000
000000000010000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
000000000000000111100000000000000000000000000100100000
000000001010000000100010000001000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000010000000000000000011000000000010000000000000
000000100001110000000000001000000000000000000100000000
000000000011100000000000000011000000000010000000000000
.logic_tile 23 7
000001000000100000000000000011111000101011110000000000
000010100001010000000000000111001111000110000000000000
011100000001010011100000000011111001010100000000000001
100000000000000000000010011111011101010000100000000000
011000000000001000000011100000000000000000000000000000
110000000000001101000011110000000000000000000000000000
000000000000000001100000000011111010001001000000000000
000000000000000000000010111011001010000010100000000100
000000000000010000000010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000010000001000001000110110111111101110100010000000000
000001000000001001100010010000011011110100010000000000
001000000000100011000110110000000000000000000000000000
000000000010000000000011110000000000000000000000000000
000000100000000111100000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
.logic_tile 24 7
000010000000010001010011110101001001000001000000000100
000001100000000000100111001111011000101011010000000000
011000000000000111100000010000000000000000000100000000
100000000000001111000011110001000000000010000000000000
010000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000100100000000000000000000000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000010101000000011100000001000000000000000000100000100
000001000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000001000000000000000000001000000000010000000000000
000000000010000000000111000000000000000000000000000000
000000101100000000000100000000000000000000000000000000
000100100000000000000000001000000000000000000100000000
000101000010000000000011101111000000000010000000000000
.ramb_tile 25 7
000000000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010001010000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 26 7
000000000000100001000111110111011001010100000001000000
000000000110011111100111000011101000010000100000000000
011110000001011111100000000000000000000000000000000000
100000000000101011000000000000000000000000000000000000
010000000000000000000000000011001001111101010000000100
010000000000000000000000000001011011010000100000000000
000000000000000000000110000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000000000001010111100011100011101110110100010000100000
000000001110101111000000000000101111110100010000000000
000000000000000000010011100000000000000000000100100000
000000000000000001000100001011000000000010000000000000
000000000000001000000111101000000000000000000100000100
000000000010001101000010000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000000000001000000000010000000000000
.logic_tile 27 7
000010000000101000000000010111001011110100010001000000
000001000000001111000011000000111100110100010000000000
011100000000001001100010010000001000000011110000000001
100000000000000111000110000000010000000011110000000000
110010100010101000000111011111001011100000010000000000
010000000110011101000011101011101001010100000000100000
000000000000100000000000001111111001100000010000000000
000000000101000000000000000011001000010100000001000000
000001000001010000000000000000000000000000000100000000
000010100000100000000010001101000000000010000000000000
000001000001011001000000001000000000000000000100000000
000010000010000001100010011001000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011110001000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 28 7
000010000000001111100000000000000000000000000100000000
000001001110001111100000000001000000000010000001000000
011100000000000000000000000000000000000000000100000010
100100000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
011000000110000000010000001000000000000000000100000000
100000000000100000000000000011000000000010000001000000
010000000000000000000010000000000000000000000100000000
110000000000000001000000000001000000000010000001000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001111000000001011000000000010000000000000
000000001110000111000000000000000000000000000100000100
000000000000000000100011110101000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 7
000000100000000000000011100000000000000000000000000000
000001000100000000000000000000000000000000000000000000
011001100000000000000000000000000000000000000000000000
100011100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111100000000000000000000101000000
000000000000000000000100001111000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000010000000000000001001000000000010000000000000
.logic_tile 31 7
000000100000011000000010000000000000000000000000000000
000001000000100011000011100000000000000000000000000000
011000000000000000000000000011011011100000010000000000
100000000000000000000000000101101010010100000001000000
010000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000001000000001001100110010011011011100000010001000000
000000000000101011000011010101111011010100000000000000
000010000011000000000000010000000000000000000000000000
000001000000100000000011110000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000001000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 32 7
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000011000000000000000000101000000
000000000000001001000011000001000000000010000000000000
011000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111000000000000000000000100000000
100000001000000000000000001111000000000010000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000100000010000000000000000000000000000000000000000
100001001110100000000000000000000000000000000000000000
010000000000100000000011001000000000000000000100000000
110000001000000000000000000101000000000010000000000000
000000000000000001000000000000000000000000000100000010
000000000000000000100000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
.logic_tile 4 8
000000000000000111100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
011000101000000000000000001000000000000000000100000010
100000000100000000000000000111000000000010000000000000
010000000000000000000000000000000000000000000100000010
010000000000000000000010000011000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000011110000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000001110000000000000001101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000100000010
000100000000001001000000000001000000000010000000000000
.logic_tile 5 8
000001000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000001000000000001000000000000000000100000001
100000000000000111000000001111000000000010000000000000
010000001110000011100010000000000000000000000100100000
110000000000100000100000000101000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000001010000000000010000000001000000000010000000000001
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000001010000000000000000000000000000000110000000
100000000010100000000000000011000000000010000000000000
110000101100000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000010001110100000100010010000000000000000000000000000
000010000000000000000010001000000000000000000110000000
000000000000000000000100001011000000000010000000000000
000100010000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 8
000010000000000000000111110000001101110000000010000010
000001001000001001000111110000011110110000000000000100
011011100000000000000000000000001110110000000000000000
100010001010000000000000000000001111110000000000000110
010110100000010000010000000000000000000000000000000000
010100001100100000000000000000000000000000000000000000
000000000110000000000000000000001110110000000000000010
000000001000000000000000000000001100110000000000000000
000000100000000111000111001000000000000000000100000100
000001000110000000000000000011000000000010000000000000
000000001000001000000000000000000000000000000100000000
000000000000000111000000001001000000000010000000000001
001001010000000001000000000000000000000000000100000000
000010100000000000100010000001000000000010000000000001
000010000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 8
000000000000000000000000000000000000000000
000000001011000000000000000000000000000000
000010100110000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000010000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 8
000001100000000000000000000000011110110000000000000000
000001100100000000000000000000001100110000000000000001
011010100000000000000010000000000000000000000000000000
100001000000000000000100000000000000000000000000000000
110001000000000000000011100011011101010100000000000000
110010000000000000000000001101011010010000100000000001
000000000000010001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110001111100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000010110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000010110000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000001001000000000010000000000000
.logic_tile 10 8
000010101010011000000000010011001100000010000001000000
000001000000000011000011110000101100000010000000000000
011100000000001000000011001111101001100000010000000000
100000000000000001000000000111011011010100000000000000
110000001110000000000000001011111011100000010001000000
110000000000000000000000000011101000010100000000000000
000000100000001000000000010000001111110000000000000100
000001000000001011000010000000001001110000000000000010
000010100110100001100011110000000000000000000100000000
000000001010000011000111101011000000000010000000000000
000000000100001000000010001000000000000000000100000000
000000000011011111000000001111000000000010000001000000
000000010000000001000010010000000000000000000100000000
000000000000000000100111000001000000000010000000000000
000010000000001001000000000000000000000000000110000000
000001000000101111000010011111000000000010000000000000
.logic_tile 11 8
000001000000100111000010010101011010010000100000000000
000000100001001001100111110111001011010100000000000000
011000101000001001000010000111111101001011100000000000
100001000000001011100100000000111101001011100000000010
110000001110101111100110000000001100110000000000000000
110000000001001111100000000000001100110000000001100000
000000000000001000000000000001011100001011100000000000
000000001010000001000011100000001101001011100000000000
000000001010001011100110110001011000001011100000000000
000000000000100011100111110000111101001011100000000000
000000000000001000000110011001101001010111100000000001
000000000000000011000011111101011000000010000000000000
000010010000000001000010000111011110000010000010000000
000001000000000001100100000000001010000010000000000000
000000000000100000000010000000000000000000000100000000
000000000001010011000000000001000000000010000000000000
.logic_tile 12 8
000000001000000111100111110000000000000000000000000000
000010100000000000000111110000000000000000000000000000
011000000000000011100011010011111000010100000000000000
100000000000000000100010001111011001010000100000000000
010001000000100111100011100000000000000000000000000000
010010100110010000100100000000000000000000000000000000
000010001110000001100000000011111011010100000000000000
000000000000000000000000001111001001010000100000000000
000000000000000001100000001001001100111110110000000000
000000000000000000000000001111001010010100100000000000
000000000000001000000000000000000000000000000100000000
000000000100000011000000000111000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000001001110011000011101101000000000010000000000000
000100001000000000000111001000000000000000000100000000
000100000000000000000100000001000000000010000010000000
.logic_tile 13 8
000000000111010000000010000000001100110000000000000000
000010100000010000000010000000001010110000000001000000
011000000000000000010110000001101101100000010000000100
100001001010000111000000001111001001010100000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000100000000001011000011000000000000000000000000000000
000011100000000111000000000000000000000000000000000000
000010000100001111000000000000000000000000000000000000
000100000000010000000000010000001111110000000000100000
000010000000100000000011000000001010110000000000000110
000000010010110111000000010000001001110000000000000010
000000000000000000000011100000011101110000000000000011
000010000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 14 8
000010100001011111100111101101011001111111000000000000
000000000010010011000111101001001010101001000000000010
011000000000000111100111100001101101010111100000000000
100000100010001101000011100001011111000010000000000001
010001000000000011000010100000000000000000000000000000
010000000000001011100000000000000000000000000000000000
000000000000001111000000000111111101010100000000000000
000000000001011011100000000111111101010000100000000000
000000000000000000000110000101101000101011010000000000
000000001110000000000010010001011011000001000000000001
000000000000000000000110110111001010000010000000000000
000000000100000001000011100000101101000010000000000000
000000010100000000000111101000000000000000000110000000
000010000000000001000000000011000000000010000000000000
000000000000000000000111111000000000000000000110000000
000000100010000000010111011001000000000010000000000000
.logic_tile 15 8
000000000000001000010000001101111011000001000001000000
000010000000001011000010110111011010101011010000000000
011100001110000000000000000111011111101000010000000000
100100001000100000000000000111101111011001100000000010
110000000010001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000010100000001101100000010000000000000000000000000000
000000000100100001000011010000000000000000000000000000
000000000000100001000110101101001100010100100000000000
000010100000000000100110001011001001111110110000000000
000010000000000000000111101000000000000000000100000000
000010100000000000000110001011000000000010000010000000
000001010000000000000111000000000000000000000100100000
000000100000000011010100000001000000000010000000000000
000010100011010001000000000000000000000000000100000000
000000000000000000100010001011000000000010000000000000
.logic_tile 16 8
000000000000000001100011100101001001000001000000000010
000000000001010111000110000001011000101011010000000000
011000000000001111000111010111011001100000010000000000
100001000000000001000111101111011011010100000000000000
110000000000001101000000000000000000000000000000000000
110100000010001101100010000000000000000000000000000000
000010000000000000000000001101001100000001000001000000
000000000000100000000010000001011000101011010000000000
000000000110001000000000000111011110010100000000000000
000000001110001111000011110111101001010000100000000000
000010000000010000000000000000000000000000000100000000
000000000000000000000000001101000000000010000001000000
000100010000000111000111010000000000000000000110000000
000000000101000000000011010011000000000010000000000000
000010001000001000000000001000000000000000000100000010
000011100000100111000000001001000000000010000000000000
.logic_tile 17 8
000000000000010011000010010000000000000000000000000000
000000000001100000100010110000000000000000000000000000
011000100000000011000111100011101100010100000000000000
100000000000000000000011100101001100010000100000000000
010010100001010001100011110001011000000001000000000100
110010000000100111000011001001001101101011010000000000
000100100000000000000111110011111101010100000000000100
000000000000010000000111110101011001010000100000000000
000100000000001111000000011101101000101000010000000000
000100001010001011100011011001111010010110100001000000
000000000001100000000000000000000000000000000100000000
000000001010011111000011101101000000000010000000000010
000000110000000000000000001000000000000000000100000000
000001000000000000000000001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 18 8
001100000000000000000000011011001010010100000000000000
000100000000000001000011010011111000010000100000000000
011011000001000000000000000000000000000000000000000000
100011000000000000000010010000000000000000000000000000
110000000000001000000010001011001010101000010010000000
110000001110000001000010010101001110010110100000000000
000000100000011101100110000000001011110000000010000010
000001000100000001100000000000011100110000000000000000
000001000110010011100111101011011101010100000000000000
000010000000000000100100000011111011010000100000000000
000000100000000111100011000101101001000001000000000000
000000000001010001100100000000011010000001000000000000
000000010000100001100111000000001111110000000000000000
000000000001011001110100000000001001110000000000000010
000000000001010000000000001000000000000000000100000000
000000000000001001000000000111000000000010000000000000
.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
011000000101000011100111000000000000000000000000000000
100001000000000000000100000000000000000000000000000000
110000100000000000000010000000001100110000000001000000
110100000010000000000100000000001100110000000000100000
000001000000010001000000000000011101110000000001000000
000010001110000000000000000000011100110000000000100000
000000100000001011100000000000000000000000000000000000
000000100010001011100000000000000000000000000000000000
000000000000010001000000011101011010010100000000000010
000001000000000000000011011001101111010000100000000000
000001010000000000000111010000001100110000000000000000
000010000000000000000011110000001000110000000010000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000001
.logic_tile 20 8
000000000100000000000111010011001001100000010000000000
000000000010000000000111110011011111010100000010000000
011000000111010001100000010111001001001001000000000100
100000000000000000000011100111011011000010100000000000
110000000000000000000011100111001101100000010001000000
110000000000000000000100000111011011111110100000000000
000011000000000000000110010011011001100000010000000000
000011001100010000000010000011011000111110100000000001
000000000001001111000011100000000000000000000100100000
000000000000000011000000001101000000000010000000000000
000000000000000000000111011000000000000000000100000000
000000000000000000000011100111000000000010000000000000
000001010000001111000010001000000000000000000100000000
000010100000000011000000001011000000000010000000000000
000001000110010000010110101000000000000000000100000000
000000100010101111000100001011000000000010000000000000
.logic_tile 21 8
000000100001011001100111110000000000000000000000000000
000001000000000111000110000000000000000000000000000000
011000000000000111000110000011101100010100000000000000
110000000000000000100111101101101101010000100000000000
110000000101011111100000000001001001010111100000000000
110000000000001011100011100101011100000010000000000000
000010000001011000000110001001001011101000010010000000
000001000110001111000000001011101010011001100000000000
000000000001011111100010011011011110010100000000000000
000000001110100011000011111001011000010000100000000000
000000000001011000000111100011101101010100000000000010
000000000000001011000111111101111000010000100000000000
000010010000010000000111101011011001010100000000000000
000001000000100000000100001001011011010000100000000000
000100000001010000000000000000000000000000000100000000
000000000000000000000010000101000000000010000000000000
.logic_tile 22 8
000000000000001000000000000000001110110000000001000010
000000001010000111000000000000011010110000000000000000
011001000000000000000000000111011101100000010000000000
100010000000000000000000001011101010010100000001000000
110000000000000111100000000000011010110000000000000000
010000000000000000000000000000011000110000000001000000
000000000101001000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000110000000000111101000000000000000000100000000
000000001110000000000111001111000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000001001000000001011000000000010000000000000
000100010000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001101000000000000011100000000000000000000000000000
000001000000100000000100000000000000000000000000000000
.logic_tile 23 8
000000001000000000000000000111011000001011100000000001
000100000000001001000000000000111010001011100000000000
011001000001000000000111000000000000000000000100000000
100010100000000000000000001101000000000010000000000000
010000000000000001100010000000000000000000000101000000
110000000000000000000111100001000000000010000000000000
000000000000000000000111000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001100000010000000000111001000000000000000000100000000
000100000000000000000100001011000000000010000000000000
000000010010000000000000001000000000000000000100000000
000000000000000000000010011101000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 24 8
000100000000000101000011001111001000001001000010000000
000000000000000011000000001001111000000010100000000000
011010000000001011100011101011111000000001000000000000
100000001100001111000111101111001011101011010001000000
110001000110010000000000000111011011001011100000000000
010000100000000000000011000000111110001011100000000100
000000000000000001100111010011011010010100000000000000
000010100000000000000110001111001000010000100000000001
000001000010001000000000000000011000110000000001000000
000110100010000011000011110000001110110000000000000001
000011101000100000000011101000000000000000000100000000
000001000001000011000100001011000000000010000000000000
000000010000100111100000001000000000000000000100000000
000000000001010000000011101101000000000010000000000000
000010000000000011100000001000000000000000000100000000
000000001110000000000011101001000000000010000001000000
.ramt_tile 25 8
000001000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000100101001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 8
001000000000000000000011010000000000000000000000000000
000000000000000001000111010000000000000000000000000000
011000100000100111100111100000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010100000000000111000000000000000000000000000000000000
010010100000000000100000000000000000000000000000000000
000010000000000000000010001101101100010100000001000000
000000000000000000000000000111111001010000100000000000
000000000000000011000011110011011000111101010010000000
000000000000000000000111110101111110010000100000000000
000100000000000001000000000000011100110000000010100000
000000000000000000000010010000011100110000000000000000
000000010000000111000000000000011000110000000000000010
000000000000000000010000000000001000110000000000000000
000001000000000000000000001000000000000000000100000000
000000100110000001000000000011000000000010000000100000
.logic_tile 27 8
000000001000000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
011100000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010000000000000000000000000000011100110000000000000000
010000000000000000000000000000001100110000000010000000
000000000000000011000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000010100100000000100000000000000000000000000000000000
000000011000000000000000000101101001110100010000000000
000000000000010000000000000000011010110100010000000100
000001000000000000000000000000000000000000000100000000
000000000010000000000000001011000000000010000000100000
.logic_tile 28 8
000000000000000000000000010000000000000000000000000000
000000000001110000010010100000000000000000000000000000
011000001000000000000000000000000000000000000110000000
100000000000100000000000000101000000000010000000000000
010000000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
.logic_tile 29 8
000010100000000001000000000000000000000000000000000000
000000000100000001000011100000000000000000000000000000
011000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000101111010100000010000000000
110000000000000000000000001001101000111110100001000000
001000000000000000000000010000000000000000000100000100
000000000000000101000011110001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 8
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000011011111111010100000001000000
000000000000000000000011000011101111010000100000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000011000000000000000000100100000
000000000000000000000011111101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101100000010000000000000000000000000000
000001000000000000100010110000000000000000000000000000
.logic_tile 31 8
000000000001000111000111110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
011000000000000000000000000000000000000000000100000001
100000000000000000000000000001000000000010000000000000
010000000001010000000000000000000000000000000000000000
010000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000000000000000000000000000000000000000000000100000000
000010101110000000000000001111000000000010000001000000
000000000000000000000111100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001011000000000010000000000000
.logic_tile 32 8
000000000000010000000000000000000000000000000100000100
000000001010100000000000000111000000000010000000000000
011000001101000000000000000000000000000000000000000000
100100000000100000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010001011010000000000001000000000000000000100000000
000001000000001111000000001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000010000000011100000000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.io_tile 33 8
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 2 9
000100000000000001000000011000000000000000000100000000
000100000000000000000011101011000000000010000000000010
011000000000000000000000000000000000000000000100000000
100000000110000000000000000001000000000010000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000010000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000000010010000000000000001000000000000000000100000001
000000000000000000010000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 3 9
000000000000000001000111010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000100000000000000000000011101010010100000001000000
100000000000001001000000000001001011010000100000000000
010000000000000011100000001111101001010100000000000100
010000000000000000000010100001111010010000100000000000
000000000000000101000000001000000000000000000101000000
000000000100001111000000000101000000000010000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000100000111000000000010000010000000
000000001110000000000000000000000000000000000100100000
000000000000000001000000001011000000000010000000000000
000000110000000001000000001000000000000000000100100000
000000000000000000000010011111000000000010000000000000
000010000000000000000111000000000000000000000110000000
000001001110000000000010001111000000000010000000000000
.logic_tile 4 9
000000000000001111100000000000000000000000000000000000
000000000000001011100010010000000000000000000000000000
011000001110000011100000001111011101100000010000000000
100000000000000000000000000101011000010100000010000000
010100000000000000000011000101111010010100000000000000
110000000000000000000100000111011000010000100000000001
000000000000001000000000010000000000000000000100000000
000000000000001011000010000001000000000010000000000001
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000100000000011100000000000000000000000000000
000000010000000011100000000000000000000000000100000000
000000000001000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010000000000000000000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 9
000000000000000000000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
011010000000001000000000000000000000000000000000000000
100000000000001111000011100000000000000000000000000000
110000000000000011100111100111001001010100000000000000
110000000000000000000110011101111000010000100010000000
000010100000000000000000010101001011100000010000000010
000001000000001101000011111111101111010100000000000000
000000000000000101100000000101101101100000010000100000
000010000000000000100000001001101111010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000010000111011011010100000000000100
000100010001000000000010011101101001010000100000000000
000000100000000000000010100000000000000000000100000000
000001000000000000000110111101000000000010000010000000
.logic_tile 7 9
000001000001000000000000000000001100110000000000000010
000000000000100111000010010000011000110000000000000001
011100000001000101100000001101001101000001000001000000
100000000000100000100000000011011000101011010000000000
010000101100000111100000001000000000000000000110000000
010001000000000000100000000011000000000010000000000000
000000000100000000000000001000000000000000000100000001
000000000110000000000000001111000000000010000000000000
000000000000000111000111000000000000000000000100000000
000000000011000011000011000011000000000010000001000000
000000000000001111100111000000000000000000000100000001
000000000000001011100000000011000000000010000000000000
000000010000000000000111000000000000000000000100000000
000000010000000000000100001111000000000010000000000010
001000000110000000000000011000000000000000000100000001
000010100000000000000010111011000000000010000000000000
.ramb_tile 8 9
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
.logic_tile 9 9
000000000100000011100000000000000000000000000000000000
000000000000000111100011010000000000000000000000000000
011010000000001000000110101001011000111110110001000000
100001000000000111000111110111001011010100100000000000
010001000000000000000000011001011101100000010000000000
010010100000000000000010000011001001010100000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000011000110000000000000001101111001000001000000100000
000011000000000000000000000111111011101011010000000000
000000000000000111000000000000000000000000000100000000
000000000000000111010010010111000000000010000000000010
000100010000100000000000001000000000000000000100000001
000000000000010111000000001011000000000010000000000000
000000000001000001000000000000000000000000000000000000
000000001100011001100000000000000000000000000000000000
.logic_tile 10 9
000010100111000111100000000011111011101011110010000000
000001000000100000100010000111011101000110000000000000
011000000001001001000000010000000000000000000000000000
100000000000100111100011100000000000000000000000000000
010000000000000011100111000000011001110000000000000100
010000000000000000100000000000001000110000000001000000
000011000000000000000000011001101010100000010000000000
000010100110000000000010000011101000010100000000000000
000000001100000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000001000000000000100011100000000000000000000000000000
000001010000000101100000000000000000000000000100000000
000010100000000000100000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000100000000100000000000000011000000000010000000100000
.logic_tile 11 9
000000000000000000000000001101111110111110110001000000
000010100000000101000011100101101000010100100000000000
011000000000111111000111010101111101100000010000000000
100001000001111011000011000111101001111110100000000000
010000000000000001100000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000100000100001000010001101111001100000010000000010
000001000110011001000111001111111100010100000000000000
000000000000000000000111000101111001111101010000100000
000010000001000000000100000101001000010000100000000000
000000001110000001100000000000000000000000000100000000
000000000000000001000000001011000000000010000000000000
000000010101011000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000010100001011000000000000000000000000000000000000000
000001000000001101010010000000000000000000000000000000
.logic_tile 12 9
000000000000001011100011100011101000110100010000000100
000000000000001111000010000000111010110100010000000000
011000001000000111000110000000001100110000000000100000
100000000100000101100000000000001000110000000000000010
010000000000000111100010011101111111000010100000000000
010000000000100000000111110011101101000110000000000010
000100000000000000000011001001111010000111010000000001
000000001101000111000111100001011111101010110000000000
001000001000000000000000000011111000001011100010000000
000000000000000111000000000000111011001011100000000000
000100000000001000000111011000000000000000000100100000
000100000000000011000011110101000000000010000000000000
000000011000000000000000010000000000000000000100000000
000000000011000000000011000001000000000010000000000000
000010100000001000000000000000000000000000000100000000
000101000100001101010000001101000000000010000000000000
.logic_tile 13 9
000000001010000001000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
011010100000010000000000011000000000000000000100000010
100010100000000000000011000111000000000010000000000000
010000000000100000000111001000000000000000000100100000
110010100001000000000000000111000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000001111000000000011000000000010000000000000
000010000000001000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000111110001000000000000001000000000000000000110000000
000101100001110000010000000011000000000010000000000000
000010001000000111000000000000000000000000000100000010
000000000000000111100000000001000000000010000000000000
.logic_tile 14 9
000000000000101000000010011011011100010100100000000000
000000000000001111000111010011001000101001010000000000
011100000001010011100010111001111001001001000000000000
100000000010000111000111111111101001000010100000000000
110000000001001000000000011111111011010100000000000000
010010100000000001000011111001111011010000100010000000
000010000000001111000110001101101001010100000000000000
000000000000001111000011010101011000010000100000000000
000110000000000001100111001111101010010100000000000000
000001001000001011000111101001111100010000100000000000
000001000001100111000011101101101110010100000010000000
000010100000010001100000000101011001010000100000000000
000000010010000011000110101011101010101000000000000001
000010100000000000000100001111101110010000100000000000
000000000001000000000111100000000000000000000100000000
000000000000100000000010011011000000000010000000000000
.logic_tile 15 9
000000000001001001100111101101101001100000010000000000
000010000001010001000111110111011001010100000000000000
011000100000101111000011111111101101010100000000000000
100001000111010111100111010101011100010000100000000000
010000000000111111100111100111011111010100000000000000
010100000000010011100000001111011011010000100000000000
000110100000000000000110011101011000010111100000000000
000000000000011001000010000001001000000010000000000001
000000000110001000000000010111011001010100000000000000
000010100100001111000011111111011111010000100000000001
000000000110000111100000001001001101101001010000000000
000000000000000000000000000001001011010100100000000000
000000010000100000010111110111001110010100000000000000
000000100000010001000010101111011011010000100000000000
000000000001010001000111010000000000000000000100000000
000000000000100000000010100101000000000010000000000000
.logic_tile 16 9
000000000000101011110000010001111011111101010000000000
000000000001010111000011000001101011010000100000000000
011010000000001011000011101001111011010100000000000000
100011000110001011100011100111101000010000100000000000
010000001010110111100111101000000000000000000100000000
110000000000010000100100000001000000000010000000000000
000001000100101001100011000000000000000000000100000000
000010100001000001000100001011000000000010000000000010
000101000001000000000011100000000000000000000100000000
000000100000100000000000000101000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000001111000000000010000000000000
000000011001010000000000000000000000000000000100000000
000000000001100000000000001001000000000010000000000000
000010100000001000000000000000000000000000000100000000
000010100000000011000010000001000000000010000000000000
.logic_tile 17 9
000010000000001000000111110101011010010111100000000000
000000000000001111000111110111011010000010000000000000
011010100000000000000110100000001101110000000001000000
100000000000000011000010010000001101110000000001000000
010000000110000011000011110111111010111110110000000100
110000100000001101000011111001001000010100100000000000
000000101011000011100110000101111011100000010000000010
000001000000100001000010111111011100010100000000000000
000000001010000000000111001111011001101011110000000000
000000000000000111000000000001111100000110000000000000
000100000100101111000010000111001110000110000000000000
000110001110011111000000001101101110011111110000000000
000000010000001001000110100011001001111110110000000010
000000010000000001100111100111111001010100100000000000
000000001000001000000000011000000000000000000100000000
000000000000000001000011111111000000000010000000000000
.logic_tile 18 9
000100000000011000000111010101001101100000010000000000
000000000000110011000111111111111111010100000000000000
011100100100000111000111110011011010100000010000000000
100101000000000000000011110111011010111110100000000000
110000000000000000000110110011101101100000010000000000
010000000000000011000111110111001010010100000010000000
000000000001001101100110111001011000100000010000000001
000000000001101011000111000101111001010100000000000000
000000101100000001100111101111111010000010100000000000
000000010000000111000011100111011011000110000000000000
000001001101001111100000001001011100100000010001000000
000010010000100111000000000101101111010100000000000000
000000111000001111100010010101011000100000010000000000
000000001011011101000110111111111000010100000010000000
000000000000100111100110001000000000000000000100000000
000000000000011111000000000001000000000010000000000000
.logic_tile 19 9
000000000000000000000111110001101011000010100000000000
000000000000000000000110000011111011000110000000000000
011000001010000000000010000011101000010100100000000000
100001000100001001000100000000111010010100100000100000
110000000000001011000000001011101111001001000000000000
110100000000000001000011010001111100000010100000000000
000100101000001000000110011001101011000010100000000000
000000000000001111000011001011001011000110000000000100
000000010000000101100000001011101000001001000000100000
000000000000000001000010010001011101010111110000000000
000010000001011001000111100000000000000000000000000000
000001000000101011000010000000000000000000000000000000
000000010000000000000011100101101101111110110001000000
000010010000000000010111000011001110010100100000000000
000000000001010001100000001000000000000000000100000000
000000000000000000100010001111000000000010000000000000
.logic_tile 20 9
000010100000000101100110000000000000000000000000000000
000000000000000000100011010000000000000000000000000000
011011100110001111100000000111001000010100100000000000
100010001010001011100011010000111001010100100000000000
110000000100100000000000001111111001001001000000000010
010001000000010000000000000101001101000010100000000000
000100000001000011100000011101111000000010100000000000
000100000000100000100011000111011000000110000000000000
000000000110000000000000011000000000000000000100000000
000010100000000000010011100001000000000010000001000000
000010001100000000000000011000000000000000000100000000
000000000001000000000010001101000000000010000010000000
000000010000000000000111001000000000000000000100000000
000000000100000000000100001111000000000010000000000000
000101000000001000000011100000000000000000000000000000
000000101010000011000000000000000000000000000000000000
.logic_tile 21 9
000000001110000111000111110000000000000000000000000000
000000000100000000100111110000000000000000000000000000
011100000001101101100011100011101111010100000000000000
100100000000110111100010100001001001010000100000000000
010010100000000001100011100011101010000001000000000000
110000000000000111000010011001001010101011010000000001
000000000000000111010111011101111010100000010000000000
000000000000000101000011110111101100010100000000000000
000000000000000001000010000101101001000010000000000000
000000001100000101100100000000111001000010000000000000
000000000000100001100000001111001101000001000000000000
000000000000010111000000001111101010101011010000000000
000000010001010001000110001101011001111101110000000000
000000000000000000100000000001101110101000010001000000
000100101010000011000000000000000000000000000100100000
000100000001010111000010011011000000000010000000000000
.logic_tile 22 9
000000000000001000000010011011111101100000010000000000
000000000000001011000111000001101010111110100001000000
011100000000001000000000000000000000000000000000000000
100100000100000111000000000000000000000000000000000000
010000000000100000000011100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000001000000101101010000001011101000010100000000000000
000010000000010111000000000101011101010000100000000100
000000001010010000000110110000000000000000000100000000
000000001100100000000011110001000000000010000001000000
000000000000100001000010000000000000000000000100000000
000010100001011001100100001001000000000010000000000001
001100010000000000000000000000000000000000000100100000
000100000000000000000000001011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000001010000011000000000111000000000010000010000000
.logic_tile 23 9
000000000000000000000000010000000000000000000000000000
000000001100000000000011100000000000000000000000000000
011011000110100111000010000000001110110000000000000010
100000000110010000000100000000001100110000000010000010
010100001001010000000000000001111001100000010000000000
010000000000100000000000000011101010111110100000000000
000000001111000101000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000100000011010001000000000000000000000000000100100000
000100101101000000100000001111000000000010000000000000
000010010000000111000010010000000000000000000100000000
000001000000000000000011001111000000000010000001000000
000000000000100000000000001000000000000000000101000000
000000000111000000000011011111000000000010000000000000
.logic_tile 24 9
000100000000000111100000000101101100111100000000000000
000000000000000000100011101101011010110000110001000000
011000001001010101100000010111111011111101010000000000
100000000000100000100011101101101000010000100000000000
010000000000000001100111011101111111010100000001000000
010000000000000000000110101111011100010000100000000000
000001000000001101000000001000000000000000000100000000
000000100000001011100000001011000000000010000000000100
000000000000000000000011101000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000011000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001100000000111000000000000000000000110000000
000000000000100000000011000001000000000010000000000000
.ramb_tile 25 9
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000100000000000000000000000000000
000100001011000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 9
000000000000000111100000000000001011110000000000000000
000000000000000000100010010000001101110000000001000001
011001000000000000000010000000001111110000000001000100
100100100001000000000100000000001101110000000000000000
010000000000001000000000000000001111110000000001000000
010000000000001111000000000000001110110000000000000001
000010000000001000000000001111001100010100000001000000
000000000000000111000000000101101000010000100000000000
000000000000111000000010000000000000000000000100000001
000000000000011011000110001011000000000010000000000000
000000000000000000000010001000000000000000000100000000
000001001000000000000010011001000000000010000001000000
000000010000100111000010000000000000000000000000000000
000000000000011011000100000000000000000000000000000000
000000001110010001000000000000000000000000000100100000
000000000000100000100000001011000000000010000000000000
.logic_tile 27 9
000001000000001000010000000000000000000000000000000000
000000100100000011000011110000000000000000000000000000
011000100001000000010000000000000000000000000100000000
100001000000000000000000000111000000000010000000100000
010000000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000010000000111001000000000000000000100000010
000010000010010000000000001011000000000010000000000000
000000010000001000000000001000000000000000000100000001
000000000000001011000000001101000000000010000000000000
000001101110100000010000000000000000000000000100000010
000001000001000000000000001101000000000010000000000000
.logic_tile 28 9
000000000001000000000010000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
011000000100000001000000001011111000001001000001000000
100000000000000001000011111101011101000010100000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000010000000000010001101111011101000100000000
010000000000100000000011010000001110011101000000100000
010100000010001000000011000001101000101000010100000000
010000000110000111000000000000011100101000010000000100
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 29 9
000001000000000000000000011011101110010100000001000000
000010100000000000000011111101011100010000100000000000
011000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000010000000000111001000000000000000000100000000
000000000000000000000000000111000000000010000000000001
000000000000000111000000000000000000000000000000000000
000000001110000111000000000000000000000000000000000000
000000100000000111000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000001
000000010000000000000000000000000000000000000000000000
000000000000001111000011000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000001
.logic_tile 30 9
000000000001000000000000001000000000000000000100000001
000000000000000000000010001001000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000010
000001000000000001000000001011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000001000000000000000000100000010
000000000000100000000000000101000000000010000000000000
.logic_tile 31 9
000000100000000000000000001000000000000000000100000000
000001000000000000000010010011000000000010000000000100
011010100000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000000000100
000000000000001000000000001000000000000000000101000000
000000000000000011000000000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011100000001000000000000000000110000000
000000010000000001000000000011000000000010000000000000
000000010000000011100000000000000000000000000100100000
000000000000000000100000000111000000000010000000000000
000010110000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000000000000111011011011100010100000000000000
000000000000000000000111110011111101010000100010000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
011001000000100000010000001000000000000000000100000000
010010100001010000000000000111000000000010000000000000
000001000000000000000000000000000000000000000100000100
000010100000000000000000001111000000000010000000000000
000001000000000000000111110000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000001000111000000000000000000000100000010
000000000000001001000100001001000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000100
.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
011000000000001000000111100000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 10
000011000000001001100011100000000000000000000000000000
000000000110000011000010000000000000000000000000000000
011000000000001011100111001101101010100000010000000000
110000000100000001100011101001101001010100000000000000
010000000000000001000011000000000000000000000000000000
110000000110000000100100000000000000000000000000000000
000000000000101000000011100001111000000001000010000000
000000000100001011000000000000101000000001000000000000
001000000000000111100000001001111000010100000000000000
000000000000000000100011011101101101010000100000000000
000000000001000000000000001001001000000010100000000000
000000000110100000000010000101011100000110000000000010
000000000000010000000000001000000000000000000100000000
000000000000100000000000001011000000000010000000000001
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 5 10
000000000001000001000000000111000000000000001000000000
000000000000000000100000000000000000000000000000001000
011000000001011101000000000000000001000000001000000000
100000000000100111100000000000001000000000000000000000
110000000000000000000000000000001001001100111010000000
010000000000000000000011010000001010110011000000000000
000000000000001001100000000000001001001100110010000000
000000000000000001000000000000001010110011000000000000
000001000000000000000000000000001010000011110000000000
000000000000000000000011100000010000000011110000000000
000000000000000000000000000000011000000011110000000000
000000000110000000010000000000000000000011110000000000
000000000000001000000111000000000000000000000100000000
000000000000000101000100001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 6 10
000000000100001011100010000000001100000011110000000000
000000000000000001100100000000010000000011110000000000
011000000000000011100000001011011010010100000000000010
100000000000000000000000000011011000010000100000000000
110001001000010000000000000000000000011010010000000000
110010000000100000000000000000001000100101100000000000
000100001110000000000110000000000000000000000100000001
000000000000100000000000000011000000000010000000000000
001101000000000011100110101000000000000000000100000000
000010100000001111000000001111000000000010000000000000
000000000001000001000000000000000000000000000100000010
000000000100100001100000001001000000000010000000000000
000000000110000000000010001000000000000000000100000000
000000000001010000000100000011000000000010000000100000
000000000000000000000010001000000000000000000100000000
000000000000000000000100000001000000000010000000000000
.logic_tile 7 10
000000000000000111100111110111101001100000010001000000
000100000000000000100110100101111110010100000000000000
011100000000000001000110001111101100100000010001000000
100000000000000001000000001101111000010100000000000000
110001101101000001000000000001111111101001110100000000
110001100000000000000010000000001011101001110001000000
010000000000001000000110000001101001101001110100000000
010000000010000001000010000000011001101001110000000000
010000100000000000000000000001111101011101000100000000
010001000000010111000011110000001100011101000000000000
000000000000000001000000010000011000111100110100000010
000000000000001111000011110000001011111100110000000000
000000000000000000000111100001111010011101000100100000
000000100000000000000000000000001100011101000000000000
000000000000001111000010000001111101101001110100100000
000000000000001111000010000000011001101001110000000100
.ramt_tile 8 10
000000001100000000000000000000000000000000
000000000000010000000000000000000000000000
000110000001000000000000000000000000000000
000100001010100000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 10
000011000000000000000000011000000000000000000110000000
000000100000000000000011110111000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000001010000000000100000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000000000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000000000000100000000000001000000000000000000100000000
000000000000010000000000001111000000000010000010000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100011100000000000000000000000000100000000
000000000000000000000010010011000000000010000000100000
.logic_tile 10 10
000001000001101000000111100011001000010100000000000000
000010100000111011000100000111011000010000100000000000
011110100000000011100000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
110000000110101011100010101001111110101000010000000000
010000000001000001000000001111011011010110100000000000
000000000000000111000011001011111010111101110001000000
000000000000000000000000000001001110101000010000000000
000000000000000111000011101001101011010110100000100000
000010100110000111100011000111001011101000010000000000
000000000000001000000000010101001100010000100000000000
000000000000001011010011010011001101010100000000000000
000000001100000001000000001000000000000000000100000100
000000000001010011100000001011000000000010000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 11 10
000010000101010000000111010000000000000000000000000000
000000001010100000000011000000000000000000000000000000
011001000001000000000000000111001010110100010001000000
100000000010000111000000000000001011110100010000000000
010000000000000111100000011111001001100000010010000000
010000000100000000100011010011111110010100000000000000
000000000000010111110000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000001000000000000000000100000000
000001001000000000000000000001000000000010000000000000
000100000000001000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000010100000000001000000001000000000000000000100000000
000001000000000000000010000101000000000010000000000010
000000100000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 12 10
000010100010000111000000001001011010000010100000000000
000000000110000000000010001111011111000110000000000000
011000000000001001100000010101011001100000010000000000
110000001000100011000010000101011010010100000010000000
010000000001011111000000000000001100110000000000000000
010000000000011011000000000000001100110000000010000000
000001000000001011100000000101001101000010100001000000
000000000000100101100010100101011111000110000000000000
000000000101011111000011111001011001100000010000000100
000010000000000011110110110001001010010100000000000000
000000000111010000000000000000000000000000000100000000
000000001010000111010000000111000000000010000000000000
000000000100000000000111001000000000000000000100000000
000000000001011111000100000011000000000010000000000000
000000000001000000000011100000000000000000000100000000
000000000000100000000011001011000000000010000010000000
.logic_tile 13 10
000011100000001011100111100001001111010100100000000000
000010000000001111000111100101001101101001010000100000
011000001000001000000111101001011000010100100000000010
100000000010001111000111110101001010101001010000000000
010000100000001001000000001001001101010100000001000000
010001000000000101100010010011111001010000100000000000
000010100000100000000000001000000000000000000100000000
000000000000011001000010001001000000000010000000000100
000010100000000000000011010000000000000000000000000000
000011100000000000000111010000000000000000000000000000
001100000000000000000000011000000000000000000100000000
000000000000000111000011111101000000000010000000000010
000000001100001000000000000000000000000000000100000000
000000000000001111000000001011000000000010000000100000
000010000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
.logic_tile 14 10
000001000000000111010110001101001000000001000000100000
000010000001001111100010001011011100101011010000000000
011000000110000001000000001001111011111001010000000000
100000000000000111100011111011011111111111110000000000
010000100000100011100010100101101111010100100000000000
010100000001011001000010000101111010111110110000000000
000001000000000011100111110111101110010100000000000000
000011100000000111000110000111101011010000100000000000
000001000000101001100000011011011010111101110000000010
000010100000011111000010000111001101101000010000000000
000000100000011001100111101001001010010111100000000000
000000000000100011000010011111011000000010000000000000
000001000000000111100000001011111111101000010000000000
000110000001011001100011001001011100011001100000000000
000000100000000011100011101000000000000000000100000000
000001001000000000100110010001000000000010000000000000
.logic_tile 15 10
000010100000001000000011110111001001000001000000000000
000001001000000011000110000000011011000001000000000000
011000000000010011100011111111001001001001000000000000
100000000000110111000011111011111001010111110000000100
010000000001001000000111111101011001111111000000000000
110000000000000001000011110101001100101001000000000000
000000000000001101000111100000011001110000000000100001
000000000001000011000011100000001111110000000001000000
000000000000001000000000000111111010100000010000000000
000000000000001111000000000011001000010100000000000010
000000101001000000000010001000000000000000000100000000
000010100000000001000000001101000000000010000010000000
000000000000000000000010001000000000000000000100000000
000101000000001001010100001001000000000010000000000000
000000000001000000000000000000000000000000000100100000
000000001010100001000010011101000000000010000000000000
.logic_tile 16 10
000000000110011111000000010101001110101000010000000000
000000001000000001000011000011011010111101110000000000
011010000000000001100110100000011010110000000000000010
100000001000000000000100000000011100110000000010000100
011010001000010101100010010101111001101000010010000000
010011100001100101100110111111101101010110100000000000
000000000000000011010010000011101011000010100000000001
000000000010000000100011100001011101000110000000000000
000010000001000011100000001011101010001001000000000000
000000000001000111000000000111011000000010100000000000
000000000000000001000110010011111011100000010000000000
000000000010001011100010110111001001010100000000000000
000100001111010000000011000000000000000000000000000000
000000000000100111000010010000000000000000000000000000
000000000000000111000000001000000000000000000100000000
000000100000000111000000000111000000000010000000000000
.logic_tile 17 10
000000000001110011100111101011101011100000010000000000
000000100100000000000110011111001010010100000000000000
011000001000001000000110110001011100111111000000000010
100000000001000101000110111111101101101001000000000000
110010100100000011000111011111011001000010100000000000
110001000000000111000010001011011011000110000000000000
000001000000000111100011111111101101010100000010000000
000010101010000000110111100011101101010000100000000000
000000001010001001000010000011001001000010000000000000
000000000100001111000100000000011001000010000000000000
000000000001001111000110010101011000000001000000000000
000000000000000001000011010001001011101011010000000100
000000000000000000000010001101111110010100000000000000
000100000000001001000110000111101011010000100000000000
000000000000000111000111011000000000000000000100000000
000000100001010001000011111111000000000010000000000000
.logic_tile 18 10
000001001110000111100111110001001011101001010000000000
000000100000000101100111011011101011010100100000000000
011000000001000001000011111001001001010100100000000000
100000001100001111000011110111011101101001010000100000
110100000000001111110000000011011001101000000000000000
110001000000000111100000001001111000010000100001000000
000000000000010001100011011101011000100000010000000000
000000000110000101000111110001011100010100000000000000
110010100000000111100011110000011111110000000000000010
000000000000000000100111000000011100110000000000000001
000000001000001011000010001111111111010100100000000000
000000000000001101000100000011011010101001010000000010
000100000001000000000010010001011011110100010000000000
000000000000000000000111010000011010110100010010000000
000000001010001011100011010000000000000000000100100000
000000000000000011100011011111000000000010000000000000
.logic_tile 19 10
000000000000010000000010001000000000000000000110000000
000000000000000000000000000101000000000010000000000000
011000100000000000000111000000000000000000000100000000
100011001111010000000100001001000000000010000010000000
110000000000000000000000001000000000000000000110000000
010001000000000000000000000011000000000010000000000000
000000000010100111100000001000000000000000000110000000
000010000001000111000000000101000000000010000000000000
000000000001011000000000011000000000000000000100000001
000001000000100011000010100111000000000010000000000000
000000000001001101100000001000000000000000000100100000
000000001010100111100000000011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000001000000000000000000000011000000000010000000000000
000110100000000011100000001000000000000000000100100000
000000001101010000000000001001000000000010000000000000
.logic_tile 20 10
000000000100011001000000010000001101110000000000000110
000000001100101111000011000000011111110000000000000000
011000000000000111100000010011011000000010000000000000
100100000000000000100010110011111010101001010000000010
010010000001010001000011100000011101110000000000000000
010001001100100011000100000000001010110000000000000000
000000100000011011100000000011111111110100010001000000
000000000000000001100000000000001010110100010000000000
000000000010000101100011000011111000111111000000000000
000000001110000000000011101101101000101001000000000000
000001000000000111000111010000011100110000000000100000
000000100000000111000111000000011000110000000000100000
000000000000000000000000000000000000000000000100000000
000100000001010000000000000101000000000010000001000000
000111100001010101100011000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 21 10
000010000000101001000011100000001011110000000001000000
000001000001001111000010000000001111110000000000000010
011000000000000111100111010101011010101000010000000000
100000000000000101100011110000101101101000010000000000
110001000000000111100010011101011000001001000000000000
110110100000001111100011111011111000010111110000000000
000001000000000101100010000011101001100000010000000000
000000000000000000100100001101111101010100000001000000
000000000000010001000111001011001001010110100000000000
000000000000000000000100000111011011101000010000000000
000001000000001111100110011001101010111111000000000000
000010001010001111000011010111001000101001000000000000
000000101010000000000010001111111001100000010000000000
000000000000000000000000001001101100010100000000100000
000000000000101011100011011000000000000000000100000000
000000000001010001100011010011000000000010000000000000
.logic_tile 22 10
000010100000101000000010001011101010100000010000000000
000000000000010011000011101111001000010100000000000000
011100000000111011000011100000000000000000000000000000
100000000001011101110000000000000000000000000000000000
010010100000100101100011011011101000001001000001000000
110000000001001111100011010111111111000010100000000000
000100000110001000000000010000011101110000000000000100
000100000000101111000010000000011001110000000001000000
000000000000000000010000001101101011010100100000000000
000000001001010000000000000011111000101001010001000000
000001001110000001000011100111101001001011100000000000
000000100000011001100110000000011000001011100000000000
000000000100000000000110101011111010100000010000000000
000100001010000000000100001111001010010100000000000000
000010100001010001000011101000000000000000000100000000
000001001110100000100110001111000000000010000000000000
.logic_tile 23 10
000000000000000001000000011111111010010100000000000000
000000000000000000100011111011111011010000100000100000
011010000001011000000111111011001010001001000000000100
100001000000101101000010110111101000010111110000000000
010100000000101001000011110111101111001011100000000000
010000000000001111100010000000011001001011100000000000
000000000000000111100000011111011100000010100000000010
000000000100000000100010001111001011000110000000000000
000000100001010000000000011111111101100000010000000000
000001000100100000000011111011111000111110100000000000
000001000010000000000110101011001111100000010000000000
000010100000010001000010000111111001111110100000000000
000000000000000001000110111000000000000000000100000000
000000000000000000100010100101000000000010000000000000
000011000110000000000000010000000000000000000100000000
000011100000000001000011110101000000000010000000000001
.logic_tile 24 10
000000000000000011100000010001011000101011110000000000
000000001110001111000011000101001000000110000000000100
011000100000000001010000000001011000001001000000000000
100000000100001001100011111101111010010111110000000000
110010000110000001100111001000000000000000000100000000
110000000000010001000111100111000000000010000000000000
000000000110000000000000001000000000000000000100000000
000010000001010001000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000001101000000000010000000100000
000100000000100111000000001000000000000000000100000000
000100001000000000100000001111000000000010000000000000
000000000010100000000110101000000000000000000100000000
000000000001000000000100000001000000000010000001000000
000000000000000011100000011000000000000000000100000000
000000000000000000100010110011000000000010000000000000
.ramt_tile 25 10
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000101000000000000000000000000000000000000
000110100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 10
000000001010100011100000000000011110110000000001000000
000000000001010000100011110000001111110000000000000010
011000000110000001000110111011111100100000010001000000
110000100000000000100111110011101000010100000000000000
010000000000000000000000001011101100010100000001000000
010000000000000000010000001011011101010000100000000000
000001001010000000000110001111111011001001000001000000
000000100000000000000000001011011000000010100000000000
001000100000001001000011110000011000110000000000000000
000010100001001111100011100000011100110000000000100001
000000001010001111000010000000011000110000000010000000
000000000000001101100110010000011100110000000000000110
000101000000000011000010000000000000000000000100000000
000110100000000000100110000111000000000010000001000000
000000000001011111000000000000000000000000000100000000
000000000000100011100000001111000000000010000000000000
.logic_tile 27 10
000100001010001111000111100000001010110000000000000000
000000000000001011100110010000001111110000000000100001
011111100000000001000000010000001100110000000010000000
100100001100001111100011100000001000110000000010000000
010000000100000000000010000111011110000010000000000000
010000000000000011000000000000101000000010000001000000
000000000000000000000000000000001101110000000010100000
000000000000000000000000000000001100110000000000000000
000000000000000000000000000111111001100000010001000000
000000000000001111000000001101101000010100000000000000
000000100100100001000000000000000000000000000000000000
000001000000010000100000000000000000000000000000000000
000000000100000000000011001000000000000000000100000000
000000001010000000000110011001000000000010000001000000
000010000000000000000000010000000000000000000101000000
000000000000000011000011011001000000000010000000000000
.logic_tile 28 10
000000000000000011100110000001011010010100000010000000
000000000110000000000011101111011101010000100000000000
011000000000000011100000010111011010110100010000000000
100000100110001001000011110000101010110100010001000000
010000000001010000000000000001001001010100000000100000
010000000000100011000000001111011001010000100000000000
000010000000000001100000011000000000000000000100000000
000000000100100000000010000111000000000010000000000000
000000000110000000000000010000000000000000000100000000
000000000000000000000011110111000000000010000001000000
000001000000000000000000000000000000000000000100000000
000010100000000000010000000111000000000010000000000000
000000000000001111000011001000000000000000000100000000
000000000000000111100100000001000000000010000000000000
000000000000011000000000001000000000000000000100000000
000000000000101011000000000001000000000010000000000000
.logic_tile 29 10
000000000001010000000000000011011001110100010001000000
000100000000000000000000000000101011110100010000000000
011000000000000111000000000101011001100000010000000001
100000000000000111000000001011001010111110100000000000
110000000000101001000000001000000000000000000100000000
010100000001011111100000001011000000000010000000000001
000010100000001000000110001000000000000000000100000000
000000000000100001000000000111000000000010000000000000
000000000000000011100011111000000000000000000100000000
000000000000000000100011100111000000000010000000000000
000000101010000000000000000000000000000000000100000000
000000000000000000000010010011000000000010000000000000
000010000000000000000000001000000000000000000100000000
000001000000000000010000001111000000000010000000100000
001000000001011001010010000000000000000000000100000000
000000000000100111000000000101000000000010000000000000
.logic_tile 30 10
000010100000000000000000001000000000000000000100000001
000000001100000000000011101001000000000010000000000000
011001000001000000000000000000000000000000000000000000
100010000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000101000000
010000000000000000000000000111000000000010000000000000
000001000000100000000000000000000000000000000110000000
000010100000010000000000000111000000000010000000000000
000100000000000000000000001000000000000000000110000000
000000000110000000000000001011000000000010000000000000
000000000000000001000000011000000000000000000100000000
000000001000000000100011010011000000000010000000000001
000000000000100011100000000000000000000000000000000000
000000000000010001100000000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000000000000000001000000000111000000000010000001000000
.logic_tile 31 10
000000000000010000000000000000000000000000000000000000
000000000000100000000011000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000000001000000000000000000110000000
010000000000000000000000001001000000000010000000000000
000100100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000001
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 10
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000100100000100000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000101000000
000000001100001111000000001111000000000010000000000000
000000100000000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000001000000111100000000000000000000100000100
000000000000000011000000000011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000001000000001000000000000000000100000000
000000000000000000100010011011000000000010000010000000
011000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000010000000
010000000000000000000000000000000000000000000100000001
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000001000000000001000000000010000000000000
000010100000001000000000000000000000000000000000000000
000000000100001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000011100111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000001000011100000000000000000000000000000000000
100000000000100000100000000000000000000000000000000000
110101100000000000000111000000000000000000000000000000
010111000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000011110000000000000000000000000000000100000010
000000000001110000000000001101000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 11
000000000000001011100000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
011010100000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000001100000000000111000001001010001011100001000000
110000001010000000000010010000011000001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000010000000011000000000010000000000001
000000100000010000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000001
.logic_tile 5 11
000010000000010111100000010001011001001001000000000000
000000000000000111100011000001001000000010100000000000
011000000000000011000000010000000000000000000000000000
100000000000001011100011010000000000000000000000000000
010110001010101000000000011101001010101001010000000010
010001000001010001000011110011101101000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001001000000000000000011110000011110000000000
000000001100100011000000000000010000000011110000000000
000010100000000000000000001000000000000000000100000000
000001000000001001000000001001000000000010000010000000
000100001000000000000110100000000000000000000100000000
000100000000000000000000000111000000000010000000000001
.logic_tile 6 11
000100000000000000000110001101101000101111110000000000
000000100000000000000110011001011111010110100000000001
011000000000001000000110000011101010100000010000000000
100000000100100011000110001111001010010100000010000000
010001000000001011100110010111101101100000010001000000
010000000000011111100110011011001000010100000000000000
000000000000001000000110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000100000000000101100110100011101100000001000001000000
000000000000000011100111100000111100000001000000000000
010000000000000000000011101101011010111101110001000000
010000000000001111000100001001111011111111110000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000000000001111011101001110100000000
000000000110001111000000000000111001101001110000000000
.logic_tile 7 11
000000000110100111100000000011011001100000010000000000
000010000000011011000000000111001000010100000000000001
011000000000000111100000000101011111000010100000000010
100100000000000111000000000011011110000110000000000000
010001000000000001000111110011011110100000010001000000
110000000100000000100111000111011000010100000000000000
000000100000010011100111000000000000000000000101000000
000000000000100000100000000001000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000001101000000000010000000100000
000010000001000000000010000000000000000000000100100000
000001000000000000000100001101000000000010000000000000
000011101100110001000000001000000000000000000100000000
000000000001010000100000000101000000000010000010000000
000100000000001000000110101000000000000000000100000001
000100000000000111000111111011000000000010000000000000
.ramb_tile 8 11
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100001010000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000001101100000000000000000000000000000
000010001111100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 11
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010101100000000000001101110000000000100000
100000000000100000100000000000001000110000000010000000
110000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000000001000000000000000000100000000
000000100100000111100000000011000000000010000000100000
000001000010000000000000000000000000000000000100000010
000010100000001111000000001001000000000010000000000000
000000000000000000010010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110001111000000000000000000000000000000000100000100
000101000000100000000000000011000000000010000000000000
.logic_tile 10 11
000000000000000000000111100011111111010100000000000000
000000000000000111000110001111001111010000100000000000
011000000000010000000000000111011000101000010000000000
100000000100000000000011001011011010010110100000000000
010001000110001001110010000101101100101001010000000000
110100000000000001000010100101101000010100100000000000
000000000000000000000010010000011100110000000000100010
000000000000100001000110000000011001110000000000000100
000000000001010111000011110000011011110000000000000001
000000000000100000100110000000001011110000000010000000
000000000001010001000000000011001000101001010000000000
000010100000000000000010011111111011010100100000000000
000000000000001111000111110011101111010100000000000000
000100000001010111100011011111001110010000100000000000
001010000000001001000011011000000000000000000100000000
000001001010001101100011101111000000000010000010000000
.logic_tile 11 11
000100100111011001000111010011011110100000000000000000
000001000110101111110110001011001000010110100000000000
011000000000000101100111011101111000010100000001000000
100000000100000000000011110101011011010000100000000000
010000000001000111000010001111011110010100000000000000
110010100010001011000011101011111010010000100000000000
000000000011110011100110011011011111000000010000000001
000000000000100001110010000001011011010110100000000000
000100000001001111100010011101111001100000010000000000
000100000001010001100111000101011011010100000000000000
000110001001111101100000010111011100111110110000100000
000101000010100001100011110001101010010100100000000000
000000000000000001000010000011011100111101110000000000
000000001000000000000110010111101001101000010000000000
000100000000001000000111110000000000000000000100000000
000100000000100111000010101001000000000010000000000000
.logic_tile 12 11
000001000000011011100010011011111010010000100001000000
000010000001101011000111110111101101010100000000000000
011000000110101000000011010000011000110000000000000101
100000001100010001000111110000011100110000000000000000
010000001100000011100111100001011011001011100000000000
010100000000000000000011100000011011001011100000000000
000000000000001000000111000000000000000000000000000000
000000000010001101000110000000000000000000000000000000
001000000001100011110000010111001110010100000000000000
000110100000110000000010000101101000010000100000000000
000000000001000000000111000101011001101000010000000000
000001000000000000000000001001101001010110100000000010
000000000000000000010000001000000000000000000100000000
000010101001011001000011101111000000000010000000000000
000000000000000011110011100000000000000000000100000000
000000000000000000100000001101000000000010000000000000
.logic_tile 13 11
000000000000011111100011110101111011010100000000000000
000001000000100001100110001101101001010000100000000000
011010100000001000000011000001011010010100100000000000
100001000000001011000010011101011010101001010001000000
110000001000100001000111110101101101010100000000000000
010000101011001011100111111101101100010000100000000000
000000000000000011100111100000000000000000000000000000
000000000000000001100111100000000000000000000000000000
000000000000000001000000011111011000111111000000000000
000000001010000000100010010001111111101001000000000000
000000000001011001000000000111001001000001000000000000
000001000001001011000000000000011100000001000001000000
000000000000000001000110111001001000001001000000000010
000000001010000000010011110101011010000010100000000000
000000000000000000000000001000000000000000000100000000
000000101000000000000010011111000000000010000000000000
.logic_tile 14 11
000000000001010000010010011111111001010100000000000000
000010100000100000000111001011101111010000100000000000
011001000001001111000000000111011001001001000000000000
100010000000100101000000000111001010000010100000000010
011001100000001000000000000000000000000000000000000000
010011000000000001000010010000000000000000000000000000
001000100000110001010110100011001110101001010000000000
000001000000011001000000001001111010010100100000000000
000000000000001111000000011111101011010100000000000000
000000000000000011010010101011111011010000100001000000
000000000001000000000000000011011010000001000000000000
000000000000000001000011110000001100000001000010000000
000000100000001111100111101000000000000000000100000010
000000000000000011000000000011000000000010000000000000
000010000110000000000110001000000000000000000100000000
000110100000000111000010000111000000000010000000000000
.logic_tile 15 11
000001001010000001100111010001011001101001010010000000
000010000000000000000011000011011111000000100000000000
011000000000000111000111100101001010000010000000000000
100000000000000000000110100000011001000010000000000000
110100000000100111100110101011001011100000010000000000
110000000001010111100111111011011001010100000000000000
000000100001010000000110000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000001000000011111100000001011011101100000010000100000
000000100000100011100000001011001011010100000000000000
000101101110001111000000000000011101110000000000000001
000110000110001011000010010000001000110000000000000000
000000100100000000000011100000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000100000110000000011000000000000000000000100000000
000001000000110000000000000101000000000010000000000000
.logic_tile 16 11
000000000110001111100010000011111111101000010000000100
000010100100001111000010011101001011010110100000000000
011100000000010001100111010011101110010100000000000000
100001000000100111000011010101101000010000100000000100
010001001010000001000111001011001001010110100010000000
010010001101011111000100000011111001100000000000000000
000000000000001001000011101001111011101000010000000000
000000000010000111100100001111001000010110100000000000
000000000001011011100110010011101110111111000000000000
000000000000101111100010110011111101101001000000000000
000010000011000011100111111101011111101001010000000000
000000000000101111000111011001001010010100100000000000
000000000110010011000000010000000000000000000100000000
000000000000100000000011110001000000000010000001000000
000100001101001011100000010000000000000000000100000000
000000000000001011000011000011000000000010000000000000
.logic_tile 17 11
000000000010000001100111111011101010101001010000000000
000000000000000000000111000011011110000000100000000011
011011000000000001000010010101101010101000010000000000
100011000001110001100010001011001010111100110000000000
011010101000001001000110010001111011000010100000000000
010000000000001011000110000011001101000110000000000000
010000100001010001000110000101001101000001000010000000
010001000100000111000000000001111111000000000000000000
000000001100011000000011010001111101011101000101000000
000000000000000011000011000000111110011101000000000000
000010100000101011000010011101101110101000010100100000
000000000000011011100111101001111110111101110000000000
010000000100001111100011010001101001011101000100000000
010000000000001111000011000000111111011101000000000000
000100001010000111000011100001111000011101000100000000
000000000000000000000010010000011111011101000000000000
.logic_tile 18 11
000000000000000000000011100000000000000000000000000000
000000100000000101000000000000000000000000000000000000
011010000110000000000000000000011000110000000000000100
100000001101000000000011000000011011110000000000000000
110000000000010000000011000011101100101000010010000000
010000000000100000000111010001001011010110100000000000
000000001100010000000000000000001110110000000000000100
000000000000100000000000000000001001110000000000000010
000000000000001101100111100000000000000000000100000000
000100000000001111100111100011000000000010000000000001
000000101010000111000000000000000000000000000100000000
000001000000000000100000000111000000000010000001000000
000100000000000001000000001000000000000000000100000000
000000000110000001000000001111000000000010000000000100
000000000000000000000111100000000000000000000100000000
000000100000000000000100001011000000000010000001000000
.logic_tile 19 11
000000001100000101100000010111111011101000010000000100
000000000000000000100011000011111010010110100000000000
011000000000100000000000000000000000000000000000000000
100000000001000000000011100000000000000000000000000000
110000000001000111000111110000011101110000000000100001
010101000000000000000111010000001001110000000000000000
000101001011000001100010010000001010110000000010000000
000000000000000001000111010000001000110000000000000000
000000000000001011100000001101101100100000010000000100
000010000000000011100011101111001011010100000000000000
001100000000000011100000001101111110001001000000000000
000101001001010000100000000101101011000010100000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010111001000000000010000001000000
000100000000010001000010000000000000000000000110000000
000000000010000000100110011111000000000010000000000000
.logic_tile 20 11
000100101010000111100110111001101100100000010000000000
000010100110000011100111100111111110010100000000000000
011000000001000011100111001001011010100000010001000000
100000000001101001000000001011111000010100000000000000
010000000110000111000111101011011101000110000001000000
110000000000010000000100001111001010000010100000000000
000000000000001001100110010101011100000010000000000000
000001000010000001000010000000001111000010000000000000
001000000000001011100011111001101000010110100000000000
000010100000000001100111110001011101101000010000000000
000001000000001001000111001001001111111111000000000000
000010000000001101100100001101011010101001000000000000
000000101110100111100110011001101110101000010000000000
000001000001000111100010110001001100010110100000000000
000000000000010001000111001000000000000000000100000000
000000000000000111000000000111000000000010000000000000
.logic_tile 21 11
000000001000000001100111100001001101000010000000000100
000000000000000111000110100101101111101001010000000000
011110100000001111000111000101101111010100000000000000
100100100000010001000110011011001001010000100000000000
110010100000001111100110010101011110000000110000000000
110000000000001011100011110001011011010110110001000000
000000000001101111000010010011001010010100100000000000
000000000001110111000111011001101000101001010000000000
000000000001000111100111010001111101101011110000000000
000000000000000000000010111001001011000110000000000000
000100000000000111100000000000011100110000000010100000
000100000000000111000000000000001011110000000000100000
000000000000001111000010001111011011010110100000000000
000000000000000101100000001001001000000000010001000000
000000000000000000000011001000000000000000000100000000
000000001000000000000111001101000000000010000000000010
.logic_tile 22 11
000000000000000011100000000011011001010110100000000000
000000000110000000000010001111001001101000010000000000
011010000001101111100111110011101011111101010000100000
100000000000110001100011010001001011010000100000000000
010000000010001111100000001111101011010100000001000000
010000000000001101100000000011101010010000100000000000
000011000000101101000000000000000000000000000000000000
000001000000001101000010010000000000000000000000000000
000010100100000111010010001111011010100000010000000000
000000000001000111100100000011101100010100000000000000
000010100000000000000000000001101111010100100000000001
000011100000000001000000001011001001101001010000000000
000100000000000111000111111000000000000000000100000000
000000000000000000100011101111000000000010000000000100
000000001010000000000011100000000000000000000000000000
000000000000100000000011110000000000000000000000000000
.logic_tile 23 11
000000000000001000000111101011111100010100000000000001
000000001111001111000110011111011000010000100000000000
011110000000000101000000000000000000000000000000000000
100111001100000101000000000000000000000000000000000000
110010100100100000000000011011111011000110000000000000
010000000001010001000011000001001101101011110000000100
000000001011010101000000001011111010000110000000000000
000000100000001101100000000001001010101011110000100000
000000000000000000000000000111101000000001000010000101
000000000100000000000011100111011001000000000000000000
000100001001000001000110000000000000000000000100100000
000000000001111001100110001101000000000010000000000000
000000000001110111100000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001000000010111100000000000000000000100000000
000000000000101001000100001111000000000010000010000000
.logic_tile 24 11
000000000110001001000000000000011101110000000000000100
000000000000001111000010010000001001110000000000000000
011000000000100000000111010011111001010100100000000000
100001001011001111000110110000001010010100100000000010
010100000000010000000000000000011100110000000000000100
010100000000100000000000000000001100110000000000000000
000001000000001000000000000000000000000000000100000000
000010000000001111010000000111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001100001011100000001000000000000000000100000010
000001000000000011000000001001000000000010000000000000
000000000000010000000000000000000000000000000100000010
000000000000101111000000000001000000000010000000000000
000001000000000000000000000000000000000000000100000000
000111101000100000000000000001000000000010000000000000
.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000100000000000000000000000000000
000100000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000011010000000000000000000000000000
000000000000000000000000000000000000000000
001000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 11
000000000000001011100000010011011000001011100001000000
000000000000000011100011100000011000001011100000000000
011001100000010000000010111101011000000001000001000110
100011100000000000000111011011011101000000000000000000
010000000000000011100111101001001101000001000000000000
010000000000000000100000001001011111000000000001100000
000000000000000000000000011111001011000010000001000010
000000000001010001000011011011101011000000000000000100
000000000110010111000111100000000000000000000100000000
000000000000100000100100001101000000000010000000000100
000001000000000000000111001000000000000000000100000000
000010101100000001000100000101000000000010000001000000
000010000110000000000111101000000000000000000100000000
000000000000010000000100000011000000000010000000000100
000000000100100000000111011000000000000000000100000000
000100000000010000000111111111000000000010000010000000
.logic_tile 27 11
000000100000110000000111111111101001100000010000000000
000001000000010000000011011011011110010100000001000000
011001000000000000000111000000000000000000000100000100
100000100100100000000000000101000000000010000000000000
010010000000001000000000000000000000000000000000000000
010101000000001011000000000000000000000000000000000000
000001000000000000000000001000000000000000000101000000
000010101100000000000000001001000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010001111000000000010010000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001110000000010000000000000000000000000000000000
000001000000001101100000001000000000000000000100000000
000010100010000111100000000011000000000010000000000001
.logic_tile 28 11
000000000000000000000010010111111001101011110000000000
000000000000000000000111100011111000000110000001000000
011001000000001111100010100000000000000000000000000000
100000000110001111000000000000000000000000000000000000
010000000110001000000000001111001000001001000000100000
010000000000001111000000001011011101000010100000000000
000110000100000000000111100000000000000000000100000000
000100000000000000000000000101000000000010000000100000
000000000000000000000000001000000000000000000101000000
000000001010000011000011001101000000000010000000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000011000000000000000000110000000
000000000000000000000011010001000000000010000000000000
.logic_tile 29 11
000000000000000111100000000001011001001011100001000000
000000000000000001100000000000011010001011100000000000
011000000000001000000111000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110010100000001000000010111001001010100000010001000000
110001000000001111000010110001001011010100000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011001001010100000010000100000
000000000010100000000011100001011000010100000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000100000000000000010000000000000000000000100000000
000000000000000000000100001011000000000010000001000000
001100000001010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
.logic_tile 30 11
000000000000000000000000000000000000000000000110000000
000000001110000001000000000001000000000010000000000000
011010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000010000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 31 11
000000000000010011100010001000000000000000000100000000
000000000000000000100011101001000000000010000001000000
011001101100000011100000010000000000000000000000000000
100001100000000000000011000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001001110100000000000000000000000000000000100000000
000010100000000000000000000001000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000001111000000000010000001000000
000000000001100000000000001000000000000000000110000000
000000000000100000000000000001000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000100000000010000000000000000000000101000000
000010000000000000000000001001000000000010000000000000
.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100000000100000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000011000000000000000000101000000
000001000000000000000011111011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000111000000000000000000000100000000
000000000000000000000000001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000110110000000000000000000100000000
000000000010001001000111110011000000000010000000000000
011010100000000000000000001000000000000000000100000000
100001000000000000000000000011000000000010000010000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000101000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000001000000000010000000000000000000000000000
100000000100000101000011000000000000000000000000000000
010000000100101000000111011111001010010100000001000000
010000000000000101010010100011011101010000100000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000011000000000011111001011010100000000000000
000000000001001111000010110011001001010000100000000000
000000000000000001000000001011011001010100000000000000
000000001000010001000000000011001111010000100010000000
000000000000001000000000000000000000000000000100000010
000000000000001111000000001101000000000010000000000000
000000000000000000000000011000000000000000000100000010
000000000000001001010010110111000000000010000000000000
.logic_tile 3 12
000001001010100011100000010000000000000000000000000000
000000000001010000000011000000000000000000000000000000
011000000000000001000110101011111100100000010000000000
100000000000000000100100000001011000010100000000000000
010001100001000001100000001111011010010100100001000000
010001001010000000000000000111101010101001010000000000
000000100000101000000010000000000000000000000000000000
000001000001000101000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000001001000010110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000000001000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
.logic_tile 4 12
000000000010000011100011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001000000110010011111000100000010000000000
100000000000000001000010000011011001010100000000000000
010000000000100000000000000111111001100000010000000100
010000000001000000000000000111011110010100000000000000
000100100000001000000000000011111000100000010000000000
000101000000001111000000000011001000010100000010000000
000000001100001011100000001000000000000000000100000000
000000000000000111000000001011000000000010000000000000
001000001010001111100000001000000000000000000100000000
000000000100001011100010010101000000000010000001000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001101100000001000000000000000000100000000
000000001100001011100000000011000000000010000000000000
.logic_tile 5 12
000000000000101111100010001011011000010100000001000000
000000001110001111100100000001011000010000100000000000
011000000000001111100110000001101101100000010000000000
100000000010001011000000000011001000010100000000000000
110010000000000001100000010000000000000000000000000000
010001000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000001011100000010000000000000
000000000000001111100011100000011010000010000000000000
000000000001100000000111100000000000000000000100100000
000000000001110000000100001101000000000010000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 6 12
000100100000000000000000001111111000001001000010000000
000010100000000111000011111011001000010111110000000000
011001100000011011100011101001111101010100100000000100
100011001010000101100011011001001010101001010000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000001001000000000010000010000000
000000000001000000000000000000000000000000000000000000
000000001010001001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
.logic_tile 7 12
000100000000000101000000010000000000000000000000000000
000000000000010000100011110000000000000000000000000000
011000000000000111100000000000001101110000000000000011
100000001010000000100000000000001100110000000000000000
010010100000100000000111100000011100110000000010000010
010000000000010000000100000000011110110000000000000110
000010100000000000000011001111101010100000010010000000
000000000010001001000000000101011000010100000000000000
000100000000011101100000001000000000000000000100000000
000100001110100011100000001101000000000010000010000000
000100000001000011100011101000000000000000000100000000
000100001100000000110100000001000000000010000000100000
000000000001000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001010000000000000000000000000100000000
000010000000100000100000000011000000000010000000000100
.ramt_tile 8 12
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000010000000000000000000000
000000000000000000000000000000000000000000
000001100000100000000000000000000000000000
000101100101000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000110001010000000000000000000000000000000
000000101100100000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 9 12
000001000000001111100000000001011001101000010000000000
000010000110001101110011000001011000010110100000100000
011000100000001111100010000000011111110000000001000000
100000000000101111000100000000001111110000000010100000
010000000000000000000000000000000000000000000000000000
010100000001000011000000000000000000000000000000000000
000000100000000011100000001011011100000001000001000000
000001000000000000000000000001011010101011010000000000
000100000000000000000000001000000000000000000100000000
000110100000000111000000000101000000000010000000100000
000100000110000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000000100000000000000011010000000000000000000000000000
.logic_tile 10 12
000000000100010111100111100101001001010100000000000100
000010100000000011000110000111011011010000100000000000
011000000000000111100111000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000010101100000000000001110110000000001000000
010000000000000001100000000000001000110000000000000010
000010000000000000000110000000011101110000000000000101
000001000000000000000000000000001101110000000010000000
001010100000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010001010000000000111100000011101110000000000000100
000000000000001001000000000000001000110000000000100000
000001001000000001000000001101011000111101010000000000
000010100000001001000000001001011010010000100000100000
000010000001010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 11 12
000000000000000001000011100000001100110000000010000100
000000000000000000100000000000011011110000000000100000
011000000000001011100110000000001010110000000000100000
100000001110000001100000000000001001110000000000000000
110001001010000011100011001101011000010100000001000000
110000000000001001000000001011011110010000100000000000
000000100000000000000010001101111000010100000000000100
000001000000100000000100000001101100010000100000000000
000100000000000011110011111000000000000000000100000000
000000000000000000100011101111000000000010000000000000
000011000011010000000000001000000000000000000100000000
000011100000100000000010011111000000000010000000000010
000001000100000001000110000000000000000000000100000000
000000000000000000000100001011000000000010000000000100
000000000000010000000111110000000000000000000100000000
000000000000100000000111010001000000000010000000000000
.logic_tile 12 12
000100100001111111100111001001101010010111100000000000
000000000000100001000011100111101010000010000000000000
011100000001010000000011010001011110101000010000000000
100000001110100000000110110001001011011001100000000010
011000000001000111000011100000000000000000000000000000
110000000111000111100011100000000000000000000000000000
000000001010000000000010100001011010001011100000000000
000000000000000000000000000000111111001011100000000000
000001000000000111100000000000001101110000000000000010
000010000000000000100000000000001001110000000000000000
000000000001000000000000001111101110000010100000000100
000001000000000000000000001111111001000110000000000000
000000000100101000000110000000000000000000000000000000
000110000000001101000010000000000000000000000000000000
000110100000000111010111010000000000000000000100000000
000001000000000000000011010111000000000010000000000000
.logic_tile 13 12
000000000000111000000111100001011100000010000000000000
000000000000111011000100000000111011000010000010000000
011000000001000011000000000000011101110000000000000100
100000000000000000000000000000011010110000000000000110
111000000000000000000011010011001111111101010000000000
010000000001000000010011010001001011010000100000000010
000000001010000000000110100000000000000000000100000000
000000000000000011000000001101000000000010000001000000
000101000000000111100000000000000000000000000100000010
000010100110000000000011011111000000000010000000000000
000010100000000000000110100000000000000000000000000000
000001000000000111010111100000000000000000000000000000
000101000001011000000111101000000000000000000100000001
000110101100001011010000000011000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000000010000000000000001000000000010000000000000
.logic_tile 14 12
000000000111010001100111100001011111111111000000000001
000000100000110001000100000001011001101001000000000000
011100000000000011000011100011001111000001000000000000
100000000110000000000111100000011011000001000000000000
010000000010001111000111011111011101100000010000000000
110000000110000111000110000011001010010100000000000000
000100000000000111000111110101001100101001010000000100
000100000000000000000111100011001010010100100000000000
000000000001001111000111111001011000010100000000000000
000000100000000111000111010011101110010000100010000000
000000000000000011110000011011111010010110100000000000
000000000000000001000011100111111011000001000000000100
000000000011011101100110100111011000000001000000000000
000110100000101011100111110000111101000001000000000000
000000000000000000000000010000000000000000000100000000
000000000001000001010010001011000000000010000000000010
.logic_tile 15 12
000010000010000111100011111011011001001001000000000010
000000000000001001100110110001011011010111110000000000
011000001001001111100011101001011010000001000000000000
100000000000001011000010101101101001101011010000000000
010000000000001001100111101011011001001001000000000010
110000000000001111000110000001001001010111110000000000
000000100001010001110110000000011111110000000010000100
000000000100000000000111100000001101110000000000000000
000000001011010001000000011011001010010100000000000010
000000000100100000100010110001001101010000100000000000
000000100001000001000011011001011101010100000000000000
000010000000000001000011111111011100010000100000000000
000000001100000000000000000101011011101000010000000000
000000100000000000000000000101111100011001100000000000
000000100001010011100000000000000000000000000100000000
000000001110010000000010010001000000000010000010000000
.logic_tile 16 12
000100000110001111000011100001111011101011010000000000
000100001110000011100011100101011010000001000000000001
011001000000000001000111110011111000110110110000000000
100011000000001111100110101001101000111101010000000000
010000000000101001000011110000011101110000000000000000
010000000001011111100011110000001111110000000000000000
000010000100010001100111001101011000101011110000000000
000011000000000101000111111001111010000110000000000000
000100000000000000000110001001011011000010100000000000
000100000000000000000000001011101011000110000000000000
000000000000010011100000000111011101000001000000000000
000000000011110001100010000000001110000001000000000000
001000000000000001100000001011011110101000010000000001
000000000000000000000000000011111000111101110000000000
000000100001001000000010000000000000000000000100000000
000000000010100001000010011101000000000010000000000100
.logic_tile 17 12
000000000000000000000000011000000000000000000100000000
000000000000000000000010101111000000000010000000000010
011010000000000000000000001000000000000000000100000000
100000000000101001000000001011000000000010000010000000
010000001111000000000000010000000000000000000100000100
010000000101000000000011010111000000000010000000000000
000000000001010011000000001000000000000000000110000000
000000000000100000100000000111000000000010000000000000
000000100000000000000000001000000000000000000100000000
000001000000000000000000000101000000000010000010000000
000000000000000001000011101000000000000000000100000000
000000000001010000100100000011000000000010000010000000
000011000000100111100000001000000000000000000101000000
000001000000000000100000000001000000000010000000000000
000000000110000000000111100000000000000000000110000000
000000000110000111000100001101000000000010000000000000
.logic_tile 18 12
000000000000000000000010001111001000100000010000000000
000110100000000000000110010001011011010100000001000000
011110000001011000000111111011111111010100000010000000
100100000000001111000011100011001011010000100000000000
110000000010000000000111101111111000100000010000000000
110000000000001111000110000011011001010100000000000001
000010000000000001100000010011111010110100010000000001
000000000001010000000010000000001100110100010000000000
000000000001010001000000001011101010110000110000000000
000010000100101111000000001001011100111011110000000100
000000101011010111000000000000000000000000000100000000
000000000000100001100000000101000000000010000000000000
000010000000000000000011111000000000000000000100000000
000001001100000001000011111111000000000010000000000000
000110100000001001000010000000000000000000000100000100
000000000000000111000100001111000000000010000000000000
.logic_tile 19 12
000000000000000001100000000101111111110100010000000010
000000001001011001000000000000001001110100010000000000
011110000001001000000000000111100000001111000000000000
100100000000001011000011100000000000110000110000000000
010000000000000111100010010111011110111101010000000000
000000000000000001000110000101111011010000100000000000
000001000100111000000000000001111110110100010000000000
000110000111011011000000000000011101110100010001000000
000000000000000000000011000011101011101011110000000000
000010001100000111000100000001111100111001110000000010
000000000000000000000010000000001100110000000100000010
000100000000001011000100000000001000110000000000000000
000000100000010000000111000000001110110000000100000010
000000000000100111000010000000001111110000000000000000
110000000000001001100110110000001100110000000100000000
000001001010000101000010100000001010110000000000000100
.logic_tile 20 12
000000100000000001100111000011011000101011110000000010
000001100000000111000010000011101000000110000000000000
011000000000010001100011101111011101010100000000000000
100010100110101011000011110111101100010000100000000000
010000001101010111110000001101011011000010100000000000
010000000000100000000011101011111010000110000001000000
000010000010010011100000010001111000111110110000000000
000001000110100000100010111101101000010100100001000000
000100100000001000000111000000000000000000000100000000
000011100000001111000100000111000000000010000000000000
000001000000000011000000001000000000000000000100000000
000010101100000111100010001001000000000010000000000000
000000000000000111110111000000000000000000000100000000
000000000000000000100100000101000000000010000000000000
001001001000001000000000000000000000000000000100000000
000010100110001011000000001001000000000010000000000000
.logic_tile 21 12
001000000000000111100010001001111010100000010000000000
000000000010100111100110011111111000010100000000000000
011010100000001001100111000101111001101000010001000000
100000100000000111000100000001101000010110100000000000
011000001010001000000011110001001010000001000000000000
110000000000000001000011010000001101000001000000000100
000000000001010001010010011111101101010100000000000000
000000001110001111000111111001101010010000100000000010
000000100000000000000000010000001000110000000000000010
000000000000000001000010110000011001110000000000000000
000101000000010000000010011111111100010100000000000000
000110000000000000000111001001111011010000100000000000
000010000000000000000000000000011111110000000000000010
000011101100000000000000000000001010110000000000100000
000010000001000000010011101000000000000000000100000000
000001000000101001000100001011000000000010000000000100
.logic_tile 22 12
000000000000000000000010000111011010100000010000000000
000000101010000111000110001011011010010100000000000000
011100000000001111100011101011001000101000010000000000
100101001111011011000000000101011010010110100000000001
110001000000001011100010000000011000110000000000000100
110010000110000001100100000000001000110000000000000010
000000000001011111000000010000000000000000000000000000
000000001000100001100011110000000000000000000000000000
000111000000000000000000011001011111101001010000000000
000011100000001111000011110011101000010100100000000000
000110100000000011000111000000001011110000000000000010
000101000000000001000000000000011001110000000000000000
000000000000000000000111111011111101100000010000000000
000000001010000001000111010111101010111110100001000000
000001000000100001000000000000000000000000000100000010
000000100000011111000000001111000000000010000000000000
.logic_tile 23 12
000000100000000001000000011011011111000001000001000000
000001001110000000100010010111001000000000000001000000
011000001010001000010000000001111100000001000000000001
100000000000101111000010011111011100000000000011000000
010000100010000011100000000001001011000000010000100010
010000000000001111100000000000001001000000010000100010
000000000111000000000011100001101010000001000010000010
000000000000100000000000000000101000000001000001000000
000000001000000001000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000010100010001000000000001000000000000000000100000000
000001000110001111000010011111000000000010000000000000
000001100000000000000000001000000000000000000100000001
000001100000000000000010001101000000000010000000000000
000100000000000001000000000000000000000000000000000000
000000001000001001000011100000000000000000000000000000
.logic_tile 24 12
000001001111000101100011101111011000010100000000000000
000010000000101001100100001111011000010000100001000000
011100001100000000000010100111111000100000010000000000
100100000000001001000000000111101000010100000000000000
110000000000100111000110100001001100000001000000000100
110000000000000000000100000101101011101011010000000000
000000000000000000000000000000000000000000000100000000
000000000100000000000000001011000000000010000001000000
000000000000000001100011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111010000000000000000000000000000
000100000000000011000110110000000000000000000000000000
000101101010000000000011100000000000000000000100000000
000010100001000000000000001111000000000010000000100000
.ramt_tile 25 12
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000101001010000000000000000000000000000000
000110000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000100000001000000000000000000000000000000
.logic_tile 26 12
000100000000000000000010010000001101110000000010000000
000110000000000000000111010000011110110000000000000000
011100000000000000000000011111001010000000000001000010
100000000000000000000010000111011110000010000000000010
110000000000001001000111000011011101000000010010100010
010000000000000011000010000000011100000000010000000001
000010000000000000000010000011101000100000010001000000
000000000001000000000000001111111011010100000000000000
000000000000000111000011000111011110000000000000100100
000000000000010000100011100111001011000010000000000110
000000101011011001000011101101111000010100000010000000
000001000000101111000110000011111001010000100000000000
000000000000001011100000010000000000000000000100000000
000000000000001011100011110101000000000010000000000000
000101000000000111000000000000000000000000000100000000
000010100000000111100000000101000000000010000000000000
.logic_tile 27 12
000000000001000000000000001111011001000000010000000110
000000000000100000000011101111111010000000000000100000
011000001000000000000010000000011100110000000000000000
100010100000100000000111110000001110110000000000000100
010000000000010000000010000000011110110000000010000100
010010100000000000000100000000001110110000000000000000
000100000000100111110000000000000000000000000000000000
000000000000010111100000000000000000000000000000000000
000010000000000111000000000011111111100000010000000010
000001000000000000100000001101011001010100000000000000
000011100000000001000000000000000000000000000100000000
000010001000000111110000000011000000000010000010000000
000000000000001011100000000000000000000000000000000000
000000000000001111000010010000000000000000000000000000
000000101000000000000010001000000000000000000110000000
000000000000000111000011100101000000000010000000000000
.logic_tile 28 12
000010000000000000000111010011111111100000010001000000
000001000000000000000011001111011001010100000000000000
011010100000000000000000010000000000000000000000000000
100100000000000000000011110000000000000000000000000000
010000000000000111000000000011101000100000010001000000
010000000000000000000000001111011101010100000000000000
000001100001001000000000000000000000000000000000000000
000011100000001011000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001000000000010110000000000000000000000000000
000000001000000011100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000000000000000000000111000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000011000000000000000000100100000
000000000001010000000010110101000000000010000000000000
.logic_tile 29 12
000000000000000000000000000011011101010100000001000000
000000000110000111000010010001111000010000100000000000
011000001100001111100000000000000000000000000000000000
100100000000001111000000000000000000000000000000000000
010000000001000000000010000011011001010100000001000000
110000001010100000000000000001101010010000100000000000
000000000000001101000000001000000000000000000101000000
000000000000000011000000000101000000000010000000000000
000000001001000000000011100000000000000000000100000000
000000000000100000000100001001000000000010000001000000
000000000010000000000110101000000000000000000110000000
000000000000000000000100001111000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000010
000000000010001001000010010111000000000010000000000000
.logic_tile 30 12
000010100000000011100110000111101001001001000000000001
000000000000000000100100000011011011000010100000000000
011000000000100000000000000000000000000000000000000000
100001001010000000000000000000000000000000000000000000
010010100000000000000010000000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000001010000000110000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000100000000000001000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000010001000000000011000000000010000000000000
.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000100
000001000000000000000010001011000000000010000000000000
000000000000000111000000001000000000000000000100000000
000010100000000000010000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 12
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100010101010000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000010000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000100000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000011000000000000000000000000000000
100000001010000000000011100000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000010100000000000000000001000000000000000000100000001
000001000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 3 13
000000000000010001000000001001011010100000010000000010
000000000010000000000000000011011100010100000000000000
011000000000001000000000000101011000001001000000000001
100000000000000001000000000111001011000010100000000000
110000001110000001000000001000000000000000000100000010
110000000000001011100011100111000000000010000000000000
000110100000000000000000010000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000011000011001011000000000010000000000000
000010100000000000000000010000000000000000000100000000
000000001010000001000011010101000000000010000010000000
000000000000000000010111100000000000000000000100000000
000000000000000001000000001011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000001111100010000000000000000000000000000000
000000000000001011100111100000000000000000000000000000
011001000000001000000000000001011010001001000000000000
100010100000000001000000000011101111000010100000000010
010100000001000101000111110101001001010100000000000000
110100000000100111000110000111011000010000100000000000
000000000000000001100000000001001010000010000000000100
000000000010000000000000000000001011000010000000000000
000000000000000011100000001000000000000000000100000000
000000000010000000000000001011000000000010000000000000
000000000000010000000000010000000000000000000100000000
000000000000000000000011010001000000000010000000000000
000100000000000011100000000000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
.logic_tile 5 13
000000000000010011100000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
011100000000000011100000000000000000000000000000000000
100100000000001011000000000000000000000000000000000000
110000000000000000000000001001011001100000010001000000
110000000110000000000000000111001101010100000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000100
000000000011000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000010110000000000000000000000000000
001000000000000000000010001000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000000000000000111000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 6 13
000000000100000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110001000011000000000000000000000000000000000000000000
010000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 7 13
000010000110000000000010000001001011100000010000000000
000000000100000000000111110111101011010100000010000000
011000000000010000000000001000000000000000000100000000
100100000000000000000000001011000000000010000000000000
010100100000010000000000000000000000000000000000000000
010001000000010001000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000100000000000000001011000000000010000000000001
000110001110000000000111001000000000000000000100000000
000000000000000000000100001011000000000010000000100000
000000000000000111000010001000000000000000000100000000
000000100000010000000011100011000000000010000000000010
000000000000001001000000000000000000000000000000000000
000000001110001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000100000000000000000111000000000010000000000000
.ramb_tile 8 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
001010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000010100000000000000000000000000000
.logic_tile 9 13
000000000000001111100111000000011000110000000001000000
000010000000000011100100000000001010110000000000000000
011000000000001111100000000000000000000000000000000000
100000001011001011100000000000000000000000000000000000
110100001010100011100000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
001000000000000000000000010000011000110000000000000010
000000001010000000000010000000001000110000000000000010
000000000000100000000000011001011010100000010000000000
000000000000000111000011000011111000010100000000000000
000000000000001000000000000000000000000000000000000000
000000000110001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000000011000000000010000000000000
000000000000010000000000001000000000000000000100000000
000000001010000000000010001111000000000010000001000000
.logic_tile 10 13
000000001000000001000000001011111010010100000000000000
000010100001000001100011110101111011010000100000000000
011010100001000011110000001101101011100000010000000000
100000001010100000100000001011001111010100000000000000
010000001000001111100111100000000000000000000000000000
010000000000100001110100000000000000000000000000000000
000000000001000111100110000000000000000000000000000000
000000001110100000000010110000000000000000000000000000
000000000000000000000000001011111001001001000000000000
000010000000000000000000000101101011010111110000000001
000000000001000000000010000111111110000001000010000000
000000000000000000000100000000101010000001000000000000
000000000000000000000000000000000000000000000100000000
000000001010010000000000000001000000000010000000000000
000000100100000111100011110000000000000000000100000000
000000001010100000000110000001000000000010000000000000
.logic_tile 11 13
001000000000000101100011000111011011010100000000000001
000000000000000000000010011101111011010000100000000000
011000000000101000000000001011101100010111100000000000
100000000001010111000011111011111000000010000010000000
110000000110000000000010000000000000000000000000000000
110100000000000000000110000000000000000000000000000000
000000000001010000000110010001101001101001010000000000
000000000000001001000011111001011111010100100000000000
000000001000001000000011100000001011110000000000100010
000001000100001111000011010000011001110000000000000000
001000100000000001000010000000011111110000000010000000
000001000000000001100111000000001100110000000000000100
000100000000101000000111101101101110100000010000000000
000000000001011101000010000011001100010100000000000100
000010100000010011100000010000000000000000000100000000
000001000010000000000011101011000000000010000000000000
.logic_tile 12 13
000000001001010000000000000011011011110100010000000000
000000000000101111000011100000101011110100010000000000
011000000000011011000111010111011010110100010000000000
100000000000100111000011010000101110110100010001000000
110100000000101000000110100000000000000000000000000000
010110100000010001000011010000000000000000000000000000
000000001000001111100111001001001011010110000000000000
000000000000001111000111100111011000111111000001000000
001011000001000111100111010011001101100000010000000100
000001001100100000000011111001101101010100000000000000
000010100000000000010011011001011000101000000000000000
000000001100000000000110111001101010010000100000000000
000000000001010000000111000101101011010100000000100000
000000000000000011000000001111111001010000100000000000
000000000000101000000000001000000000000000000100000000
000000101110011101000000001011000000000010000010000000
.logic_tile 13 13
000100000000000011100011111001011000111101010000000000
000000000010001001100011000001001000010000100010000000
011000000000001001100010101011001001000001000000000000
100001000000000011000010011011111100101011010000100000
110000000000000011100110001011001000000001000000000000
110000000001000000110000000111111011101011010000000000
000010000000010000000000000101011001100000010000000000
000000001010000000000000000111011001010100000000000000
000001000000010011100011011000000000000000000100000000
000010000111110000100010001011000000000010000000000010
000001001001010111000011100000000000000000000100000000
000100000000000000000110000011000000000010000000000000
000101000100000111100111100000000000000000000100000010
000000100000000111100000000111000000000010000000000000
000000000000110001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
.logic_tile 14 13
000010100000001000010110100101011011010100100001000000
000101000000001111000111101011001101111111110000000000
011000000001010111100000000111101110100000000000000000
100000001110101001100000001111001110111001010001000000
010001000001010000000011000001111010100000010000100000
110010000000000001000011111111011001010100000000000000
000100000001001000000010010000000000000000000000000000
000100001100100001000011100000000000000000000000000000
000000100000001000000011100111001000000010000000000000
000001000011001011000111110000111000000010000000000000
000100100000000000000010010000001101110000000000100010
000101000000000000000010000000001101110000000000000000
000000001100101011000010011111101101000000000000000000
000000000000000101000111111101011000010100100000000000
000001000000000111100000000000000000000000000100000000
000010001010000011100000001101000000000010000010000000
.logic_tile 15 13
000000000000000000000000000011011101011110100000000000
000100000000000011000011100101111000111111110000000000
011000100110000000000000001001001110010111100000000000
100000101100001001000011110101001111000010000000000000
010001000001110001100110000011011010001001000000000001
010000000000010000000000000011111011000010100000000000
000000100000000000000111100000000000000000000100000000
000001001010001001010011010011000000000010000000000000
000000000001111011100111101000000000000000000100000010
000000001101000111100100001001000000000010000000000000
000001000000100000000110101000000000000000000100000010
000000000001000000000100001111000000000010000000000000
000000000000100101100000011000000000000000000100000000
000001001110001011000011001101000000000010000001000000
000000000000000000000000010000000000000000000100000001
000000000000000000000011010111000000000010000000000000
.logic_tile 16 13
000000000001001111000111110101101110010100000000000000
000000000000111111000111011111101010010000100000100000
011000000000000011000111111001111011010100000000000000
100000100111000111000011110111011001010000100000000000
110000000000000111100110001111111010110000110000100000
010000000000100000100000001111101011000010100000000000
000000001000000111000110011101101100101110100000000000
000000000000001001100011011011001000111001110000000000
000010000001010000000010010000011101110000000000000001
000010101110101011000011000000001100110000000000000001
000000001010001011100111101001101001000001000000000000
000000001010011011000100001111111000101011010000000010
000000000000000000000111001011011110000110000000000000
000000000000100111000100000101111000011111110000000010
000100000000001000000111100000000000000000000100000000
000100000010001111000111001001000000000010000000000000
.logic_tile 17 13
000000000001001111100011000101011010010000000000000000
000000100100101011100000000101101101101001010000000100
011000000010001111100111110101111000000010100001000000
100000000000000001100011000101111101000110000000000000
110000000000001111000010001001111001100000010000000000
110000000000001111000011000001101100111110100000000000
000100100000000000000010000000001010110000000000000000
000000000000001001000100000000011000110000000000100010
000110000000111101100010110001101101111101010000000000
000011100000101111100010000111101110010000100000000000
000000101000001000000111111001001100100000010000000010
000000000000001101000011100111001001010100000000000000
000000100000000111100010001000000000000000000100000000
000100100010000000000100001011000000000010000010000000
000000000000000011000000001000000000000000000100000100
000000000001010111000000001011000000000010000000000000
.logic_tile 18 13
001000000000000001000111001001101110111110110000000000
000000000000001011100100001011011000011101000000000001
011100000000000001100000011011101110111110100000000000
110100100001000000000011110011101001100000010000000000
110010101100000000000000010011111011100000010000000000
010001000000000000000011011111011100010100000000000000
000000001010000000000110110111011001001001000000000100
000000000001010000000110110111111111000010100000000000
000010100000000001100000010000000000000000000000000000
000001000000001001000011110000000000000000000000000000
000001001010010111100000010011111010101111010000000000
000010000000000001100011100011111011010110000000000000
000000000100010011100011110000000000000000000100000010
000000001100100011000110000011000000000010000000000000
001001000000000000000000000000000000000000000100000000
000010000000000000000011110001000000000010000000000010
.logic_tile 19 13
000000000000000001000000010111111101010100000000000000
000000000000001001100011110101101100010000100000000000
011000001000001000000000000111111001010100000000100000
100000100001000001000000000011101101010000100000000000
010101000001001001000110000001001010101001010001000000
010000000000100001100010011101011110010100100000000000
000100001110000000000011100001011100101000010000000000
000000000000000000000110000111011010010110100000000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000100101010000001000010001000000000000000000100000100
000001100000001001000111011101000000000010000000000000
000010100000001101100000001000000000000000000100000000
000000000000001111100000001101000000000010000000000100
000001000100000011100111001000000000000000000100000001
000011100000000001100110000111000000000010000000000000
.logic_tile 20 13
000000000000011011100111101011111110000001000000000000
000000000000001111000011101001001000101011010000000000
011000000000001000000000000111001000110100010001000000
100000100000001111000011100000111010110100010000000000
110000100010001111100000000000000000000000000000000000
010001000001000001100000000000000000000000000000000000
000001000110100000000000000000001010110000000000000100
000000100111010000000000000000001001110000000000000010
000001000000000000000011110000000000000000000000000000
000000100110100000000011100000000000000000000000000000
000000100000000111100000000000011000110000000000000010
000000000000010000000000000000001101110000000000000000
000010100000000000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001101001001000000000001000000000010000000000100
.logic_tile 21 13
000010100000001011100111110001001101111110110000000010
000001000000001111100111110001001000010100100000000000
011000000000001000010011000000001111110000000000000011
100000000000001111000010010000001001110000000001000000
010010100001010000000000000000000000000000000000000000
010001000111010000000010000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000000100000000000000000001101000000000010000001000000
000000000000000011000000000000000000000000000110000000
000000000001000000000000001111000000000010000000000000
000010001001010000000000001000000000000000000100000000
000000000100000000000000001111000000000010000000000100
000000000000000111100010001000000000000000000100000000
000000000000000000000100001001000000000010000001000000
000100000000100000000000000000000000000000000100000000
000100000001000000000010001001000000000010000000000100
.logic_tile 22 13
000000000000011001000010001011001010101000010001000000
000000000000001111100100001011011011010110100000000000
011000000000101111100000010000001101110000000010000000
100010100001000011100011010000001100110000000001000100
110000000000010000000110000111101001000001000000000000
010000000000100000000010010000011010000001000000000001
000000000000100001100000000001011000100000010000000000
000000001000010000000011100111011000010100000000000000
000000100000000111000000000111111101101011110010000000
000001000110000111000011100111111100111001110000000000
000100001000100001000011010001011001100000010000000000
000100100010010001000111100111001000010100000000000000
000000000000000111000111100000000000000000000100000100
000000000000001001000100001111000000000010000000000000
000010000000000000000000011000000000000000000100000000
000001000001011111000011101101000000000010000010000000
.logic_tile 23 13
000000000000000001000010110111001100001001000000000000
000000000000000001100111100011111111000010100000000000
011010001000000000000010100000000000000000000000000000
100001001011000000000110010000000000000000000000000000
010000001110001000000111100000011100110000000000000100
110000101110000001000000000000001001110000000000000000
000100001010000000000000000000000000000000000000000000
000101001101000000000000000000000000000000000000000000
000100000000001000000010001001001010000001000000100000
000001000000001111000000001001101110101011010000000000
000001100110000111100010000000000000000000000000000000
000011101010000000100100000000000000000000000000000000
000000000001010011000110100001011000110100010001000000
000100000000000000100010000000011000110100010000000000
000011000000000000000000001000000000000000000100000000
000001001011000000000000001011000000000010000000000001
.logic_tile 24 13
000001101010000111000010110000001101110000000000000010
000010100000000000000110100000001000110000000001000000
011010100100000000000011100000000000000000000000000000
100001000010011011000000000000000000000000000000000000
010100000011000000000000000001101001100000000000000010
010000001100100000000000000000111100100000000000000011
000000000001010000000110000011011010001011100000000000
000000100000100000000000000000111000001011100000000000
000001000101010101000111110000001100110000000010000000
000010000110100000100011010000001110110000000000000010
000000000010100000000011001000000000000000000100000000
000001000001010001010000001011000000000010000000000000
000100101100000001100000000000000000000000000000000000
000100000000010000100000000000000000000000000000000000
000101000000000000000000000000000000000000000100000000
000000100010010000000000001011000000000010000000000000
.ramb_tile 25 13
000000000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101110100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 13
000000000000011111000111010111101000111001110000000000
000000000000001111000111001011111010101011110010000000
011100000000101111100111001011111001000110000000000000
100000000001010111100011100111001010101011110000000000
010000000000000001100011000111011001100000010000000010
010000000000000011000000000001111011111110100000000000
000001001111001000000110000001011000110100010000000000
000010000001001101000000000000011000110100010000000000
000000000000010000000110000111001100100000010000000000
000000000000100111000011100111111011111110100000000000
000101001110000111100000001011101100000010100000000001
000010100000001001000000000001001010000110000000000000
000000000100000111000111100000000000000000000100000000
000000000000000000110010011111000000000010000001000000
000001000001011000000000011000000000000000000100000000
000010100001000001000011100011000000000010000000000000
.logic_tile 27 13
000000000000000000000000000001111011001011100000000000
000000000110010001000000000000011010001011100000100000
011010000110100001000000000001011000100000010001000000
100000100000011111100000000111001010010100000000000000
110000100000001000000000000000000000000000000000000000
110001000000001011000000000000000000000000000000000000
000000000000000001000000011000000000000000000100000000
000000001001010000000010001111000000000010000001000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000011110000000011100000000000000000000000000000
000010001001010000000110010000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000001000000001011000000000010000000000000
000010000010100000000000011000000000000000000100000010
000000000001010000000011111011000000000010000000000000
.logic_tile 28 13
000010000111010000000111000000000000000000000000000000
000011001110000000000100000000000000000000000000000000
011000100000000111100000000000000000000000000100000010
100001001000000000000000001001000000000010000000000000
110000000000000000000000001000000000000000000101000000
010000000010000000000000001101000000000010000000000000
000000100000000000010111101000000000000000000101000000
000001000000000000000000001111000000000010000000000000
000100000000000000000000010000000000000000000000000000
000000001110000000000011100000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000100001000101001000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000000001111100000000000000011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000100100000000011010001000000000010000010000000
.logic_tile 29 13
000001000000000000000000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
011010100000001111000000011011001001111101010000000000
100000000010100111100011110111011101010000100000000000
010000001010011000000011101011111000111101010001000000
110010100110101111000000000101001110010000100000000000
000100000000000001100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100000000100111000000000000000000000000000000000000
000010000000000001000110101011111000100000010000000000
000000001000000000100010011101101010111110100000000000
000000000100000101100000001000000000000000000100000000
000000000000001001000000001001000000000010000000100000
000000000000000000000000000000000000000000000100100000
000000000000001101000000000111000000000010000000000000
.logic_tile 30 13
000000000000000111100000000001001011110100010001000000
000000000000000000100011100000001001110100010000000000
011000000000000000000000011000000000000000000100000000
100000000000000000000010000101000000000010000000000000
010000000000001000000000000000000000000000000000000000
010000000100000111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000100000000000001000000000000000000100000000
000100000001010000000000000011000000000010000000000000
.logic_tile 31 13
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001100000010000000000000000000000000000000100000000
100001000000000000000000001011000000000010000010000000
110000000000000000000000000000000000000000000110000000
010000000000000000000000000011000000000010000000000000
000000100011010000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000001000000001000000011110000000000000000000000000000
000010100000100011000111100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001010010000000000000000000000000000000101000000
000010000000110000000000000111000000000010000000000000
.logic_tile 32 13
000100000000000111100111100000000000000000000100000000
000000000000000000000100000101000000000010000001000000
011000000000000000000000000000000000000000000100100000
100001000000010000000000001001000000000010000000000000
010000000000000011000011100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000110000000
000000000001000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
001000000010001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000100001000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000010000000000000000000000101000000
000000000000000000000100000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000000000000000000000000011000000000000000000100000000
000000000000000000000011110011000000000010000000000000
011000000000000000000000000000000000000000000100000010
100000000000000000000000000111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001100000011000000000000000000000000000000000000
000010000001010001000000000000000000000000000100000000
000000000000000001000000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 3 14
000000000000001000000000001101001010010100000000000010
000000000000000101000000000011011000010000100000000000
011000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000001000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000001000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011110001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000010000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000000000000000000001111011100000010000000000
000001000000001111000000000001001101010100000000000001
011010000000000011110000000000000000000000000000000000
100001000000000000100000000000000000000000000000000000
110100000001000001000000000000000000000000000000000000
110110000000000000100000000000000000000000000000000000
000000100000001000000000010000000000000000000000000000
000001000110000101000010100000000000000000000000000000
000000000000000000000000000001111010100000010000100000
000000000000000011000000000001011100010100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000110000000000000000100000101000000000010000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 5 14
000000000000000001000000000001101101010100000000000010
000000000000000000000000000011001010010000100000000000
011000000000001111100000001000000000000000000100000000
100000000000001111000000001101000000000010000000000000
110000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 6 14
001000000010000000000000000000000000000000000100000000
000000000100001001000010000001000000000010000000000000
011000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000001010000000000001011000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000001010000000000011101111000000000010000000000010
.logic_tile 7 14
000000100000000000000111111011101000100000010000000000
000000000000000000000011110111011101111110100010000000
011000000000001001100000010000001110110000000000000000
100000001110000111000010000000001111110000000000000001
010010000000001001000000001011101010010100000001000000
010000000000000101100000000111001010010000100000000000
000100000000000111000000001111111000010100000000000000
000100000000000111000011100111011110010000100010000000
000100000000000000000000011011111001010100000010000000
000000000000000000000011100111001000010000100000000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000001001000000001000000000000000000100000000
000000000000000011000011010101000000000010000000000000
000000101100000001000000001000000000000000000100000000
000001000000001001000000001101000000000010000000000100
.ramt_tile 8 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000100100000000000000000000000000000000
001000000110000000000000000000000000000000
000000000001010000000000000000000000000000
000010000001000000000000000000000000000000
000101000100000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010101110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 14
000010100000000000000011100001111010000010100000000000
000001101000001001000011111011011011000110000000000000
011000000001000111100000000000000000000000000000000000
100000000000100101000000000000000000000000000000000000
010000000110010000000111100001001011111110110010000000
010000000000101011000100000011101000010100100000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000100100000000000000000000000000000000000000100000100
000101000000001001000011100001000000000010000000000000
000000000001000011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000100000000111100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
.logic_tile 10 14
000000000000100000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
011000000000000000000110110111001000010100100001000000
100000000000000111000011010000011010010100100000000000
010000000000001000000111010011101010001001000000000000
110000000000000101000011111011011100000010100000000000
000000000000010000010000000111111001100000010000000000
000000000000000000000000000111101001010100000000000100
000000001010000000000000010000000000000000000000000000
000000000110000111000011100000000000000000000000000000
000000000010000001000000000000011000110000000001000000
000000000000000111100000000000011001110000000000000100
001000000001100011100000001000000000000000000100000000
000000000000111111100000000011000000000010000000000000
000010100000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
.logic_tile 11 14
000110000000000111000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
011000000000000000000000001111111000000010100000000000
100000000000001101000011100011011000000110000010000000
010000000000000000000000010101011111100000010000000000
010000000000000001000010001111001100010100000000000000
000000000000000011100110001111101110010100000000000000
000000000000000000000000000011001110010000100000000100
000010100000000000000111001101011111010100000000000000
000001100000100000000100001011011011010000100000000010
000100000001010011100010001001111010000000000000100000
000000001100100001100110001011001011010010100000000000
000000000000000111100010000000000000000000000000000000
000000000110000111110100000000000000000000000000000000
000110100001010111100000000000000000000000000100000000
000101000001001011010011111011000000000010000000000000
.logic_tile 12 14
000010000010001111100011111001001001000010100000000000
000001000000000001000011101001011000000110000000000000
011001000000001111000000011111101100010000100000000000
110110000100000001000011010001111100010100000001000000
010000100110000000000000011111101100010100100000000000
010001000001010000000011010101111000101001010000000000
000001000000000101000000001000000000000000000100000000
000010001010000000000000000011000000000010000000100000
000010100000100001000011110000000000000000000100000000
000000000000010000100010000111000000000010000000000000
001000000000000111000000000000000000000000000100100000
000000001100000000000000001101000000000010000000000000
000000000010000111100111000000000000000000000100000000
000000000001000000000000001111000000000010000010000000
001000000000000000000010001000000000000000000100100000
000000000000000001000111010111000000000010000000000000
.logic_tile 13 14
000000100000000000000111101001011001010100000000000000
000001000000000000000111010111111001010000100000000010
011000101000100000000110011011001011111110100001000000
100001000001000000000011110101001101100000010000000000
111000000000000001000000001001011010010100000000000010
010000000110000000100000000111111001010000100000000000
000010000000101111100000010000000000000000000100000001
000000001000010111100010000011000000000010000000000000
000110101100000111100010001000000000000000000100000000
000111100000001001100111010101000000000010000000100000
000001001100000000000111100000000000000000000100000000
000000100000000000000000001011000000000010000000000000
000000001100000000000000011000000000000000000100000000
000000000000000000000011011111000000000010000000000000
000000000110000011110010000000000000000000000100000000
000000000010000000100100001111000000000010000000000000
.logic_tile 14 14
000000000010000111100000000101101101101001010000000000
000000000000001111100011100001101100010100100000000000
011100000000001001100000000011011011001001000000000000
100100000100000001000000000001011000010100000010000000
010000000000001111000110010011011100100000010000000000
010010001110000001100011000111011010010100000000000000
000000101000000000000011110011101100101001010000000000
000001000000000000000111011101111101000010000000000000
000100000010000111000111110011101110110100010000000000
000000001100000111100110000000011111110100010000000000
000000100000000001000111100001101010000001000000000000
000000000000000011100111110111011010101011010000000000
000001000010111001000110101000000000000000000100000000
000100100001101011100111010111000000000010000000000010
000001100000000011110000001000000000000000000100000000
000001000000000001010000000111000000000010000001000000
.logic_tile 15 14
000000100000001011100111001111001011010111100000000000
000001000010000001100010010111111000000010000000000000
011100000001001111100010010101111101000000000001000000
100000000000100001100111010111011011010010100000000000
110000100001001000000110011011011000000001000001000000
010001000000001111000011011111101001101011010000000000
000000000000100001100000011001011111101000010000000000
000000101000001001000010001111001001011001100000000000
000000000000101000000110111101101001010100000000000000
000000000000011111000110110011011001010000100000000000
000000000011010011100011001111101010000110000000000000
000000000000100111100011000111111010000010100000000000
000000100000101000000010010001011100000000000000000000
000000000000000111000110101111001100010110000000000000
000000000000000011100010001000000000000000000101000000
000000000000001001100011111011000000000010000000000000
.logic_tile 16 14
000000000001001000000111110011101101111111000001000000
000000000001000011010011110001101001101001000000000000
011011100000000111000111010111101001000010000000000000
100011000000001111100011110000011001000010000000000000
010010101000000011100011100101101111100000010000000000
110001000000000000100000000101111101010100000000000000
000010000000001101100000001111011011000001000000000000
000100000000000111100011100011101000101011010000000000
000100000000001001100111100101101001100000010000000001
000000000000000101000000000101111000010100000000000000
000000100001001011000011101011101101000001000000100000
000000100000101101000011010011001010101011010000000000
000010000111000111100011110000000000000000000100000000
000001000000000000000111100111000000000010000000000001
000001000001000011100000000000000000000000000100000000
000010000000100000100000001011000000000010000001000000
.logic_tile 17 14
000000000000000011100111100001011000010100000000000000
000010100110001001100110011111101001010000100000000000
011001001001000111000111100000011011110000000010100000
100011000000101101100000000000011101110000000000000000
110100000000000000000110100001001111010001000000000001
010100100000001111000000000000001110010001000000000000
000000001100000111100111111111011101000010100000000000
000000001010010111100110001111011011010000100000100000
000010001010000011000010000111001010101010100000000000
000010101110000000000111101101101000011001100000000000
001000000001011000000010001011111111000001000000000000
000000001011110001000110000111011001101011010000100010
000000000000001001000011111011001101101111010000000000
000100000000000101100011010101101000010110000000000000
000000000000001011100111011000000000000000000100000000
000000000010001011100111010101000000000010000010000000
.logic_tile 18 14
000001000010101111100010011111101010000001000000000010
000010000000000011100111101111001001101011010000000000
011000000000000011100011100000001010110000000001000000
100110100110000111100000000000001001110000000000000000
110000000000001111100000000011111001100000010000000000
110000000000001011000011110011011100010100000001000000
000000001100100000000111110101111000010110000000000000
000000000001001101000111101101101111111111000000000000
000000000001010000000000001101111010111111100000000000
000000000110101111000000001011101000010110000000000001
000000000000001001010000001000000000000000000100000000
000000000001001111100010010001000000000010000000100000
000100000100000000000110010000000000000000000000000000
000100000000000000000110100000000000000000000000000000
000010100000000000010110100000000000000000000100000000
000000000000000001000100000001000000000010000000000001
.logic_tile 19 14
000000000000000000000010010101111010000011110000000000
000000000000000000000010110000100000111100000000000001
011101000000000001000000000011111011100000010000000000
100100001101011101100000001011011000010100000010000000
010010000000000000000011001111011111010100100000000000
010000000000000000000100001011011000101001010000000000
001001001000001111000110010000000000000000000000000000
000010000100000111100011000000000000000000000000000000
000001000010000000000111110111111110010110000000000000
000000100000000000000110111101011101000000000001000000
000010101011010011100000000000000000000000000000000000
000000000000100001000010010000000000000000000000000000
000000000000001000000000000000001001110000000000000000
000000000000001101000000000000011010110000000001000010
000000000001010000000000011000000000000000000100000000
000000100000101001000011010011000000000010000000000000
.logic_tile 20 14
000000000001010111000110000101111101100000010000000000
000001001110000001100010001101001010010100000001000000
011001000000000000000000010000011000110000000000000110
100000101110000000000011010000011000110000000000000000
110001000000000000000111000111001001011001100000000000
110010000000000000010100001011011100010110000000000010
000000000000001111000000000111101000110100010000000000
000000000000001011000000000000011100110100010000000000
000010100000010101100000000000000000000000000100000100
000000000110001111100011100001000000000010000000000000
000001000001000101110011101000000000000000000100000000
000011100000001001000100001011000000000010000000000000
000100000000001000000111100000000000000000000100000000
000000000000000101000000000011000000000010000001000000
000000000000000001000000001000000000000000000100000000
000000000001000001100000000111000000000010000000000001
.logic_tile 21 14
000010001110001000000000001111001100010100000000000000
000000000000001111000010000111001010010000100000000000
011000000110000000000000010001011001111110110000000000
110000000000001111000011011101001010010100100000000000
010000000000000001100000010000000000000000000100100000
010010100000000000000010110011000000000010000000000000
000000000110101000000111000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
000000000000001011100000001000000000000000000110000000
000000100000100011000000001101000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000001010000000000100001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000001000000001001000000001001000000000010000000000000
000000001010000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 14
000000000000000001000000001011001010010100000000100000
000000001110000000100010000111111001010000100000000000
011100100000011000000000000000001110110000000000000000
110101000000000111000000000000001000110000000000100000
110010000000000000000000011000000000000000000100000000
110000000100000000000010000001000000000010000000000000
000000000110000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000101000000000000000011101000000000000000000110000000
000010100010100000000100001011000000000010000000000000
000000001010000000000000000000000000000000000000000000
000001000100001001000010000000000000000000000000000000
000000000000001101100010001000000000000000000100000010
000000000000000011000000000011000000000010000000000000
000010100000100001000000000000000000000000000000000000
000000100101010000100000000000000000000000000000000000
.logic_tile 23 14
000001000000000000000000010111111101000001000001000000
000010100000001111000011010000011001000001000000000000
011100000110000001110000000001111111000000010000000000
100100000000001001100011000000101110000000010001100000
010000001110000000000010000011011000100000010000000000
010001000000000001000100000111001111111110100000000000
000010000010101000000000011001011000000001000000000000
000000000000000001000010111101001111101011010000000000
000011101000010001000010010011011111000110000000000000
000000000110000111100110001011011101101011110000000000
000100000000000000000011110011011111101011110010000000
000000000000000000000110000101011010111001110000000000
000000000000000001010011110000000000000000000100000000
000000001010000000000110101101000000000010000000000000
000010000000001111010011010000000000000000000100000000
000010000001000101100110101011000000000010000000000000
.logic_tile 24 14
000000000001010011000000010001011001101000010001000000
000000000000100111000011000111001000010110100000000000
011000000011001111100011101001011010111101110000000000
100000000000001011100000001101011011101000010010000000
010010100000000011100111100001111101100000010000000000
110000001010001111000110000101101111010100000000000000
000000000000100101100110100111111010000000010000100100
000000000000010000100111100000001010000000010000000000
000001000001000000000111100111011110100000000000000000
000010000000100000000000000000001001100000000010000000
000000001010000111000000000000000000000000000101000000
000000000001110011100000001011000000000010000000000000
000000100100000001000000001000000000000000000100000000
000000001110001111100011100011000000000010000000000000
000100000001010111000110000000000000000000000100000000
000110100001111001000000001111000000000010000000000000
.ramt_tile 25 14
000000000000100000000000000000000000000000
000000001110010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000010000000000000000000000000000
000000001101110000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001001010000000000000000000000000000
000000000001000000000000000000000000000000
000010000000100000000000000000000000000000
000001000001000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 14
000000000001001111100011101101111000101001010001000000
000000000000000111100010010001001000010100100000000000
011110000110000011000111100011111110000010100000000100
100000000000000011000000001111111100000110000000000000
010000000000000000000111000000011100110000000000000001
010000001010001001000000000000001011110000000000000100
001000000000101011000111000011011010000000010001000000
000000000000010001100100000000001000000000010001000101
000110100001001001000000001111001011100000010000000000
000001000000000111000000001011101011010100000000000000
000000000000100001000000000101101100100000000000000011
000001000001010000000011110000001000100000000000000000
000000000000000111100000001111111000010100000000000000
000001000000000000000010010111111110010000100010000000
000001100000100001000110000000000000000000000100000000
000011100001000000100011111001000000000010000000000000
.logic_tile 27 14
000000000000000000000000000000011001110000000001000001
000000000000000000000000000000001101110000000000000000
011000000000000101100000001000000000000000000100000000
100000000000000000000000000111000000000010000000000100
010000000000000111000011101000000000000000000100000000
110000000100010000000000000101000000000010000001000000
000100100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000111000000000000000000000000000000000100000000
000000001100100000000000000101000000000010000001000000
000000000000100000000000000000000000000000000000000000
000100000001010000000010010000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000100010000000000000000000000000000000000000000000
000001000001000111010000000000000000000000000000000000
.logic_tile 28 14
000100100000000011100111011001011101010100000000000000
000001000000000000000011110101111001010000100001000000
011001000001001000000000001011111001000001000000000000
110010000000100011000010100011001010010110100001000000
010000000010000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000110010011100000000000000000000000000000000000
000010000000001101100000000000000000000000000000000000
000000000000000000000000001001001110100000010000000000
000000000100000000000000000101111010111110100000000000
000100000000001001000110100000000000000000000110000000
000100001110001011100000000111000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000001000000000000000001000000000010000001000000
.logic_tile 29 14
000000000000000111100111000000000000000000000000000000
000010000000001111100011100000000000000000000000000000
011001000000000000000000000000000000000000000000000000
100000100000000000000011100000000000000000000000000000
010000000000100101000000001001001000100000010000000000
010000000001011001000010000011011000111110100000000000
000000001000110000000000010111101011101011110010000000
000000000000011101000010000101001011101111010000000000
000000000000000111000000011001011011010100000000100000
000000000000000000100010000011001001010000100000000000
000000000000001000000111010000011110110000000000000000
000000000000001011000011010000011100110000000000000010
000000000000000000000000000001001011111101010000000000
000000000000000000000000001011011101010000100000000000
000010100000010111000111001000000000000000000100000000
000000000000100000000100001011000000000010000000000000
.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
100011000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000000000000000000010000001111000000000010000000000100
000010100000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000001000000000000000000001000000000000000000100000000
000110000000000000000010000011000000000010000000000100
.logic_tile 31 14
000000000000000001000000010001100000000000001000000000
000000000000000000100010000000000000000000000000001000
011000001110001101000110010000000000000000001000000000
100000000000000001100010000000001000000000000000000000
110000000000000000000000000000001000001100111101000000
110000000000000000000000000000001001110011000001100100
001000000000000000000000000000001000001100111101000000
000000000100000000000000000000001101110011000000000000
000000000010000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000001110000000000001001001100111110100000
000000000000000000000000000000001100110011000000000000
000000000000000000000011100000001001001100111110000000
000000000000000000000000000000001001110011000000100110
000000000000100000000000000000001001001100111101000001
000000000011010000000000000000001001110011000000100000
.logic_tile 32 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000001000000000000000000100000100
000000000000100011000000000111000000000010000000000000
000001000000000011100000000000000000000000000100000000
000000000000000000100000000111000000000010000001000000
.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000110000000
010000000000000000000000001011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000100000000000111000000000111011010110100010000000000
000100000000000000000011100000001011110100010010000000
011000000000000000000000000000000000000000000101000000
100000000000000000000010010001000000000010000000000000
011000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000001000000000000000000101000000
000000000010000001000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 15
001000100000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000010011000000000000000000000000000000000000
010100001101110000000000000000000000000000000000000000
010100000001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 15
000000001110000000000000010000000000000000000000000000
000000000100010000000011110000000000000000000000000000
011000000001000000000000000000000000000000000101000000
100000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000001110100111010111000000000000000000000000000000
000000000111010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 15
000010100000010000000000000001111011110100010000000000
000000000000001001000000000000101110110100010010000000
011000000000100111100111100000000000000000000000000000
100000000000010000100000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000000010000011001000000110000000010
000000000000000000000011100000001011000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000001000000000010000001000000
000100000001010011000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
.logic_tile 6 15
000000001110100011100000011111011001100000010000100000
000000000001000000100011111011111111010100000000000000
011000000000000000000011001011001011100000010000000010
100001000100000000000100001011111011010100000000000000
010010100000000000000111001000000000000000000100000000
010011000000000000000100000111000000000010000000000001
000000000000001000000000000000000000000000000100000000
000000000000001011000011000001000000000010000000000001
000000000000001111100000000000000000000000000100000100
000000000000001111100011111111000000000010000000000000
000010101000000000000011101000000000000000000100000001
000000000000000000000010000101000000000010000000000000
000100101000000000000111000000000000000000000100000000
000100000001000000000111110011000000000010000000000001
000000000000100011100011000000000000000000000110000000
000000000000010000100000000011000000000010000000000000
.logic_tile 7 15
000000000000100111000111000000001010110000000000000100
000001000001001111100111100000001000110000000000100010
011000000000000011100111110011011001110100010000000010
100000000000000000000011000000111011110100010000000000
010001001000001111000000000011111001100000010000000000
010000001010001111000000000111111111010100000000000010
000000000000010000000011010000011010110000000000000001
000000000000001111000110000000011000110000000000000000
000000000000101000000000010000011000110000000000100001
000000000100001111010011110000001100110000000000000000
001000001000000000000111100000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000100001010001000000000000000000000000000100000000
000000001100100000100000000101000000000010000000000000
000000001100000000000110001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.ramb_tile 8 15
000001001110000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000100001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000111100000000000000000000000000000
001000000001010000010000000000000000000000
000000000000110000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000
000000000100110000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 15
001100100000100000000011100000000000000000000000000000
000001000001010000000111100000000000000000000000000000
011000100000000011100000010001011000101000000001000000
100001001100000011100011111101101001010000100000000000
010001000101000111000111010000011101110000000000000010
110010000110100000000011110000001100110000000000000000
000000000000000111100111001001001010111101010000000000
000000000000000000100111101101101110010000100000000001
000010100000001000000000000000011000110000000000000000
000000000010000011010000000000001100110000000000100001
000000001110001111000011000101111001000010000001000000
000000000000000011010100000000011101000010000000000000
000000000010000000000000001000000000000000000100000000
000000100001010111000000001101000000000010000000000000
000000000000110000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
.logic_tile 10 15
000011000110100001000111111011001100001001000000000010
000010100000010011000111011011011000000010100000000000
011000000000001000000000000000011110110000000001000010
100000000100000001000000000000001000110000000000000000
110001100110100000000000000000000000000000000000000000
110001100001000000000011100000000000000000000000000000
000100001111000000000000000000000000000000000000000000
000000000110111001000000000000000000000000000000000000
000000000000000111100111000111101010010100000000000000
000000000000011111000100000111011100010000100000000000
000100000100000000000000001111001000100000010000000100
000100000000000000000010000111011001010100000000000000
000001000000001111100110110111011011000001000000000000
000000000001010111000111000000001000000001000000100000
000000000000000111100000000000000000000000000100000000
000000000000000001100000001111000000000010000001000000
.logic_tile 11 15
000000000110000111100011100000011110110000000000000000
000001000000000111100010010000011101110000000001000101
011001000011000000000111110000011000110000000000000100
100011000000001001000111100000011100110000000000000000
010010001100101111000110001101111110000110000000000000
010000000000011111100000000111001000101011110000000100
000000000000100111100000000001111010101000010000000000
000100000001010001000010011111001000010110100000000000
000000001010100011100000000101011010101001010000000000
000000000000010000000011101101011111010100100000000000
000010000010001000000000001011101011100000010000000000
000000000000001111000010001101001001111110100000000000
000010100000000000000110111000000000000000000100000001
000000001111010000000111001011000000000010000000000000
000100000000000001100000000000000000000000000110000000
000000001010000111000011101001000000000010000000000000
.logic_tile 12 15
000100000000000000000000011111101011000010100000000000
000000000000000000000011010001011010000110000000000000
011010100000011000000110101111011100010100100001000000
100000000000100011000100001001111110101001010000000000
010010101100110000000011110000011100110000000000000000
110001000001110000000011110000011101110000000001000000
000010100000000111000111101001101001001001000000000000
000000000000000000100100000111011100000010100000000000
000001000000100011100000010000000000000000000000000000
000000000001000000000011010000000000000000000000000000
000000001010000001010010010000000000000000000100000000
000000000010000000000011000011000000000010000000000001
000010000110101000000110001000000000000000000100100000
000010101100010001000010001101000000000010000000000000
000000000000001000000000000000000000000000000101000000
000000000000001011000000001111000000000010000000000000
.logic_tile 13 15
000000000000110111110011111101111000101000000001000000
000000000101110111100011001101101010010000100000000000
011100000000001101100110000011111110110100010000000000
100000000000001111100000000000001100110100010000000000
010001001000011001100010101001001010111111000000000000
010010100110100011000111001111111011101001000000000100
000010100000000011100111110000011010110000000000000000
000001000001010000000111010000001010110000000000100000
000000000000101011100111101101111001010100000000000000
000010101110001011100010010011111000010000100000000000
000010000000001000000000000001001100010100000000000000
000000000000000011000000000001001101010000100001000000
000010000000010000000000000000000000000000000101000000
000001000000101111000000001011000000000010000000000000
000000000000000111000111100000000000000000000100000000
000000000100000000100000000111000000000010000000000000
.logic_tile 14 15
000100000000101011100000001011101010010100000000100000
000000001110001111000011100011111001010000100000000000
011000000000001111000010000101111001000001000000000000
100000000000000101000111001011001100101011010000000001
110001000110000000000011100101011001111101010001000000
010010100100001001000011000001011001010000100000000000
000000000001001111110011000011011100000010000010000000
000000000000100111000011100000011100000010000000000000
000010100000001111100111110001011001101001010000000010
000000000011000111100011001101001011010100100000000000
000010100000000011100010011111011111111101010000000000
000001000000001111100010000101101111010000100000000000
000000001100111111000010001011101110010100000000000000
000000100001110011100000000011101110010000100000000000
000000000110000001100000001000000000000000000100000010
000000000000000000100011001101000000000010000000000000
.logic_tile 15 15
000000000000001000000000000011101010010100000000000000
000000000100001111000011100111001000010000100010000000
011000000001010111100110011111001101100000010000100000
100010000000000000000011010011001001010100000000000000
110000000000100000000000001000000000000000000100000000
010000000001010011000011110011000000000010000010000000
000000100000010000000000001000000000000000000100000000
000001000000000000000011100001000000000010000010000000
000000000000000000000000010000000000000000000100000000
000000000001011001000011101001000000000010000000100000
000010100000000001000000001000000000000000000100000010
000001000000100011100000001101000000000010000000000000
000000000100000111100000001000000000000000000100000000
000000001100000000100000001001000000000010000010000000
000001001011000000000000000000000000000000000100000000
000000100000100000000000001101000000000010000000000000
.logic_tile 16 15
000000000000000001000111000011001111010100100000000100
000000000000000000100010011101111000101001010000000000
011000001100001000010111011111111011000001000000000000
100000000001010001000111011111001001101011010000000001
010010000001000000010010001011111100100110010000000000
010000000000101011000100001111101011010100100000000000
000000000000000001100111100011011100111110110000000000
000000000000000000000100000011001000010100100000000010
000000000110001011100111111011001001010000100000000000
000000000000000111000110001011011001010100000000000000
000010100001010101100111110111001100100000010000000000
000001000100100001100011010111111010010100000000000000
000001000000000000000011101000000000000000000100000000
000110001100001001000111001101000000000010000010000000
000000100001001101000111011000000000000000000100000000
000000000000100011000011000111000000000010000010000000
.logic_tile 17 15
000000000000000111100111000011111010010111100000000001
000000000000001001100010011111011000000010000000000000
011010000111001000000000011001111001001001000000000000
100000100000001111000011100101101101000010100000000001
010000001000000011000000011101101100010100000000000000
010000100000000000000010001001001010010000100000000000
000000000001100000000000010011101110010110100001000000
000000001010100111000011001011001000101000010000000000
000000000000000111100111001101001001010111100000000000
000000000001000000100000000011111101000010000000000000
000010000000000101100011100000000000000000000100000000
000001000000001001000111000111000000000010000000100000
000010100000001011000111001000000000000000000101000000
000101000001000111100011110111000000000010000000000000
001001001110000111110000000000000000000000000100000000
000010000000000000000000001111000000000010000000100000
.logic_tile 18 15
000000000110000111100111100000001001110000000010000100
000000000000000000000111100000011011110000000000000010
011111000001010111000111110111101100110100010000100000
100100000000100000100011010000101000110100010000000000
010000100000000000000111000111101111000001000010000000
010000000100000000000111110000011001000001000000000000
000000000000100000000111010111101011110100010001000000
000000000000000000000110000000111000110100010000000000
000000001010001000000111100111111011101000010000000000
000000000110000111000000001111011110010110100000000000
000010100110010000000010011111101110100000010000000000
000001000000000000000011101011101101010100000000000000
000010000000000001000011001011111001010100000000000000
000011100000000000000111001111111101010000100000000000
000000000000001001000011100000000000000000000100000000
000000000000001011100100001101000000000010000000000000
.logic_tile 19 15
000000000000001011000011110111101010100000010000000000
000000000000100111000010001111011000010100000000000000
011100000000101001100000001111011110000010100000000000
100100000001000111000000000111101111000110000000000000
010000000110001001100011010011111011010100000000000000
110000000000000001000111111011001011010000100000000000
000000100000001000000110011111011000000010100001000000
000001001000100011000011000111101000000110000000000000
000100000001010000010010010011011100101000010000000000
000000100000100000000011110000111010101000010000000000
000000001000000001000011101111011110010100000000000000
000000000110000000100100000111111001010000100000000000
000000001010000011100010000001101010010111100000000100
000010000000000000100110000111001001000010000000000000
000000000000001101000111101000000000000000000100000000
000000001010000111000100001101000000000010000000000000
.logic_tile 20 15
000100001100101011100010010011011111110100010000000000
000100001110001111000111000000111010110100010000000000
011001000100000001100111101011101110010110000000000000
100000000100001111000100000001111011111111000000000001
010000000000001011000010010001011010101001010000000000
110000000000000001100110001001101101010100100000000000
000010101110011101000000000111001011000001000000000000
000010100000000001000011100011001100010110100000000000
000000001000010111100011110001001010001001000000000000
000000000000001001100010100111001000000010100000000000
000001000000000011000000001011011001010110100000000000
000010101011010000000010011101001110101000010000000000
000000100110000011100110001000000000000000000100000001
000001000001010000010000001111000000000010000000000000
000000000000101000000111001000000000000000000100000000
000000000001001111000110011001000000000010000000000000
.logic_tile 21 15
000000000000000001000110010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
011011100001110111000010001001011110001001000000000000
100001100001011001000100000001111011000010100000100000
010010000000000111000111000111001001000010100000000000
110001000000000000000111111001111010000110000000000000
000000100000001001100110100001011000110100010000000000
000001000010000111000010100000001000110100010000000000
000000000000100111000000000000001100110000000010000010
000000000111010000100000000000001010110000000000000000
000001000110001000000000000001011011110100010000000000
000010000000000101000000000000011111110100010000000000
000110100001110000000000000101111011100000010001000000
000001000000110000000010010001011100010100000000000000
000010100010000000000110011000000000000000000100000000
000001000100000000000011101001000000000010000000000000
.logic_tile 22 15
000000000000000000000011110000001011110000000000000111
000000000000000001000111010000001000110000000000000000
011001000000101000000000000000000000000000000000000000
100100000000001111000000000000000000000000000000000000
010000000000010000000010000000000000000000000100100000
010100000000000001000000000001000000000010000000000000
000001000100100000000000000000000000000000000100000000
000000000000010000000000001001000000000010000000100000
000000000010000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010100000100000010000000000000000000000000100000000
000001000100010000000000000111000000000010000001000000
000000100000001000000000000000000000000000000000000000
000000000000001011010000000000000000000000000000000000
000110001110010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 23 15
000000000000001011100000010000001010110000000000000010
000000000000001101000011110000001010110000000000000000
011010000000100011100000000001111011001011100000000000
100000000001011001000000000000011000001011100000000000
010010101000000011100000010000011110110000000011100000
010000000001011111000010110000011010110000000000000000
000000000000100000000110000111001100000000010000000010
000000000000010000000010011011111011000000000000000010
000010100000000001110010011011101100000010100000000100
000001100000000000000111100011001000000110000000000000
000000100000101001000000000000011110110000000000000101
000001000001010111110000000000001000110000000000000000
000000000000000111000010000000011110110000000000000010
000000001000000000000100000000011110110000000000000000
000010100000010101100000011000000000000000000100000000
000000000000100000000011011101000000000010000000000000
.logic_tile 24 15
000000000001000000000110010000001000110000000000000000
000000000001000111000011000000011000110000000010000000
011000000000000000000000010011011110000001000001000001
100010100000001011000011110000001110000001000000000000
010000000000010000000000010111011100000000010000000001
010001001110000000000011100000001100000000010000000000
000000001010000000000000010001101100100000000000000001
000000000000000000000011110000111111100000000001000001
000001000000001000010000010111101011010100100000000000
000000000000001011000010000000011000010100100010000000
000000000000000111000000000011001111000001000000000010
000000001110000000010000000000101011000001000000000101
000000000000000001000000000000000000000000000000000000
000000000000001001100010010000000000000000000000000000
000000000000001111000000011000000000000000000100000000
000000000000100011000011001111000000000010000000000010
.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000100100000000000000000000000000000000000
000110100000100000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000100000000000000000000000000000000000
.logic_tile 26 15
000000000000000001000111001111001011000010100000000100
000000000000000000100011011011101100000110000000000000
011000100000001000000000000011101010001001000000000000
100101100001000111000000001111101000000010100001000000
010110000000001001000010000101111101000001000001100100
010000000000001101000100000000101010000001000000000000
000001000100100001000011101111111000010100000000000000
000010100000000000000111001111001100010000100000000001
000000100000000111100000001000000000000000000100000000
000001000000000000100000001101000000000010000000000000
000000000000001111000111000000000000000000000101000000
000100001110000001100011111001000000000010000000000000
000100100000000000000000000000000000000000000100000010
000000000000000000000010001101000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000000001000000000011111011000000000010000000000100
.logic_tile 27 15
000000000000101001000000010001001100001011100001000000
000100000001011111000011000000001000001011100000000000
011001000001110001100000000111001011100000010000000001
110010100111110000000000000111111000010100000000000000
010000001111010000000010010000011100110000000000000100
010000000001100000010011010000001100110000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000100000000000001100000000000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000001100001000000000111100000000000000000000000000000
000011000000001001010100000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001011110000000000000000000000000000000000000000
.logic_tile 28 15
000010100000001111000000000111101011001001000000000100
000001000001011111000011111001101000010111110000000000
011010001000001000000000010000000000000000000000000000
100000000000101111000011010000000000000000000000000000
010101000000011000000011100111101111010100000000000000
110010000000001101000111111001101011010000100000000010
001000001110000000000010100000000000000000000000000000
000010100001000000000100000000000000000000000000000000
000000000000000000000111000101011100100000010000000000
000000001000000111000100000011101000010100000000000000
001010000000010111000000000000000000000000000110000000
000001000000000000000000001011000000000010000000000000
000000000000001000000000001000000000000000000100100000
000000000001010101000000001001000000000010000000000000
000010100000010000000000000000000000000000000100000000
000110000000100000000011100001000000000010000001000000
.logic_tile 29 15
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
011000001100000000000000010000000000000000000000000000
100000000000000000000010110000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000001001000000001111000000000010000000000100
001000000000000000000000000000000000000000000100000000
000100000000000000000000000101000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000001100000000000011111001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000111000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 30 15
000000000100000011000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000100000000
100010000000000000000000000001000000000010000000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000001100010000000000000011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000110000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000010000000000000011000000000010000000000100
.logic_tile 31 15
000000000000011000000000000000001000001100110101000000
000000000000000001000000000000001000110011000000010000
011000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000010000000000000000000001011010010100100101
000000000000000000000000000000001000100101100001000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 15
000000000000000001100000010001011010000010000000000000
000000000000000000000010001101001001000000000000100000
011000001000000000000000000101001100000011110100000000
100000000000000000000000000000010000111100001000000100
110000000000000001100110010101001110000011110100000000
100000000000000000000010000000110000111100001000000100
000000000000001101000110000101001100000011110100000000
000000000000010001100010110000100000111100001000000100
000000000000001000000000000101111010000011110100000010
000000000000001011000011000000010000111100001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
010000000000000000000000000101111010000011110100000000
100000000000000000000000000000100000111100001000100000
.io_tile 33 15
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000010000000000000
000011010000000000
.logic_tile 1 16
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011010100001010000010000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000000
010000000000000000000000001111000000000010000000000000
001000000000000000000000001000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000100000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001010000000000000000000000000000000000
.logic_tile 3 16
000010100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000100000000000001101000000000010000000000100
000000000000000000000010000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000111000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000011100111111011100000010000000000
010000100000000000010000000011011010010100000000100000
000000000000000011000000010000000000000000000100000000
000000000000000000100010000001000000000010000000000000
000000000000001000000111000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000111100000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000001101000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000000001011000000000010000000000010
.logic_tile 5 16
000000000001110001100111010000000000000000000000000000
000000000000011111000110000000000000000000000000000000
011000000000101111000111101001101001010110100000000000
100000000001111111000000000001011011000001000000000000
110000000000100111000110101101001010000010100000000000
110000000001010111000010000111011011000110000000000000
000000000000010101000000010101111100000000110000000000
000000000110000001100011011011001000010110110010000000
000100001110000000000011000001111100000010100000000000
000100000000000000000000000101101000000110000000000000
000000000000001001000000001000000000000000000100000000
000000000000000001100011100101000000000010000000000000
000001000000000000000010001000000000000000000101000000
000000100000000000000000001011000000000010000000000000
000010100001000111000000000000000000000000000100000000
000001000000000000100000001001000000000010000000000000
.logic_tile 6 16
000000000100001111000110000001011100010100100000000100
000000000000000011000000000111111000101001010000000000
011010100000000101100110011011011001010100000001000000
100000000001111011000010000011011000010000100000000000
010000000000001011100111111111011001010100000000000000
110000000000001111100011110111011011010000100010000000
000001000000000000000110100111111000100000010000000000
000010000000000000010000000111001000010100000000000000
000000001010001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000100001010011100000000000000000000100000000
000100000000010000000100001101000000000010000010000000
000101000000001111100000000000000000000000000100000000
000000000000001111000000000101000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 7 16
000010100001100000000000000000011101110000000010000001
000001000001010001000011100000011101110000000000000000
011000000000001111100010010111011001110100010000000000
100000000101001111100110000000001000110100010000000000
010000000000100111000000001111011010001001000000000000
010000000001000000000000000111101111000010100000000010
000000000000100001000010110101101010000010100001000000
000000100001000111100111001111001101000110000000000000
000000000000100001100010001001101101101000000000100000
000100000000010000000100000011101001010000100000000000
000110100010000001000010000101111011010100000000000000
000101000011011001100110001111011100010000100010000000
000000000000000001000010000111011010110100010000000000
000000000000000000100010010000111000110100010000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000010001111000000000010000000000001
.ramt_tile 8 16
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000010000100000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 16
000001000000000000010110001101101000010111100001000000
000010001010000000000011000011111010000010000000000000
000001000101010111100111000001101101100000010000000000
000000100000101111000111100111111100010100000000000100
000000000000010011000010011111011001101001010000000000
000000000101100111100110000101101011010100100000000000
000000100000001111000111110001111000100000010000000000
000000100000101011000110000111101010010100000000000000
000000000000001111000000010000001100110000000010000000
000000001110000111100011110000001111110000000010000000
000100100000000011100010001001001010111111000001000000
000100000010000001100100000101111011101001000000000000
000001000000001000000110111111011101010100000000000000
000010000000000111000111101001011110010000100000000000
000100000111010001000111101011011111010100000000100000
000000000000000000000110011001011111010000100000000000
.logic_tile 10 16
000000001010100000000000010000011000110000000000000100
000000000000000001000011000000011010110000000000000000
011001100000001011000111100000001111110000000001000010
100011001000000011100110010000001100110000000000000000
010000000001010001000111101101001111101000010001000000
010000001100000000000111111001101010010110100000000000
000000000000000111100000011011011001000001000000000000
000000000000000000000011011011001011010110100000000000
000000000001010000000000010000011000110000000000000010
000000000100001111000011010000011000110000000000000100
000001000000000001000010000000001110110000000010000100
000000000000010000100000000000001111110000000000000000
000000000000100001000000000101011000101001010000000100
000100000011001001100010001011101011000010000000000000
000100000000100000000000001000000000000000000100000000
000000000001001001010000000111000000000010000000000100
.logic_tile 11 16
000100000001010000000111000000011001110000000010100000
000000000001110000000100000000011110110000000000000000
011010100110000000000010010000001111110000000010000010
100000000010100000000111110000001101110000000000000000
110000000100000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000001100001000000000000001000000000000000000100000000
000011100000100000000000000011000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000011101001000000000010000000000000
000010100000000111000011101000000000000000000100000000
000010000000000000000100001111000000000010000001000000
000010100000000111000111100000000000000000000100000000
000000000110000000000000001011000000000010000001000000
000110100001000011100000010000000000000000000100000100
000101000010000000100011101001000000000010000000000000
.logic_tile 12 16
000001101010000000000111110011111010001001000000000000
000010000000000000000110000111011100000010100000000010
011100000001010011100110010111001010101011110000000000
100010100100100000100011111001011011000110000000000100
110100100000101111000110111011011010000010100000000000
110111100100011111000011110111001101000110000000000000
000001001000011111100000001111011001001001000000000010
000000000000000101000010110011011001010111110000000000
000000000000000011100111110001101010111101110000000000
000000000000001111000011100101001001101000010000000010
000000000000000011100000000000000000000000000100000000
000000000010000000100000000111000000000010000010000000
000001000000011011100111001000000000000000000100100000
000010000000001111000000000101000000000010000000000000
000010101010000011100000000000000000000000000100000000
000001000000000000100000001011000000000010000000000000
.logic_tile 13 16
000001000000000111100000000000000000000000000000000000
000010000000000000100011100000000000000000000000000000
011000000000010011100011100111101100101000010000000000
100000000000000000000011110001111101010110100010000000
010000100001010111100111111001111110000010100000000000
010001000000000000100011010101001011000110000000000000
000010000110001011100000001101011001101000010000000000
000001000000000001100000001001011010010110100000000000
000000000000011001000110111001111101010100000000000000
000000001010000111100110000101001101010000100000000000
000000000110000101100000000000000000000000000000000000
000010001000000000100010010000000000000000000000000000
000001000000000000000000000000001100110000000000000100
000000000100010000000000000000001100110000000001000000
000000001000101000000111100000000000000000000100000000
000000000010000011000000001101000000000010000000000001
.logic_tile 14 16
000000001000100001000111110101111000001001000000000000
000000000000010000100011110111001010010111110000000010
011000000000000001000110110101101100101011010000000010
100000100000000000100110001011011110000001000000000000
010000000001011111000011001101011000111111000000000001
110100100000001111000011111101011001101001000000000000
000011100000001101000111101111011000001001000000000000
000011100000001111000000000101011111000010100010000000
000000000001110000000111100111101001001001000000000000
000000000111100001000011100011011100000010100001000000
000100000000000000000000001111011100100000010010000000
000000000010000001000011110101011000010100000000000000
000010100110011001000000011000000000000000000100000000
000000000000111101000011101111000000000010000000000000
000000001110000000000010000000000000000000000100000000
000000000000000001000100001101000000000010000001000000
.logic_tile 15 16
000010000000100000000011110000001011110000000010000000
000000000000001111000011100000001100110000000000100000
011000000001001011100000000101111000000010000010000000
100010000000100001000011110000101011000010000000000000
010000001000000000000011011111111011001001000000000000
010100000000000001000110000101011001000010100000000000
000000000000000111100111000001011110111111000000000000
000000100000000000100111001001001100101001000010000000
001100001100000111000000001111111000000010100000000000
000100000110000000000000001011101011000110000000000000
000000001110000000000000000000000000000000000000000000
000010000010000111000010000000000000000000000000000000
000000001110000000000011000000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000010000100000011000000010000000000000000000000000000
000000000000000001100011110000000000000000000000000000
.logic_tile 16 16
001000000000101001000111010000000000000000000000000000
000000000100011101100111010000000000000000000000000000
011010000000000111100000011011011000000010100000000000
100001001100000000100011000111011001000110000000000000
010000000000000001100010001001011000111101110010000000
010100000001010000000100001011001000101000010000000000
000000101110000000000000001111001010010100100000000000
000001000110000011000000001111001101101001010000000010
000010100000101011000011000111011010010000100000000000
000001000000010011100111100011001011010100000001000000
000001001110100000000000000000000000000000000000000000
000010000001010000000010000000000000000000000000000000
000000000000101011000000000111101100100000010010000000
000010100000000111000011110011001101010100000000000000
000000000000100000000000010000000000000000000100000000
000001000001000111000011001111000000000010000000000001
.logic_tile 17 16
000000000000000011100010001111001010000000100000000100
000000000000000000100011110011111111101001010000000000
011000001010011000000000010001111001010100000000000000
100000000010001011000011001001011110010000100010000000
110000000000001001000011110011011010100000000000000000
010100000000000011100010000101111110010110100000000000
000001001000000011100010010101011011100000010000000010
000010000000000001000111010001101101010100000000000000
000110100000000011000011001001001010111101010000000000
000111000000000111100011101101001100010000100000100000
000001000100001000000110000011101000110110110000000000
000010000001000011000010010111011100111101010000000000
000010000000001111010010011101111011110010110000000010
000001000000010101100011110111101101101110000000000000
000000001001000111100000011000000000000000000100000000
000000000000100011100011101111000000000010000000000000
.logic_tile 18 16
000000001000000111000111100001011110111111110000000000
000000000010000111000111101111111110001011100000000000
011110000001000001000110000101111101000010100000000000
100010100000100001000000000001001101000110000000000100
000100000000101000000110100101011010000110000000000000
000100000001011011000111101011011011011111110001000000
010000000000001111100110011101101000101001110100000000
000000000000000001100011010001111100000000010001000000
010000000110100111100011100000001100000011110100000000
000010100010010000100011110000010000000011110000000000
000000000000001000000011100000001000110000000100100000
000000000000101111000100000000011110110000000000000000
000000000001000001000110101001101010101001110100100000
000100000000100001000100000001111000000000010000000000
000000000001000000000000011000000000000000000100100000
000000000000000000000010100101000000000010000000000000
.logic_tile 19 16
000000000000001001100011101111111100100000010000000000
000000001010000001010111101001101001010100000000000000
011100000000000111000111000001001100111111000000000000
100100100000000111100110011101011100101001000000000000
010000001110000000000011110101011110010100100000000000
110000000000001001000010000011001111101001010000000000
000000000000000111000111001111111011000010100000000000
000000001110001001000000001001011000000110000000000000
000110001000000011000000011111111101001001000000000000
000000000000000001000011010101111111000010100000000001
000000000000000011000110000000000000000000000000000000
000000000001001011000100000000000000000000000000000000
000001001011010000010110001001001001111101110000000000
000100100000000000000000000001011100101000010000000000
000000000000001001000110001000000000000000000100000000
000000000010001111000010000101000000000010000000000000
.logic_tile 20 16
000010000000000111100010001101011000000001000000000100
000000000000001111100100000111101000101011010000000000
011000001000001011000000011011111001100000010000000010
100000000000100111100011111111001010010100000000000000
110000001010100000000111111111101111010100000000000000
110000000000010000000010000011101001010000100000000000
000000000001010000000010001011111010100000010000000000
000010000000100011000111111111011111010100000001000000
000000100001010000000000001111101001010100000000000000
000000000000100000000000000011111111010000100000000000
000000001110001000000000001000000000000000000100000000
000000001010001011010000001101000000000010000000000000
000100000000010000000010000000000000000000000100000001
000100000000101111000010011101000000000010000000000000
000010100000000011000010010000000000000000000100000000
000001000010000000100111000001000000000010000000000010
.logic_tile 21 16
000000000001101000000110110001001111101001010000000000
000000001010001111000111111011101000010100100001000000
011110100010001111000010001111001001101011010000000000
100110001110000001000100001001011010000001000000000010
110000000000001111000010001111001111101000010000000000
110000000000000111000000001101011101010110100000000000
000000000100101000000010001001001010101000000000000000
000100000011010101000110010001011010010000100000000000
000000000000000111100000010011011111010100000000000000
000000000000000111000010000101011110010000100000000000
000000100000100000000011100101001101100000010000100000
000000000110011001000111110011001011010100000000000000
000000000000001011000111111000000000000000000100000000
000000000000001111100111110011000000000010000000000000
000000001000000011000000001000000000000000000100000000
000000000000000000100010011011000000000010000000000100
.logic_tile 22 16
000000000001011111110000000000000000000000000000000000
000000000000100011100000000000000000000000000000000000
011110000000101000000000000111111000101000010000000000
100100001001000111000000000101101000010110100000000010
110000000000000000000000000000000000000000000100000100
010000000000000011000000001111000000000010000000000000
000000000010000000000111101000000000000000000101000000
000000001010000000000000001111000000000010000000000000
000000000001000000000000001000000000000000000100000000
000000001110100000000011101101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100000001000000000010000000000001
000000000000010000000111000000000000000000000000000000
000000001100100000000011110000000000000000000000000000
.logic_tile 23 16
000001000000000000000111101011011011101011010000000000
000000000000000001000111101111011010000001000001000000
011001001000000111100110010001011010101011110000000000
100000000000000000000011101101011010000110000000000000
010000001100000101100000010101101000001001000000000000
010000000000001011100010001111011110010111110000000000
000001000000110011000010101001001101010100000000000000
000000000001111001100111011111011001010000100000000001
000001000000000001100111100111111000001001000000000100
000000100000000000000110000001101010000010100000000000
000101000000000111100000000000000000000000000100000001
000010000100000000100000001011000000000010000000000000
001100000000000011000010001000000000000000000100000000
000100000000000000100100001001000000000010000010000000
000000000001100000000010001000000000000000000100000000
000000000100110000000010010011000000000010000000000000
.logic_tile 24 16
000000000001011001000011100011111001100000010001000000
000000000110101011000010110011111010010100000000000000
011000001010000000000111101101011000010110100000000001
100000100000000000000111111111011000101000010000000000
010000100100000111000111000011101101100000010000000000
010001000000100000000011100011111011010100000001000000
000011000000001001100110000111001101100000010000000000
000001000010000001000000000111111010010100000000000100
000000000110001000000111010000000000000000000100000000
000000000000000011000111001101000000000010000000000000
000001001010110000000010000000000000000000000100000000
000010100000100000010000001101000000000010000000000000
000001000000001000000011100000000000000000000100000100
000010000000000011000000000001000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000000000000000010001001000000000010000000000000
.ramt_tile 25 16
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001010000000000000000000000000000
000001000100100000000000000000000000000000
000000100001000000000000000000000000000000
000100001110000000000000000000000000000000
000100000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000100000000000000000000000000000000000
.logic_tile 26 16
000001000000000000010111100111101000100000000000000010
000000000000000000000100000000111111100000000001000000
011000000001010111110000000000011010110000000000000010
100010100000000000100000000000001010110000000000000001
110000000001010000000111100111101100000000010000000010
010000000000001101000100000000111011000000010000000100
000001000000000111100110001111111011010100000000000000
000010000000000000000011100011011011010000100001000000
000000000000000000010111110001111110000000010000000001
000000000110000000000111010000011111000000010001000001
000001100000010001000000010011101111000000010000000000
000010000000001001000011010000011000000000010000000101
000001000000000000000111101000000000000000000100000000
000010100000000000000100001011000000000010000000000100
000000001000000111100000001000000000000000000100000000
000000000000000001000010010111000000000010000000000000
.logic_tile 27 16
000010100000000000000111100000001011110000000000000000
000000100110001001000100000000001101110000000000100000
011000000111011000000010001001001110000010100001000000
100000000000001111000100000011001101000110000000000000
111000000000000000000000000000011010110000000001000000
010000000000000001000000000000001100110000000000000000
000010000001001001100111100001011010110100010000000000
000000000000000101000100000000001001110100010000100000
000000000111000111100111111001111111100000000000100100
000000000000100011100011111111111000000000000001000000
000000000000100001000011101000000000000000000100000000
000000001010010000100110001011000000000010000000000000
000000000001000101100000001000000000000000000101000000
000000000000100000100000001101000000000010000000000000
000000000100100000000010000000000000000000000100000010
000000000110110000000010010011000000000010000000000000
.logic_tile 28 16
000000000000001000000110010101111001101000010000000000
000000000110000001000011110011001001010110100000000000
011011000000000011000011110000000000000000000000000000
100011000000001001000111100000000000000000000000000000
010000000000001111000000001011111001000010100000000000
010000001100001101000011100111011011000110000000000000
000001000000001001100110101101011000010000100000000000
000010001000001011000100000011001010010100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
001100000001000011100000000011001010010100100000000000
000010000100000000000000001111101110101001010000000000
000010100000000000000000000001011111111111000000000000
000000000000001011000011100001111010101001000001000000
000000000000000011100000000000000000000000000100000000
000001000000010000110011011101000000000010000000000000
.logic_tile 29 16
000000000000010000000011100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000010000000000000001011011100000010010000000
010000000000000000000000000011101001010100000000000000
000000000000001000000000000000000000000000000100000000
000000001010000001000000000111000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000001100001111000011100111000000000010000000000000
000100000000000001000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000010
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
.logic_tile 30 16
000000000000000000000000011111011001001001000001000000
000000000000000001000010000111011011000010100000000000
011010000000000001000011100111101111010100000001000000
100000000000000001000000000111011011010000100000000000
010000100000000000000000000001111111100001010000000000
010001001110000000000011100000001000100001010000000000
110000000010000000000010110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
110000000000000000000000000111001010110100010000100000
110000001100000000000000000000011000110100010000000000
000000000000000001000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000101100011000111011100110100010001000000
000000000000000001100000000000001110110100010000000000
010000001110001111100110000000011110000011110101000000
100000000000000101000000000000010000000011111000000000
.logic_tile 31 16
000000000000001011000000001111011101000001000000000000
000000000000000001000000000101011110000000000000000000
011000000001011001000010011001111000000010000000000000
100000000000000001000110000011101000000000000000000001
110010100000000000000110000001111000111111100010000000
100000000000000000000000000000101000111111100000000000
000000000000101001000110010101011110000011110110100000
000000000000000001000010000000110000111100001000000000
110000000000000000000000000101100000001111000100000000
000000000000000000000000000000000000110000111000000000
000000000000001111100110000111111100000011110100000000
000000001000000101100000000000000000111100001000000000
000000000000000000000110110101101110000011110100000000
000000000000000011000010100000110000111100001000000000
010000000100000001100110100101101110000011110100000000
100000000000000000000000000000110000111100001000000000
.logic_tile 32 16
000010100000000000000000000101100000000000001000000000
000000000000000000000011100000000000000000000000001000
000001000000000101100000000101000000000000001000000000
010010100000000000000000000000001011000000000000000000
000000000000000111100111000101101000111100001000000000
000000000000000000100011100000101001111100000000000000
000000000000001000000110110101101000111100001000000000
000000000000000101000010100000101011111100000000000000
000000000000000000000000000001101000111100001000000000
000000000000000000000000000000001001111100000000000000
000010101100000000000110100101001000111100001000000000
000000000000010000000100000000101011111100000000000000
000010000000000000000111100011101000111100001000000000
000000000000000000000000000000101001111100000000000000
000000000000000000000000000111001000111100001000000000
000100000000000000000000000000101011111100000000000000
.io_tile 33 16
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000100000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 17
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000000000001
010000000000000000000111100000000000000000000000000000
110000000000010000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000100000000000000110000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000001000000000000000000001101000000000010000000000001
.logic_tile 3 17
000000000000010001000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000000000000000011011100001001000001000000
000000000000000000000000000001011011000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000001001110000000000011101111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000010000000000000000000000000000
000001001010000000000011010000000000000000000000000000
.logic_tile 4 17
000001000001000000000000000101111100000011110000000000
000010100000100000000011100000010000111100000000000000
011000000000000001000000000001001100011101000000000000
100000000000000000000000000000101110011101000000000000
000100000000000001100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010010000000001000000000000001111110111000100100000100
000000000000000001000000000000011010111000100000000000
000000000110000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001001110001000000000000000000000000000000000000000
000000100000001101010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010010010000000000000000000000000000
.logic_tile 5 17
000000000000000000000010000011001001010100000000000000
000000000000001111000100000001011011010000100000000010
011000000000000000000000000011101100000011110000000000
100000000110001001000010010000010000111100000000000010
010000000001000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000111000000000011001111000010100000000000
000010100000000000000011100001011001000110000000000000
000000000000000000000010000111111001101000010000000000
000000000000000111000000000000001010101000010000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001000001000000001000000000000000000100000000
000000000000000000100000001011000000000010000000000000
.logic_tile 6 17
000000001110010000000000001111001101010100000001000000
000000000000001101000011100101001001010000100000000000
011010000000000011000111000000000000000000000000000000
100000000000000000110111100000000000000000000000000000
010000000000000000000000000111011000000001000000000000
010000000110000000000000000000001000000001000010000000
000000001100000111100000010101111111110100010010000000
000000000000100000000010000000001011110100010000000000
000000000000000011100000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000100000000000000000001000000000000000000110000000
000000000110000000000000001001000000000010000000000000
000001000001110000000000000000000000000000000100000000
000010100000101001000000001011000000000010000000000000
000000100000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 7 17
000011000000000111000000010000000000000000000000000000
000000001010001101100011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110001001110000000000000000000000000000000000000000000
010000100000100111000000000000000000000000000000000000
000000100000000001000000000000011011110000000001100000
000001000000001001000000000000001100110000000000000000
000000000001110011100000010101101101100000010000100000
000000000110000000100011100111001000010100000000000000
000100000000000011000000000000011010110000000000000010
000000000000000000000000000000001000110000000000000100
000010100000000001000000000101101010101011110000100000
000000000001010000000011100001001001000110000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
.ramb_tile 8 17
000100000010110000000000000000000000000000
000100000000100000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000100100000000000000000000000000000000
000000000110000000000000000000000000000000
000000000101110000000000000000000000000000
000010100001010000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000100000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 17
000000000101010001000111010011001111100000010000000000
000000000001010000100111011101101100111110100010000000
011001000000001000000111111011011001010111100001000000
100010100000001111000011101011101001000010000000000000
010000000000100111000111000011011100010100000000000000
010100000001010000000100001101101010010000100000000000
000000000000000000000010100111111011010100000000000000
000000100100000111000100001001111010010000100010000000
000000001011000000000011111000000000000000000100000010
000000000000000000000010001001000000000010000000000000
000000000000001011000010000000000000000000000000000000
000000000000001011100100000000000000000000000000000000
000100000000000000000111000000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000010100000000000000011100000000000000000000100000000
000001000000000000000000000001000000000010000000000001
.logic_tile 10 17
000000001000001000000010111101111100010100100001000000
000010000000001111000011010111111100101001010000000000
011010100000000001100111101111111101010100100000000001
100000000000000000000100001011011000101001010000000000
010101000100001000000111100000000000000000000000000000
010010100001010011000010010000000000000000000000000000
000000000000000000000011010111111011101001010000000000
000000000000000000000110001001111001000010000010000000
000010100110100000000010000111001010010100000010000000
000000000011011111000011010001011011010000100000000000
000001000000000111110011110001001100100000010000000000
000000100000001001000111110111011101010100000000000000
000000000000000001000000011011101010100000010000000000
000000000001001001000011010011001110010100000000000000
001100000000000011100011100000000000000000000100000000
000100000000000000100100001111000000000010000000000000
.logic_tile 11 17
000011000000000000000000000000001111110000000000000010
000011001100101001000000000000011011110000000000100000
011000000001011000000110100000000000000000000000000000
100001000000001011010000000000000000000000000000000000
110000000000000000000000000000011010110000000001000000
010000001010001001000000000000011000110000000000000000
000000000000001000000010000000000000000000000000000000
000000001001001101000011100000000000000000000000000000
000000001110000001000000001011011011111101010000000000
000010101110000000100011100011001000111001110001000000
000100000111000000000000000011101111010100000000100000
000100000000000001000000000101001001010000100000000000
000000000000100011000000001000000000000000000100000000
000000000000010000000010001111000000000010000000000001
000011101001010000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
.logic_tile 12 17
000010000110000000000010000000001001110000000000000000
000000000010000000000000000000011100110000000000100100
011000000001011111100000001101001100100000010001000000
100000001010000001000000001101011110010100000000000000
010010000110000111000111100000000000000000000000000000
110000000101000000000100000000000000000000000000000000
000000000001010000000000010101011001100000010001000000
000000001110100000000011001111001000111110100000000000
001001000000000000000011111000000000000000000100000000
000010000000100000000111111111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000100101011000000000000000000000000000000000000
000001000110000001000000010000000000000000000100000000
000110000000000011100011010111000000000010000000000000
000010000000000000000011000000000000000000000100000000
000001000000000000000000001011000000000010000000000100
.logic_tile 13 17
000000000000000000000111100000011110110000000000000000
000000000000000000000110010000011011110000000010000000
011000000000001011110000000000000000000000000000000000
100000001010001011000011100000000000000000000000000000
110000000000000011000011000000011110110000000000000010
110000000000000000100000000000011110110000000000000000
000010000000001000000000011001101001000000010000000001
000010000000001101000011101101011010101001110000000000
000000000000000011100000010111111001111101010001000000
000000001111010000000011110101001100010000100000000000
000010100000001101100000001011011000111111000000000000
000001000000001111100010010011111110101001000000000010
000011001010000111100010000000001101110000000010000010
000010000010011001100000000000001101110000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000111000010001001000000000010000000000000
.logic_tile 14 17
000010001000001111000010011001001000000010100000000000
000001000000001011000111101101011000000110000000000000
011000000001111000000000011011011000101000010000000010
100000000010011111000011011011101101010110100000000000
011000100000001011100010001101111111010110000000000000
010001000001000001000000000011001010111111000000000000
000000000000001001100111101011001100010100100000000000
000000000000000111000011001101011010101001010000000010
000001000000011111000111010111001111000000010001000000
000010000000000011100111101101101001101001110001000000
000000000000000011100111101111001010010110100000000000
000000000010000001000000000101101100100000000000000000
000001100000001000000011111000000000000000000101000000
000011000000001011000110000111000000000010000000000000
000001000000011011100000001000000000000000000100000000
000010100000100101100000000011000000000010000010000000
.logic_tile 15 17
000000000001011111000110001111011011101011110000000000
000000000000010011000000001111101101000110000000000000
011000100001111000000000001001101101010111100000000000
100000000001111101000011011111001100000010000000000000
110000000010000001100011100000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000100000000000000010000000001111111101000010000000000
000000101110001111000010000001101101011001100000000000
000010100000000111100000000101101000000010100000000000
000000000000001001100000000001111011000110000000000000
000000000001011011000111110101011111100110110000000000
000000000010001111010110000011001101010101010000000010
000010001010000000000111101000000000000000000100000000
000010000000000011000010000011000000000010000000000000
000000000010000001000110100000000000000000000100000000
000000000000100000100110010111000000000010000000000010
.logic_tile 16 17
000100100000000011100111110000001101110000000000000000
000100000000001111000010000000001100110000000000100000
000010000001001011100111100101101110000010000000000000
000000000000000001000110010000111101000010000000000000
000010001010011001100110001101011100111101010000000000
000001101000100101000011100111111000010000100000000000
000001000001010111000011101001101010111111000000000000
000011100000001011000100000101001001101001000000000000
000100101110000001000011010001001111000001000000000000
000001000000100000100111010000001010000001000000000000
000000000000101011100011100000011001110000000001000100
000000000001011011000100000000011100110000000000000000
000011101000000000000011001111101010111101010000000000
000011000000001111000000001101101001101111010000000000
000000000000100111100000011101001101111111100001000000
000000000001000000100010111001111000010110000000000000
.logic_tile 17 17
000000000000001001000011100101101011000001000000000000
000101001100000111100111100101011111101011010000000000
011000101000101111000111101001001110000010100000100000
100000000001011111100111101101101110000110000000000000
110000000000100011000110010001111110101000010000000000
010000000000011001100010000001111011010110100000000000
000100000000101111000000011111111010000010100000000000
000000000001000001000011100001001000000110000000000000
000101000000000000000111101001001111010100100000000000
000110000100000000000111100011111001101001010000000000
000000100000001000000000000000000000000000000100000000
000000000000001111000000001011000000000010000000000000
000000101000001111100000011000000000000000000100000000
000000000110000001100011100001000000000010000000000000
000000000000000111000110100000000000000000000110000000
000000000000000000000110010101000000000010000000000000
.logic_tile 18 17
000100000000010001100010010011101011100000010000100000
000000000001110000000011111101101001010100000000000000
011011100000101000000111111101011010010100000000000000
100000000000010001000011111011111100010000100000000000
010100100110010000000011101001001001000001000000000000
010001000110101111000000000111011000101011010000000100
000010101100000001000010001101011011010100000000000000
000001000000000000100100001011101111010000100000000001
000010100000000011010000000011111000010100000000000000
000000101110000000100011011101111101010000100000000000
000000001100010111100111101000000000000000000101000000
000000000000100000100000000011000000000010000000000000
000010100000001000000000000000000000000000000000000000
000000000110000011010000000000000000000000000000000000
000100000111100111000000010000000000000000000100000000
000000000000110000000010100111000000000010000000000010
.logic_tile 19 17
001000000000010001000110110011001011100000010000000000
000011000000100000000110000101111100010100000000000000
011000000001000011000000000000001100110000000010000000
100000000000001111000000000000001100110000000000100000
110000100000011001000000001001011010010100000000000000
010000000000100001100011111111011110010000100000000000
000000000001010000000000001111001000000001000000000100
000000100000100000000010001011111010010110100000000000
000000000001011011100010001001011001111101010001000000
000000001010101011000011101011101110010000100000000000
000000000001101000000010010000000000000000000100000000
000000000010111011000111100111000000000010000000000001
000001001000000011100010001000000000000000000100000000
000010000000001001100000000001000000000010000000000000
000100000000000111000111100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
.logic_tile 20 17
000010000001000000000111100011001001100000010000000010
000100001110100111000111100001011100010100000000000000
011100000001000001100111100111011001100000010000000000
100100100000100111000100000101001000010100000000000100
010010000000000111000110010111111001010100100000000000
010001000000000111100111111101111010101001010000000100
000000000000010111000000000000000000000000000100000010
000000000100000000110000001111000000000010000000000000
000000000000010011100000000000000000000000000100000000
000000001000000111000000000101000000000010000000000000
000000100000001000000010001000000000000000000100000000
000001000001000001010100001011000000000010000000000000
001110100110000011100000000000000000000000000100000010
000001000000000000000011110011000000000010000000000000
000000100000000000000000010000000000000000000100000000
000000000101010000000010111101000000000010000001000000
.logic_tile 21 17
000110100000001001100111101101001100001001000000000000
000101001100000011000110011101101010000010100000000000
011001000000101000000111101011011001100000010000000000
100010000000000001000110011001011110111110100000000000
010000000000001101100000010000000000000000000000000000
010000000100000001100011100000000000000000000000000000
000000001010000001100111100101111000000001000000000000
000010101110000000000110101011001010101011010000000100
000000000000000111100011100001101000000010100000000000
000010100000011111000000000011111000000110000000000000
000010100101100001000000000011011111111101010000000000
000000000000110000100000000001011011010000100000000000
000010100100000000000111100000000000000000000100000000
000000000000000000000100001111000000000010000000100000
000010100000000000000011001000000000000000000100000100
000001000010001011000000000011000000000010000000000000
.logic_tile 22 17
000000000000010001000111111101101110010100100010000000
000000001000000000100111101111111010101001010000000000
011001100000000000000000000000011100110000000000000010
100001000110000111000000000000011000110000000000000000
010010100100000101000000011011101000010100000000000001
010000000000100000100011001101011100010000100000000000
000010100000000000000111100000000000000000000100000000
000000000000000000000111110011000000000010000000000001
001000000001011011100000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000100000000100001000000000000000000000000000000000000
000100000000010000100010000000000000000000000000000000
001100000001010000000000011000000000000000000100000000
000100000000100000000011100001000000000010000000100000
000001100001100000000111100000000000000000000100000000
000000000000010000000100001101000000000010000010000000
.logic_tile 23 17
000000000000000000000111010000001000000011110000000000
000000000000100000000010110000010000000011110000000000
011110100000001011100000010000001100000011110000000000
100100001010011111100011010000010000000011110000000000
010000000001010000000011000000001011110000000000000100
010010100000000000000010000000011000110000000000000100
000001000101000000000000000000011000110000000000000011
000000101001010000000000000000011110110000000000000001
000000000001000000000010010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000110000010000000010111000000001010000011110000000000
000110100000000000010010010000010000000011110000000000
000000000000001000000010001011011000000000000001000000
000000000000000101000000001011101111000010000000000100
001000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 24 17
000000001100000000000111101111001000000000000001000000
000000000000000111000010000101111011000010000000000001
011001001110001001000000010000001010110000000010000100
100000000000000011000011110000001010110000000000100000
010000001100001011100010010000001010110000000000000000
010000001110000111000111100000011000110000000000000010
000001000000100111100111110000001110111111000000000000
000010000010010000100011000000001101111111000000000010
110000000000000011100010010001101100001001010000000000
010000001110000000000111010000001101001001010000100010
000000101001100001000000001001111001010000100000000000
000001100000110000100000001111011100010100000001000000
000010100000000011100000001000000000000000000100000001
000010000000000000000011011101000000000010000000000000
000000000000100000000000011000000000000000000100000000
000000001100000000000011001101000000000010000000000001
.ramb_tile 25 17
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000001110000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 26 17
000000000000001001000011100101101111000000010000000010
000000000000001111100010001111101111000000000001100000
011000001101011000000000000001001010000000010000000000
100000000000001001010000000000101000000000010001100000
010000000000100001000110000000000000000000000000000000
110000000001000000100000000000000000000000000000000000
000000000000100000000000000000011101110000000001000001
000000000001000000000010000000001111110000000000000000
000000000000000111000111001111101000101000010010000000
000000000110000000100000001011011000010110100000000000
000000000000100000000000000000000000000000000000000000
000010100000000001010011100000000000000000000000000000
000000000000001000000011100000001101110000000000100000
000000001110000011000100000000001000110000000000000010
001001000000000000000111010000000000000000000110000000
000010100000001111000110111011000000000010000000000000
.logic_tile 27 17
000000000000000111000010001111001100101011110001000000
000000000000000001100011100011001101111001110000000000
011110000001110111000000000001001000111101010000000000
100000000110010000100010011001011010010000100000000000
110010100000000000000000001001011101000001000000000110
110001000001010001000000001001001101000000000000000000
000000000000000000000110000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000001100000000001100000011101101111100000010000000000
000010000000000011000010100011011011010100000000000000
000000000000100001000000011011101101000010100000100000
000000000001010001100011100101001111000110000000000000
000001000110001000000111100000000000000000000000000000
000000101010000111000011100000000000000000000000000000
000000001011110000000000001000000000000000000100000000
000010000010000000000010010001000000000010000000000000
.logic_tile 28 17
000000000000001011100111100111011000110100010000000001
000100000000001011000111010000001101110100010000000000
011000000001101001100010100011011001001001000000000000
100000000100010001000100000101001011000010100001000000
010000000000000011000110000111011000000110000000000000
010000001100100111100000001101011000101011110000000000
000000000000101000000000000011001011100000010000000000
000010001111011111000011110001001111111110100000000000
000000100110101000000000010000000000000000000100000000
000001000000000011000011110111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000001001000000000010000000000000
000010000000001001000000001000000000000000000100000001
000000000000000011100000000011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000001010000000010100101000000000010000000000000
.logic_tile 29 17
000001000000000001100000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
011000000000000001100111100101011011001001000000000000
100000000100000000000010010111011001000010100000000000
110110100110010011100000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000100000000110101001011000101001010010000000
000000000001010000000011010001111000000010000000000000
000000000000010000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000001000000001001001101000001000000000000
000000000000000000100000000011111011010110100000000000
000000000000000111000010000000000000000000000100000000
000000001100000111010100000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 30 17
000010100000000000000111000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000111100000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000010000000000000001111011001001000000000000
010000000110000000000000001111011001000010100000000000
000000000000000000000000011111001100010100000001000000
000000000000000000000011000001101001010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000100100000
000000000000001111000000000111000000000010000000000000
000000000000001000000010001000000000000000000100000000
000000000000000011000100000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000010000111000000000111000000000010000000000000
.logic_tile 31 17
000000000000000000000110010001011101000010000000000000
000000000000000000010010001001111000000000000000000000
011000000101101000000000000101011100000011110100000000
100000000001110001000000000000000000111100001000000000
110000000000000001100110010101011100000011110100000000
100000000000000000010010000000100000111100001010000000
000000100000001001100110010101001100000011110100000000
000001000000000001000010000000110000111100001000000000
000000000000000000000010110101101110000011110100000000
000000000000000000000010100000000000111100001000000000
000000000000000101100111010101111100000011110100000000
000000000000000101000110100000010000111100001000000000
000000000000001000000000000101101100000011110100000000
000000000000000101000000000000110000111100001000000000
010000000001110000000110100101111110000011110100000000
100001001001000000000000000000110000111100001000000000
.logic_tile 32 17
000000000000000000000110110101101000111100001000000000
000000000000000000000011010000001100111100000000010000
000001000000001101100000000001101000111100001000100000
000010100010011011000000000000001110111100000000000000
000000000000010111100000000001001000111100001000000000
000000000000000000100000000000101100111100000000000000
000001000000001000000110110001001000111100001000000100
000000000000010101000011010000101110111100000000000000
000000000000001000000000000101101000111100001000000000
000000001110001111000000000000101100111100000000100000
000000000000000000000000000101001000111100001000000000
000010000100000000000000000000001110111100000000000000
000000000000001000000000000001101000111100001000000000
000000000000001111000000000000001100111100000000000000
000000001100000000000000000101101000111100001000000000
000000000000000000000000000000101110111100000000000000
.io_tile 33 17
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 18
000000000000000000000111010000000000000000000101000000
000010000000000000000011110111000000000010000000000000
011000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000001000000
010110100000000000000000000000000000000000000100000000
010100000000000000000000000011000000000010000010000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000001000000111000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000000101000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 3 18
000000000000011011000010001101011010000010100001000000
000000000000001111100011010011001010000110000000000000
011000000000000001000110010000001100001111110010000000
100000000000000001000011100000011011001111110000000000
010000000000000111100010011101101000100000000000000000
010000000000000001100011101001111000000000000000000000
110000100001011111000110011101011110000010100001000000
100000000000001011000010000111101000000110000000000000
110000000000001000000000010000000000000000000000000000
010000000000001111000010000000000000000000000000000000
000000000000000000000000000001111011100001010000100000
000000000000000001000000000000001000100001010000000000
000010100000000000000000000001111001000010000000000000
000000000000000000000000000011101010000000000000000000
110000001100000011000000000000011010000011110100000000
100000000000000001110000000000010000000011111000000000
.logic_tile 4 18
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000010000000000000000000000101100001000000001000000000
000000000000000000000000000000101100000000000000000000
000001000000000000000000000111101001111100001000000000
000010100000000000000000000000101101111100000000000000
000000000000000000000110100111001001111100001000000000
000000000001010000000000000000101100111100000000000000
000000000000000011100000000111001001111100001000000000
000000000110000000100000000000101101111100000000000000
000000000001011001000110100011101001111100001000000000
000000001110000101100010010000001100111100000000000000
000000000000000000000110110011101001111100001000000000
000000001100000000000010100000101101111100000000000000
000000000000000101100000010111101001111100001000000000
000011000000000000000010100000001100111100000000000000
.logic_tile 5 18
000001000000000101000110001011011001000010000001000000
000010100000000000100010110101011110000000000000000000
011000000000000101100110010001011100000001000000000000
100000000000000000000010100001111001000000000001000000
010100000000000000000110110111011010000011110110000000
100100000000000000000010100000100000111100001000000000
000000000000001101000110110111001010000011110100000000
000000000000000101100010000000110000111100001000000000
000000000000000011000000000111111000000011110100000000
000000000000000000100000000000000000111100001000000001
000000000110000000000000010111111010000011110100000000
000000000000000000000010000000010000111100001000000000
000000000000000000000110010101101010000011110100000000
000000000100000000000010000000110000111100001000000000
110000000000001001100110000111111000000011110100000000
100000000000000001000000000000110000111100001000000000
.logic_tile 6 18
000010000000000000000000000011101011000010100000000000
000001000100000000000000000011011011000110000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000100100000000010000000000000000000000000000000
110010000001000000000110110000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000111000000000000000000000000000000000000000
000000000010100111000000000000000000000000000000000000
000000100000000001010000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000001001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010001111000000000010000000000000
.logic_tile 7 18
000100000000000000000010010111001001001001000000000000
000100000000000000000011110111111000010111110000000000
011000000000001111100000000000000000000000000000000000
100000000100000001100000000000000000000000000000000000
010010000000000000000010000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000111000000000000011010110000000000000010
000000000110000000000011100000001100110000000000000000
000001000000100111100000000000000000000000000100000000
000010100001010000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000001000000000001000000000000000000000000000000000000
000000001000000000100010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
.ramt_tile 8 18
001000101100000000010000000000000000000000
000011100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000110000000000000000000000000000000
000000001010100000000000000000000000000000
000000000001000000000000000000000000000000
000000001110000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 18
000000000000001001100111110000000000000000000000000000
000000100000001111000111010000000000000000000000000000
011000000000000111100000000001011000010100000000000000
100000000000001001100010101011001011010000100000000000
110010100000000111100000010000000000000000000000000000
010000001010001001100011110000000000000000000000000000
000000000111000000010000000101011000000010100000000000
000000000000100000000000001011011100000110000000000000
000001000000000111100011110001101001010100100001000000
000000000000000000100011100000011100010100100000000000
000000000000000011100000000001001010010100100000000100
000000000000000011000000000101101000101001010000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000111000001000000000000001000000000000000000100000000
000111100000100000010000000011000000000010000000000000
.logic_tile 10 18
000001001010000111000110100111101101000001000010000000
000110000000001001000000000000011010000001000000000000
011000100000000011100110001011011110010100000000000000
100001000001010000100000000011101100010000100010000000
010010000000101000000010000000011000110000000010000000
110001000000001011000100000000001000110000000000000000
000000000000000101100111000011001100000001000010000000
000000000000000000100000000000101001000001000000000000
000001000000011111010011000000000000000000000000000000
000010100001101011100011110000000000000000000000000000
001000001000001001000000001111111010000001000000000000
000000001010101111110000000111111000101011010000000000
000000000001010000000000010111011001001011100000100000
000000000001000000010011000000111100001011100000000000
000000000000000111000011000000000000000000000100000000
000000001000011111000000000101000000000010000000000000
.logic_tile 11 18
000000000001101000000111001111011101001001000000000000
000001000001110001000011101111011110010111110000000000
011000000001000111100000001001101110101001010000000000
100000000000100000000011010111101011010100100001000000
010100000100000000000111100111011001101011110000000000
110100000110001001000111110001001010000110000000000001
000000000000000001100011000111111010001001000001000000
000000000000000000000100000111111001000010100000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000001000000000000111001000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000101000110001001000000000000000000000000000100000000
000010000000001111100000001001000000000010000001000000
000000000010000111100010010000000000000000000100000000
000000000000000001000011000101000000000010000000000001
.logic_tile 12 18
000010101010111001000010000011111000000001000000000000
000000000000010001000011110000111101000001000000000000
011000000000101001100111011001001100111111000000000000
100000000001001011000111010111001000101001000000000000
010100101100000001100111111101001011000010100000000000
110000000000001111000111000101101110000110000000000000
000000000000000011100111100011101011110100010000000000
000000000000001001100100000000001000110100010010000000
000100000000011011100000011101001101000010100000000000
000100000001101111100010000101101011000110000000000000
000100001001000000000111000001111000111111000000000000
000000000110001001000100000111101111101001000000000000
000000000001101000000000011011101000101000010000000000
000000100000110101000010101111111001010110100000000000
000000000010001111000111101000000000000000000100100000
000000000000000101010100000101000000000010000000000000
.logic_tile 13 18
000000000000001111100110001001001010010110100000000000
000000000001011111100000001101001100000001000000000000
011000000000101111100000011001101011000010100000000000
100000001011110111100011010011011101000110000000000000
110001001010000001100111001001101000000001000000000000
110010000000001011000011101101011000010110100000000000
000000000000000111000010001001111010010100000000000000
000000000000000011100100000011001011010000100000000000
000000000001010011000000001011011000010100100000000000
000000000100001011100000001101001010101001010000000000
000000000001010011100110100000011001110000000001000000
000000000000001001100000000000011010110000000000000001
000010000000010000000011111000000000000000000100000100
000001000000100000000111110011000000000010000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000001111000000000010000000000100
.logic_tile 14 18
000010001001010000000111100000001001110000000001000000
000100000001000000000111000000011111110000000000000000
011000000000000111000011101111011000000010100000000000
100000000000000000100111110111011110000110000000100000
010000000001000000000010001001111110111110100000000000
010000000101100000000100000111011011101111010000000000
000001000000000000000000000000011101110000000000000000
000010100000000000000000000000001100110000000000000010
001000001111000011100010011011111001101000010000000000
000000000001000000100111000111111101010110100000000000
000000000111000001000111000000000000000000000100000000
000000001000000011100010010011000000000010000001000000
000000000011110111000000000000000000000000000100000000
000000000001000111100000001011000000000010000000000100
000110000000000001000011000000000000000000000100000000
000000000010101001100011001011000000000010000000000000
.logic_tile 15 18
000000000000000001000011110101001110101000010000000100
000001000010000011000011001111101010010110100000000000
011000000000001111100000000000011100110000000000000100
100010100000000101000011100000001000110000000000000100
010000100001010101000011011001101100101001010000000000
110001000001011001100010100001011001010100100000000000
000010100000000101000011101011111010101001010000000100
000000000110000000100000001111101111010100100000000000
000000001100000000000010000111101011100000010000000000
000000000000000000000100000111001001010100000001000000
000000000000000000000110101001011110000001000000000000
000000000000101001000110011111011001101011010010000000
000001000000000111100011111000000000000000000100000001
000011101110001001100010001101000000000010000000000000
000100000001000000000011001000000000000000000100000000
000000000000000001000010011011000000000010000010000000
.logic_tile 16 18
000000001000101011100000010111111010000010100000000100
000000000000011111110011111111101010000110000000000000
011111000001001001000000000111111000110100010000000000
100010100000100011100010100000001000110100010000000010
010000000000100111000000011011011010001001000000000000
010000000100001011000011100111111000000010100010000000
000000100000001000000000010000011101110000000001000100
000001000000000001000010000000001100110000000000000000
000000000000000000000011111101011111111111100000000000
000000101110000000000011101111001001010110000000000000
000000000010000001000000000000000000000000000100100000
000000000000000001100000001101000000000010000000000000
000010000010100000000010000000000000000000000100000000
000101000001010000000100001011000000000010000000000000
000000100010000001000010011000000000000000000100000000
000000001110001011100111110001000000000010000010000000
.logic_tile 17 18
000000000000100000000111101011111000111101010000000000
000000000001000000000110001001001101010000100001000000
011010000001000001000111111011011010110110110000000000
100001001100000000110010111011011101101011110000000000
110000001001110001100011010111011111000001000000000000
110000000000110001000010001001101100101011010000000000
000000100001011101000010011111111010001001000000000100
000001000001111111100111101111001001000010100000000000
000011000000001011100111000101101010000000010000000000
000010000000001111100111111001001010101001110000000001
000000000000000001000011110011101001101000010010000000
000010101100000011100010001101111001011001100000000000
000000000000010000000011010101101100010111100000000000
000000000000001001000011101001101011000010000000000000
000000000000001001000000000000000000000000000100000000
000000000001011111100010000111000000000010000000000100
.logic_tile 18 18
000010001000000111100011001011001100000010100000000000
000000000000001001100110010011011010000110000000000001
011000000000000101100110111111101001000001000000100000
100100100000001001100110110011111000010110100000000000
110000101010110001000000001001101000111111000000000010
110000000010010000000000001001111000101001000000000000
000000000100000000000000000011001110001011100000000000
000000000000000000000000000000101000001011100000000000
000010001010000111000110010111011111001001000000000000
000000000100001111100011000011111101000010100000000000
000000000000000111000110010011111111100000010000000000
000000100000001001000010000011001101010100000000000000
000001000001010011100111101000000000000000000100000000
000000000000000111100010010001000000000010000000000000
000001000000000001100010010000000000000000000100000000
000000001100100000100110010111000000000010000000000000
.logic_tile 19 18
000000101110001011000000011101101100000001000000000000
000000000000001111100011111111001000101011010000000000
011100000000001001100000010000001001110000000000000100
100100100000000101000011000000011110110000000000000000
110010100010001011100000000011101011101000010000000000
010000000000000001100010010011011110011001100000000001
000100000010001111110000000011111010010100000000000000
000001000100001101100000001111001101010000100001000000
000001000000001011000011111101011001101000010000000000
000010100000000101100011010111101000010110100010000000
000000000000001011100011100011111000000010100000000000
000000000000000111100000001111011000000110000000000000
000000000000001000000000001101011100000110000000000000
000000000010001111000011100111011010011111110001000000
000000000000010001000011100000000000000000000100000000
000100001010000011100000000111000000000010000010000000
.logic_tile 20 18
000000000000000111010110010001101101000001000000000000
000001000000101111100010001011001101101011010000000000
011100000000000001010000000001011110010100100001000000
100100100100000111100000001111101001101001010000000000
010000001101000000000111100011101111100000010000000000
110000001110001111000111110001101100010100000000000000
000100000000000000000000001001001110010100000000000000
000000000000000011000000001011011000010000100000000000
000000000010000101110111111101011011010100000010000000
000000000000000000000011001111001000010000100000000000
000000000000000000000010000000000000000000000100000000
000000000000001011010111001011000000000010000000000010
000010000000000011100111100000000000000000000100000000
000010100011000011100110010111000000000010000000000000
000000000000000111000010000000000000000000000100000000
000000000000000000000100001101000000000010000000000000
.logic_tile 21 18
000000001010000111000010010001011110111111000000100000
000000000000000000000110001011001100101001000000000000
011000001010001000000000011001111000010100000000000000
100000100100001111000011001011011110010000100000000000
010110000000000111100000000000001001110000000000000000
010100000000000000100000000000011011110000000000000010
000000000000000101100010000011111011001001000001000000
000000100000000000100100001111001100010111110000000000
000000000000011111100000011000000000000000000100000000
000000000000001011100010111011000000000010000010000000
001010101000000101100011101000000000000000000100000000
000000000010001001100010011111000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000001001000011100101000000000010000000100000
000001001010101000000000000000000000000000000100000100
000010000000010101000010010011000000000010000000000000
.logic_tile 22 18
000000000000000001000000010111001111100000010000000000
000000000000000000100011010011011100010100000000000010
011010000000001000000000010011011101000010100000000000
100000001000000111010011110111011101000110000000000000
110011001110001000000110000000001100000011110000000000
010010100010001101000000000000010000000011110000000000
000000000001000000000000000011011000010100000000000000
000000001010100000000000000111001100010000100000000000
000100001100000001000111010011001010000010000000000000
000000000000001111000011000000101011000010000000000000
000000000001101001000011100000011000110000000000100010
000000100000011111100111110000011000110000000000000000
000000000000000000000000010000000000000000000100000000
000000000000011001000010111001000000000010000001000000
000000000110000000000000001000000000000000000100000000
000001000001010000000000000011000000000010000000000010
.logic_tile 23 18
000000001001000000000011000101000000000000001000000000
000001000000100101010000000000001111000000000000001000
000001000000001101100000000101001000001100111000000000
000010100000001111100011100000101110110011000000000001
000000001010000101000010010101101000001100111000000000
000000001100001111000110100000101010110011000000000001
000000000000100101000000000111001000001100111000000000
000000000000000000000010000000001011110011000001000000
000000101100000111100000000011101000001100111000000001
000001000000000000000000000000101000110011000000000000
000000000010000000000111100001101001001100111000000000
000000000000000000000100000000001000110011000010000000
000000000000000001000110100011001001001100111000000000
000000000000001011100000000000001010110011000000000110
000010100000000000000000000001101000001100111000000101
000000001100000000000000000000101001110011000000000000
.logic_tile 24 18
000010000000100111000110000001001101111000100001000000
000001001001010101000011100000011001111000100000000000
011000001110100000000000010101100000001111000000000000
100011100000011111000011110000001001110000110000000100
010000000000000000000000000000011010110000000000000010
010000001000100000000000000000011000110000000000000001
000010000001110111100010000000011000000011110000000000
000000001101010000000110000000000000000011110000000000
000010001010000000000110101000000000000000000100000000
000000000000000000000100001011000000000010000001000000
000010100000000111000000001000000000000000000100000000
000001100000100000000011000011000000000010000001000000
000010100100000000000000001000000000000000000100100000
000001000000000000000000001101000000000010000000000000
000010001010000000000000001000000000000000000110000000
000000000000001111000000000111000000000010000000000000
.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001100000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000010000000000000000000000
000000000101000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
.logic_tile 26 18
000000000000001001000111110000011001110000000000000100
000000000110000011100111110000011010110000000000000000
011010100000001000010111000000001100000011110001000000
100000000000001101000000000000000000000011110000000000
110000000000000101000000000000011010110000000000000110
010000000000000000010000000000001000110000000000000000
000110100000101011100000000001011000111111000001000000
000000000000011011000000000011101111101001000000000000
000000000000000111100000010000001000000011110000100000
000000000000000111100011100000010000000011110000000000
000000000000000000000000000000001010110000000000100000
000000001000000000000000000000001000110000000000100000
000100000110000000000000001000000000000000000100000000
000100000000000000000010101111000000000010000000000000
000001100000000000000111001000000000000000000110000000
000000000000000000000010011111000000000010000000000000
.logic_tile 27 18
000000000000000011100111001011001000001001000000000100
000000000000001111100010001101011001000010100000000000
011010100001000000000010010111011000111101010000000000
100101100000100000000110100101011011010000100010000000
110000000001011000000000001011011001010100000000000000
110000000100000111000010000111011010010000100000000000
000000000000000011100111100111111100100000010000000000
000000000000000101100110010011001000010100000000000000
000000001000000111100110010011111100000000010000100010
000000000100001001100010000001011100000000000001000100
000000000001010111100010000000000000000000000000000000
000000000000100001000100000000000000000000000000000000
000000001100000111100011101011011010000001000000100000
000010100000000000100000001101101101101011010000000000
000000000000000011100000001000000000000000000100000000
000000000001010000100000001101000000000010000000000001
.logic_tile 28 18
000000000000000111100111010001001100101000000001000000
000000001010000111100111110001101010010000100000000000
011010001010001111000000010111011000110100010000000000
100010000000000011000011000000101000110100010000000000
010000001000000001100000001011011001100000010001000000
010000001010000000000000000101101001010100000000000000
000000001110000011100000000000001110000011110000000100
000000000000001001000000000000000000000011110000000000
000010001001000101100110100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000000111000110101000000000000000000100000000
000000000000000000000100000111000000000010000010000000
000000000000100111000000001000000000000000000100000000
000000000000010000000000000101000000000010000000000000
.logic_tile 29 18
000010000000000111100111011001011001100000010000000000
000000000000000000100110000011001000111110100001000000
011001000000001001100000000011101000110100010000000000
100010100100000111000000000000011001110100010000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000000111000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010111111000000000010000000000100
000000000000000000000000010000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000001000000001000000000001000000000000000000100000000
000000100000001011000000001101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000001000010000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 30 18
000000000110001111000110000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
011000000000101000000000000001011000000001000000000000
100000001100000001000000000001001001101011010000000010
110100000000000101000000000000000000000000000000000000
010000000000001001100000000000000000000000000000000000
000000000000000000010000001011111100100000010000000000
000000000000000000000000000111101010010100000000000000
000010100001000000000000011111111100010100000000000000
000000001000000000000011101011011010010000100000000000
000000100000001000000010000000000000000000000000000000
000001000000000111000110010000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000010
000000000000010000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
.logic_tile 31 18
000010100000010101000000010111111111000010000000000000
000000000000000101000011010111011000000000000000000000
011000000001000000000000000001111010000010000000000000
100010000000001101000010100001101111000000000000000000
010000000000001001100000000011001010100000000000000100
010000000000000001000000000001101010000000000000000000
000001000100000101000010101111011011000010000000000000
000000000000001001000000000011111101000000000000000010
000000000000000000000010001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000000101000010100000000000000000000110000000
000010000000000111000000000111000000000010000000000000
001000000000000101000010100000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000101000010100101000000000010000010000000
.logic_tile 32 18
000000000000000000000010100001101000111100001000000000
000000000000000000000110110000101101111100000000110000
000000001100010000000010100001001000111100001000000000
000000000000000000000100000000101111111100000000100000
000000000000000000000000000001001000111100001000000000
000000000000000000000000000000101101111100000000000000
000000000000000101000000000011101000111100001000000000
000000000000000000100010110000101111111100000000000000
000000001001010001100000000011001000111100001000000000
000000000000100000100011100000001101111100000000000000
000000000000100000000000010101101000111100001000000000
000000000010001101000010010000001111111100000000000100
000000000000000000000000000101101000111100001000000000
000000000000000000000011100000101101111100000000000000
000000100000000000000000000011101000111100001000000000
000000000000000000000000000000001111111100000000000000
.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000100001100000000000000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001111000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 2 19
000000000000000000000000011000000000000000000100000000
000000000000000000000011100101000000000010000010000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000001000000010000000000000000000100000000
000000000000000000000011011111000000000010000010000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 19
000000000100000000000011110011101011000010100001000000
000000000000000000000011000101001101000110000000000000
011000000000000000000000000111101110010100000001000000
100000000000000000000010010011011101010000100000000000
110000000000100001000000001011001000001001000001000000
010000000001001001000000000111011001000010100000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011010111000000000010000000000000
000000000001000001000110010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000001000000011000000000000000000100000000
000000001100000000100011001101000000000010000010000000
000110100000100000000011001000000000000000000100000000
000110000001000000000100001001000000000010000010000000
000000000001010001000000000000000000000000000000000000
000000000000101001100000000000000000000000000000000000
.logic_tile 4 19
000000000000000111100000000001001000111100001000000000
000000100100000001000000000000001000111100000000010100
000010100000000000000000000111101000111100001000000000
000001000000001001000000000000101010111100000000000010
000000001000000000000000000111001000111100001000000000
000000000001011001000000000000001000111100000000000100
000000001010000000000000000011101000111100001000000000
000000000000000000000000000000001010111100000000000000
000100000000000000000000000011101000111100001000000000
000000000000000000000000000000001000111100000000000010
000000001010001101100010010011101000111100001000000000
000000000000000101000010110000101010111100000000000100
000010100001000000000000000011101000111100001000000000
000010000000000011000000000000101000111100000000000010
000001000000000000000110100001101000111100001000000000
000000100000000000000000000000001010111100000000000000
.logic_tile 5 19
000000000001000111100110100001001011000001000000000000
000000000000000000100010010000001000000001000010000000
011000000000000111000110111111101001000010000000000000
100000000000000011000010000101011100000000000000000000
010100000110100011100111001011011001000010000000000000
100100000111011011100000001111101001000000000000000000
000000000000001001100110010111001110000011110100000000
000000000000000001000010000000100000111100001000000000
000000000000000000000110000101101000000011110100000000
000000000000000000000000000000010000111100001000000000
000000000000000011100000000101101010000011110100000000
000000000000000000100000000000000000111100001000000000
000000000000000101000110000101111000000011110100000000
000000000000000000100000000000110000111100001000000100
110000000000000111010111000101101010000011110100000010
100000000000000000010000000000110000111100001000000000
.logic_tile 6 19
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000010000000000111100000000000000000000100000000
110010000010000000000100000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000001000000000000000000100000010
000000000000101111000000000011000000000010000000000000
000000100000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 19
001000000010100001000010000000000000000000000000000000
000000000010011101100011110000000000000000000000000000
011000000000001111100111000011101011101011110000000000
100000000110000001110111110001001010000110000001000000
010100000000000111000011100101011001000010000000000000
110000000001011001000011010000011000000010000001000000
000000000000000000000010001011001000100000010001000000
000000000000001111000100000011011100010100000000000000
000000000001000011000111100011111001000010100000000000
000010100110110001100100000011001001000110000000000000
000100000010000001000000000001011010101001010000000000
000100000110001001100000001011011011010100100000000010
000000100001010000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000010000000000000001001000000000010000000000000
.ramb_tile 8 19
000000001000110000000000000000000000000000
000000100001100000000000000000000000000000
000000000000010000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 9 19
000100000001010000000000010000000000000000000000000000
000110100000000000000011110000000000000000000000000000
011000000000001000000011100000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010001100000000000000010000101011011101001010000100000
110010000000100111000111010111101000010100100000000000
000000000000001000000000001001011100100000010000000000
000000000000101111000000001001101100010100000010000000
000100000100001111100000000000011100110000000000100000
000000000000000111100000000000011100110000000000100001
000001000000001000000010000000000000000000000100000100
000000001110001101000100000101000000000010000000000000
000010100010000011100000000000000000000000000000000000
000000001100000001100000000000000000000000000000000000
000000000000010000000000000000000000000000000100000001
000000100000000000000000000111000000000010000000000000
.logic_tile 10 19
000000001010010011100000010111111100000011110000000001
000001000000000000000011110000000000111100000000000000
011001000000001000000000000111101100100000010000000000
100010100000001011000000000111101000010100000000000000
010000100000000101000011110011001101010110100001000000
010001000001010000100011011011101000101000010000000000
000000000000000000000000000111101011100000010000000000
000000000000000000000000000111101111010100000010000000
000000000000001001100011110000000000000000000100100000
000000000001011111010111101101000000000010000000000000
000000000101101111000000000000000000000000000100000000
000000000000100111110000001101000000000010000000000000
000000001010000000000000001000000000000000000100000000
000000001011010001000000000011000000000010000000000000
000001000000100000010011110000000000000000000000000000
000000100001010001000110000000000000000000000000000000
.logic_tile 11 19
000000000000000001000000011011101100000001000000000001
000000001010000000100011011111011111101011010000000000
011010100001010101000111110011111001010100000001000000
100000000000100000100110001111011001010000100000000000
010000000110001000000011000000001101110000000000000010
110001000010101101000000000000001011110000000000000110
000000000000000111000010010011101000111101010000000000
000000000000000000010111000101011000010000100000000000
000100000001000011000010000000011011110000000000000000
000000000100001111000100000000011011110000000010000000
000000100000000001100010001011101101111101010000000001
000000000000001001100000000001001101010000100000000000
000010000000000000000110111000000000000000000100000000
000000000000000000000111110101000000000010000000000000
000000000000001000000111101000000000000000000100000000
000000000000000011000100000111000000000010000000000000
.logic_tile 12 19
001001000000001000000110100000000000000000000000000000
000000101101000111000011100000000000000000000000000000
011000000000000000000110011001101100010110100010000000
100000001010000000000010001101111001100000000000000000
010001000010101000000000000000011101110000000000000000
010010000001010011000000000000011110110000000001000000
000001100110000000000110100011111011010100000001000000
000010101000000101000010100101011001010000100000000000
000000001100000011100000010000000000000000000000000000
000000000000010000100011000000000000000000000000000000
000010100001101000000010000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000100000110111100000010101101110010100100000000000
000000101010100000100011000001011110101001010000000000
000001001000000111000000000000000000000000000100000000
000000101100000000000000000011000000000010000000000000
.logic_tile 13 19
000000000000000000000011101101001000111110110000000000
000000000110000000000110000001111111010100100000000000
011000000001011000000011000101101001001011100001000000
100000001010101111000100000000011001001011100000000000
010000000000100000000111100000000000000000000000000000
110000000000000000000110110000000000000000000000000000
000010001110100011100011100000011111110000000000000100
000000000000011001100010000000001010110000000000000000
000001000001010000000000000000000000000000000000000000
000000101010100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000001100000000000000001101000000000010000000000000
000001000000000000000011001000000000000000000100000000
000010000001010000000000001101000000000010000001000000
000010000000000001000000000000000000000000000000000000
000110100000000000100000000000000000000000000000000000
.logic_tile 14 19
000010100001111000000111111101001101101001010001000000
000000000000110111000111110001101010010100100000000000
011001000000000111000000000000001000110000000000000011
100010101000001011000000000000011001110000000000000000
010010100010000000000011001111111011010110100000100000
110001000000000000000011011101001111101000010000000000
000000000000001001000010001101101100000001010000000000
000000000000101111100100001011111111010000100000000000
000100000000000111100110010011011000000000000000000000
000000000000000111000011010001101111010010100000100000
000110100000000000000111000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000011000001000000000111010000000000000000000100000000
000010000000100001010111110011000000000010000000100000
000000000000000000000011000000000000000000000100000000
000000000000001111000000000111000000000010000000000001
.logic_tile 15 19
000001000000100000000110001011111000010100000000000000
000000000111000000000011100111011101010000100000000000
011000000001111011100010100011101101000110000000000000
100100000001111111000100001011001101000010100000000000
010000000000001111000111101111101000101000010000000000
110010001010000001000100000011111110010110100001000000
000101000000000011000000000011111011010100000000000000
000110001100001001000011000011101110010000100000000000
000001000000001001000010010000011000110000000001000000
000010000000000101000111110000001001110000000000000000
000000100000001001000111001001111110101001010000000000
000001000000000011100110010101011010010100100000000000
000000001010000001010000001111111010010000100000000000
000001001110001001000000000111111010010100000000000000
000000100000111111100111110000000000000000000100000000
000000000000111011000111110111000000000010000000000010
.logic_tile 16 19
000000000000010000000111011111001010010110100000000000
000000000000000000000111101001111011101000010000000000
011000000000000001000110010000001100110000000000000000
100000000000100011100010100000001101110000000001000000
110010000000011111100110011101011001010100100000100000
110000000000101111000010110101001000101001010000000000
000000000001010101000110111001011101100000010000000000
000000000000000111100110000011111001010100000000000000
000000000000001000000111110101111110111111000000000000
000000000000001111000111010101111101101001000000000000
000001000000001011100011100000011101110000000000100000
000000000000001011100110010000001101110000000000000000
000000000010001000000111110111001001000001000000000000
000100001011010011000010110000011011000001000000000000
000110000110000000000000011000000000000000000100000000
000000000000100000000011110101000000000010000000000000
.logic_tile 17 19
000000000000001111000010010000011010110000000000000100
000000001110000011000010000000011000110000000000000010
011000000000100111000110010011101000000001000000000000
100000000001010000000011011111011000101011010000000010
110000000000001111100111101001111000000010100000000000
010000000000001011100100001101011010000110000000000000
000001000000001111000111110101101010010100000000000100
000100000000000101000110110111011010010000100000000000
000000000001010000000111110000001000110000000000100011
000000101110001111010011100000011110110000000000000000
000010100010100000000000000111111001110100010000000000
000000000100010001000000000000011010110100010000000000
000000100000001001010000010000000000000000000100000100
000000000000001011000011010011000000000010000000000000
000000100001000011100000000000000000000000000100000000
000001001100000000000000001011000000000010000000000000
.logic_tile 18 19
000000000110000011100000000000001101110000000010000000
000000000000000000100011110000011011110000000000000000
011110000001001111100000000111001000010100000000000100
100100000000101111000000001111111000010000100000000000
110000000000000000000011110000000000000000000000000000
010000000010000001000011000000000000000000000000000000
000010100000000101000111000000001010110000000000000000
000101000000000000000000000000011011110000000000000100
000000001010100000000111001011111001101000010000000000
000000101011000000000011110001101010010110100001000000
000000000010100011100011100000000000000000000100000000
000010000001010000000000000101000000000010000000000010
000010001010000001000011110000000000000000000100000010
000100001110110000000011100111000000000010000000000000
000000000000100000000000001000000000000000000100000010
000000001001010000000000000011000000000010000000000000
.logic_tile 19 19
000010000001000111100110010001111001001001010000000000
000001000100100000100011110000101011001001010010000000
011000000000000111100010010011101110000001000000000000
100000000000000000100111111111011010101011010000000000
010000000000000111000111011101101100000001010000000001
010000000000000111110110111001101010000110000000000000
000010001000000000000010000111101100100000010000000000
000001001110000000010010010111101101010100000000000000
000001000000001001100111010101001001010111100000000000
000010000000100111000111111011111110000010000000000100
000010100000101111100111110111101010100000010000000010
000000000010000101100111100111111000010100000000000000
000111000000000011100111011011111100000010100001000000
000010000000001001100011011011101110000110000000000000
000101000000000001000111101000000000000000000100000000
000010100000010001100100000111000000000010000010000000
.logic_tile 20 19
000000000000001011000111100111011000010100000000000000
000010000000000001100011100101001110010000100000000000
011100000000101001100011101011011010010100000001000000
100000001110001111000010101101011011010000100000000000
010000001100000011100111110001011110101001010000000000
010000000000001011000011111101011000010100100000000000
000001001110000000000010100101011000001011100000000000
000010001010000000000011110000011010001011100000100000
000010100000000011100011100001001101110100010000000000
000011100000000111100000000000111101110100010000000000
000001001011000000000000000000000000000000000100000000
000010000000110000000010000011000000000010000000000000
000000100000000001000000001000000000000000000100000000
000011000000000111000000000001000000000010000000000001
000010100000000000010000001000000000000000000100100000
000010100000100000000011001001000000000010000000000000
.logic_tile 21 19
000000000000000111000110001111001101100000010000000000
000000000000000011100011100101111101010100000000000000
011000000000011111100111111001001010101000010000000001
100010100000001111000111110101101001010110100000000000
010000000001010111100111101101011000010100000000000000
110000000000000001100011100001111110010000100010000000
000010001011011111100110001001111110000010100000000000
000001001010000001000000000001001000000110000000000000
000100000001010000000111001101011100010100100000000000
000000000100000000000100001001101000101001010000000000
000000000000100001110000010101111010001001000000000000
000001000000010000000011101111011110000010100000000000
000000000001010011000000010000000000000000000000000000
000000000000101001000011010000000000000000000000000000
000001001001010001000000000000000000000000000100000000
000010000010000000100000000101000000000010000000000000
.logic_tile 22 19
000010000001000111000011110000001010110000000000000110
000000000010000000000011010000001011110000000000000000
011000000000001011110000000011111000100000010000000010
100000000001001101100011100111111011111110100000000000
110000000110010000000010000011101001000001000000000000
010000000110000001000010010011011000101011010001000000
000000000110000111000010001111101000100000010000000000
000000000000000000100100001111011000010100000000000001
000000000001000000000111010000001011110000000000100000
000000100000001001010111010000001011110000000000000000
000000100000000011000000001000000000000000000100000000
000001000000000000000011110001000000000010000001000000
000000000000000000000000001000000000000000000100100000
000000001100001111000000000101000000000010000000000000
000000000000000001010000000000000000000000000100100000
000000100000000000000011111011000000000010000000000000
.logic_tile 23 19
000000000000000001100010000001101000001100110000000000
000000000001010000000000000000001111110011000000010010
011100000000000111100010110001111011000001000000000000
100001000000100101000010000000001001000001000000000000
010001100000001111000111100000001010000011110000000000
110010100000000001000100000000000000000011110000000100
000000000100000101000000011101001100000000010000000100
000000100000000000000011001111001000000000000000000000
001000000000001000000000001011101001010100000000000001
000000001010000001000000000011011001010000100000000000
000000000000001001000000001000000000000000000100000000
000000000001111111100000001101000000000010000000000100
000000000000000001000110100000000000000000000100000000
000000001000000000000100000111000000000010000000000000
000010100010001000010000011000000000000000000100000000
000100000000000011000010100111000000000010000010000000
.logic_tile 24 19
000000000000001001110011111101111010100000010000000000
000000000000000011000010000111101010010100000000100000
011000000110000111100011111001011101000010000000000000
100000000000000000000011101011001100000000000000000000
010000000001001001000000000000011000110000000001000000
010000000011011101000000000000001101110000000000100001
000010000001011111000000010101101100001001000010000000
000000100000100111100011000011001010000010100000000000
001010001010000111000000010000001111110000000000100000
000001000000000001000011100000011001110000000000000000
000000000010001001100110010000011100110000000000000000
000100000000001001100110000000011000110000000000100010
000000000000001001100110010111011000000010000000000000
000000000000000011100111011111011110000000000000000000
000010001010000011100000000000000000000000000101000000
000000000001000000100000001001000000000010000000000000
.ramb_tile 25 19
000000000000010000000000000000000000000000
000000001000100000000000000000000000000000
000100001100010000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100001010000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 26 19
000001000000001111000010011111011100101001010000000000
000100000000000001100111111111011011010100100000000000
011000000111000000000010100011101100010100100000000000
100010000000000000000110111011111000101001010001000000
010000100000000000000010000111001001101000010001000000
010001000000000000010100000001011100010110100000000000
000000000001110000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000110000000000111100111001110111101010010000000
000000000000000011000011100011011111010000100000000000
000000000000000000000010010000000000000000000000000000
000100000000010001000011110000000000000000000000000000
001010000000000000000011101000000000000000000101000000
000000000000000001000011011001000000000010000000000000
000000000010000000000011101000000000000000000100000001
000000000110000000000100001001000000000010000000000000
.logic_tile 27 19
000001100000000001000110000000000000000000000000000000
000011100000000000000010110000000000000000000000000000
011000001000001111000000000011011111100000010000000000
100010100000000011100000000001001000111110100000000010
110011101100000001000000000111101000010100100000000000
110011000000000001100000000101111001101001010000000000
000000000000000011000000000111111010000010100000000000
000000000000000000000000000101101100000110000000000000
000100000001011011000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000100000000000000000000000011000110000000000000001
000001000000000000000000000000001110110000000010000000
000000000000001001000111100000000000000000000100000010
000000000000001101000000000111000000000010000000000000
000000000010000101100010010000000000000000000000000000
000000000000000000100111110000000000000000000000000000
.logic_tile 28 19
000100000000001001000110011101011001100000010000000000
000000000010000011100011001111001100010100000000100000
011000000000001001100000001001011001100000010000000000
100000000000010001000000001011001111010100000000000001
010000000001011000000000001101001000001001000001000000
010000000111100011000000001111011111000010100000000000
000000000000000000000000001000000000000000000100000000
000010100000000111000000000101000000000010000000000000
000100000000000000000000000000000000000000000100000000
000000000110001111000000000111000000000010000000000000
000000000000000000000011100000000000000000000100000000
000000000000000101000000000001000000000010000000000000
000000000000000111100010100000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000100000000011100000000000000000000000000000
000000000001000000000010100000000000000000000000000000
.logic_tile 29 19
000000000001001000000000000101011001000010100001000000
000000000110001111000000000001011000000110000000000000
011000001110001000000110001000000000000000000110000000
100000100001011011000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000001000000000111100000001000000000000000000100100000
000110100000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000111000000000010000000000000
.logic_tile 30 19
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
011000001100000000000000001000000000000000000100000000
100001000000000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000001000000000011000000000010000001000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 31 19
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000101111000000011110100000000
000010000000000000000000000000010000111100001000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 32 19
000000000000000000000000000101101001111100001000000000
000000000000000000000010100000001101111100000000010000
011000000000000000000111000101001000000011110100000000
100000000000000000000000000000000000111100001000000100
110000000000001001100110010101011000000011110100000000
100000000000000001000010000000110000111100001000000000
000000000000001011100111000101001000000011110100000000
000000000000100001010110100000110000111100001000000000
000000000000000000000000000101101010000011110100000000
000000000000000000000000000000000000111100001000000000
000000000000100000000000010111111010000011110100000000
000000000001010000000011110000010000111100001000000000
000000000000000000000000000111111010000011110100000000
000000000000000000000000000000110000111100001000000000
010000000000000001100110010111111010000011110100000000
100000000000000000000010000000100000111100001000000000
.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011010000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000011101000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
.logic_tile 2 20
000000000010000001000010000000001001000000110100000000
000000000000000000100000000000011110000000110000000001
011000000000000111100010000000001101000000110100000000
100000000000000000100100000000011000000000110001000001
000000100000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000011001010011101000110000000
000000000000000000000000000000101111011101000000000001
000000000000000111000000000001011001011101000100000001
000000000000000000000010010000011100011101000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
010000000000000001000000000000001100000000110100000000
000000000000000000000000000000011100000000110000000001
.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100000000101011011000010000000000000
100000001100000011000000000111111000000000000000000010
010010000000000000010110011101001011001001000000000000
100100000110011001000011010011011000010111110000000000
000000000000001001100110010101011110000011110110000000
000000001100000001000010000000110000111100001000000000
000010100000000000000000000101100000001111000100000100
000000000000000000000000000000000000110000111000000010
000000000000000000000000010101111100000011110100000000
000000000100001001000010100000010000111100001000000000
000100000000010000000000010101101110000011110101000000
000100000000000101000010100000110000111100001000000000
110000000000000101100110100101111110000011110101000000
100000000000000000000000000000100000111100001000000000
.logic_tile 4 20
000000000000000000000010100101101001111100001000000000
000000000000000000000100000000001101111100000010010000
000000000000000101100000000101001001111100001000000000
000000000000000000000000000000101100111100000000000000
000000000000000011000110000101101001111100001000000000
000000000000000000000100000000101101111100000000000000
000000100000010000000010110101101001111100001000000000
000000000000000011000110100000101100111100000000000000
000000000000000000000000000001001001111100001000000000
000010000000000000000000000000101101111100000000000000
000000000001000001000000000101001001111100001000000000
000000000000100000010010000000001100111100000000000000
000001000000000000000111100001101001111100001000000000
000000000000000000010000000000001101111100000000000000
000000000000000000000000000111001001111100001000000000
000000000000000000000000000000101100111100000000000000
.logic_tile 5 20
000000000000000000000000001011111001010100000000000000
000000000000000011000000000001001011010000100000000010
011000000000001011100011000001001111000010000000000000
100000100000001011000000001111001001000000000000000001
010000000000000000000011000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000001110000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000111100001000000000000000000000000000000000000000000
000011101010000000000000000000000000000000000000000000
000000000001110111000000000000000000000000000100000010
000000000011110000100000000101000000000010000000000000
000001000000000101000000010000000000000000000000000000
000010000000000001100011000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000100000000000000111000000000010000000000000
.logic_tile 6 20
001000000100001000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
011010000000000011100111110011111001100000010000000001
100000001000000000100110000111111000010100000000000000
010000000000000000000011100000000000000000000100100000
110000000000000000000000000001000000000010000000000000
000010100001000000000000000000000000000000000100000100
000001000000100000000000001111000000000010000000000000
000001000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000010010001001000000000010000000000001
000010001110001000000000000000000000000000000100000000
000000000000001111000011111001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 20
000010100000001011100000001111011000100000010000000000
000000000000000011000000000001101000010100000000000000
011000000000010111000111000011111110001001000000100000
100000000000101001100100000101001101000010100000000000
010000000000010011000111000000001100110000000000000010
110000001010101001100100000000001100110000000000100000
000000001010000000000111100111001011100000010000000000
000000000000000000000100001111001001111110100000000010
001000000000001011100111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000011100000000011111010100000010001000000
000000000000001001100010000101011000010100000000000000
000100000001100001000000001000000000000000000100100000
000100000001100000100010011011000000000010000000000000
000000000000000111010000001000000000000000000100000010
000000001100000000100000000011000000000010000000000000
.ramt_tile 8 20
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001010000000000000000000000000000
000010100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 20
000000100000000011100000010000000000000000000110000000
000001100101010000100011001011000000000010000000000000
011001000000100000000000000000000000000000000100000100
100010100001000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100110000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001100111000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000001110000000000000001011000000000010000000000100
.logic_tile 10 20
000000000000010000000000000011111001100000010000000000
000010000001110000000000000101011010010100000000100000
011100000001010111100110011000000000000000000100000000
110100001000000000110011000001000000000010000000000000
110000000001000001000000000000000000000000000100000000
010010000110100000000000000111000000000010000000000100
000000000000000101000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000110000001000000000000010000000000000000000000000000
000101000110100000000011110000000000000000000000000000
000010100000000001000111100000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000000000000000001000000001000000000000000000110000000
000010100000000000100010011001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000110000000000011111011000000000010000000000000
.logic_tile 11 20
000100000000100001000010010000000000000000000000000000
000010100000011001100011010000000000000000000000000000
011100000000000111000000000101011001010100000000000000
100100000000000111000010111111001000010000100000000010
010001000000000001000000000111011011010100000000000000
010000000000000000100000000101101010010000100000000100
000000001110010101100000001011111000000001000000000000
000000000001110011000000001111111000101011010010000000
000000001111000001000000000111001001001011100000000010
000000000000100000100000000000111111001011100000000000
000110000111011000000000000101011100100000010000000000
000100001100011111000011001111001100111110100000000000
000000000000000000000000000000000000000000000100000000
000000000000010000000010010001000000000010000001000000
000000101100000000000110101000000000000000000100000000
000001000000000111000010010111000000000010000000000000
.logic_tile 12 20
000010100110100000000011100000001111110000000000000110
000001100001010000000000000000011011110000000000000000
011110101010011011100111100000000000000000000000000000
100101000000101011000100000000000000000000000000000000
010000000000000000000110001001101010010100100001000000
110000000000000111000100001011001100101001010000000000
000010000000000011000010000101111100101001010000000001
000001000000000000000000000011011001010100100000000000
000000000000000111000000000000011001110000000001000000
000000000000000111000011110000011000110000000000000000
000000000000000111100000010000000000000000000000000000
000000100000000000100011010000000000000000000000000000
000001000001010000000000000000000000000000000100000000
000010000001100000010010011011000000000010000000000100
000000000001010000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 13 20
000001100000000000000000000101011110001111000001000000
000001100101010101000011010001111001101111110000000000
011000000000000011100111010000011100110000000000000100
100000000000000000100010000000011100110000000000000100
110001000100000000000111111001111011100000010000000000
010010000100000000000111111111011001010100000000000000
000000000001010000000010110000001101110000000000000100
000000000000000000000111110000001001110000000000000000
000100000000000011100011101001111101100000010000000000
000100000000010111000011111111001011010100000000100000
001001001000000101100000010000000000000000000000000000
000000100000000000000011010000000000000000000000000000
000010001010000000000000000000000000000000000100000000
000000100001000000000000001101000000000010000000000000
001000000000010000000011100000000000000000000100000010
000000000110000000010111101011000000000010000000000000
.logic_tile 14 20
000001100000010101100110000111101001001001000000000100
000001000001100000100011001011011101000010100000000000
011100000000000000000000000000001110110000000001000100
100100000000100000000000000000011000110000000000000000
010000000100000000010000000000000000000000000100000000
010000000000100000000000000111000000000010000000100000
000010100111000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000010100110001000000000010000000000000000000101000000
000000000000101111000011110011000000000010000000000000
000000000001000001000010011000000000000000000100000000
000000000010000000100011011011000000000010000000000000
000010000001000111100011101000000000000000000100000000
000001000000000000000010010111000000000010000001000000
000000000001010111100000000000000000000000000101000000
000000000000000001000000001111000000000010000000000000
.logic_tile 15 20
000010100000100000000111010101011000010100000000000000
000001000110010000010111110111001100010000100000000000
011000100000000001100010000111011100100000010000000010
100001000000000000000100000111111101111110100000000000
010010000001110000000000000101011011001011100000100000
010101000001111001000000000000001100001011100000000000
000000000110001000000111100000000000000000000110000000
000000000001000001000000001001000000000010000000000000
000001001000001000000111101000000000000000000100000000
000000100001011011000011101101000000000010000000000000
000000100000001000000000011000000000000000000100000000
000000000000000111000011011001000000000010000000000000
000000000001010001000010000000000000000000000100100000
000000000000001001100000001011000000000010000000000000
000000001000000000000000001000000000000000000100000000
000100000100000111000000000111000000000010000000000000
.logic_tile 16 20
000100000110000000000010001001001101111111100000000000
000000000000000000000110001111101011010110000001000000
011100000000000111000000011101101000101000010000000000
100100000000000000000011100101011101010110100000000000
010001001110101001000111111111111100000010100000000000
110010000000001111100111110101001111000110000000000000
000000000000100011100011001011001011010100000000000000
000000000000001011100000000111001101010000100000000000
000100000010011001100110010101001110010100100000100000
000000000000100011000010000111111101101001010000000000
000101001000010111100111110001101111000000000000000000
000010100100100000100011100111101000010110000000000000
000001000000100101100111111000000000000000000100000000
000010100110110001100011011011000000000010000000000100
000010100000000000000010000000000000000000000100000000
000000000000000111000000000101000000000010000000000100
.logic_tile 17 20
000000000110000111000000011001101101100000010000000000
000000000000001111000011001111011011010100000000000001
011000000010000111000000010000001000110000000000000010
100001000000000000000011110000011010110000000000000000
110000100111000111100000000000011101110000000000000000
010000000110100001100000000000001101110000000001000000
000010000000100000000110000000011100110000000001000000
000001001001011001000000000000001010110000000000100000
000000000001110000000011101011111110101001010000000000
000000000010010111000011101001101000010100100001000000
000100001010000111100011101101001100101000010000100000
000100000000000111000111100101001000010110100000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
000000000000000000010011100000000000000000000100000000
000000000000000011000100001111000000000010000000000000
.logic_tile 18 20
000000000100100111100010011001001001010100000000000000
000000000001011001100111010011011001010000100000000000
011000000001011111100000010011011000010100000000000000
100000000000101111100010111111101110010000100000000000
011000000111011001100011100000011001110000000000000000
110000000010000001000000000000001101110000000001000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000001000111010011011110101001010000000010
000011100111010000100111111111001010010100100000000000
000001000000010111100010001111101000101000010000000000
000000100000000001100010011011111010010110100000000010
000010100000001000000111100000001100110000000001000000
000001001110001011000010000000011000110000000000000001
000000001100000000000011101000000000000000000100000000
000010000000001111000100000011000000000010000001000000
.logic_tile 19 20
000000001000000001000010000000000000000000000000000000
000000001010000111000011110000000000000000000000000000
011001000000010111000011001101111001111111000000000000
100000100000001001100100001101001001101001000001000000
111010000010000000000110000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000100000000000001100010010111011101001011100000000000
000010100000100000000111100000011101001011100000000000
000010100000100000000010000001001000000110100000000000
000001000000000000000011000001011001001111110000100000
000000000000000000000110000101101010000010100000000000
000000000000000000000010001111111101000110000000000000
000000000000000001000000000000000000000000000000000000
000100000001000000100010010000000000000000000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 20 20
000010100000001111000111011111101101100000010000000000
000000000000000111100011100111001010010100000000000000
011000000001000001100000000101101000101000010010000000
100000000000000000000000001101111010010110100000000000
010010001000001001000011101101111000000001000000000000
100001000000000001000110101101001000101011010000000010
000100000000001111100111010000000000000000000000000000
000000000110001101100111110000000000000000000000000000
000000000000100111100000000011111011101011110000000000
000110100000010000000000001101011101000110000000000100
000010000000101011100000001111001010100000010000000000
000000000010010111010011100011001000010100000000000000
000000000000000111000000000111101000000011110100100000
000010100000000000000000000000110000111100001000000000
110000000110000011100110010111111100000011110100000000
100000000000100111000010000000100000111100001001000000
.logic_tile 21 20
000000000001000001010111100111101101001001000010000000
000000000000100001000011100101001110010111110000000000
011000000000101111100011111011111000010100000000000000
100000100001011111010011111001001111010000100000000000
010100000100000111000111100111111001010100000000000100
110000000000000101000100000101001011010000100000000000
000000000000000000000110001011111000000001000000000000
000000100000000000000000001011011010010110100001000000
000001000000000011100111110011101000101000010000000000
000010100000000000000111111001111111010110100000100000
000010000000000001000111101011101100010100000000000000
000000001000001111000000001001011000010000100000000100
000000000000000000000011000000011100110000000000100000
000000000000000000000111000000001000110000000000000000
000000000000000111100000000000000000000000000100000000
000000000000001111000000001011000000000010000000000000
.logic_tile 22 20
000000001100001000000111100000000000000000000000000000
000000000000000111000110000000000000000000000000000000
011000000000000111000000000000011000110000000000000000
100000101010001111100000000000001001110000000000000111
010000101010111000000011100000000000000000000000000000
110001000000111101000000000000000000000000000000000000
000000000000100011010010001001011100010100100000000010
000000000000010000100011110001101010101001010000000000
000001000110110000000000000111101111101011110000000000
000110101110100000000000000001011011111001110000000010
000000000000000000000000000000011011110000000000100001
000000000000001111000000000000001111110000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000100000000000011000000000000000000100000000
000000000101010001000011101101000000000010000000000100
.logic_tile 23 20
000110000000000000000000010000001100000011110000000000
000000000000000000000011110000010000000011110000000000
011000000000001000000000000000001010000011110000000000
100000000110010011000000000000000000000011110000000000
010000001100000001000000000000001110000011110000000000
010100000000000000000000000000010000000011110000000000
000000000000000000000000000000011000000011110000000000
000000100000000001010000000000000000000011110000000000
001101000001010111000010000000011100000011110000000000
000110100000000000000000000000000000000011110000000000
000000000000000001000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000010000000000000011000000000000000000100100000
000010100000000000000011010111000000000010000000000000
000110100011010001010000001000000000000000000100000000
000100000110000000000000000101000000000010000000100000
.logic_tile 24 20
000100000000001000000000010111001100001001000000000000
000100000000001111000010111011001000010111110010000000
011010101100000000010111101000000000000000000100000000
100010100000000111000100001001000000000010000000000000
010000000000000000000010100000000000000000000100000000
110000000000000000010110000011000000000010000001000000
000101000000000000000000000000000000000000000000000000
000110001010000000000000000000000000000000000000000000
000000100000001001100000001000000000000000000100000000
000000000000001101000011100001000000000010000000000010
000010100010010000000000000000000000000000000100000000
000100000100000000000000001101000000000010000001000000
000001000000101000000000000000000000000000000100000000
000000100001000011000011001001000000000010000010000000
000000001000100000000000000000000000000000000101000000
000000000000010000000000001111000000000010000000000000
.ramt_tile 25 20
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000101001000000000000000000000000000000000
000110100100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 26 20
000010101000001011100111101011111011010100000001000000
000001000100001011000111100101001001010000100000000000
011000000000001000000111110101111001110100010010000000
100010100000000111010111100000001001110100010000000000
110000000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000011001000000011101101001010100000010000000
000000000000001111000011000011011011010000100000000000
000000000000000000000010001011101000100000010000100000
000010100110000000000011100101011000010100000000000000
000000000000001001000000000000011100110000000000100000
000100000000001101000000000000001000110000000001000000
000011000001010000000000000000001100000011110101000100
000011000000100000000000000000010000000011110000000100
000000000001000000000000000000000000000000000101000010
000000000000000000000000000101000000000010000000000000
.logic_tile 27 20
000001001000000000000000000000000000000000000000000000
000000100010000000000011000000000000000000000000000000
011000000001000011000011110000011100110000000001000000
100000000110000111000011000000011010110000000000000010
010000000000001000000000000011111001001001000000000000
010000000100000011000000001011101000000010100000000000
000011000000100000000000011000000000000000000100000010
000010000001000000000010101111000000000010000000000000
000010100000000000000000001000000000000000000100000000
000010000000000000000010011001000000000010000000100000
000010000000001000000010011000000000000000000100000010
000101001000000111000111001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000100001000000000000001000000000000000000100100000
000000001000000000000011101001000000000010000000000000
.logic_tile 28 20
000000000000010000000000000000000000000000000000000000
000100000100000000000011000000000000000000000000000000
011000000110000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000111001111001010101001010000000000
110000000000001101000011101011011111010100100000000001
000000000110001011100111101011011010010100000000000000
000000000000000111100000001011101010010000100000000000
000010000000000111100000010011111011001001000000000010
000101000000000000000011011011101011000010100000000000
001000000000100000000011001000000000000000000100000010
000010100001000000010111100001000000000010000000000000
000000001111011000000110000000000000000000000100000010
000000100000100101000000001001000000000010000000000000
000000001010000000000000000000000000000000000100000000
000000000000100000000000000011000000000010000000000100
.logic_tile 29 20
000000000000001001000011011101111011100000010000000000
000000000100101111000011011011011001010100000000000000
011010101110001000000000010000000000000000000000000000
100010100000001011000011100000000000000000000000000000
011000000001010000000000001001001100000010100000000000
010000000000000000000000000001001000000110000010000000
000000000000001011000000010000000000000000000100000000
000000000000001011000011011001000000000010000000000000
000000000110000011000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001001000000001000000000000000000100000100
000000000000001111100011110011000000000010000000000000
000000000011000000000000001000000000000000000100000000
000000000000100001000000000101000000000010000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000111000000000010000000000001
.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000000000100
010000000000000000000011000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000010000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 20
000010100000000011000110000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
011000000000100000000000000001001110010100000000000100
100000000001010111000000000111101001010000100000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000000001000000000010000000000010
000000000000000000000011000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000010000000000000000011011000000000000000000100000000
000001000000000000000011101101000000000010000000000010
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 32 20
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
011010101101101000000000000000000000000000000000000000
100000000001011011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000011111111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000000000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
011000000000000000000000000000000000000000000100000001
100000000000000000000000000011000000000010000000000000
110000000000000000000010000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
.logic_tile 3 21
000000000000010000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000100000000011100000000000000000000000000000000000
100001000001000000100000000000000000000000000000000000
110100000000000000000000000101001110101000010001000000
010100000000001001000010100000001111101000010000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000001111100000011110000000000
000010000000000000000011100000000000111100000000100000
000000000000000101000011000111101001101011110000100000
000000000000000000000100001101011101000110000000000000
000000000000000000000110100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000001000000011000000000000000000100000010
000000000000000000000011011111000000000010000000000000
.logic_tile 4 21
001000101000000000000000010111001000000011110100000100
000001000000000000000011000000000000111100001000010000
011000000000000000010000000101001000000011110100000100
100000001110100101000000000000010000111100001000000000
010000100000001001100010110101011010000011110100000101
100000000000001011000010000000100000111100001000000000
000110000000001000000110010111011000000011110100000000
000100000000001011000010000000100000111100001000000010
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001010001000000110000101101010000011110100000000
000000000000000001000000000000100000111100001000000110
110000000010000000000000000101101010000011110100000000
100000000000000000000000000000110000111100001000000010
.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011010000000000000000010100101101110000011110000000000
100000001110000000000110010000100000111100000010000000
011000100001000011100111100011111001010100000000000000
110001000000100000000100000101011001010000100010000000
000000100000000000000111100000000000000000000000000000
000001001010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100111010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000001
000000000000010000100000000111000000000010000000000000
000000000000010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 21
000000000000010000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
011000000000000111000000010000000000000000000000000000
100000000110001001100011110000000000000000000000000000
011000000000000111100000010001011001100000010000000000
010000000000000000100010001111101001010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000011101010000010000001000000
000000000000000000010000000000011010000010000000000000
000010000000000111010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010001000000000000000000100000100
000100000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 7 21
000011100001000000000000010000001101110000000000000100
000001101000100000000011010000001110110000000000000010
011000000000000111000000000000000000000000000000000000
110000000000010000100000000000000000000000000000000000
010000000000000000000111101101011010011111110000000000
110000000000000001000100001111001001001111000000000010
001000100000000000000000001000000000000000000110000000
000001000000101011000000000001000000000010000000000000
000001000000010011100000010000000000000000000101000000
000000100000000000000011011011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000101100011001000000000000000000101000000
000000000000000000100000000011000000000010000000000000
.ramb_tile 8 21
000001000001010000000000000000000000000000
000010100001010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000010000000000000000000000000000
000001000001000000000000000000000000000000
000010100100100000000000000000000000000000
000000000000000000010000000000000000000000
000010001010000000000000000000000000000000
001000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 21
000010000000001000000111100111111101001001000010000000
000000001110000011000111110001111001010111110000000000
011000000000000000000111010000000000000000000000000000
100000100000000000010011110000000000000000000000000000
010000000000100000000000000001101001100000000000000000
010000000000010000000000001011111111010110100010000000
000000100000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001100000000000000011100000000000000000000000000000
000001000000000111000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011011000000000000000000100000000
000000000000000000000111010011000000000010000000000000
.logic_tile 10 21
000100000000000000000111101001011101100000010000000000
000100000000000000000111101101101010010100000000000010
011000000000000111000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000100000000000000000000000000000000100000000
010000001101000000000000000011000000000010000001000000
000000000000000011000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000101010001000000000001000000000000000000100000000
000000000000001111000000001001000000000010000000100000
000100000001010001000111001000000000000000000100000000
000100000000000000000100001011000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000001010000000000000001111000000000010000001000000
000000000000000000000010001000000000000000000100000100
000000000000000000000100000001000000000010000000000000
.logic_tile 11 21
000101000110100001000000000000011000110000000000000000
000110000000000001000000000000011101110000000000100000
011100000001010000000111000011101011010100000000000100
100100000000001011000100000001001100010000100000000000
010001000000000111100111100000000000000000000000000000
110010000000010000000100000000000000000000000000000000
000000000001100000000010000000001100110000000000100100
000000000001010000000100000000001111110000000000000000
000100001010001111100000000000000000000000000000000000
000000100000000011100011000000000000000000000000000000
000000000000000011100010000011111000010100000000000000
000000000110000001100000000001001110010000100000000010
000000000000000000000000001011101100010100000000000000
000000000000001001010010001101101000010000100000000000
001000000000000000000000011000000000000000000100000000
000000000010000000000011001111000000000010000001000000
.logic_tile 12 21
000000000000000111100000001011011100001001000001000000
000000100001000000100010000001011100000010100000000000
011100000000001000000000000000000000000000000000000000
100100000000000011010000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000011101110000011100000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000000000000000000000110000000000000000000000110000000
000101000000000000000100000001000000000010000000000000
000000001110000001000000000000000000000000000100000000
000000000000000000100000000111000000000010000000000010
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 13 21
000010100000001001000111000111101001010100000000000100
000011100001010011000000000001011100010000100000000000
011001000001110000000000000001001100110100010000000000
100010000000010011000000000000011111110100010001000000
010100001110001000000111100000000000000000000000000000
110100000000000011000100000000000000000000000000000000
000000100000000000000010100000011110110000000000000100
000000001010000000000111100000001000110000000010000000
000000000000100000000000000000011101110000000000000010
000000000000010111000011100000001101110000000000000100
000010000001010011100111000011011011010100000001000000
000000000000001001010110010101011011010000100000000000
001000000000000000000000010101011111100000010000000000
000000000000000000000011110011011000010100000000000010
000000000001000011100000001000000000000000000100000000
000000000000000111000011011011000000000010000000000000
.logic_tile 14 21
000101100000001111100110011101101100010100100000000000
000101000000001111000011101101111100111110110001000000
011000000000000111100111101011101101100000010000000000
100000000000000011000011101111111101010100000000000010
010000000101100111000000000001101111000000010000000100
010000000000111011000011011111011110010110100000000000
000000000000000000000011111101111000000010100000000000
000000000000000000000010111001111011000110000000000000
000000000000111001000111110000000000000000000000000000
000000000000011111100111110000000000000000000000000000
000101000000000111000111011001011100111110110000000000
000100001110001001100011100011001010010100100000100000
000000000000100000000011110001001001000001000000000010
000000000000000000000111010101011000101011010000000000
001001000000000111000000000000000000000000000100100000
000000001000000000100010010011000000000010000000000000
.logic_tile 15 21
000000000000000001000011110000000000000000000000000000
000000000000000101100011110000000000000000000000000000
011000000000000111100010100011111011110100010000000000
100000000000001001100100000000111011110100010000000100
011101000001000000000111101011111000010100000000000000
010110000000000000000100000001011011010000100000000000
000000001101010000000110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000101100000000000000011001011000000001000000000000
000001000000000000000010001111001000101011010010000000
000000100001000001000111000111101100000001000000000010
000000000010000000000010000000111001000001000000000000
000011101000000011100000000000000000000000000100000000
000001100010000000100000000111000000000010000000000000
000011100000000000000111101000000000000000000100000000
000010000000000000000100001011000000000010000000000000
.logic_tile 16 21
000001000000000001000000010001001010010111100000000100
000010000100000000000011111001011111000010000000000000
011100001100000001100110001111111011101011110001000000
100101001100001001000011000011111001000110000000000000
010001000000000000000011000011011001010110100000100000
110000000000000000000011011001101001101000010000000000
000011100001000111000010111111111001010100000001000000
000001000001110111100110100111101011010000100000000000
000010100000010000000111001101111111010100000000000000
000000000000100000000100000011011101010000100000000010
000000000000001111000111111011111011100000010000000000
000000000010000011000110000101001101010100000000000000
000001100110010001010011100000000000000000000100000000
000000001110001111100000000111000000000010000000000000
000101000000001000000011010000000000000000000100000000
000100001000000011000111100111000000000010000000000000
.logic_tile 17 21
000100000001001111000000010001111001010110000000000000
000000000001011011000010110000011100010110000000000000
011000000000001001100111110000000000000000000000000000
100000000000001111000010000000000000000000000000000000
010000000001001000000111100011101011010100000000000000
010000000100100001000111100001011001010000100000000000
000001000000000000000000001111101010001001000000000100
000010100001000000000010011101111010000010100000000000
000000000111110000010010010000011100110000000000100000
000000000011101001000010000000011100110000000000000000
000100000000001011100010000011011000101001010000000000
000100000000000101110100000001101101010100100000000000
000001000000100000000000001000000000000000000100000000
000000100110010000000000000111000000000010000000000000
000001000000100111100011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
.logic_tile 18 21
000000000000000001000000010111101111111101110000000100
000000100000001001000011110111111100101000010000000000
011000001110100111000111110000001110110000000000100110
100000000000110000100111100000011000110000000000000000
010000000001000000000111100000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000010100000000000000000001001001101000000000000000000
000001000000000000000000000111111001010110000000000000
000010000000100101100110010011011001010100100000000000
000110000110010000100011110111001001111110110000000000
000001000000001000000000000111111110101001010000000000
000010100000000101000000000111011101010100100000100000
000000000110000111100010000000000000000000000100000000
000000000000001011000111100001000000000010000010000000
000000101100000101100011100000000000000000000100000000
000010100000001111000110010101000000000010000000000001
.logic_tile 19 21
000000000000000001000110100000000000000000000000000000
000000001010000111000100000000000000000000000000000000
011000000001000001000111010001011100000001000000000000
100000000000001001100110000101001000101011010000000000
110010100000000000000010001111011001010100000000000001
010000001110001111000110000001011001010000100000000000
000000000001110000000011100111011010101000010000000000
000000001101101111000100000011011011011001100000000100
000010001000100001100000011101011001010000100000000000
000000000001000111000011011011101111010100000000000000
000101000000000000000000000111101010000010000000000000
000110000000100011000011100000011001000010000000000000
000010100000010101100000000000000000000000000100000000
000001000000000001000000000011000000000010000000000000
000000000000000111100011001000000000000000000100000000
000000001010000000000100000101000000000010000000000010
.logic_tile 20 21
000000000000000000000010010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
011000000110101001000011000001001111010111100000000000
100000000000000011100010011101011001000010000000000000
010010000000000000000000010000001001110000000011000000
010010100000000000000011110000011001110000000000000000
000000001100100000000000000000011000110000000000000000
000000000000000000000000000000001110110000000000000100
000000000001010000000000000000011000110000000000100000
000010100010100000000011100000001101110000000000000000
000001000011000000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000000000001000000010101000000000000000000100000010
000000100000000011000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000001110000000000010011111000000000010000000000000
.logic_tile 21 21
000000000001010111000111110101001111100000010000000000
000000001100110111100111111111111101010100000010000000
011000100000001011100111110000001000110000000001000000
110001000000100111000111100000011001110000000000000000
000001000001011101000111110000011000110000000000000100
000000000000101111000111010000011011110000000010000000
000001000001011000000011101111011001101011110000000100
000010000000110001000100000101101100000110000000000000
000000000100001001000011101011001010001001000000000000
000000000010000111000000001101101000010111110000000000
001011000000001111100010000101011000101001010000000000
000010000000001111100010010001011110010100100001000000
000000000000000000000011110011011100011101000100000100
000000000000001101000011000000011100011101000000000000
010100001001000000000000000000011101000000110100100000
000000001110100000000000000000001000000000110000000000
.logic_tile 22 21
000001000001011000000111100111101100101001010001000000
000000000001011111000011110101001000010100100000000000
011100000010000000000000000111011000101000010000000000
100100001010000111000000001111001011010110100000000000
010000000001100001100110110000011100110000000001100000
010000000001111111000111100000001100110000000000000000
000000000000000000000000010000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000000000000000111100000001101101010111101010000000000
000000001100000111000000001011101011010000100000100000
000000000000000001000010000000000000000000000100000000
000000000110000000010111001001000000000010000000000001
000000000000000111100000010000000000000000000000000000
000000001100010000000011110000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000000000010001000000001011000000000010000000100000
.logic_tile 23 21
000000000000000000010000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000001100011000000000000000000000000000000001000000000
000100100100000101000000000000001010000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000101000010100000001000000000000000000000
000000000100000000000000000000000001000000001000000000
000010100000000000000000000000001110000000000000000000
000000000001010000000011100011000000000000001000000000
000000000000000000000100000000101010000000000000000000
000000100001000000000000000000000000000000001000000000
000000000000100000000000000000001011000000000000000000
000000100000101000000000010011000000000000001000000000
000001000001000101000010100000101011000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000010101000000000000001110000000000000000000
.logic_tile 24 21
000000000000000111100000000000011010000011110000000000
000000000000000000100010000000010000000011110000000000
011000001100100011000011101101101101010100000000000000
100000100001000000100100001011001001010000100001000000
010100000100000001000110000000001100000011110000000000
110101000000000111000000000000010000000011110000000000
000000000000101011100110010000001001110000000000000000
000100000000001011100011110000011000110000000000000000
000001000000101000000011100000001010000011110000000000
000000101011000111000000000000000000000011110000000000
000010100011010111000111001111111010100000010000100000
000000001110000000110000000101111000010100000000000000
000000100000100000000000000000000000000000000110000000
000000000000010000010000000101000000000010000000000000
000000000101000000000111001000000000000000000100000000
000000001100100000000000000011000000000010000000000000
.ramb_tile 25 21
000000000000100000000000000000000000000000
000000001000010000000000000000000000000000
000010001101000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000001010000000000000000000000000000
001000001000000000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 26 21
000000000000000101100010011111101010010100000001000000
000010101010000000110011001101111010010000100000000000
011000000000000000000011011111011000000010100000000000
100000000000000011000110001101011101000110000000000010
110000000011000001000000001111101000010100000000100000
010000000000100000100011001101111001010000100000000000
000000000000000000000111111011111000010100000001000000
000000000000000000000011101101001000010000100000000000
000000000100001000000110111000000000000000000100000000
000000001010000011000011001011000000000010000000100000
000000000000100011000000001000000000000000000100000000
000100000000001001000011101001000000000010000001000000
000100000001010111000000000000000000000000000100000000
000000000000100000100000000011000000000010000000000000
000000000000000000000000001000000000000000000100000010
000010000000100000000010010011000000000010000000000000
.logic_tile 27 21
000000000000000000000010011001011000100000010000000000
000000000000000001000111111111101000010100000000000000
011000000000000111100000000101111100111101110000000000
100000000000000000000000001011011010101000010001000000
110000000010001000000000000000000000000000000000000000
010100000000000001000000000000000000000000000000000000
000000000110000111000000001000000000000000000100000000
000000001010000000000000001011000000000010000000000000
000100100011010111000010000000000000000000000100000000
000001000000000000100111101001000000000010000000000010
000000100001010000000011110000000000000000000100000000
000000000000000000000011110011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 21
000010000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000100000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 29 21
000010100000001011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
011000001100001000000000000011101100010100000001000000
100000001010001101000000000001001101010000100000000000
110000000000010111100000000111111010010100000000100000
110000000000000000100000000001001010010000100000000000
000000000000001000000000000000000000000000000000000000
000000000010001011000000000000000000000000000000000000
000000000001010111100110101000000000000000000100100000
000000000010100011100100000001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000010000000100111000000000011000000000010000010000000
.logic_tile 30 21
000100000000000000000010010000000000000000000000000000
000110100000000111000111010000000000000000000000000000
011000100000000000000000001000000000000000000100000100
100000000110000000000000000111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000001100100000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001100000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000001010001011000000000000000000000000000000000000
.logic_tile 31 21
001000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
011000001111000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000001001000000000000000000000000000000000100000000
010000000000100000000000000111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 32 21
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000011000000000000000000000100000000
010000000000000000000000000011000000000010000000000100
000000001100000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
000100000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000100000000
100000000000000000000000000111000000000010000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011001111000000000010000010000000
.logic_tile 2 22
000000000000001000000000011011111010000010100000000100
000000000000000011000011010011001000000110000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010100000000000001000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000001000000011100101011000000011110000000000
000000000000000001000100000000010000111100000000000010
000000000000000000000000001000000000000000000100000000
000000001000000000000000001101000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 3 22
000011000000000011100111000000000000000000000000000000
000011100000100000100111100000000000000000000000000000
011001000000000011100011100111111101000010000000000000
100010000000000000000000001001011001000000000000000000
010001000000001001100110000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000001000111001101111010000010000000000000
000000000000001101100111100001011000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001010100000000000100000
000000000000000000000010010101011010000000000000100110
000101000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000001101000000000010000010000000
.logic_tile 4 22
000001000000000000000000010101100000000000001000000000
000000100000000001000011110000100000000000000000001000
000000000000011000000010000011000001000000001000000000
000000000000001111000100000000101100000000000000000000
000000000000000000000000000001101001111100001000000000
000000100000000000000000000000101101111100000000100000
000000100000000000000000000001001001111100001000000000
000001000000110000000010010000001100111100000010000000
000000000100000000000010010011001001111100001000000000
000000000000000000000111000000101101111100000000000000
000000000100100001000000000001101001111100001000000000
000000000001000000100010010000001100111100000000000000
000001000000001000000000000111001001111100001000000010
000000100000001011000000000000001101111100000000000000
000000000000010000000000000001001001111100001000000000
000000000000000000000000000000101100111100000001000000
.logic_tile 5 22
000000000000001001000000001011111110000010000000000000
000000000000000111000011110111111101000000000001000000
011000000000011111100000000111011000000011110000000000
100000000000100101100000000000100000111100000000000100
010100000000000111000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000111010000011011001110100000010000000000
000000000000001001000011100101001000010100000000000000
000000000000000000000111001011001011101000010000000000
000000000000000000000000000001001010010110100010000000
000000000000000000000111000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000011100000010000000000000000000100000000
000000000000000000000011000001000000000010000000000000
.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010000000000000000010001000000000000000000100100000
110001000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000001000001010011100000000000000000000000000101000000
000100100000000000000000000111000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 22
000000000000000111000000010000001011110000000000000000
000000000000000000000010000000001001110000000000000100
011000000000101000000000010000000000000000000000000000
110000000000010011000011010000000000000000000000000000
010000100000000000000000000000011101110000000000000110
010000000000000111000000000000011001110000000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001000000010000111111001100000010000000000
000000000000001111010000001111001011010100000000000010
000100100000000000000000001000000000000000000100000000
000100000000000000000010000011000000000010000000000100
000000000000000111110000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
.ramt_tile 8 22
000010001101010000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
010001000000000000000000000000000000000000
000001000010100000000000000000000000000000
000010000001010000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000011100110000000000000000000000000000000
000011000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 22
000000000000000001000000000000000000000000000000000000
000000001010000111000011100000000000000000000000000000
011000000000001000010000001001101100010100000000000000
100000000000010111000000000011001010010000100000000010
010001000000001000000000001011111011100000010001000000
010000100000001101000000000001011011010100000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000110011111000000000010000001000000
000001000000000000000000000000000000000000000100000000
000000000000000111000000000111000000000010000010000000
000000000001100011100000000000000000000000000100100000
000000000000110000100000001111000000000010000000000000
000000001000100001000000010000000000000000000100100000
000000000001000000100011110001000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011000001000000000010000000000000
.logic_tile 10 22
000000000001000000000000010111001100001001000000000000
000000000001000000000011100011001010000010100000100000
011000000000001000000011000111011001100000010000000100
110000000000001011000100001011001001010100000000000000
010000001111101111100000000111011011100000010000000000
010000000001001011100000000011011011010100000000000000
000100000000000000000110110000000000000000000000000000
000100001000000000000011010000000000000000000000000000
000001000000001011000011101000000000000000000110000000
000010100000000111100100001111000000000010000000000000
000000001100000000000000000000000000000000000100100000
000001000000000000000000000101000000000010000000000000
000000001110100001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000001000100000000000100000000000000000000000000000000
.logic_tile 11 22
000010100000000000000000011111011001100000010000000000
000000000000001001000011110111111101010100000010000000
011000000000000000000110001001101101111110110000000000
100000000000000000000010011111101010010100100010000000
010000000000000000000000010000000000000000000000000000
010000000010010000010010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000001001011100000010011101010000001000000000001
000000000000101111100011001111011000101011010000000000
000000000000001001010000010011011100000011110001000000
000000000000001111100011010000100000111100000000000000
000001000000010000000010001000000000000000000100000000
000010000000000000000110001111000000000010000010000000
000010100010000111100011100000000000000000000100000000
000000000001010000100010010011000000000010000000000000
.logic_tile 12 22
000010100001111011100000000000000000000000000000000000
000000101101100011000011100000000000000000000000000000
011000000000010000000011110000000000000000000000000000
100000001110001011000011010000000000000000000000000000
110000000000000000000000000001101110010100100000000000
010000000000000000000000000000101000010100100010000000
000000000000000000000000010001011111001001000000000100
000000000000000000000010000001101011000010100000000000
000000000000000000000000001011111111101001010000000001
000010100001000000000010001001111000010100100000000000
000000100000000000000011000000000000000000000000000000
000000000100101001000000000000000000000000000000000000
000010000000110000000000001000000000000000000100000000
000100001110000111000000000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
.logic_tile 13 22
000000000000101001100010010000011110110000000010000100
000000000000010111000111000000011000110000000000000000
011000000000000111100000011111111010100000010000000000
100100000000000000100011000001001111010100000000000000
010100001010000000000011100000000000000000000000000000
110000000000001101000100000000000000000000000000000000
000000000000101001000000010111011000000001000001000000
000001000001010001100011011001111010101011010000000000
000010000000001000010000000111011100101000010000000000
000001001010011111000011101011001001010110100000000000
000010100000000011100000011111001100101001010000000000
000000000000000000100011010101001000010100100000000000
000000001000001111100111100000011011110000000010000010
000100000000001111000111000000011101110000000000000000
000000000000000111000000011000000000000000000100000000
000000000000000111000011110111000000000010000000000000
.logic_tile 14 22
000000000001010000000000001111001011101000010000000100
000010101101000111000000000001011010010110100000000000
011000000000000000010000000111101010100000010001000000
100010100000001111000000001111001100010100000000000000
110110000001000011100000011111011010010100000000000000
010001001100100000000010000111101000010000100000000000
000001000001011101000111010111101101100000010010000000
000010100100101111100010001111001011010100000000000000
000000100000001001010000000000000000000000000100000000
000001000000001111100011101111000000000010000000000000
000100001000010011100111001000000000000000000100100000
000100000000000000100000000011000000000010000000000000
000000001000001000000111101000000000000000000100000000
000000000000001011000011111101000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000101010000000100000001011000000000010000001000000
.logic_tile 15 22
000010100001010000000111110000011100110000000010000000
000000001010000000000110110000011001110000000000100000
011010100000000001100111001111111101001001000000000100
100000000000001001000111100011001010000010100000000000
010000000000100111000111011111011111101000010000000100
110100000000010000000111100101001111011001100000000000
000100000000001111100000001111001111010110100000000000
000000000000000101100000001111101000000001000001000000
000011100000000000000000000000011000110000000010000010
000011000000000000000000000000011010110000000000000000
001000000000001111100010000011111000101000010000000000
000000000000000111100010010000101011101000010000000000
001010100000001111100011101000000000000000000100000000
000000000000000101100000001001000000000010000000000000
000000100001010001000010000000000000000000000100000000
000000000100001001010110011001000000000010000000000000
.logic_tile 16 22
000100000110001001000010001001001010010111100000000000
000100101001010011000011110111011011000010000000000000
011000001100011011100000011001001110010100000000000000
100000000000000001100010100101011001010000100000000000
010000000011010001100110011111111100101001010000000000
010000100000100001000011110111111101010100100000000000
000000100000000001100000001001011100010100000000000000
000001000010000111000011000101001100010000100000000000
000100000000000111000000011001111100101001010000000000
000000001010000000100010110111011010010100100000000000
000100000110000000000011101001011000010100000000000000
000100000010001001000000000101011010010000100000000000
000001000000100000000011101011111011101000010000000010
000010100000010111000100000001111010010110100000000000
000000000110000011000000010000000000000000000100000000
000000000010000000100011110111000000000010000000000000
.logic_tile 17 22
000000000000000000000111100000000000000000000000000000
000010100000000001000100000000000000000000000000000000
011000000000001001100011100001111101010100000000000000
100001000000101111000000001011001001010000100001000000
011000000000000000000011101011011011100000010000000100
110000001110000000000100000001111010010100000000000000
000000000000011101000110110001111110100000010000000000
000010000000001101100110001011011110111110100000000010
000000100000000000000011100101111000000001000010000000
000001000000000000000010010111001000101011010000000000
000000000000000000000000000001111010010100000000000000
000000001100001011000000001011011001010000100000000000
000000000000000111100000010000000000000000000100000000
000000000010001001100011011011000000000010000000000000
000001000000000000000110000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
.logic_tile 18 22
000000101010000000000111100000000000000000000000000000
000001000110000000000100000000000000000000000000000000
011000000100000000000000000000011100110000000000000010
110000000000001001000000000000001100110000000000100000
110000001111000000000000000000000000000000000000000000
010000000010100000000000000000000000000000000000000000
000000001000000000010000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100001010011100111100011101000100000010000000000
000011100000101111000011100111111100010100000000000010
000000101100000000000010000111111001100000010000000000
000011100000001111000100001011101011010100000001000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
001000000000000111000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
.logic_tile 19 22
000100000000000011100110010000000000000000000000000000
000000001010101001000011010000000000000000000000000000
011000000000001001000000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
010000000000011000000011110000000000000000000000000000
010000000000001111000011100000000000000000000000000000
000010000001000000000011001011101010010100000000000000
000000000100000000000000000111011000010000100000000000
001000000000110000000000000001101001010111100000000000
000000000110010000000000000001011011000010000000000000
001000000000001000000010000001111111101000010000000000
000001000000001111000100001101001101011001100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000100
000000000000000001100000000101000000000010000000000000
.logic_tile 20 22
000100001110001111000000011001011110100000010000000000
000100000000000011000011100101011110010100000000000000
011000000001000111100111011111111001110000110000000000
100000000000000111100011110001111110111011110000000010
010010000001010011000010100001111010000001000000100000
110001000000100000100000000000101001000001000000000000
000000000000001011100000010001011111111110110000100000
000000000010000001000011100011001101010100100000000000
000000000000100011000010001011011010001001000000000000
000010001010000000000100000001011010000010100000000000
000001000000000000000011000000000000000000000110000000
000010000000001001000000000111000000000010000000000000
000000100000001111100000001000000000000000000100000010
000000000000000011100000000011000000000010000000000000
000000100000000011100111000000000000000000000100000010
000000000000001001100111011011000000000010000000000000
.logic_tile 21 22
000010000000001000000111110111011011100000010000000000
000001000000000011000011001101111011010100000000000000
011100000000001111100110000101111000000001000000000000
100100000000000011100011110011001010101011010001000000
110000000000011001000111110111101010010100000000100000
110000000000000001100111011011111110010000100000000000
000001100000001001100010011011011001100000010000000000
000010100001000001000111001111111001010100000000000000
000000000000000001000000000111001000100000010000000000
000000000000000000110011101101111000010100000000000000
000000000100000001000000001011101001000001000000000000
000010100000000000000011000001111010101011010000000000
000000000000000111000111100000000000000000000100000000
000000000100000000100111100101000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011000011000000000010000000000000
.logic_tile 22 22
000000000001010000000010001011001001100000010000000000
000000000000100000000010010111011001111110100000100000
011110000000000000000010110000000000000000000000000000
100100000000000000000110100000000000000000000000000000
010000000000100111100000001011011001010100000001000000
010000000000010000000000000111011111010000100000000000
000000000000000000000000001000000000000000000100000010
000000000001010000000000001111000000000010000000000000
000000000000000111000000000000000000000000000110000000
000000000000000111100000000011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000001010100001000110100000000000000000000000000000
000000000100000000100010000000000000000000000000000000
.logic_tile 23 22
000001000000000000000110000000000000000000001000000000
000000100000000000010010010000001010000000000000010000
011000001110001000000000010000001000111100000000000000
100100000001011011000011110000000000111100000000000000
110000000000000011100011110011000000001111000000000000
010000000000010000000010000000100000110000110000000000
000001000000000000000000010111011001000001000000000000
000010100000000000000011110000001011000001000000000001
000000100000000000000110100001001011000110100000000000
000001000000000000000011110000111001000110100000000000
000000000000000011000000000000001000000000110000000001
000000000000000000110000000000011001000000110000000000
000001001100000001100000000000000000000000000101000000
000010100000000000000000001101000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000001010000000000000011000000000010000000000000
.logic_tile 24 22
000000000000100011100000000111111000111111010000000000
000000001101011111110000000111011111101001000000000000
011100000000000011000011000101101110111001010100000000
100101001000000000000011000011111011100000000001000000
011000001110001011010010100001011110111001010101000000
110000000000000001000111000111011010100000000000000000
000000001010001101100111100111011101101110000110000000
000000100000000101000100000000011010101110000000100000
000100000100000011100111000011111111111001010100000000
000100001010000000100000000111111001100000000000000010
000000100000000000000111010111101111111001010101000000
000001000000000000000011000011011000100000000000000000
000000000000100011100111100000001100000000110100000000
000000000100010000100000000000011000000000110010000000
000000001000001111000000000000011010000000110101000000
000000000000000011000011110000001010000000110000000000
.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 26 22
000000000110000000000111000000001000110000000001000001
000010100000001111000010000000011010110000000000000000
011010000000001001100110000111111011000010100000000000
100000000000011111000011011011001001000110000001000000
010000000000010011100000000000000000000000000000000000
010000000001110000000000000000000000000000000000000000
000010000110001111000000000001011000000011110001000000
000000000000000011000000000000010000111100000000000000
000010000000001001000111100011011001111111010010000000
000010000000001111100011100011001111101001000000000000
000001000000001000000000000011111000000011110000000000
000110000000000111000000000000000000111100000000000000
000000001000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000001000110101000000000000000000100000000
000011000001010000100000000101000000000010000000000000
.logic_tile 27 22
000000001000100011000000010000000000000000000000000000
000010100000011111000010000000000000000000000000000000
011000000000010011100010001101111000000010000000000000
100000000000001111100010111101111000000000000000000000
000000000000010001100111000011011010000000000000000000
000000000000100000000100001101101000000010000000000000
000000100110001011100011100101101110000011110001000000
000001000000100111000111110000110000111100000000000000
000110101000000000000011110000000000000000000000000000
000001000100000000000110100000000000000000000000000000
000111000000000000000000000001101100000011110000100000
000110100000000000000000000000010000111100000000000000
010010000000010000000110100101111110000011110000100000
010000100000100000000000000000100000111100000000000000
010000000000001000000000001001001011010110100101000000
110000000000000101000000000001101001001001011010000000
.logic_tile 28 22
000000000000000000000000000001100000000000001000000000
000000001110010000000000000000100000000000000000001000
000010000000000000000111100011100001000000001000000000
010000000000001011000000000000101111000000000000000000
000000001110010000000010000101001000111100001000000000
000000000000000000000011000000101110111100000000000000
001000000000001000000000000001101001111100001000000000
000000100000000111000011000000001111111100000000000000
000000000000000000010000010101101000111100001000000000
000000000000000000000011100000101110111100000000000000
000000000000000000000000000011001001111100001001000000
000100000001010000010010110000101111111100000000000000
000010101010000001000000000101101000111100001000000000
000000000000000000100000000000001110111100000001000000
000000100000000000000000000101001000000011110000100000
000000000000000000000010010000100000111100000000000000
.logic_tile 29 22
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110010000000000001010000000000000000000000000100000100
110001000000000000100000000011000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000000000000001111010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000100000010
000000000000000000000100000101000000000010000000000000
000000001110000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
010000000000010000000111001111101111100000010001000000
110000000000100000000100000011101011010100000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001001000000000000000000000000000100000000
000000000000000011000000000111000000000010000000000001
000000000000000001000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 31 22
000000000000000000000000011000000000000000000100000000
000000000000000000000011001101000000000010000000000010
011000000001000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000110101000000000000000000100000001
000000000000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000100000010000000000000000000000000000000000000000
100101000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000010000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000100000000
100000000000100000010000001011000000000010000000000010
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 23
000000000000000000000111011011101000010100000000000000
000000000000000000000011100011011110010000100010000000
011000000110000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010011101010000011110000100000
010000000000000000000011110000110000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000100000000001000111110000000000000000000000000000
000000000000001111000111110000000000000000000000000000
000000000000000101100000001000000000000000000100000010
000000000000000000100000000111000000000010000000000000
000000000000000001000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
.logic_tile 3 23
000000000000000001000011100000000000000000000000000000
000000000110000001100000000000000000000000000000000000
011000000000010001100000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001000000010000000000000
000000000000000000000000001101011000000000000000000000
000000000000000000000000000101101110000011110000000000
000000000000000000000000000000110000111100000000000000
000000000010000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100110000000000000000011011000000110100000000
000000000001010000000000000000001000000000110000000000
.logic_tile 4 23
001000000000000000000000000111101000111100001000000001
000010101000010001000000000000001000111100000000010000
000000000000000000000000010111001000111100001000000010
000000000000000000000011010000101010111100000000000000
000000000000000111100000000011101000111100001000000000
000000000000001001100000000000101000111100000000000000
000000000110000000000110100101101000111100001000000000
000000001000000000000000000000101010111100000000000000
000000000000000000000000000111001000111100001000000000
000000000000000000000000000000101000111100000000000010
000000000000000111000011100101001000111100001000000000
000000001110000000000000000000001010111100000001000000
000100000000000000000011010011101000111100001000000000
000000000000000000000111000000001000111100000000000100
000000000000000000010000000001101000000011110000000000
000000000000000001000000000000100000111100000000000010
.logic_tile 5 23
000100000000000000000000000000000000000000000000000000
000100000000000000000010010000000000000000000000000000
011000000000001111000111110000000000000000000000000000
100000000000000111000010000000000000000000000000000000
010000000000000001000000001001111001010100000000100000
010000000000000000100000000001011001010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100001000000001011000000000000000000000000000000000000
110000000000100000000000001000000000000000000100000000
010000000000000000000000000001000000000010000000000100
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000010
000000000000000000000011111111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 23
000010000000001000000010010000001000110000000000000001
000000000000100111000011100000011001110000000000000000
011010101010000011100110000000011010110000000011000000
100000001000000111100000000000011100110000000000000000
110000101110010000000000000111111011001011100000000100
010000001110100000000000000000011000001011100000000000
000000000000010000000011010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000101100000001111111001100000010010000000
000000000000110000100011111011011100010100000000000000
000010100010001000000010001000000000000000000101000000
000001000000001011000110010001000000000010000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000111000000001011000000000010000000000000
.ramb_tile 8 23
001000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000110000000000000000000000000000000
000001001000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100100000000000000000000000000000
000000000100000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 23
000000000000000000000011011001111000010100000010000000
000000001000000111000111111101101001010000100000000000
011000000001100011000111000000000000000000000000000000
100000000000100000100100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000100000000000000000001000110000000010000010
000001000001010000000011110000011000110000000000000000
000000000001000000000000000000000000000000000100100000
000000000000100000000000000111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001111000000000010000000000000
.logic_tile 10 23
000000000000001000000000000111111110101011110000100000
000000000000001011000010000001101100000110000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
010000000000000001000000001111011010100000010000000100
010000000000010000100000001111101010010100000000000000
000000000000000000000000001000000000000000000101000000
000000000000001111000000000011000000000010000000000000
000000100000100111100000000000000000000000000000000000
000000000010011001100000000000000000000000000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000100000000011000000000010000001000000
001110100000000000000000010000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000001111000010000000000000000000000000000000
.logic_tile 11 23
000000000000101000000000010101111010101000000000000100
000010100000001111010011001101101000010000100000000000
011000001010100111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
010000001000000000000010000000000000000000000000000000
010000001100000000000011100000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000101111000010000000000000000000000000000000
000000001000000000000000001101011100101011110000000001
000000001110001011000000001011111100000110000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000010000000000000001000000000000000000100000100
000000001010000000000000000001000000000010000000000000
.logic_tile 12 23
000000000001111111100000010000000000000000000000000000
000001000001011111100011000000000000000000000000000000
011100000001010011100000000000000000000000000000000000
100100001110010000100000000000000000000000000000000000
010000000000110000000000000000000000000000000000000000
010000100000110000000000000000000000000000000000000000
000010000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000100
000110101000010000000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000000000001000000000010000010000000
000000100001010000000110100000000000000000000100000000
000000000000000000000100000001000000000010000000000010
000000000111010000000000000000000000000000000000000000
000000001001100000000000000000000000000000000000000000
.logic_tile 13 23
000001000000001111100111111001011000100000010000000000
000010000000001111000111110001111101010100000000000000
011000001000000011000111110001011011001001000000000000
100000000000000111000110110101111000000010100010000000
110101000001010011000000000111101011000010100000000000
110110101100100111000010110001011001000110000000000000
000000101110000001100110010001011010001001000000000100
000001001010001001000010000101101000000010100000000000
000010000000000000000000001001011010100000010000100000
000000000000000000000011100001111010010100000000000000
000000000000000001000000001000000000000000000100000000
000100000000000000100000000011000000000010000000000000
000000000000110000010011001000000000000000000100000000
000000001100010000000000001111000000000010000000000000
000101001010001000000111101000000000000000000100000000
000100100000000011000000000101000000000010000000000000
.logic_tile 14 23
000000000000001001010011111001101001000010100000000000
000000000001011111100010100011011111000110000000000000
011000000000100001000000001001001110000000010000000000
100000001001010000100000001101101000010110100000000000
010000101010001001100011100001101110001001000000100000
110000000000000001000111110111011000000010100000000000
000000000000000001000011010101011110010110110000000000
000000000000000000100010000111001101000000100000000100
000001000000100011100011011111101010100000010001000000
000000101001011101000011110101111101010100000000000000
000001000000000111100000011101111100100000010000000000
000000100000001111000011111111011100010100000000000000
000010000001011111000000001101011110010110100000000000
000110001010000111000010001101011100101011010000000000
001000000000000001100110001000000000000000000100000000
000010100000000000100010000011000000000010000000000000
.logic_tile 15 23
000010000000000111100111100000001001110000000000000100
000001000110000000100111110000011010110000000000000010
011000000001010001000000000011011010110100010000000000
100000000000100000100000000000111000110100010000000010
110000100000000000000000000000011111110000000001000000
110000000000010000000000000000011100110000000000000001
000010100000100111100110011000000000000000000100000000
000000000000010000100011011101000000000010000000000100
000000000001010000000000010000000000000000000000000000
000000000010100000010011110000000000000000000000000000
000010000000000001000000001000000000000000000100000000
000000000000001111000000000001000000000010000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000100001001000000000010000001000000
001000100000000000000000001000000000000000000100000000
000000000000000000000010010011000000000010000000000000
.logic_tile 16 23
000101100000000000000111101001011001100000010000000000
000011000000000000000011101011101000010100000000000010
011000100100000101100111110011011000101000010000000000
100100000110101111000011001101111111010110100010000000
010000000000001000000000001001001011001001000000000100
010000000010001111000010101011101011000010100000000000
000010000110000000000110010000000000000000000101000000
000001000000000000000011010011000000000010000000000000
000011000001010111000000011000000000000000000100000000
000010000011000000000011010111000000000010000001000000
000000001010000000000000011000000000000000000100100000
000000001000000000000011011101000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000010000000000010000111000000000010000001000000
000000000000100011100000001000000000000000000100000000
000000000001000000000000001001000000000010000000000000
.logic_tile 17 23
000010000000000000000111100111001001000001000000000000
000001000000000000000110001011011100101011010000000000
011000001000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000001000000110100101101101001011100000000000
010000000010100001000100000000011101001011100001000000
000000000010000000000011100101001101101000010000000000
000000000000000111000000000101111000011001100000000001
000000001011000001000011010000000000000000000000000000
000000000000100000100011000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001101000011010011000000000010000000000000
000000000000001000000000001000000000000000000100000001
000000000000000101000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100001000000000010000000000000000000000000000000000
.logic_tile 18 23
001000000000000000000111101101011100000001000000000000
000000000000000111000000001111111000101011010000000000
011000000000000000000000000011011110101000010000000000
100000000000000000000000001011011100011001100010000000
010000000001000000000011010111101001010100000000000000
110000000100100000000110001111111101010000100000000000
000000100000000000010000001000000000000000000100000010
000011000110000000000000000111000000000010000000000000
000100000000010111000110100000000000000000000000000000
000100000000100011100000000000000000000000000000000000
000000100110000000000010000000000000000000000000000000
000001000000000001000010010000000000000000000000000000
000010000000000000000111101000000000000000000100000000
000001000000000001000000000011000000000010000000000001
000000000000001000000011100000000000000000000100000000
000000001010000011000110000111000000000010000000100000
.logic_tile 19 23
000000000000000000000111100111101101100000010000000000
000000001000001001000100000111101011010100000000000000
011000000000100000000111001111101101101001010000000000
100100001110010000000011110101011011010100100000000010
010000000001001000000011000111111100110100010000000000
110010000000000001000110000000101000110100010000000010
000001000000001000000010110011011000000001000000000000
000000100100000001010110001101011010101011010000000000
000000001010001111100000010101001001010110100000000000
000000000000001011000011111111111100101000010000000000
000000000000100111100010010000000000000000000000000000
000000000000000111000111110000000000000000000000000000
000010100010000001000111001011111001010100000000000000
000001000010100000100000001011111111010000100000000000
000000000010110011100010011000000000000000000100000000
000000000000110001100011110111000000000010000000000100
.logic_tile 20 23
000010001001111001000000000000011001110000000010000001
000000000001110111000000000000001010110000000000000000
011000001100000111100000000001001010100000010000000100
100000000000000000100000000011011101010100000000000000
110000000110000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100100111000000000000000000000000000100000000
000000000001000000000000000001000000000010000000000000
000010000000000111000011110000000000000000000000000000
000000001110000000000011110000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 21 23
000000000000000111100111011001001000001001000000000000
000001000000000000100110000101011001000010100000000000
011000001000000000000000000000000000000000000101000000
100000000000000000000000001011000000000010000000000000
110100000000000000000000001000000000000000000100000000
010100000000000000000000001011000000000010000000000000
000000000000000111100000000000000000000000000100000100
000000000000000000100000001111000000000010000000000000
000101000000000000000111110000000000000000000000000000
000000100000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000001100000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
.logic_tile 22 23
000000100000000011100011101011101011101000010000000000
000001000110000001000100000001011001010110100000000000
011000000000001001000010000000011101000000110001000000
100100000000000001100011010000011001000000110000000000
110000000000001001000110010111101001010111100001000000
110000000000000101100011100001011010000010000000000000
000000101000000001100000000011011111000010100000000000
000001000000000000000000000011011000000110000000000000
000001000101011111000010010011101010010100100000000000
000000100000100111100011101011001011101001010000000000
000001000000000001000000011011001010100000010000000000
000010100000000000010011100011001000010100000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000010000000000000000000000100000000
000000000001000011000000001011000000000010000000000000
.logic_tile 23 23
000000001010000000000000011111111000100000010000000010
000010000000000001000010000111011000111110100000000000
011000001100010011000110000000011001110000000001000000
100110000000001101000010010000011111110000000000100000
010000000000001001000111100000011010000000110000000000
110000001110000011000100000000001010000000110000000000
000000000001010000000000010000001000110000000000000000
000000000000101101000010000000011101110000000000000000
000011100000000000000010000000011000110000000000100000
000010100000000000000000000000001010110000000000000000
000101000000100001000000001111011000010110000001000000
000110100000000000000000001101101010000000000000000000
001001000010000000000110000000011000000000110000000000
000000100000000000000000000000001001000000110000000000
000000000000100111100000001000000000000000000100000000
000000001000001001100011110011000000000010000000000000
.logic_tile 24 23
000000000000001011100111110111111010010100000000000001
000000000000000111100111110001011010010000100000000000
011000000000000111000000010111101000001001000000000000
110100000010100000000010100101111000000010100001000000
110000000000001111100000000101011101110100010000000100
110000000000000111100000000000001101110100010000000000
000010000000010000000111100001111100010110000000000000
000000000000000000000111100000101001010110000000000000
000000000000000000000111010000011000110000000000000010
000000000110000000000111010000001101110000000000000000
000100000000000011100000000000000000000000000000000000
000000001011001101100011000000000000000000000000000000
000000000000000000000111101000000000000000000110000000
000000000001000000000000001101000000000010000000000000
000000000000000000000111000000000000000000000100100000
000000001000000111000000001011000000000010000000000000
.ramb_tile 25 23
000000000000000000000000000000000000000000
000100000110000000000000000000000000000000
000000001010010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 23
000000100000000000000000010011111000010100000000000000
000001000000010000000011010011001001010000100010000000
011000000000000011010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011000000011011110000000000000010
110000000000000000000000000000001100110000000000100100
000001000000001000000000000000000000000000000101000000
000010000000000011000000000111000000000010000000000000
000000000001001000000111001000000000000000000100000000
000000001100100111000100001011000000000010000000000010
000000000000001001000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000110000000000000001011000000000010000000000000
.logic_tile 27 23
000010100000000000000011100000000000000000000000000000
000001101010000000000011000000000000000000000000000000
011000000001001001100011001001101011000001000000000100
100000000000000001000000000101011000101011010000000000
010000101100000001010110000000000000000000000000000000
010000000000001011100000000000000000000000000000000000
000000000000000000000010110111111100100000010000000000
000100000000001001000010001001001010010100000000000000
000001000000000000000111100011111000100000010000000000
000000100000000111000111011111011010010100000000000000
000000001100001111100000001111001100010100000000000000
000000000000001101100000000011111101010000100000000000
000000000000010000000010000111111011101001110100000000
000010100000000000000100000011111011000000010000000000
000000000000100111100000000000000000000000000000000000
000000000001000000100010000000000000000000000000000000
.logic_tile 28 23
000000000001010001000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
011000000000000111100000001011011001000010100001000000
100000000000000011000000000111001010000110000000000000
010000000000000000000111100011001110001011100000000000
110000000000000000000100000000101111001011100000000000
000000000000001000000000001000000000000000000100000000
000000000010000001000000000001000000000010000000000000
000000000000000000000011000000000000000000000100000000
000010100000001011000111111011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000110000000000000000000000000000000
000000000000011101000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000100
000100000000000011000000000001000000000010000000000000
.logic_tile 29 23
000000000000000001000000001101101010000010100000000000
000000000000000000100010001001011001000110000000000010
011001000000000000000000010000000000000000000100000000
100000100000010000000011110001000000000010000001000000
010000000001000000000111111000000000000000000100000000
110000000000100000000110000011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000001001000000000011000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 23
000001000000000000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000010001000000000000000000100000001
110000000000000000000000000001000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000000000000000000000000100000001
000000000000000011000000001111000000000010000000000000
.logic_tile 31 23
000000000000010000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011100000011000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000110000000010000001011101001010100000000000001
010000001010000000000000001011011001010000100000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001001000000010000000000000000000000000000
000000000000001101100011110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 32 23
000000000000000111100000011000000000000000000100000100
000000000000000000100011110101000000000010000000000000
011000000000000000000000000000000000000000000100100000
100100000000000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011011000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000101000000
000001000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000001
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000011000001010000000010000000000000000000000000000000
011010100000010111100000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010001100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010100010000000000000000000000000000000100000000
000010000000000000000000001011000000000010000010000000
000010100000000000000000001000000000000000000101000000
000000010000000000000000000001000000000010000000000000
.logic_tile 4 24
000000000001000000000011100000000000000000000000000000
000000001010100011000000000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000010000111001010000011110000000000
110000000000000000000010100000110000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000010000000000000000000001000000000010000000000000
000000010000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000010010000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000010000000000000000001001000000000010000000000000
.logic_tile 5 24
000000000000000111000000000001011011110100010001000000
000001000000000000000000000000011001110100010000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000001000000000000001000000000000000000110000000
000000000000000000000011010011000000000010000000000000
000001100100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000010011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000111001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000001000010000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 6 24
000001000000000000000000011011111000010100000000000100
000000100000000001000011111011001000010000100000000000
011001000000001011000000001000000000000000000101000000
100000000101011011000000000101000000000010000000000000
010000000110101000000000001000000000000000000100000001
010000000001000011000000000001000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000000000011000000000101000000000010000000000010
000000000000001000000000000000000000000000000100000000
000000000000000011000000000111000000000010000010000000
000000100000000111100000000000000000000000000100000001
000001000010000000000010001111000000000010000000000000
000100010110000001000000000000000000000000000110000000
000100000000000000100010010011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 24
000000101110000011000000000000000000000000000000000000
000000100101000000010000000000000000000000000000000000
011000000000011111100011101101011000010100000000000001
100000000000001111000100000111101000010000100000000000
110001000000000000000010000000000000000000000000000000
010010000001010001000100000000000000000000000000000000
000000000000000000000011001000000000000000000110000000
000000001110000000000000001001000000000010000000000000
000010100000000000000000001000000000000000000100100000
000001000000000000000011001101000000000010000000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000010110000000111000000000000000000000000000100000000
000001000000000000000000000111000000000010000010000000
000000000000000000000000001000000000000000000101000000
000000000100001001000000000001000000000010000000000000
.ramt_tile 8 24
000000000000100000000000000000000000000000
000100000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 24
001010101010001000000111111011001100000010100000000100
000001000100100011000011011001101010000110000000000000
011000000000000101100111011111011000100000010000000100
100000100000001011100011011101101001111110100000000000
010000100000000111000000001011011000010100000000000100
010001000110100000000011001001101000010000100000000000
000100000000000111000000010001111100001001000001000000
000100000000000000000011011011111111000010100000000000
000011100000101111000011100101101010110100010000000000
000000100001000011100100000000111100110100010000000000
000000000000000111000000010000000000000000000000000000
000100001100000000000011110000000000000000000000000000
000000010000000000000011100101111001100000010001000000
000001000000010000000111011111111010010100000000000000
000000000001000000000000001000000000000000000110000000
000000000000100000000000000011000000000010000000000000
.logic_tile 10 24
001000001010000000000011010000000000000000000000000000
000010100000000000010111010000000000000000000000000000
011000100000001111000000001011111010000110000000000000
100000001010000101000000000101101001101011110000000010
110000000101001000000000000011101011110100010010000000
110000000000100111000000000000001110110100010000000000
000000000001001011100000000000000000000000000000000000
000000001010000001100000000000000000000000000000000000
000000000000010000000000000011111001100000010000000000
000010101110100000000000001001001000111110100000000000
000001101110000111100000011000000000000000000100000000
000001100000000000000011101111000000000010000000000000
000000010000000000000010001000000000000000000100000001
000000000000000000000000001111000000000010000000000000
000101000000000001100010000000000000000000000000000000
000100100000000000000110000000000000000000000000000000
.logic_tile 11 24
000010100000010011100110101101011110101001010000000001
000001100000100000100111100111111010010100100000000000
011000000000001111100110101111001001000001000000000000
100000000000000011000110010011011010101011010010000000
010000001100000101000010001111011001010100000000000100
110000000101001011100011011111111100010000100000000000
000000000001010000000110001001111011010100000000000001
000000001010000111000010111011111011010000100000000000
000000000000100000000000001111011000010100000000000010
000000000001000000000000001111101111010000100000000000
000010001111001001000010010000011000110000000000000010
000000001110001011100111110000001010110000000000000001
000000010001000011000111001011101001100000010000000000
000000001011110000100011111001111101010100000000000010
000000000000000001000010000000000000000000000100000000
000000000000000000100110000001000000000010000000000000
.logic_tile 12 24
000100001100101001000110001011111010100000010000000000
000100000001011111000011111011111000010100000000000000
011100000000000111000000001011111001010100000000000000
100100000010000111000011011011111111010000100000000000
010000001010110001100010001001011101101000010000000100
010000000000110000000100001101101000011001100000000000
000000000000000000000111111101001100010111100000000000
000000000000000000000010000011001000000010000000000000
000010000000001011100111100000001100110000000000000000
000000000000000001000100000000001011110000000000100100
000000000000001111000011110011111111100000010000000000
000000000001011011000011001111011000010100000010000000
000100010000000000000111010000000000000000000100000000
000100000000000000010111001111000000000010000000000000
000000100000000000000110000000000000000000000100000000
000000000000000000000010101011000000000010000000000000
.logic_tile 13 24
000000001001110111100011111001001011001001000000000000
000000000001100000100111111001001010000010100000000000
011010100000000111000000000001101011001011100000000001
100000100000110000000011100000111100001011100000000000
010010000000101001000111000001101000100000010000000000
010000000100001111100110000011011010010100000000000000
001000000000000001100000000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000001000000000111100011100000000000000000000100000000
000010100110001111100010011011000000000010000000000001
000000001010000011100000000000000000000000000100000000
000000000000000000100000001011000000000010000000000000
001011111100000111000000000000000000000000000100000100
000000100000000000100000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
.logic_tile 14 24
000001000000000000000011100011101000100000010000000000
000000100100000000000010010011011110010100000000000010
011100000000000011100000001111101010100000010010000000
100000000000000000100000000011011111010100000000000000
010000001000000000000111111000000000000000000100000000
010010100100010000000111001011000000000010000000000001
000100000000000000000000001000000000000000000100000000
000100000000000000000000000001000000000010000000000010
000010000000000000000000001000000000000000000100000001
000001000000011111000000001111000000000010000000000000
000000101010100111100000000000000000000000000100000000
000000000111000000000010011101000000000010000000100000
000010010000000101100000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000001100000000001000010001000000000000000000100000000
000010000000000000000110011111000000000010000000000100
.logic_tile 15 24
000000000000000000000010010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
011110000000001011100110100011111001001011100000000000
100100000000001011100100000000001010001011100000000000
010000000001000000000011100001011000001011100000000000
010011000000100000000100000000101111001011100010000000
000000000001000000000000000000000000000000000100000000
000000000000000111000000000111000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000010000000000000010000000000000000000000000000000000
000000000110001001000000000000000000000000000000000000
000000010010110000000011000000000000000000000000000000
000000000000110001010000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 16 24
000000001001000000000000000011001011010100000000000000
000001000000001111000011101011111100010000100000000010
011011000000000011100000000011011001100000010010000000
100011000000001001100000001011101000010100000000000000
010001100001000000000000010000000000000000000100000000
010011001111110011000010000001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000110000000000000000111001000000000000000000100100000
000001000000000000010011100111000000000010000000000000
000000001101001000000000000000000000000000000100100000
000000000000000111000011110111000000000010000000000000
000000010010001000000000001000000000000000000100000010
000000000000001111000000001011000000000010000000000000
000001000000000111000000000000000000000000000100000100
000010101110000000100000000101000000000010000000000000
.logic_tile 17 24
000000000000010001000111110101111100100000010000000000
000000000000110111000111101011101000010100000000000000
011101000001001111000111111011011010010100000000000000
110110000000000001100111101101111001010000100000000000
110000000010001000000000010101001100010111100000000000
110000000001001111000010000011001001000010000000000000
000001100000001011000011110000011111110000000001000001
000010000000000111000011010000001001110000000000000001
000000000001000001100111110101101111000001000000000000
000010001100100001010011100011001010101011010000000000
000000000000000011100111100011011110101011110000000000
000000000000000000000100001011111000000110000000000010
001010010001011000000010001101011101101000010000000010
000001000010000001000100000001111001011001100000000000
000000000000100111100110001000000000000000000100000000
000000000000010000000000000001000000000010000000000000
.logic_tile 18 24
000000101010101000000000000000000000000000000000000000
000001001101011011010000000000000000000000000000000000
011100000001000000000111110000000000000000000000000000
100100000010000000000010000000000000000000000000000000
010001000001000000000111100000000000000000000000000000
110010000000001101000111110000000000000000000000000000
000000100000000000010000010000011100110000000010000100
000000000000000000010010110000001100110000000010000000
000000000000000111000000011111001010101000010000000000
000000000100000000000011111001111110011001100010000000
000000000000000000000000000000000000000000000000000000
000010100000001001010000000000000000000000000000000000
000010110000000111100000000101101010000001000000000000
000001011110000000000010100001101101101011010000000000
110100001010100000000000001000000000000000000100000000
000010100000010000000000001001000000000010001000000001
.logic_tile 19 24
000000100110000111100000000000011011110000000010000000
000010100100000001000011010000011000110000000001000000
011000000001000000000110110000011000110000000000000110
100000000000100111000111100000011110110000000000000000
010100000000000001000000000111011000100000010000000000
010100000010010000100000000101111000010100000000000010
000010100000000000000000010000000000000000000110000000
000001000000000000000011001011000000000010000000000000
000010100001100000000110100000000000000000000000000000
000011100000100000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010001001000000000000000000000000000000000000000
000000000000001101000010010000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001001000000000000000000001000000000010000000000000
.logic_tile 20 24
000000000000000000000000000111111101010100000000000000
000001000000001111000000001011001001010000100000000000
011010000000000000000000010000000000000000000110000000
100001100000000000000010000111000000000010000000000000
010000000000000000000010000000000000000000000100000000
110000000000000000000100000111000000000010000000000010
000010000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000001011000111000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000011110000000001000000000000000000000000000100000000
000001000000000000000000000011000000000010000000100000
000000110000001111100000000000000000000000000100000000
000001000000001111100000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000010110000000011010000000000000000000000000000000000
.logic_tile 21 24
000110100000000001100110010000000000000000000000000000
000100000000000111000011110000000000000000000000000000
011100000000001001000010000001011110010100100000000000
100010100000000111100100000101111011101001010000000000
110000000000001101100000010011011001010100000000000000
110000000000000011100010000001011010010000100000000000
000010000000010011100000001001001101101000000000000000
000001000000101001000000001011001000010000100000000000
000000000001010111000000000000000000000000000000000000
000000010000001111100000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010001010000000111101001001000111110110000000010
000000000000100000000100000001011010010100100000000000
000001101000000000000111101000000000000000000100000000
000001000010100000010000000101000000000010000000000010
.logic_tile 22 24
001100101010001111000000010000000000000000000000000000
000001000000001011000011110000000000000000000000000000
011100000001010000000000000001001000010110100000000100
100110101000100000000000000101011101101000010000000000
110000100000000000000111000000000000000000000000000000
010001000000100101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000100000001010011100110100000001101110000000000100000
000110001010101111100111100000001100110000000010000000
000000000000000000000000000111001010111101010000000010
000000010010001001000000000111111000010000100000000000
000010010000001000000111100000000000000000000100100100
000000000001011111000100000011000000000010000001000000
000000000100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 23 24
001110101101010000000111110000000000000000000000000000
000101000000100000000110000000000000000000000000000000
011000000001000001000111110011111001100000010000000000
100000001000000111000111110011001001010100000001000000
110000100001000000000000000011111110000000000000000000
010000000000100001000000000111111100000010000000000000
000000000001010001100011000000011001110000000000000100
000000000000000000000100000000011100110000000000000000
111000001100000001000000000001101001000000010000000000
010000000000000111100010011001011010000000000000000110
000100000001000101100111100101111110010001000000000000
000000000110001001100100000000111010010001000000000000
000000010000000011000000001000000000000000000101000000
000000000000000000100000001101000000000010000000000000
000000000001000000000011100000000000000000000100000001
000000010000010000000010000101000000000010000000000000
.logic_tile 24 24
000000000110001111000000000000011100110000000000000000
000100000010000011000000000000011011110000000000000010
011011001110001000000000000000011001110000000000000000
100000000000000111000011100000001010110000000000000100
110000000000000000000011000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000011101001000000000010000000000000
000000000001010000000011100000000000000000000100000000
000000000000100000000100000001000000000010000000000010
000000010001000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 24
000000000100000000000000000000001110110000000000000000
000000001011010000000000000000001110110000000010100000
011000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010110000000001000000
010000000000000000000000000000011110110000000000000000
000000001011010000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000100010000000010000000000000000000000000110000000
000000000110000000000000000011000000000010000000000000
000000010000001101100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000010000000000000001000000000000000000110000000
000001000010000000000000000001000000000010000000000000
.logic_tile 27 24
000000100000000000000111000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100100000100000000000000000000000000000000000000000000
010000000001000000000000000000001000110000000000000000
010000000000000000000000000000011100110000000010000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001000000000001000000000000000000100000000
000000000000001101000000000011000000000010000000000100
000010100000001000000000000000000000000000000000000000
000100001000000111000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000111000000000010000000000010
000010101000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 24
000000000000001111000000000011111001100000010000000000
000000001010000111100000000011111110010100000001000000
011000000000000000000111010111111000110100010000100000
100000001000000000000010000000111000110100010000000000
010000000110000000000011100000000000000000000000000000
110000000000000111000010100000000000000000000000000000
000000000000000001100000011111011010010000100001000000
000000000000000111000011111011001011010100000000000000
000000000000000111000000001101111010010100000000000000
000000000010011011100011111111011000010000100000100000
000000100000100000000011000011011100001011100000000000
000000000001000000000011010000011010001011100000000000
000000010000000011000000000000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000000000000111000011000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 29 24
000000000000000000000000001000000000000000000100000000
000000000110000000000000000011000000000010000000100000
011000000000000000000000001000000000000000000100000000
100100000000100000000000000111000000000010000001000000
010000000001000000000011000000000000000000000000000000
110001000000100000000100000000000000000000000000000000
000000100000000000000000001000000000000000000101000000
000001000000000000000000001011000000000010000000000000
000001000000000000000000000000000000000000000100000100
000010101000000000000000000111000000000010000000000000
000000000000000001000111101000000000000000000100000000
000000000000000001000010010011000000000010000000000100
000010110000000001000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
.logic_tile 30 24
000000001000000000000000001000000000000000000100100000
000000001100000000000000001101000000000010000000000000
011000000000000000000000000000000000000000000000000000
100100000000100000000000000000000000000000000000000000
010001000001100000000011100000000000000000000000000000
110010000000110000000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000011100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010010011000000000010000001000000
.logic_tile 31 24
000000000000001000000000010000000000000000000100000001
000000000000001111000011010001000000000010000000000000
011001100000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000100100000
000000000000000000100000001111000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000010000000000000000000011000000000010000000000000
000000010000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 24
000000000000000000000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000001111000000000000000000000000000000000100000100
100000000000000000000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000001000000
000000000000000111000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000001011000000000010000001000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.io_tile 33 24
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000000000000000000011000000000000000000101000000
000000000000000000000011000101000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000010000000000010000001000000000000000000100100000
000000000000000000010000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 25
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000001000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000001010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 3 25
001000000000011000000000000000000000000000000100000000
000000001010000011000000000001000000000010000000000001
011000000000010000000000000000000000000000000000000000
100000000000100000010000000000000000000000000000000000
110010000010000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000010000000000000011001111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001011110000000000111000000000000000000000100000000
000010100000000000000100001111000000000010000010000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 25
000000100000000111000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
011000000000000011100000010000000000000000000000000000
100001000000000000000011010000000000000000000000000000
010000000000010000000000000011011010000011110000000000
010000000000000000000000000000100000111100000000000000
000000000000001000000110000000000000000000000000000000
000000001010000011000000000000000000000000000000000000
000010100000000000000011011011111001100000010001000000
000001010000000000000011111001101011010100000000000000
000000100000000000000111001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000010000100000000000000000000000000000000100000000
000000001010010000000000001011000000000010000010000000
000000000000000000010000000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
.logic_tile 5 25
000000000000010000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
011000000000001101100000001001111011100000010000000000
100000000100100011010000000011011000010100000000000000
010000000000001000000111000000000000000000000000000000
110000000000011111000100000000000000000000000000000000
000000000000000000000010000001101001001011100001000000
000000000000000000000100000000011101001011100000000000
000010100000000001100000000101001100101000010000000000
000000000000000000000000000000001000101000010010000000
000000001010000111000011100000000000000000000100000000
000000001000000000000000000111000000000010000010000000
000000010000000000000000000000000000000000000000000000
000000001100000111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 6 25
000000101001000001000000001000000000000000000100000000
000000000000100000100000000101000000000010000000000001
011000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000100
000000001010000000100000000001000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001010000000000000011101000000000000000000110000000
000000010000000000000000001111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 7 25
000000000000000011100110100101011001110100010000000000
000010100000001111000110010000001001110100010000000000
011000000001000001000000000011111101010100000000000100
100000000110001001100010010101101010010000100000000000
010000000000000000000111101011001000010111100000000000
110000000001011001000100000001111000000010000000000010
000000000000000000000010001101101100000010100000000000
000000000000001011000011000011101000000110000000000000
000100000000001011000110010000000000000000000000000000
000110100000000001100011100000000000000000000000000000
000000001000000001000000001001001101100000010000000001
000000000000000111000010000011111111010100000000000000
000000010000000111000000000011101100010100000000000010
000010100100000000100000001001001110010000100000000000
000000000000000000000000001000000000000000000100000001
000000001110000000000011101101000000000010000000000000
.ramb_tile 8 25
000000000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 25
000000001010000000000000001000000000000000000100000000
000001000000000000000000001011000000000010000000000000
011000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000001010000000000000011000000000000000000100000000
000000000000000000000011101111000000000010000000100000
000110100000000111010000001000000000000000000100000000
000101000000000000100010000011000000000010000001000000
000000010000100000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 10 25
000001000000001111000011100001111100110100010000100000
000010000000000101000011110000011011110100010000000000
011000000000100111100111010000011000110000000001000000
100000000000010111000111110000001000110000000000000000
010000000110100000000111001001111110100000010000000000
010000001100000000010100000111001000010100000000000000
000000000000000001000000001011001100010100100001000000
000000000000000000100000000011101001101001010000000000
000000000000000111100000010011011001000001000000000010
000000000001001111100010000011011001010110100000000000
000000000000000111000010000000000000000000000100000010
000010000010000000100100000111000000000010000000000000
000000010001001000000000001000000000000000000100000000
000100000000001111000000000101000000000010000000000010
000000000000000001000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
.logic_tile 11 25
000000000000000001000111000011111001010100000000100000
000000000110000000100110001001101010010000100000000000
011010100000000111100000000111101100000010100000000000
100100000110000000100000000001011101000110000000000000
110010100000000000010110000011101100000010100001000000
110001001010000000000000001001101011000110000000000000
000000001010000001100000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000010000000000111100110111000000000000000000100000000
000001000000000111100011110011000000000010000000100000
000100001000011000000010000000000000000000000100000000
000100000000101011000000001001000000000010000000000000
000000010001010000000111000000000000000000000100000000
000001000000100000000000000011000000000010000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 12 25
000101000001010101100000010000000000000000000000000000
000000000000100000100011000000000000000000000000000000
011000000001000001100000000101101001010100000000000000
100000000000100000010000001111111000010000100000000001
010000000000000000000010001111001010100000010001000000
110000000000000111000100001101101101010100000000000000
000000000000100000000111001000000000000000000100000000
000000000000010000000100000011000000000010000000000000
001001001111010000000000001000000000000000000100000000
000000000000100000000011101111000000000010000001000000
000100100000000001000000000000000000000000000100000000
000101001110000000100000000001000000000010000000000000
000010110000100000000000010000000000000000000000000000
000001000001000000000011010000000000000000000000000000
000000000000000000000010011000000000000000000110000000
000000000000000000000111101111000000000010000000000000
.logic_tile 13 25
000000001000000000000000010111101100010100000000100000
000000001111010111000011000101001000010000100000000000
011001100001000000000000000000000000000000000000000000
100111000000100000000000000000000000000000000000000000
010000000000100111100011100000000000000000000000000000
010000000001010000000100000000000000000000000000000000
000000001010000000000000000000011100110000000000000000
000000100000000000000000000000001111110000000000000001
000000000000000111100000000000000000000000000100000000
000100000100001001100000001101000000000010000010000000
000110000000001000000000000000000000000000000000000000
000100001010000011010000000000000000000000000000000000
000010110000000000000000000000000000000000000100000000
000001000000000000000010010011000000000010000000000000
000010000000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
.logic_tile 14 25
000010000000001000000110010001001100010100100000000000
000000000100001111000011111011111011101001010010000000
011000000000000000000010000000000000000000000000000000
100000000001010111000100000000000000000000000000000000
110001001110000000000011000101111000110100010001000000
110010001110000000000100000000011100110100010000000000
000000000000001000000000000001001001001001000000000000
000000000000001111000011100111011100000010100000000000
000000000000011001000111100000000000000000000000000000
000000000000000011100011110000000000000000000000000000
000000000000001001000011100000011000110000000000000000
000000000000000101100111110000001111110000000001000100
000010010001010000000010001011111011101011010010000000
000000000000101001000111101011111100000001000000000000
000000000000100000000000000000000000000000000100000000
000000000000010000000000000011000000000010000000000100
.logic_tile 15 25
000010100000100001000111001001101000100000010000000100
000000000010000011100100001011111000010100000000000000
011000000000000001000010010101011000010100000000000000
100000000000000000100110001111011000010000100001000000
110010001000000001000000000000000000000000000000000000
110100001010000000100000000000000000000000000000000000
000000001110010001100000001011111011010100000000000000
000000000000000000000010001001101000010000100000000001
000000001100000000010000001001111010100000010000000000
000000000000000000000011001011111101010100000000000000
000000000000100000000011101000000000000000000100000000
000000001111010000000010001011000000000010000000000000
000000010000010011100110100000000000000000000100000000
000100000000000000100110000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 25
000000000000100111100110110000011100110000000000000000
000000100000010000100111110000011100110000000001100001
011000000110001011000000010001101110010100000000000010
100000000000010001000011010111111001010000100000000000
010000000000100011100111011101011001001001000001000000
010000000000011011000111011001101000000010100000000000
000000000000010000000000010000011100110000000010000100
000000000010000111000011010000011000110000000000000000
000010110110000111000000000111011011001011100000000000
000000000000000111000000000000001111001011100000000000
000000000001000000000010000000001010110000000000000010
000000000000100000000010010000001100110000000000000000
000000010000011111100011100101101010101000000000000001
000000010000100011010000001101101110010000100000000000
000000000001010000000110011000000000000000000100000100
000000000000000000010111101111000000000010000000000000
.logic_tile 17 25
000000001011001000000011110111001000111101010000000010
000000001100001111000111110001111001111001110000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100001000000000010001000000000000000000110000000
110001001110100000000111001011000000000010000000000000
000001000000000000000000001000000000000000000110000000
000010000000000000000000001011000000000010000000000000
000110110000000000000000000000000000000000000100000000
000100000000000000000000001101000000000010000000000100
000010100110000000000010000000000000000000000100000000
000001000000000000000110001101000000000010000000100000
000000011010000000000010000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
.logic_tile 18 25
000000000000001101000011110011111000010100000000000000
000001000000011111100111111001101100010000100000000000
011000100000000111100110010000000000000000000000000000
100001000000001001100011110000000000000000000000000000
110001000000000000000110100011101101111101010000000010
110010000110010000010100000001111001010000100000000000
000010000000001011100111110011011000101000010000000000
000000000000000111110110111001101110010110100000000010
000101010111010000000111100000000000000000000000000000
000010010000001111000011110000000000000000000000000000
000000000000000111000010001101011010111111000001000000
000010000000000000000100001101101000101001000000000000
000000010000000001000010000101111001100000010000000000
000000010000000111100000000111011011010100000000000010
000000000000000000000000001000000000000000000100000000
000000100000000000000000000011000000000010000000000000
.logic_tile 19 25
000000000000100000000111110000000000000000000000000000
000000000000011001000111110000000000000000000000000000
011000000000010001100000001101111001100000010000000100
100000000000000000000011111011111000010100000000000000
010010101100001000000000000101001000010111100000000000
010000000000001001000000000011011000000010000000000000
000100000000001000000010000000000000000000000000000000
000000000000000011010100000000000000000000000000000000
000000010000000000000000000000000000000000000100100000
000000000000001001000000001111000000000010000000000000
000100000000000000010010001000000000000000000100000000
000100000011010000000000000101000000000010000000000000
000010110110000000010010000000000000000000000000000000
000001010000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 25
000000000000010111100000011011111000100000010000100000
000000000000100000100011011101101010010100000000000000
011000000000000001000000000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
010010100000000111000000000000000000000000000000000000
010001001000000000100000000000000000000000000000000000
000000000001000000000111000000011000110000000001000000
000000000000100000000100000000001111110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000111000000001100110000000000100000
000000000000000000000000000000001110110000000000000000
000000010000010000000000010000000000000000000000000000
000000000000001001000011010000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000000000010000000000000000001000000000010000000000100
.logic_tile 21 25
000000000000000000000000010011101010101011010000000000
000000000110000000000011000101101011000001000010000000
011001000001010000000000000000011101110000000010000000
100010000000000000000000000000011100110000000000000010
010000100000001111100011001000000000000000000100000000
010001000000000111100100001101000000000010000000000001
000001001101000000000010000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110000000010000000000000000000000000000000000
000100100100100001000111100000000000000000000000000000
000100000000000000000010010000000000000000000000000000
000010011100000000010000001000000000000000000100000001
000001000000000000010000001111000000000010000000000000
000011000000100000000011100000000000000000000000000000
000011100000000000000000000000000000000000000000000000
.logic_tile 22 25
000000000000100000000000000000000000000000000100100000
000100000000000000000000001011000000000010000000000000
011000000000000001000010000000000000000000000000000000
100000000100000000100100000000000000000000000000000000
010000000000010000000011100000000000000000000000000000
110000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000100001011000000000001000000000010000000000001
000000010000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000001000001010000000000001000000000000000000101000000
000010100010000000000000001001000000000010000000000000
.logic_tile 23 25
000000000000000001000010000111111001010100000000000000
000000000000001001000000000001001011010000100001000000
011000000000000111000010100011111111010100000000000000
100000100000100000000100000001001010010000100000000000
110000000000010001100000000001101000000001000001000000
010000000000000000000000000000111010000001000000000000
000000000000001000000110000000000000000000000000000000
000000000110000001010000000000000000000000000000000000
000000000000000111000000010000000000000000000100000000
000100000000000000000011100111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000011000000001000000000000000000000000000000000000
000001010000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000110000001100000000011000000000010000000000000
.logic_tile 24 25
000010000000000000000011100011101110101000010000000000
000001001000000000000010001011101010010110100000000010
011110100001010000000000000001101010010100000000000000
100100000000000111000000000011011001010000100000000000
010000000000000001100011000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000011100010100000000000000000000000000000
000100000000000000100100000000000000000000000000000000
000100010000001000010000000000000000000000000000000000
000100000000000011000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
.ramb_tile 25 25
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000001000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 25
000000000000010000000000001111111111100000010010000000
000000000000000000000011000001011101111110100000000000
011000000000001000010000010000011000110000000001000100
100100000000000111000011010000011010110000000000000010
010000000000000000000000000000000000000000000000000000
010000000010001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001110011100110100000000000000000000000000000
000000001011100000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000010000000000000000000000001101110000000000100000
000000000000000000000000000000011100110000000000000001
000000000010010000000000000000000000000000000100000001
000000001001011001000011010011000000000010000000000000
.logic_tile 27 25
000000000000010000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000000100000000000000000000000000000000101000000
010000000001010000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000110000000
000000000001000000000000001001000000000010000000000000
000011000001010000000000000000000000000000000000000000
000010100000101001000000000000000000000000000000000000
000000011110000000000011101000000000000000000100000000
000000001100000000000000000011000000000010000000000001
000001000001000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
.logic_tile 28 25
000000000000000011000000001111111010100000010001000000
000000000000000000000011101111011010010100000000000000
011000000110000000000111100000000000000000000101000000
100000000000000000000000000001000000000010000000000000
110000000000001101100000000000000000000000000100000100
010000000000101111100000001001000000000010000000000000
000000001111010000010000000000000000000000000100000100
000000000000100000000011101011000000000010000000000000
000000000000001000000011110000000000000000000100000010
000000000000000111000010011111000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000010000000000000111100000000000000000000100000000
000000000000000000000100000011000000000010000000100000
000010000001100000000011000000000000000000000101000000
000000000001110011000000000101000000000010000000000000
.logic_tile 29 25
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001010000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011100111000000000010000000000100
000000000000000111000010001000000000000000000100000000
000010000000000001100100000011000000000010000000000100
000000011010000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000001011000000000010000001000000
.logic_tile 30 25
000000001101011001000000000011101010000010100000000100
000000000000001111000010000001011011000110000000000000
011010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110010000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000100000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 25
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011001000000100000000000000000000000000000000000000000
100010100010000000000011000000000000000000000000000000
110000000000000000000000001000000000000000000100000010
010000000000000000000000001001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000100000000
000000000000000000100011101001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000101000000
000000000000010000000000000011000000000010000000000000
.io_tile 33 25
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 26
000010000000000000000000000000000000000000000101000000
000000000000000000000010011111000000000010000000000000
011000101000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000001000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000010010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001000000000010000111001101100000010001000000
110000000000100000000000001101111110010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010001000000000000000000100000010
000000000000000000000110001011000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 4 26
000000000000001000000111000101111100000011110000000000
000000000000000001000110100000100000111100000000000000
011000000000000011100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111000111000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000010000000001000000000011101011110100000010010000000
000000000000001011000010000001001111010100000000000000
000000000000000000000000000000001000000000110100000010
000000001110000000000000000000011001000000110000100000
000000000000000011000000000000001011000000110100000100
000000000000000000000000000000011010000000110000100000
000000000000000000000000010000001000000000110100000110
000000000000000000000010110000011000000000110000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000010
000000000000000000000000000111000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 26
000000000000001000000111100000001110110000000100000000
000000000000000111000100000000001000110000000000000100
011000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000011000000001001111111000100000010
000000000000000000000000000000011100111111001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000011100110000000100000000
000000000000000000000000000000001101110000000000100000
.logic_tile 7 26
000010100000001000000000001101111111111110110000000000
000000001110000111000011111011001000010100100000000000
011000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010100000000001000000011000101001110111111100000000100
010100000000000001000111000111011000010110010000000000
000000000000000000000000010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
000000000000000001000000001011001010010100000000000000
000000000000001001000000000011011011010000100000000000
000010100000000000000000000000000000000000000000000000
000001000000000001000010010000000000000000000000000000
000001000000000001000000000000000000000000000100000000
000010100001000000000010010011000000000010000001000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000001101000000000010000010000000
.ramt_tile 8 26
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000001000001110000000000000000000000000000
000010100000000000000000000000000000000000
000100000000000000000000000000000000000000
000100001100000000000000000000000000000000
.logic_tile 9 26
000010000000001111000111110011001010100000010000000000
000000000000001111000111110101101101010100000000000010
011000000000001101000111000101011101010100000000000000
100000000000000001100100001011011000010000100010000000
011000000000001111100000000011011100100000010000000000
010000000000001011100010110101101000010100000001000000
000000000000001111100011010101011010010100000000100000
000000000000001111000011101011001011010000100000000000
000000000000000000000011100101111001001001000000000000
000000000000000000000010011111011111010111110000000000
000011100000000101100000010101001111010100000001000000
000011000000000000100011101011001011010000100000000000
000000000000000111100011101101101001101011110000000010
000000000000000000000000000001011011000110000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 10 26
000000000110000000000110010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
011000000000000000000111110011001010010100100000100000
100000000000000000000011110000001001010100100000000000
010010100000000011100010000011111010100000010000000000
110000000000000000000111010111011000010100000000000000
000010100000100000000000011111011000010100000000000000
000001000000000000000010000011011011010000100000000000
000100000000001000000000001111011000101000010001000000
000000000010000011000000000111011001010110100000000000
000000000000100001000000000000000000000000000000000000
000000000101000000110000000000000000000000000000000000
000000000000001111100010000000000000000000000100000000
000000000000100111000000001111000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 11 26
000000000001100001100111111111111000010100000010000000
000000000000010001000111001111011011010000100000000000
011000000001010111110110001111101110000010100000000000
100010100000110000110000001011101100000110000000000000
010000100000000000000010000000011001110000000010000000
010001000000000011000100000000001011110000000000000000
000000000000000011000010001011111010010110100001000000
000000000000000000000000000011001000000001000000000000
000000000000000111000000000000001011110000000010100000
000000000000000000100000000000001011110000000010000000
000100000000101111000010000000000000000000000000000000
000100000000011111000100000000000000000000000000000000
000000000000000111000000001111001000100000010000000010
000000000000000001000000000011011000010100000000000000
000000000000001000000010011000000000000000000100000000
000000000000001111000011001111000000000010000000000000
.logic_tile 12 26
000000000000101001100010001001001010000001000010000000
000000000001001011000110011001011110101011010000000000
011000000001001001000011111001001000010100000000000000
100000000000000001100011011001011101010000100000000000
111000000100100000000000001101101001010100000000100000
110000000001010000000011011101111000010000100000000000
000000001100100000000011111000000000000000000100000000
000010000111010000000011000011000000000010000000000000
000001000000000000000110000000000000000000000100000000
000010100000000000000010011011000000000010000000000000
000011100000000111000000001000000000000000000100000000
000011100001000000000000000001000000000010000000100000
000010100001000101100010000000000000000000000000000000
000000000001100000000100000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 26
000000000000000111100111101001101000100000010000000100
000000000110000111100010010011011100010100000000000000
011000001110001111100111000011111001100000010000000000
100000000000000001100100000001001001010100000000000000
010000000001000000000111100000000000000000000100000000
110000001010001001000100001111000000000010000010000000
000001000000000000000000001000000000000000000100000001
000010100000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001010000111000000001001000000000010000000000000
000010000000000011100111100000000000000000000100000000
000000000000000111000000000101000000000010000000000000
000000000000000000000010000000000000000000000100000001
000000000000000000000100000001000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000001011000000000010000000000000
.logic_tile 14 26
000110000000010000000000010000000000000000000000000000
000100001100100000000011100000000000000000000000000000
011010100000000000000000000000000000000000000000000000
100001000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000001
000101000000100000000000000000000000000000000000000000
000110000000000000000010000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
.logic_tile 15 26
000000000000100000000111100111011011100000010001000000
000000000001011111000100000111111101010100000000000000
011010000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
110001000000100000000000001101111110010100100000100000
010000100000010000000000001111011100101001010000000000
000000000010001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
001000100000000000000000001011111100010100000000000000
000001000000000011000011100011101000010000100000000000
000100000000000011000111110000000000000000000100100000
000000001100000001000011110111000000000010000000000000
000000000110001111100000001000000000000000000100000000
000000000000001111100010001001000000000010000000000000
000000000000010000010111000000000000000000000100000000
000010100000000000000110011001000000000010000010000000
.logic_tile 16 26
000000000000000001000111010101111100100000010000000000
000000001000001001100011011101001100010100000010000000
011001000000000000000000000111111010000010100000000000
100000000000101001000000001101101101000110000000000000
010000001100000111000111000101101101100000010000000000
010000000000001001000011111101001000010100000000100000
000000100000001001100110000111111010100000010001000000
000001001000001011000000001001111000010100000000000000
001001000110101111100011100101111100100000010001000000
000110100001011011100000001101011010010100000000000000
000000000001110011100111000000000000000000000100000000
000000000101100000100100000101000000000010000000000000
000010100000000000000000000000000000000000000100000100
000000000000100111000000000001000000000010000000000000
000000000011010000000010000000000000000000000100000000
000000000000000000000100000111000000000010000000000000
.logic_tile 17 26
000100000000001000000010110111111010100000010000000000
000000000000001011000111111001011110010100000000000001
011000000000000111100111010000000000000000000000000000
100000100000000001100110000000000000000000000000000000
010010100000001101100111110000000000000000000000000000
110000000110001111000111110000000000000000000000000000
010000100000000000000011100001011000111101110000000010
010001000000000000000011010000001111111101110000000000
000000000001010000000000001101011000101000010000000000
000000000000000000000000001011101010010110100000000010
000000000000000001000000010011111000101000000000000010
000000000000000111100011000101011001010000100000000000
001000000000000111000000000101011001110100010000000000
000000000000000000000011010000111011110100010000000000
000010000000000000000000001000000000000000000101000000
000001001011010111000000000011000000000010000000000000
.logic_tile 18 26
000100000000000000000011110111001000000010000000100000
000000000010000000000111010000111100000010000000000000
011000000000000000000000000011001011101000010000000000
100000000000100000000000001011111010010110100000000000
010000100000000000000011000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000110000000
000000000000001101000000000111000000000010000000000000
000000000000001000010111000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000010000000000000000000000000000000000
000000000000000000000011100000000000000000000100000001
000000101111000001000011111111000000000010000000000000
000000001011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 26
000100000000000000000110100000000000000000000000000000
000100000000000000000111100000000000000000000000000000
011000001110000011000000010011001000111110110000000100
100000100000000000100010000111111010010100100000000000
010000000000100000000111100000000000000000000000000000
110000000000011011000100000000000000000000000000000000
000000000000000000000000000000011100110000000001000000
000001000100000000000000000000011100110000000000000001
000000000000000011100000011001101110101001010001000000
000010100000000000100010101001001111010100100000000000
000000000100000000000011010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000010000001000000000011001111001001101000010000000000
000001000000101001000000001111011110010110100000000000
000000000000000111100010001000000000000000000100000000
000000000000000000000100001011000000000010000000100000
.logic_tile 20 26
000000100000001101100000000000000000000000000000000000
000001001110001111110010000000000000000000000000000000
011000001110110011100000000011101100111110110000000100
100000000100011111100000000001011010010100100000000000
010000001000000000000010110101101010101011110000000000
110010100000001011000010110001011001000110000000000000
000000000001111000000000000000000000000000000000000000
000000000001100011000000000000000000000000000000000000
000100100001010000000000010000000000000000000000000000
000101000000100000000011000000000000000000000000000000
000000000000000000000000000000001111110000000000100010
000000000000000011000000000000011000110000000000000000
000000000000000000000111111000000000000000000100000000
000000000000000000000011100001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000100000
.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010000000000000000000001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 26
000000000000001000000000000000000000000000000000000000
000100000000001101000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000100001010000000000000000000000000000000000000000
010000000000000000000000001011011111111101010000000010
010000000100100000000000000111101010010000100000000000
000001000000001111100000000111001111110100010000000000
000000100000001101100000000000011010110100010000000100
000000000000000011000011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100001000000000000000000000000000000000000000000
000010000000000001000011000011001100010100000000100000
000001000000000001100100000111101000010000100000000000
000000001110001001000000000000000000000000000101000000
000000000000001101100000000111000000000010000000000000
.logic_tile 23 26
000000000000000000000000000000011000000011110000000100
000000000000000000010011000000010000000011110000000000
011000000000000111000110000000011001110000000001000000
100010100000000001100000000000001111110000000000000000
010000100001001000000000000000011100110000000000000011
010001000000100001000000000000011100110000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000010000001001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000000000000011000000011110000000010
000001000000000000000000000000000000000011110000000000
000000000000010000000000010000000000000000000101000001
000000000000100000000011100101000000000010000001000000
.logic_tile 24 26
000000000000000111000111000000000000000000000000000000
000000000000000111000010010000000000000000000000000000
011000100000001000000010100000000000000000000000000000
100001000000001011000000000000000000000000000000000000
010010000000000000000010001001011000010100000001000000
010001000100000000000000000001111011010000100000000000
000000000000000001100110000001011010010000100000000000
000001000000000000000000001001001000010100000000000010
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000001111111110100010000000000
000000000000000000100000000000011100110100010000000000
000010100000000000000000011001011111010100000000100000
000001000000000000000011010001101011010000100000000000
000000000000000000000011100000000000000000000100000000
000000001100000001000000001111000000000010000000000000
.ramt_tile 25 26
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000100000000000000000001010110000000000000000
100010000000000000000000000000011111110000000001100000
110000000000000000000111001000000000000000000110000000
110000000000000000000000001111000000000010000000000000
000000100000100000000000001000000000000000000100000001
000001000001000000000000001111000000000010000000000000
000010000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000010100000000000000111010000000000000000000000000000
000010001000000000000111000000000000000000000100000010
000000000000000000000010000011000000000010000000000000
.logic_tile 27 26
000000000000000000010000011000000000000000000100000000
000000000000000000000011000001000000000010000001000000
011000000000001000000000001000000000000000000100000100
100000000000001011000000000011000000000010000000000000
010100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001000000000110100000000000000000000101000000
110000000000000000000100000011000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000001000000000000000000000000000000000000000100100000
000010101100000111000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 29 26
000000000000000000000000000101011100010100000001000000
000000000000000000000000000011001101010000100000000000
011000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
010000000000001001000111100000000000000000000100000000
110000000000001111000100000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011010000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000001000000000000000000100000010
000000000000001001000000000111000000000010000000000000
.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000010010010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000100
010000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011001000000000000000000100000001
000000000000000000000100000011000000000010000000000000
.logic_tile 32 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000010000000000001011000000000010000000000000
000000000010000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000010
000000000000000000000011001101000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000010000000000001000000000000000000100000000
100000000000000000000000000011000000000010000010000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000101000000
000000000000000000100000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000001000000010000011011101100000010001000000
000000000000000001000011101111011010010100000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000001101000000000010000000000000
000010000000000000000000011000000000000000000100000000
000000000000000000000010011101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000001110000000000010000000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000101000000
000000001100000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000110000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 27
000000000000001111100000001000000000000000000100000000
000000000000001111100000001111000000000010000010000000
011000000000000000000010000000000000000000000100000001
100010000000000000000100001101000000000010000000000000
010000001100000000000011010000000000000000000100000000
110000000000000000000011110001000000000010000000100000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000000000111000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
.logic_tile 5 27
000010000000000111100000001001001010100000010000000000
000100000000000000100000000101011010010100000000000001
011000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
010000000000000000100011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001010000000000011000000000000000000100000000
000000000000100000000011000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000101000000000010000000000000
.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010001000000010000000000001000000000000000000101000000
010000100000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 27
000000000000000101100011000000000000000000000000000000
000010100000001001100100000000000000000000000000000000
011000000000000111000010000000000000000000000000000000
100000001010000000100100000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001000000000000011010000000000000000000000000000
000010001000000001000000001111011110100000010000100000
000000000000000000100000000011001001010100000000000000
000000000000000111100011100001011000101001010001000000
000100000010000000110000001011011000010100100000000000
000000000000000011100000001000000000000000000101000000
000000000000000000100000000001000000000010000000000000
.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 27
000000000000000000000000000000000000000000000100000000
000000000000000000000011100011000000000010000000000010
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000001110000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
.logic_tile 10 27
000001101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011100000001000000000000000000000000000000000000000000
100100000000100000010000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000001000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000111100000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000000000000
.logic_tile 11 27
000000000000000000000010000000000000000000000000000000
000000000010000111000111000000000000000000000000000000
011000000000000000000000000111011101010100000000000001
100101000000000000010000001101001011010000100000000000
010000000000000000000000000000000000000000000000000000
010000001000000000000010000000000000000000000000000000
000000000001100000000000000000000000000000000100000100
000000000000001111000011001001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000001000000101000000000000000000000000000000000000
000000000000000001000000001000000000000000000101000000
000100000000000000100000000111000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000100000000101000000000010000010000000
.logic_tile 12 27
000000000000000000000110111011001010000000010000000100
000001000000000000000111111011001010010110100000000000
011000000000010000000000000111011001101011110000000000
100000000000000111000000001001001111000110000000000000
110000000000011001100000010101001101001001000000000100
110110000000000111000011010111111011000010100000000000
000010000001001011100110001101101001001001000000000100
000000000000100001000000001011011010000010100000000000
000001000000001101100011000000000000000000000100000000
000000000000111011000000000011000000000010000000000000
001010100000000001000111010000000000000000000000000000
000000000100000000000111000000000000000000000000000000
000000001010100111000010001000000000000000000101000000
000010000001000000000100000111000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000011000011000000000010000000000000
.logic_tile 13 27
000010000001000111100111101001011011100000010000000001
000000000000101011100110000001111001010100000000000000
011000000000001001100111011101101001101000010000000000
100000000000001011000111101011011000010110100000000000
110100000001010000000111100000000000000000000000000000
110100000000000000000100000000000000000000000000000000
000000000000001111100010110000000000000000000000000000
000000000000001111100010000000000000000000000000000000
000011000000001000000000000001011011101000010000000000
000001100000000011000000000001001100010110100000000010
000000000000001101100111001101011011100000010000000000
000000000000000111000000001001111100010100000000000000
000000000000000000000010000000000000000000000100000000
000000000111000000000000000011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 14 27
000010000000000000000110000111001100000001000000000010
000001000000000000010010000111001100101011010000000000
011000000000011111000000000011111001100000010000000000
100000000000000111100000001111101110010100000000000000
110010000000000000000000000001001101101001010000000000
110101000000000000000000001001111100010100100000000010
000000000000000000000000000011111111100000010000000000
000000000000000000000000001111101000010100000000000000
000000001010000001100111100000000000000000000000000000
000100001010100111000000000000000000000000000000000000
000000000000011011100000001000000000000000000100000000
000000000000101101100011110011000000000010000000000000
000000001100000111000011000000000000000000000000000000
000000000000000101100110000000000000000000000000000000
000010100000000001100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
.logic_tile 15 27
000000000000001000000111111101101001111101010000000010
000000000000000111000111000111011010010000100000000000
011000000001011111100000010000000000000000000000000000
100000001010100111000010000000000000000000000000000000
010000000010100000000010110011011000100000010000000000
010000000000000000000110000111101100010100000000000000
000100001010000101000000001001101010111101110000000000
000100000010001001100000000011011011101000010000000100
000100000000000011000111100011101101010100000000100000
000000001010000111100100001111101001010000100000000000
000000001010010111100010000000000000000000000000000000
000000000000100000100100000000000000000000000000000000
000000000001000001010111100000000000000000000100000000
000000000010100000100100000001000000000010000000000000
000000000001010101100000000000000000000000000000000000
000000000000010000110000000000000000000000000000000000
.logic_tile 16 27
000000000000000011100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000001000000000000000010000000000000000000000000000
100011100100001011000010000000000000000000000000000000
010000001011010111100000010000000000000000000000000000
010000000000000000100010110000000000000000000000000000
000010000110000000000000000111011000010100000000100000
000000000000000000010011100001011011010000100000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011001001001000000000000
000000000000000000000000000001001011010111110000000000
000001000000000111000000000000000000000000000100000000
000010001100000000010000000101000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 27
000001000000000000000000011101011100101011110000000000
000000100000100000000011110101111001000110000000000001
011000001000001011000010010000000000000000000000000000
100000000000001111000111100000000000000000000000000000
010001000000000001000011101101011001001001000001000000
110010100000000000100111100001111001010111110000000000
000000000000000101100111000101101011110100010000000000
000000000000000000000100000000101000110100010000000000
000000000000000000000000000000000000000000000100000000
000000100000000000010000001111000000000010000010000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000001000000000000000111000000000010000000000100
000000000000000111100000001000000000000000000100000010
000000000000001111100000000111000000000010000000000000
.logic_tile 18 27
000000000010000000000011111111111010010111100000000100
000000000000001001000111010011001101000010000000000000
011000100010001111100000000111111000101000000000000000
100000001010001011000000000011101011010000100000100000
010000000000000000000010010011111000010100000000000000
010000000000000000000110110111101000010000100000000000
000000000000000000000000000000000000000000000000000000
000001000001001011000000000000000000000000000000000000
000000000000001111000010010011101000010100000000000000
000000000000001111100010000111111011010000100000000000
000010100000000000000010000000000000000000000100000010
000101100000011111000000001011000000000010000000000000
000000001000100111100000000000000000000000000100000000
000010000001000000000000000011000000000010000010000000
000000000001011000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 19 27
000000000000000000000110011111101000100000010000000100
000000000000000000000011110011011010010100000000000000
011000000000001111000000001000000000000000000100000100
100000000000001011000000000011000000000010000000000000
010000000000010101100000000000000000000000000000000000
010000000000100000100000000000000000000000000000000000
000000000000010000000000011000000000000000000100000000
000000000000100000000011011101000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000100001000000001000000000000000000101000000
000000000110011001000000000001000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000011001111000000000000000000000000000000000000
.logic_tile 20 27
000000101110000011100011100000000000000000000000000000
000000000000100000100110000000000000000000000000000000
011100000101010000000011101101101101001001000000000000
100100000000100000000000000111111001000010100000000000
110000000001001001100000001111101101010100000000000100
110000001011011111000000001101001100010000100000000000
000011100000000000000111000111101011010100100000000100
000000000000000000000000000000001100010100100000000000
000000000000000111100000011001001000010100000010000000
000000000000000000000011101111011001010000100000000000
000000000000001011100011101000000000000000000100000100
000000000100000101100000001011000000000010000000000000
000010000000010000000111100000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000110001011100111000000000000000000000100100000
000000000000001011000100000101000000000010000000000000
.logic_tile 21 27
000000000000001001010000000000000000000000000000000000
000100000000001111100011100000000000000000000000000000
011000000000000001100000000001011101110100010001000000
110000000011010111000000000000001000110100010000000000
011000000001010011000010001101101010100000010000000100
010000000000100011100000000001001010010100000000000000
000000000000001000000000001000000000000000000100000000
000000000000000111000000000011000000000010000010000000
000000000000000000000000000000000000000000000100000000
000100000000000000000000001101000000000010000000000000
000000000000001111000000000000000000000000000100000000
000001000000000111100000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 27
000010100000000011100011100000000000000000000000000000
000000000000000000100110000000000000000000000000000000
011000000000001000000000000111101100110100010001000000
100000000000110001000000000000001011110100010000000000
010100000000000000000000001011101001100000010000000100
010100000000000000000010000011011000010100000000000000
000001000000100001000110111111111011100000010000000000
000000100001000000000110001111011011010100000000000001
000000000000001111000000011000000000000000000100000000
000000000100001011000011110101000000000010000000000000
000001000110000111000000000000000000000000000100000000
000010100000000001100000000011000000000010000000000001
000001000000010000000000000000000000000000000100000000
000000100000000000000000001011000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100010000001000000000010000010000000
.logic_tile 23 27
000000000000000000000000000011111001010100000000100000
000000000000000000000011100011001100010000100000000000
011000100000000001100111010011111001010100000000000010
100000001010000000000110000111111101010000100000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000110000000000000000000000000000000100000000
000000000000000000000000001101000000000010000001000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000010001000000000000000000100000000
000000000000000011100110011001000000000010000000000000
000100000010001000000000001000000000000000000100000000
000100000000001111000000001111000000000010000000000000
000000000000100000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 24 27
000000000000000011100000011001011000100000010000100000
000000000000000000000011000111001101010100000000000000
011000000000000011000000000000000000000000000101000000
100000101001000000000000000011000000000010000000000000
010100000000000000010000000000000000000000000100000000
010100001100000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000010010000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000011000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100100000
000000000000000000100000001101000000000010000000000000
.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 27
000001000000000000000011100000000000000000000000000000
000110000000001011010100000000000000000000000000000000
011000100000000000000000010000000000000000000000000000
100001000000000000000011110000000000000000000000000000
010000000000000000000011101011001100100000010001000000
110000000000100000000000000011101000010100000000000000
000000000110001000000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
000000000000000001000111101011001001100000010010000000
000000000000000000100000000011111001010100000000000000
000110100000000000000000001000000000000000000110000000
000100000000000001000000000111000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100100000
000000001010000011000000000101000000000010000000000000
.logic_tile 27 27
000000000100000000000000010000000000000000000000000000
000000000100001001000011000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
100100000000100000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000100
010000000000000000000000000011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000100000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 27
000000000000000000000000001000000000000000000100000001
000000000000000000000011000001000000000010000000000000
011100000001001000000000010000000000000000000000000000
100000000000000111000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011010000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000010000000000000000000000101000000000010000000100000
.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000001101000000001001101001010100000000000100
100000000000001011100000000011011000010000100000000000
010000000000000000000011000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000001010000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000001000000
000000000000000000000111101000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000000011100010000000000000000000000100000000
000000000000001001000000001011000000000010000001000000
000100000000000001000000000000000000000000000100100000
000100000000000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
.logic_tile 30 27
000010000000000000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000100000000000000000000000000000000000100000001
100001000000000000000000001001000000000010000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 27
000000000000000000000000001000000000000000000100000000
000000001100000000000011101011000000000010000001000000
011000000000010000000000001000000000000000000100000100
100000000000100000000000000111000000000010000000000000
010000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000001000000000000000000100100000
000000000000101011000010011111000000000010000000000000
.logic_tile 32 27
000000000000000111100000000000000000000000000100000000
000000000000000000100000001101000000000010000000000100
011000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000000000100
110000000000000000000111100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001111000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 28
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
011000000000000000000000000000000000000000000100000000
100000001100000000000000001111000000000010000000000010
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000000
.logic_tile 3 28
000100000000000011000000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
011010000100000001100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000011000111111000000000000
000000001110000000000000000000001000111111000000000000
000000000001000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001101110000000000000000000001001000011000100000000
000010000000000000000000000000011000000011000000000110
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000011100111100000000000000000000000000000
100000000000000000100100000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000001000000100000001001000000000010000000100000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 5 28
000000000000100000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011010000000000111100000001000000000000000000100000000
100001000000001111100000000001000000000010000000000000
010101100000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000000000000011101000000000000000000110000000
000000000100000000000100000001000000000010000000000000
000000000001000001000000000000000000000000000100000000
000000000000100000000000001011000000000010000000100000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 6 28
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
011000001100010011100000001000000000000000000100000100
100000000110100000000000000001000000000010000000000000
110000000000100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000010000000000000000000001000000000000000000100000010
000001000000000000000000001011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 28
000000000100101000000000000000000000000000000100000000
000000100001011111000010001001000000000010000001000000
011000000000010000000011100000000000000000000000000000
100000001010000000000100000000000000000000000000000000
110000000000000000000000001000000000000000000100000001
110000000000000000000000000011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000101000000000000000000001000000000000000000100000010
000110101010000001000000000111000000000010000000000000
000000100001000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001000010000001000000000000000000100000000
000000001000001011000000001001000000000010000000000010
.ramt_tile 8 28
000000000000100000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000010000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 28
000010000000000000000111000011101101000010100000000000
000000000101010000000100001101011011000110000000000000
011000000000000000000010000000000000000000000000000000
100010000000000000010100000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000110000000000010100000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000111111000110100000000000000000000100000000
000000000000111111100111110011000000000010000000000100
000000000000000111000000001000000000000000000100000010
000000001110000000100000001001000000000010000000000000
000000001010100000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000110000000
000010000000000000000000001001000000000010000000000000
.logic_tile 10 28
000100000010001011100000000000000000000000000000000000
000100000000000101000011100000000000000000000000000000
011000000000001001100110000011111011001001000000100000
100000000110001011000000000011001001000010100000000000
010000000000000000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000001000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000001001011000000001000001000000
000010000000000000100000000111001000010110100000000000
000000000000000001000000000011111000001001000000000000
000000000000100001100000000111001010000010100000000000
000010000000001000000000000000000000000000000000000000
000000000110001111000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 11 28
000000000001110000000111100000000000000000000000000000
000000101111110000000100000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
100000000000000000000000001001000000000010000000000010
110000000110100000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011101011000000000010000010000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000100000000000000111000000000010000000000010
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 28
000010001000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
011000000100000111000000000000000000000000000100000000
100000000000000000000000001101000000000010000000000010
010000000000100000000000010000000000000000000000000000
010000000000010000000011110000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000010001011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000011111111000000000010000000000000
.logic_tile 13 28
000000000100100000000000000001111001100000010001000000
000000000100010000000010011011101010010100000000000000
011010101110000101000111000001101011110100010000000000
100000000000000111100100000000001010110100010000000010
010000000001010111000000000000000000000000000000000000
010000000110100000000000000000000000000000000000000000
000000000000001001100111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000010100100100000000011111101000000000010000000000000
000001000000000001000000001000000000000000000100000000
000010100000000111000000000011000000000010000000000000
000010101011010000000000001000000000000000000101000000
000001001010000000000000000011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 14 28
000111100000000000000111111111001000001001000010000000
000101100000000000000111001111011101000010100000000000
011010000000000000000000001000000000000000000100000100
100000000000000000010000001111000000000010000000000000
010000000110100000000011100000000000000000000100000000
010000000001000000000000001101000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001001111100000010000000000000000000100100000
000000000000000011110010000011000000000010000000000000
000000000000000000000010000000000000000000000110000000
000100000000001001000100000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000011000000000010000000100000
000000000000000000000111101000000000000000000100000000
000000000110000000000010011011000000000010000001000000
.logic_tile 15 28
000000001010010000000111110101001001101011110000000000
000000000000001001000010001001111000000110000000000000
011000000000000111100110001001001011010100000000000000
100000000110001101000000001111001010010000100000000010
110001001010001011000000001101001011001001000000000000
110010000000001111000010010011101011010111110000000000
000000000000001011000011001001011011010100000000000000
000000000000100001000100001111001001010000100000000000
000000000000001000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000000
000110001100000000010000000000000000000000000100000000
000100000000001001000000000111000000000010000000000000
001000001010000000000111001000000000000000000100000000
000000001010000111000100000111000000000010000010000000
000000100000000001000000001000000000000000000100000000
000000000000000000000010010001000000000010000000000000
.logic_tile 16 28
000000001000000000000111111111111011100000010001000000
000000000000000000000011010011101001010100000000000000
011100000000000000000000010101011010000001000000000100
100100000000000000000011100000011001000001000000000000
010000000000000111000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000011001000000000000000000100100000
000010000000000111000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000101000000
000100000000000011000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 17 28
000100100000001000010000000000000000000000000000000000
000100001010000111000010000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000100111000000000000000000000000000000000000
010000000000010000000111001101111010001001000000000010
010000001000100000000100000001011000000010100000000000
000000000001000000000000000000000000000000000000000000
000000000000100111000010010000000000000000000000000000
000000100010000000000000000000000000000000000100000010
000000001110000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 28
000000000000000001100110010011011011110000110001000000
000000000000000000000010001001001100111011110000000000
011000000000000001000000011011011001010100000000000000
100001000000001001100011011011101000010000100000000000
000000000111010000000000000001001010111110110000000000
000000000000101101000000000111001111010100100000000000
000000000000000000000110000101100000001111000000000000
000000100000001011000000000000100000110000110000000000
000010100001010111000000000000000000000000000000000000
000001000000000000100010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000111000011100000000000000000000000000000
000010100000000000100000000000000000000000000000000000
010000100000000000000000000000011000000000110100100000
000000000000000000000000000000011001000000110000000000
.logic_tile 19 28
000000000000101001000110001001001101100000010000100000
000000001101011011000000001011011010111110100000000000
011000000000010111000000000011101110100000010001000000
100000000000000000110000000001101001010100000000000000
010000000110000000000010001001001101001001000001000000
110000001110000000000000001011001011010111110000000000
000000000000000001100110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000110000011100111100000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000000000000000011100000000000000000000100000000
000000000100000000000010011111000000000010000000000000
000000000000000011100011000000000000000000000100000000
000000000000000000100111101111000000000010000010000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000001011000000000010000000000000
.logic_tile 20 28
000000000000000111000011010001011000001001000000000000
000000000000000000000111111011001001000010100000000000
011110100000001111100111100011011000100000010000100000
100100000000001101100000000011101001010100000000000000
010000000000001101000010001011001010010100100000000000
110000000000000001100000001011001010101001010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100000000000000000000001000000000000000000100000010
000100000000000000000010001001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
.logic_tile 21 28
000000000000000000000011101001001011100000010000000000
000000000000100000000010001011101100010100000000000000
011000000001000001000010000011101000010100000000000100
100000000000100000100100001001111100010000100000000000
110001000000001000000011000111111000000001000000100000
010000100000001101000100000000001011000001000000000000
000000000110000000000010011101101101010110100000000100
000000000000000000000011011101101001101000010000000000
000000000000001111100011110000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001001011000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000101000000
000000000000001111000000001011000000000010000000000000
.logic_tile 22 28
000000000000000000000000010011001010010100000000000000
000000000000001001000011000111101000010000100001000000
011000000000000000000000000000000000000000000100000000
100000000100000000000000000111000000000010000001000000
010000000110000011100011101000000000000000000101000000
010000000000001101000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000111100111100000000000000000000100000100
000000000000000000000100000101000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000001001000000000011000000000010000000000000
000010000000000001000000000000000000000000000100000000
000001000000001001000000001101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 28
000000000000000000000000001101001010101011110000000100
000000000000001001000000000001011000000110000000000000
011000000000000000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001100001001000011000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000010100000000111000000000011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000010001011010000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000011100000001000000000000000000100000000
100000000000000000100000000001000000000010000000000010
110101000000000000010000010000000000000000000000000000
010100000000000000000011010000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 28
000000001110000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000100001111000000000000000000000000000000000000
110100000000000001000000000111101011100000010001000000
110100000000000000000010110101111000010100000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010000000000000001000000000000000000100000001
000000000000000000000010001011000000000010000000000000
.logic_tile 27 28
000000000000100000000000000000000000000000000000000000
000100000001010000000011110000000000000000000000000000
011000100000001000000000000000000000000000000000000000
100001000000000111000000000000000000000000000000000000
010000000000000000000000001000000000000000000101000000
010000000000000000000000000001000000000010000000000000
000010000000000000000000001000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
.logic_tile 28 28
001000001100000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000100100000
000000001101010000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 28
000000000000000000000111010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
100100000001000000000000001001000000000010000010000000
010000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010010111000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
.logic_tile 30 28
000010100000000000000000010000000000000000000000000000
000001100000001111000011110000000000000000000000000000
011000000000001011100000000011101011001001000000000001
100000000000000001100000001011001100000010100000000000
011000000000001011100000001111001011101011110000000100
010000000000000011100000000001101010000110000000000000
000000000000001001100000000000000000000000000000000000
000000000100000011000000000000000000000000000000000000
000000000000000001000111101111001100001001000000000000
000000000000000000100000000011101000010111110000000000
000000000000000101000000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000100000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000100000
.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000110000000
000000001000000000000011110011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000000000000000011000000000000000000101000000
000000000000000000000011111011000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000010001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 29
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000101110000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000011111011010100000000000000
000000000000001001000000000101001010010000100000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000001001000000000111000000000010000000000000
.logic_tile 3 29
000000000000000001000000011001011010100000010000000100
000000000000000000100011111011001010010100000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000001000000001000000000000000000100000000
010000000000000000100000000011000000000010000000000010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000001100000001000010000011000000000010000000000000
000101000000000000000000000000000000000000000000000000
000110101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000001010000000011000000000000000000000000000000
011000000000000000000000001000000000000000000100000000
100000000000000000000000000111000000000010000001000000
011000100000000000000000000000000000000000000000000000
010001000001000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000111111000000000101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 5 29
000000000000001000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
011000000000001000000011011001111001001001000000000010
100000000000000001000011101001101111000010100000000000
011000000000000000000000001000000000000000000100000100
010000000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000100000000000000011000000000010000000000000
000000001110000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000001001000011100111000000000010000000000010
000000000000000000000000000000000000000000000100000001
000000000000001111000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
.logic_tile 6 29
000011100110000000000000010000000000000000000000000000
000000100000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 29
000000001100000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
011001100001010000000000000000000000000000000000000000
100010000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000110000000010000001011000000000010000000000000
.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 29
000000000000000000000000000011111011001011100000000000
000100000000000000000010000000001000001011100000000001
011000000001010000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
010000001010000000000000000000000000000000000100000000
010000000000000000000000001011000000000010000000000010
000000000000000111100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000100000000000000000000001000000000000000000100000000
000100000000000000000011100101000000000010000010000000
000000000000000011100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000010100000000111100000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 29
000001000000000000000000000000000000000000000000000000
000000001100000000000011100000000000000000000000000000
011100000000000000000000000000000000000000000100000010
100101000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000011000000000000000000000100000010
000100000000010000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 29
000000000000001000000011100000000000000000000000000000
000000000000000111000110110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100100000000000000000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001100100000000010000000000000000000000000000000
000000000000001000000000000001001001000001000000000100
000000000000000001000000001101011010101011010000000000
000000000000001000000000001011101000010100000000000000
000000000000001111000000001001111100010000100000000000
000000100000000000000010000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000000011100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 12 29
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
011000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000111000000000010000000000010
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000011101000000000000000000100000000
000000000000010000000100000101000000000010000000100000
000000000001000001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
.logic_tile 13 29
000000000000000000000010001111101011010100000000000000
000000000000000000000110011101011001010000100000100000
011000000001010000000000000000000000000000000100000000
100000000000000000000011001001000000000010000000100000
010000000000000000000000000000000000000000000100100000
010000000000000000000010111011000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 14 29
000010000001000000000000010011111100010100000000000100
000001100000000011000011110001011111010000100000000000
011000000000000001000000010000000000000000000000000000
100000000000000000100011000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001100000000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000000001
000010100000000000000000001000000000000000000100000000
000001000000000000000000001001000000000010000000100000
000000000000000001000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000010
000001000000001001000000000111000000000010000000000000
.logic_tile 15 29
000000000001000000000000000000000000000000000000000000
000000001100001001000011100000000000000000000000000000
011000000110000000000000000111001011010100000000000010
100010000000000000000000001011001111010000100000000000
010000000000000001000000000011111011010100000010000000
010001000000000000000000000001111011010000100000000000
000001000000100000000110000000000000000000000100000000
000010100000010000000010010111000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000000000000000000000010011000000000000000000100100000
000001000001000000000011110111000000000010000000000000
000000000000010001000000001000000000000000000100000000
000000000000010111000011101011000000000010000000000000
000000000000000011100000010000000000000000000100000000
000000000000000111000010001111000000000010000000000000
.logic_tile 16 29
000000000000000000000000000000000000000000000100100000
000000001000000111000000000011000000000010000000000000
011000000000000000000111101000000000000000000100100000
100000000000000000000100000111000000000010000000000000
110000000000100000000000001000000000000000000100000001
010000000001000000000000001101000000000010000000000000
000000000000000000000111001000000000000000000100100000
000000000100000000000010001011000000000010000000000000
000000000000000000000000011000000000000000000101000000
000000000110001111000010110111000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100001101000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000001010000001000000000000000000100000010
000000000000101001100000001001000000000010000000000000
.logic_tile 17 29
000000000001010111100000000001011001100000010000000000
000000000000100000010000000011011000010100000001000000
011000000000000000000110000000000000000000000000000000
100100000000000111000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000010
000001000000000000000010000000000000000000000000000000
000010100000000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010001011000000000010000000000000
.logic_tile 18 29
000100000000000000000010000011111001100000010000000000
000100001010001011000000000001101011010100000000000000
011000000000000111100000000011011100000011110000000000
100001000000001101100000000000000000111100000000000000
010000000000000001100000000011101100000011110000000001
000000000000000000000000000000000000111100000000000000
000000100000000011100011000000000000000000000000000000
000001000000000000100100000000000000000000000000000000
001010101011011111000000000000001000110000000100000000
000001000000001111000000000000011010110000000001000001
000000000000000001000010000000011000111111000100000100
000000000000001001000100000000001001111111001000000000
000000000000000000000000000000001001110000000100000000
000000000000000000000000000000011110110000000000100001
110000000000000011000000000000011010111111000100000100
000000000000000000100000000000001001111111001000000001
.logic_tile 19 29
000000000000100000010000000000000000000000000000000000
000000001000010000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011010000000000000000000000000000
000000000000001011100000000011101101100000010000000000
000000000000001011000000001101101000111110100010000000
000000000000000011100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000011111010010100000000000000
000000000000000000000000001101111100010000100000000100
000100000110000000000000001000000000000000000100000000
000010100000000000000000000011000000000010000000000000
.logic_tile 20 29
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001100100011100110101111101011000010100000000000
100000000000000000000000000001101001000110000000000000
110000000000000111100000000000000000000000000000000000
110000000110000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000100000000000000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000011100000000000000000000000000000000000
000001000010100000100000000000000000000000000000000000
000000000000010000000111100000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000010000000011000000000010000000100000
.logic_tile 21 29
000000000000000000000000000000000000000010000001100000
000000000000000000000010000000000000000000000000000001
011000000000000000000000001000000000000000000100000100
100000000000000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000100100000
010001000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000100000001000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 22 29
000000000000010001000011111000000000000000000100000000
000000000000000001000011011101000000000010000000000000
011100000001010000010000000000000000000000000100000100
100100000000000000000000001001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000100000000
000001000000000000000010000001000000000010000000100000
000010100000000000000000000000000000000000000100000010
000000000110000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000100000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 23 29
000000000000000000000000010000000000000000000100000000
000000000001000000000011110111000000000010000001000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000010
000010000000100111000000000011000000000010000000000000
000000001110000000000010000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
.logic_tile 24 29
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011001000000000000000000001000000000000000000100000100
100000001000000000000000001011000000000010000000000000
010000001100000000000010001000000000000000000100000001
110000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.ramb_tile 25 29
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 29
000000000000000000010111010011111001001011100000000000
000010000000100000000111010000011000001011100000100000
011000000000000000000011000000000000000000000100000000
100000000000001011000000001001000000000010000000000010
010000000000100001000000000000000000000000000100000000
010000000001010000100000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000000000011000000000010000000000010
000000000000001001000000000000000000000000000000000000
000000001010001011100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000011100011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001111000000000010000000000000
.logic_tile 27 29
000000100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000010000000
110000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000100
000000000000010000000000000101000000000010000000000000
000000000010000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000100000
.logic_tile 28 29
000000000000000011100110010011100000000000001000000000
000000000000000000100011110000100000000000000000001000
011000000000001001100110010000000000000000001000000000
100000000000000001000010000000001000000000000000000000
010000000000000000000000000000001000001100111101000100
010000000000000000000000000000001101110011000000000010
000000000000000000000000000000001000001100111101000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100100000
000000000000000000000010000000001000110011000000000000
000000000000000000000110100000001001001100111110000000
000000000000000000000100000000001000110011000000100000
000000000000000000000000000000001001001100111100100000
000000000000000000000000000000001001110011000000000000
000000100000000000000000000000001001001100111101000000
000000000000000000000000000000001001110011000000000010
.logic_tile 29 29
000000000000000000000000001000000000000000000100100000
000100000000000000000000000011000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000100100000
000000000000000000100000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100001001000000000001000000000000000000100100000
000001000000001011000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000001000000000000000000011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 30
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011001100010100000000000000
100000000000000000000000001111011001010000100010000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001011100000011000000000000000000100000000
000000000000000111000010010111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000010
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000110100000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 30
000000000000000001000000000000000000000000000101000000
000000000000000000000010000111000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000101000000000010000000000010
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000110000000
000010100000000000000000000001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 30
000000000000001000000000000000000000000000000000000000
000000000000001011000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100000000000000000000000111001100000001000000000100
010101000000000000000000000000001000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001010001000000000000000000000000000000000000
000100000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000100000000
000000000000000111100000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 7 30
000000000000000000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000000111100000000011111110100000010000000000
100000000000000000000000000101011001010100000000000010
110100000000000000000000000000000000000000000000000000
010100001000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011010111000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000111000010000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000001101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
000000000000000000000010101000000000000000000100000001
000000000000000000000100000001000000000010000000000000
.ramt_tile 8 30
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 30
000000001000000000000000001011101101100000010001000000
000000000000000000000000000101111000010100000000000000
011000000000000000000000001000000000000000000101000000
100000000000001011000000000011000000000010000000000000
010000000000000001000010000000000000000000000110000000
110000000000000000100000000101000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010000000000111100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100011000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000000
010000000000010000000000000111000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 30
000100000000001000000000011111011011100000010000000001
000101000000001111000011000111011011010100000000000000
011000000000001000000010110011111001001011100000000100
100000000000000001000110000000111101001011100000000000
010000000000100000000000001111011001100000010000000000
010001000000010000000011100111011000010100000000000000
000000000110000000000110001000000000000000000100000001
000000000000000000000010110011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000000000000000011100010101000000000000000000100000000
000000000000000000000110001111000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000000010011101000000000010000000000000
.logic_tile 12 30
000000000000000000000111100101101111010100000000000100
000000000000000000000111101101011100010000100000000000
011000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
011000000000000000000011110000000000000000000000000000
010000000001010000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100000011000000000000000000000000000000000000
000000000000010000000000000101001000000011110000000000
000000000000100000000000000000110000111100000000000010
000000000000001111000000000000000000000000000000000000
000000000000000111100011100000000000000000000000000000
000000000000100000010000011000000000000000000100000000
000000000000010000010011001011000000000010000000000010
000000000001000000000000001000000000000000000100000000
000000000000100000000000000011000000000010000000000010
.logic_tile 13 30
000000000000000000000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000010001000000000000000000100000000
110100000100000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000010010010000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 14 30
000000000001000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000101000000
100000000000000000000000001011000000000010000000000000
010000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000000000000000000111000000000000000000000100000010
000000000000000000000000001111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000001000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 30
000000000000001000000011101111101000100000010000000100
000000000000001111000000001101111100010100000000000000
011000000000001111000011101111011001101000010000000010
100000000000000001000000000011001010010110100000000000
010000000000010000000010000000000000000000000000000000
110000000000100000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000100000001011000010100000000000000000000000000000
001001001000001000000000001101011010010100000000000000
000010100000001111000000000011111000010000100000000000
000000000000000001000000011000000000000000000100000010
000010100000000001000011110001000000000010000000000000
000000000000000001000000001000000000000000000100000100
000000000000000000100000001011000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000010001001000000000010000000000000
.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010100000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000010
001000001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
.logic_tile 17 30
000010100000000000000000010000000000000000000100000001
000000000000000001000011111001000000000010000000000000
011000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000110000000000111001000000000000000000100000001
110000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000010100000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000001
.logic_tile 18 30
000100000000000011100110000011011000000011110000100000
000100000000000000000000000000110000111100000000000000
011000000000000011100010100011111101000010000000000000
100000001100000000100100001111011000000000000000000000
010000000000000001100111111001001100000000000000000000
110000000000000000000110001101001111000010000000000000
000000000000000000000010001011011111000010000000000000
000000000001000101000110110101101101000000000000000000
000010000000000011100111000011111010000011110000000000
000001000000000000100110010000110000111100000000000000
000100000000000011100111000000000000000000000000000000
000100000000001101100010100000000000000000000000000000
000000000000000011100111110101001000100000000000000000
000000000000000000000111110111111010000000000000000010
000000000000000101000000001000000000000000000100000010
000000000000000000100000000011000000000010000000000000
.logic_tile 19 30
000000000000000000000011110000000000000000000000000000
000000001100000111000010000000000000000000000000000000
011000100000000000000000010000000000000000000000000000
100000000000000000000010110000000000000000000000000000
110100000001000000000111001111011101100000010000000000
010100000000100000000000000111101001111110100000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010111001000000110000000000010
000000000010000000000010111001111011101011110000000000
000000000000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000001000000000000010010000001000000000010000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 20 30
000000000000000111000010000101011101000010100000100000
000000000000000000100011101001111001000110000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110100000100000011100000010000000000000000000000000000
010100000000000000000011000000000000000000000000000000
000000000000000000000000011101001110010100000000000000
000000001010000000000011011101001000010000100000100000
000000000000100000000000010000000000000000000000000000
000000000001010111000010110000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000001000000000000100001111000000000010000000000000
000000000000000011100000010000000000000000000100000000
000001001010000000000011100011000000000010000000100000
000000000000000000010000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000
.logic_tile 21 30
000000000000000111100000001001011011010100000000000001
000000000000000000100010110011001001010000100000000000
011000000000000000000000011101101000010100000000000000
100000000000000000000011100111011011010000100000000010
010000000000000101100110110000000000000000000000000000
110000000000000000100111100000000000000000000000000000
000000000000000111100000001101101011010100000000000000
000000000000001101100000000111001111010000100000000010
001000000110000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000001
000000000000000111000100001011000000000010000000000000
000000000000000000000010000000000000000000000100000010
000100000000000000000100001111000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000111000010101011000000000010000000000000
.logic_tile 22 30
000000000000000000000000000000000000000000000101000000
000000000000000000000011111001000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000001110100000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000100100000
000000000000000001000000000111000000000010000000000000
000000001010000000000000000000000000000000000100100000
000000000000000000000000000111000000000010000000000000
.logic_tile 23 30
000010000000000000000000001011001011010100000010000000
000000000000000000000010000011011011010000100000000000
011100000000000000000111101000000000000000000100000000
100000000000000000000000001001000000000010000001000000
110000000000000000000000000000000000000000000100000000
010000000000000111000010111001000000000010000001000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001011000000000010000001000000
000000000000000111100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000101100111000000000000000000000100000000
000000000000000001100000000101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 24 30
000000000000001000000111000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
011010000000000000000000001101001000010100000000000100
100000000000000000000000000101111011010000100000000000
110000000000000000000111010000000000000000000000000000
010000000010001101000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000010001001010000010100000000001
000000000000000000000011111111101000000110000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000011000000000111000000000010000000000010
.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 30
000000000000000011100111000111101000001011100000000000
000000000000000000100000000000111010001011100001000000
011000100000000000010000000000000000000000000100000000
100101000000010000000000000001000000000010000001000000
010000000000000101100010000000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000001000000000011100000001000000000000000000100000000
000010100000000000000000001011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
.logic_tile 28 30
000000000000001000000000010000001000001100110110000000
000000000000000001000011100000001000110011000000010000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000100000000000000000000000111000000000010000000100000
000000000000000000000111100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 30
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 31
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000010
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 31
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
011000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000101000000
000000000000000000000011110011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 31
000001000000000000000000000000000000000000000100000000
000000100000000000000011100111000000000010000000100000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000111000000000010000000100000
.logic_tile 6 31
000100000000000001000000000000000000000000000000000000
000100000000000000100010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000100000000
010000000000000000000000000101000000000010000010000000
000000000000000000010000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000010100000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 7 31
000000001100000011110000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000100000000000000000000000000000000000100000100
100000000000000000000000001111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.logic_tile 10 31
000000000000000000000011100101011010000011110001000000
000000000000000000000111110000000000111100000000000000
011000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000001100001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000001101000000011110000000100
000000000000000000000000000000010000111100000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 11 31
000000000000000000000010100000000000000000000000000000
000000000000000011000110110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000110000000000011101011101000010100000000000100
110000000010000000000010000101011000010000100000000000
000000000000000001000111000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000111001001010100000000100000
000000000000000000100000001101011011010000100000000000
000000000000100001000000001000000000000000000100000000
000000000001010000100000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010011111000000000010000000000000
.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011100000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 31
000100000000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000100
100000000000000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000100
000000000000000000000011100011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
.logic_tile 14 31
000000000000000000000000011011011001100000010000000100
000000000000000000000011000011101000010100000000000000
011000000000101101000000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000011100111100000000000000000000100000000
000100000000000001100000000011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000001110000001000011110000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000010000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
010000000001010000000011100000000000000000000000000000
110000000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000010000000000000000000000000000000000000000100000000
000101000000000000000000001001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000100000000001111000000000000000000000000000000000000
010010000000001000000000000000011001111111000001000001
010000000000000001000000000000001010111111000000000000
011000100000000000000000000001101010100001010100100010
100000000000000000000000000000001011100001010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 31
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000011101110000011110000000000
100000000000000101000000000000010000111100000000000000
010100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001100000000101111110000011110000000000
000000000000000000000000000000000000111100000000000000
000000000000000001100000000000001101111111000100000000
000000000000000000000000000000001000111111001000000000
000100000000001000000000000000011000110000000100000000
000100000000000001000000000000001001110000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 31
000000000000000111100000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000100001000000000000011100000000000001000000000
000000000000000101000011100000101000000000000000000000
000000000000001111100000000101001000111100001001000000
000000000000000011000011100000001010111100000000000000
000000000000000101100000000001101000111100001000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000011101000111100001000000000
000000000000000000000000000000001010111100000000000001
000000001100000001000000010101101000111100001000000000
000000000000000000100010100000001000111100000000000000
000000000000000000000000000101001000111100001000000000
000000000000000000000010000000101010111100000000000000
000010000000000000000000000001101000111100001000000000
000001000000000000000000000000101000111100000000000000
.logic_tile 19 31
000100000000000000000000000000000000000000000000000000
000100001100000000000011010000000000000000000000000000
011000000000000011000000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
010010101110000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
100000000000010000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001111111100001010000100000
000000000000000000000000000000001000100001010000000000
000000000000000000000000000000011011000000110100000000
000000000000000000000000000000011011000000110000000000
110000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 20 31
000000000000001111100110010011001000010100000000000100
000000000000000111100011001101011000010000100000000000
011000001110000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000001000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 31
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 22 31
000000100000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000001000000
000000000000000000000111000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000001000000000000000000000000000000000000000100000100
000000000000000000000000001011000000000010000000000000
.logic_tile 23 31
000000000000000001000111101011111000010100000001000000
000000000000000000000000000101001010010000100000000000
011000000000000001100000000000000000000000000100000000
100000000100000000000000001001000000000010000000000100
111000000000000011000000000000000000000000000100000000
110000000000000111100000001011000000000010000000000000
001000000000010001000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000110000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000100000000011000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 31
000000000000000011100110100001001001001011100000000000
000000000000000000000000000000011010001011100000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000001011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 31
000000000000000000000000010000000000000000000100000000
000000000000000000000011011011000000000010000001000000
011000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
.logic_tile 27 31
000000000000000011100000000000000000000000000000000000
000000001110000000000010010000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000100
000000000000100000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 31
000000000000000001000000011000000000000000000100000010
000000000000000000000011000001000000000010000000000000
011000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000001000000000000000000100000100
100000000000000000000000000111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 32
000001000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 32
000000000000000000010000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 5 32
000000000000000000000110100001011011000010100000000010
000000000110000111000100000001111011000110000000000000
011010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000110000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000101001000000000000000001011111001100000010000000000
000100100000000000000000000001011010010100000000000010
000000000010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 7 32
000000000000000000000000010000000000000000000000000000
000000100000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000100000000
100000000000000000000000000111000000000010000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 32
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000111000000000011000000000010000000000010
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000100000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100100000
000000000010000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 32
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000100000100
100000000000000000000000001011000000000010000000000000
010000000000000101100010000000000000000000000100000000
110000000000000000100000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010100000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011000000000000000000000001000000000000000000100100000
100000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000101000000
100000000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000010001111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 15 32
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 32
000000000000000001100110001001011010000010000000000000
000000000000000011000000000111101010000000000000000010
011000000000000000000000000111111010000011110000000000
100000000000000000000000000000000000111100000000000000
010000000000000001000000010001001100000011110000000000
000000000000000000100010000000110000111100000000000000
000000000000001111100000000000011100110000000100000000
000000000000000001000000000000001011110000000000000000
000100000001110000000110100000011110110000000100100000
000100000001110000000000000000001000110000000000000000
000000000000001000000000000000011100110000000100000000
000000000000001001000000000000001000110000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000001001100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 18 32
000000000000000000000010000101101001111100001000000000
000000000000000000000000000000001100111100000000010010
000000000000001101100000000001101001111100001000000000
000000000000000101000000000000001110111100000000000010
000000000000000011100110100001001001111100001000100000
000000000000000000100000000000101100111100000000000000
000000000000000000000000000101001001111100001000000000
000000000000000001000010010000101110111100000000000000
000000000000000000000000000001101001111100001010000000
000000000000000001000000000000001100111100000000000000
000000000000000000000000000101001001111100001000000100
000100000000000111000000000000001110111100000000000000
000000000000000000000000000101101001111100001000000010
000000000000000000000000000000101100111100000000000000
000000000000000000000000000011001000000011110000000010
000000000000000111000000000000000000111100000000000000
.logic_tile 19 32
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000101101000000011110001000000
010000000000000000000000000000010000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000011110000000000000000000100000010
000000000000000000000010111111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000000000000000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
.logic_tile 20 32
000000000000000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011100000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000001011100000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000100000100
000000000000000000100000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.logic_tile 21 32
000100000000000000000000011000000000000000000101000000
000100000000000000000011000101000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011000000001000000000000000000100000100
000000000000000000100000001011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 32
000000000000000000000000001000000000000000000100000100
000000000000000000000011101001000000000010000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000100
000000000000001001000100001011000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000001001000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 32
000000001110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000010
010000000000000000000000001101000000000010000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 32
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000110000000
110000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000001100000000000011100000000000000000000000000000
011000000000000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000000001000000000000000000000011010010100000100
000000000000000001000000000000001000100101100000000010
011000000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 33
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000000000000000000
000100000000000000
000001110000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.sym 1 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 2 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329$2
.sym 3 fifo_valid$2
.sym 4 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973$2
.sym 5 fifo.i_rd$2
.sym 6 i_clk$2$2
.sym 7 receiver.o_wr$2
.sym 8 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723$2
.sym 406 fifo.fifo_mem[81][3]
.sym 747 fifo.fifo_mem[244][2]
.sym 753 fifo.fifo_mem[244][7]
.sym 864 fifo.fifo_mem[81][7]
.sym 977 fifo.fifo_mem[20][5]
.sym 1093 fifo.fifo_mem[157][4]
.sym 1095 fifo.fifo_mem[157][2]
.sym 1203 fifo.fifo_mem[0][0]
.sym 1204 fifo.fifo_mem[0][4]
.sym 1205 fifo.fifo_mem[0][6]
.sym 1207 fifo.fifo_mem[0][7]
.sym 1210 fifo.fifo_mem[0][1]
.sym 1436 fifo.fifo_mem[222][2]
.sym 1437 fifo.fifo_mem[222][6]
.sym 1547 fifo.fifo_mem[135][0]
.sym 1663 fifo.fifo_mem[49][0]
.sym 1742 receiver.o_wr
.sym 1777 fifo.fifo_mem[242][6]
.sym 1856 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973
.sym 1892 fifo.fifo_mem[242][1]
.sym 2002 fifo.fifo_mem[236][7]
.sym 2117 fifo.fifo_mem[152][5]
.sym 2120 fifo.fifo_mem[152][0]
.sym 2121 fifo.fifo_mem[152][7]
.sym 2232 fifo.fifo_mem[138][7]
.sym 2234 fifo.fifo_mem[138][2]
.sym 2343 fifo.fifo_mem[236][6]
.sym 2349 fifo.fifo_mem[236][3]
.sym 2457 fifo.fifo_mem[58][3]
.sym 2573 fifo.fifo_mem[208][4]
.sym 2684 fifo.fifo_mem[182][2]
.sym 2690 fifo.fifo_mem[182][6]
.sym 2804 fifo.fifo_mem[49][6]
.sym 2913 fifo.fifo_mem[73][7]
.sym 2917 fifo.fifo_mem[73][2]
.sym 3029 fifo.fifo_mem[208][0]
.sym 3140 fifo.fifo_mem[26][7]
.sym 3142 fifo.fifo_mem[26][4]
.sym 3145 fifo.fifo_mem[26][1]
.sym 3708 receiver.o_data[4]
.sym 3890 fifo.fifo_mem[252][3]
.sym 4059 fifo.fifo_mem[191][3]
.sym 4193 fifo.fifo_mem[243][5]
.sym 4194 fifo.fifo_mem[243][4]
.sym 4328 fifo.fifo_mem[244][5]
.sym 4330 fifo.fifo_mem[244][3]
.sym 4420 receiver.o_data[3]
.sym 4421 $false
.sym 4422 $false
.sym 4423 $false
.sym 4460 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739
.sym 4461 i_clk$2$2
.sym 4462 $false
.sym 4469 fifo.fifo_mem[191][7]
.sym 4470 fifo.fifo_mem[191][0]
.sym 4599 fifo.fifo_mem[28][5]
.sym 4600 fifo.fifo_mem[28][4]
.sym 4734 fifo.fifo_mem[162][6]
.sym 4740 fifo.fifo_mem[162][4]
.sym 4819 receiver.o_data[2]
.sym 4820 $false
.sym 4821 $false
.sym 4822 $false
.sym 4855 receiver.o_data[7]
.sym 4856 $false
.sym 4857 $false
.sym 4858 $false
.sym 4865 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585
.sym 4866 i_clk$2$2
.sym 4867 $false
.sym 4868 fifo.fifo_mem[226][1]
.sym 4869 fifo.fifo_mem[226][0]
.sym 4874 fifo.fifo_mem[226][2]
.sym 4972 receiver.o_data[7]
.sym 4973 $false
.sym 4974 $false
.sym 4975 $false
.sym 5000 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739
.sym 5001 i_clk$2$2
.sym 5002 $false
.sym 5003 $abc$27458$new_n2921_
.sym 5005 fifo.fifo_mem[4][1]
.sym 5006 fifo.fifo_mem[4][6]
.sym 5008 fifo.fifo_mem[4][7]
.sym 5010 fifo.fifo_mem[4][0]
.sym 5101 receiver.o_data[5]
.sym 5102 $false
.sym 5103 $false
.sym 5104 $false
.sym 5135 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027
.sym 5136 i_clk$2$2
.sym 5137 $false
.sym 5138 fifo.fifo_mem[17][7]
.sym 5139 fifo.fifo_mem[17][6]
.sym 5140 fifo.fifo_mem[17][3]
.sym 5141 fifo.fifo_mem[17][5]
.sym 5143 fifo.fifo_mem[17][1]
.sym 5248 receiver.o_data[4]
.sym 5249 $false
.sym 5250 $false
.sym 5251 $false
.sym 5260 receiver.o_data[2]
.sym 5261 $false
.sym 5262 $false
.sym 5263 $false
.sym 5270 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409
.sym 5271 i_clk$2$2
.sym 5272 $false
.sym 5275 $abc$27458$new_n4030_
.sym 5277 $abc$27458$new_n2772_
.sym 5278 $abc$27458$new_n4404_
.sym 5279 fifo.fifo_mem[182][4]
.sym 5280 fifo.fifo_mem[182][0]
.sym 5359 receiver.o_data[0]
.sym 5360 $false
.sym 5361 $false
.sym 5362 $false
.sym 5365 receiver.o_data[4]
.sym 5366 $false
.sym 5367 $false
.sym 5368 $false
.sym 5371 receiver.o_data[6]
.sym 5372 $false
.sym 5373 $false
.sym 5374 $false
.sym 5383 receiver.o_data[7]
.sym 5384 $false
.sym 5385 $false
.sym 5386 $false
.sym 5401 receiver.o_data[1]
.sym 5402 $false
.sym 5403 $false
.sym 5404 $false
.sym 5405 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923
.sym 5406 i_clk$2$2
.sym 5407 $false
.sym 5412 fifo.fifo_mem[1][7]
.sym 5413 fifo.fifo_mem[1][5]
.sym 5414 fifo.fifo_mem[1][0]
.sym 5543 fifo.fifo_mem[62][2]
.sym 5544 fifo.fifo_mem[62][3]
.sym 5546 fifo.fifo_mem[62][0]
.sym 5549 fifo.fifo_mem[62][6]
.sym 5659 receiver.o_data[2]
.sym 5660 $false
.sym 5661 $false
.sym 5662 $false
.sym 5665 receiver.o_data[6]
.sym 5666 $false
.sym 5667 $false
.sym 5668 $false
.sym 5675 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529
.sym 5676 i_clk$2$2
.sym 5677 $false
.sym 5678 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][0]$a$1073[5]_new_
.sym 5679 fifo.fifo_mem[0][2]
.sym 5682 fifo.fifo_mem[0][5]
.sym 5684 fifo.fifo_mem[0][3]
.sym 5776 receiver.o_data[0]
.sym 5777 $false
.sym 5778 $false
.sym 5779 $false
.sym 5810 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353
.sym 5811 i_clk$2$2
.sym 5812 $false
.sym 5815 fifo.fifo_mem[65][5]
.sym 5816 fifo.fifo_mem[65][3]
.sym 5929 receiver.o_data[0]
.sym 5930 $false
.sym 5931 $false
.sym 5932 $false
.sym 5945 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819
.sym 5946 i_clk$2$2
.sym 5947 $false
.sym 5949 fifo.fifo_mem[217][3]
.sym 5955 fifo.fifo_mem[217][5]
.sym 6064 receiver.o_data[6]
.sym 6065 $false
.sym 6066 $false
.sym 6067 $false
.sym 6080 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489
.sym 6081 i_clk$2$2
.sym 6082 $false
.sym 6083 fifo.fifo_mem[238][1]
.sym 6084 fifo.fifo_mem[238][4]
.sym 6085 fifo.fifo_mem[238][2]
.sym 6086 fifo.fifo_mem[238][7]
.sym 6205 receiver.o_data[1]
.sym 6206 $false
.sym 6207 $false
.sym 6208 $false
.sym 6215 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489
.sym 6216 i_clk$2$2
.sym 6217 $false
.sym 6218 fifo.fifo_mem[100][0]
.sym 6221 fifo.fifo_mem[100][7]
.sym 6222 fifo.fifo_mem[100][1]
.sym 6223 fifo.fifo_mem[100][4]
.sym 6316 receiver.o_data[7]
.sym 6317 $false
.sym 6318 $false
.sym 6319 $false
.sym 6350 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201
.sym 6351 i_clk$2$2
.sym 6352 $false
.sym 6353 receiver.baud_counter[5]
.sym 6354 receiver.baud_counter[15]
.sym 6356 receiver.baud_counter[4]
.sym 6357 receiver.baud_counter[7]
.sym 6360 receiver.baud_counter[13]
.sym 6457 receiver.o_data[5]
.sym 6458 $false
.sym 6459 $false
.sym 6460 $false
.sym 6475 receiver.o_data[0]
.sym 6476 $false
.sym 6477 $false
.sym 6478 $false
.sym 6481 receiver.o_data[7]
.sym 6482 $false
.sym 6483 $false
.sym 6484 $false
.sym 6485 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169
.sym 6486 i_clk$2$2
.sym 6487 $false
.sym 6488 fifo.fifo_mem[219][6]
.sym 6489 fifo.fifo_mem[219][5]
.sym 6495 fifo.fifo_mem[219][7]
.sym 6598 receiver.o_data[7]
.sym 6599 $false
.sym 6600 $false
.sym 6601 $false
.sym 6610 receiver.o_data[2]
.sym 6611 $false
.sym 6612 $false
.sym 6613 $false
.sym 6620 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497
.sym 6621 i_clk$2$2
.sym 6622 $false
.sym 6623 $abc$27458$new_n4227_
.sym 6626 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[7]
.sym 6627 fifo.fifo_mem[232][7]
.sym 6715 receiver.o_data[6]
.sym 6716 $false
.sym 6717 $false
.sym 6718 $false
.sym 6751 receiver.o_data[3]
.sym 6752 $false
.sym 6753 $false
.sym 6754 $false
.sym 6755 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201
.sym 6756 i_clk$2$2
.sym 6757 $false
.sym 6758 $abc$27458$new_n3491_
.sym 6760 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[13]
.sym 6762 fifo.fifo_mem[208][3]
.sym 6764 fifo.fifo_mem[208][1]
.sym 6765 fifo.fifo_mem[208][2]
.sym 6850 receiver.o_data[3]
.sym 6851 $false
.sym 6852 $false
.sym 6853 $false
.sym 6890 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419
.sym 6891 i_clk$2$2
.sym 6892 $false
.sym 6899 fifo.fifo_mem[99][5]
.sym 6997 receiver.o_data[4]
.sym 6998 $false
.sym 6999 $false
.sym 7000 $false
.sym 7025 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857
.sym 7026 i_clk$2$2
.sym 7027 $false
.sym 7028 fifo.fifo_mem[61][3]
.sym 7032 fifo.fifo_mem[61][1]
.sym 7114 receiver.o_data[2]
.sym 7115 $false
.sym 7116 $false
.sym 7117 $false
.sym 7150 receiver.o_data[6]
.sym 7151 $false
.sym 7152 $false
.sym 7153 $false
.sym 7160 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609
.sym 7161 i_clk$2$2
.sym 7162 $false
.sym 7163 fifo.fifo_mem[54][2]
.sym 7167 fifo.fifo_mem[54][0]
.sym 7168 fifo.fifo_mem[54][3]
.sym 7285 receiver.o_data[6]
.sym 7286 $false
.sym 7287 $false
.sym 7288 $false
.sym 7295 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819
.sym 7296 i_clk$2$2
.sym 7297 $false
.sym 7301 $abc$27458$new_n4042_
.sym 7302 fifo.fifo_mem[53][6]
.sym 7303 fifo.fifo_mem[53][2]
.sym 7390 receiver.o_data[7]
.sym 7391 $false
.sym 7392 $false
.sym 7393 $false
.sym 7414 receiver.o_data[2]
.sym 7415 $false
.sym 7416 $false
.sym 7417 $false
.sym 7430 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459
.sym 7431 i_clk$2$2
.sym 7432 $false
.sym 7433 fifo.fifo_mem[133][2]
.sym 7434 fifo.fifo_mem[133][6]
.sym 7438 fifo.fifo_mem[133][0]
.sym 7440 fifo.fifo_mem[133][1]
.sym 7537 receiver.o_data[0]
.sym 7538 $false
.sym 7539 $false
.sym 7540 $false
.sym 7565 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857
.sym 7566 i_clk$2$2
.sym 7567 $false
.sym 7573 $abc$27458$new_n2905_
.sym 7575 fifo.fifo_mem[54][1]
.sym 7654 receiver.o_data[7]
.sym 7655 $false
.sym 7656 $false
.sym 7657 $false
.sym 7666 receiver.o_data[4]
.sym 7667 $false
.sym 7668 $false
.sym 7669 $false
.sym 7684 receiver.o_data[1]
.sym 7685 $false
.sym 7686 $false
.sym 7687 $false
.sym 7700 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891
.sym 7701 i_clk$2$2
.sym 7702 $false
.sym 7704 $abc$27458$new_n3742_
.sym 7706 fifo.fifo_mem[30][4]
.sym 7707 fifo.fifo_mem[30][1]
.sym 8223 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17306
.sym 8224 receiver.state[1]
.sym 8326 receiver.o_data[5]
.sym 8327 $false
.sym 8328 $false
.sym 8329 $false
.sym 8342 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763
.sym 8343 i_clk$2$2
.sym 8344 $false
.sym 8352 fifo.fifo_mem[168][2]
.sym 8355 fifo.fifo_mem[168][6]
.sym 8477 receiver.o_data[3]
.sym 8478 $false
.sym 8479 $false
.sym 8480 $false
.sym 8505 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969
.sym 8506 i_clk$2$2
.sym 8507 $false
.sym 8508 fifo.fifo_mem[216][6]
.sym 8514 fifo.fifo_mem[216][5]
.sym 8515 fifo.fifo_mem[216][0]
.sym 8588 receiver.o_data[3]
.sym 8589 $false
.sym 8590 $false
.sym 8591 $false
.sym 8628 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041
.sym 8629 i_clk$2$2
.sym 8630 $false
.sym 8633 fifo.fifo_mem[13][0]
.sym 8636 fifo.fifo_mem[13][2]
.sym 8637 fifo.fifo_mem[13][4]
.sym 8638 fifo.fifo_mem[13][6]
.sym 8705 receiver.o_data[5]
.sym 8706 $false
.sym 8707 $false
.sym 8708 $false
.sym 8711 receiver.o_data[4]
.sym 8712 $false
.sym 8713 $false
.sym 8714 $false
.sym 8751 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537
.sym 8752 i_clk$2$2
.sym 8753 $false
.sym 8754 fifo.fifo_mem[146][6]
.sym 8760 fifo.fifo_mem[146][7]
.sym 8761 fifo.fifo_mem[146][2]
.sym 8828 receiver.o_data[5]
.sym 8829 $false
.sym 8830 $false
.sym 8831 $false
.sym 8840 receiver.o_data[3]
.sym 8841 $false
.sym 8842 $false
.sym 8843 $false
.sym 8874 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585
.sym 8875 i_clk$2$2
.sym 8876 $false
.sym 8877 fifo.fifo_mem[132][7]
.sym 8878 fifo.fifo_mem[132][3]
.sym 8987 receiver.o_data[7]
.sym 8988 $false
.sym 8989 $false
.sym 8990 $false
.sym 8993 receiver.o_data[0]
.sym 8994 $false
.sym 8995 $false
.sym 8996 $false
.sym 8997 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041
.sym 8998 i_clk$2$2
.sym 8999 $false
.sym 9002 fifo.fifo_mem[185][4]
.sym 9004 fifo.fifo_mem[185][5]
.sym 9005 fifo.fifo_mem[185][1]
.sym 9006 fifo.fifo_mem[185][7]
.sym 9007 fifo.fifo_mem[185][0]
.sym 9080 receiver.o_data[5]
.sym 9081 $false
.sym 9082 $false
.sym 9083 $false
.sym 9086 receiver.o_data[4]
.sym 9087 $false
.sym 9088 $false
.sym 9089 $false
.sym 9120 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779
.sym 9121 i_clk$2$2
.sym 9122 $false
.sym 9125 fifo.fifo_mem[230][1]
.sym 9126 fifo.fifo_mem[230][6]
.sym 9128 fifo.fifo_mem[230][0]
.sym 9203 receiver.o_data[6]
.sym 9204 $false
.sym 9205 $false
.sym 9206 $false
.sym 9239 receiver.o_data[4]
.sym 9240 $false
.sym 9241 $false
.sym 9242 $false
.sym 9243 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649
.sym 9244 i_clk$2$2
.sym 9245 $false
.sym 9247 $abc$27458$new_n3052_
.sym 9248 $abc$27458$new_n2637_
.sym 9249 fifo.fifo_mem[180][5]
.sym 9250 fifo.fifo_mem[180][1]
.sym 9251 fifo.fifo_mem[180][3]
.sym 9252 fifo.fifo_mem[180][6]
.sym 9253 fifo.fifo_mem[180][2]
.sym 9320 receiver.o_data[1]
.sym 9321 $false
.sym 9322 $false
.sym 9323 $false
.sym 9326 receiver.o_data[0]
.sym 9327 $false
.sym 9328 $false
.sym 9329 $false
.sym 9356 receiver.o_data[2]
.sym 9357 $false
.sym 9358 $false
.sym 9359 $false
.sym 9366 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721
.sym 9367 i_clk$2$2
.sym 9368 $false
.sym 9374 fifo.fifo_mem[222][7]
.sym 9443 fifo.rd_addr[2]
.sym 9444 fifo.rd_addr[0]
.sym 9445 fifo.fifo_mem[4][1]
.sym 9446 fifo.fifo_mem[0][1]
.sym 9455 receiver.o_data[1]
.sym 9456 $false
.sym 9457 $false
.sym 9458 $false
.sym 9461 receiver.o_data[6]
.sym 9462 $false
.sym 9463 $false
.sym 9464 $false
.sym 9473 receiver.o_data[7]
.sym 9474 $false
.sym 9475 $false
.sym 9476 $false
.sym 9485 receiver.o_data[0]
.sym 9486 $false
.sym 9487 $false
.sym 9488 $false
.sym 9489 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760
.sym 9490 i_clk$2$2
.sym 9491 $false
.sym 9497 fifo.fifo_mem[53][4]
.sym 9498 fifo.fifo_mem[53][3]
.sym 9566 receiver.o_data[7]
.sym 9567 $false
.sym 9568 $false
.sym 9569 $false
.sym 9572 receiver.o_data[6]
.sym 9573 $false
.sym 9574 $false
.sym 9575 $false
.sym 9578 receiver.o_data[3]
.sym 9579 $false
.sym 9580 $false
.sym 9581 $false
.sym 9584 receiver.o_data[5]
.sym 9585 $false
.sym 9586 $false
.sym 9587 $false
.sym 9596 receiver.o_data[1]
.sym 9597 $false
.sym 9598 $false
.sym 9599 $false
.sym 9612 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214
.sym 9613 i_clk$2$2
.sym 9614 $false
.sym 9616 $abc$27458$new_n2773_
.sym 9617 $abc$27458$new_n2771_
.sym 9619 fifo.fifo_mem[39][2]
.sym 9622 fifo.fifo_mem[39][1]
.sym 9701 fifo.rd_addr[2]
.sym 9702 fifo.rd_addr[0]
.sym 9703 fifo.fifo_mem[4][6]
.sym 9704 fifo.fifo_mem[0][6]
.sym 9713 fifo.rd_addr[2]
.sym 9714 fifo.rd_addr[0]
.sym 9715 fifo.fifo_mem[4][0]
.sym 9716 fifo.fifo_mem[0][0]
.sym 9719 fifo.rd_addr[2]
.sym 9720 fifo.rd_addr[0]
.sym 9721 fifo.fifo_mem[4][7]
.sym 9722 fifo.fifo_mem[0][7]
.sym 9725 receiver.o_data[4]
.sym 9726 $false
.sym 9727 $false
.sym 9728 $false
.sym 9731 receiver.o_data[0]
.sym 9732 $false
.sym 9733 $false
.sym 9734 $false
.sym 9735 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609
.sym 9736 i_clk$2$2
.sym 9737 $false
.sym 9738 $abc$27458$new_n3481_
.sym 9739 $abc$27458$new_n3702_
.sym 9740 fifo.fifo_mem[49][2]
.sym 9742 fifo.fifo_mem[49][4]
.sym 9743 fifo.fifo_mem[49][5]
.sym 9744 fifo.fifo_mem[49][3]
.sym 9836 receiver.o_data[7]
.sym 9837 $false
.sym 9838 $false
.sym 9839 $false
.sym 9842 receiver.o_data[5]
.sym 9843 $false
.sym 9844 $false
.sym 9845 $false
.sym 9848 receiver.o_data[0]
.sym 9849 $false
.sym 9850 $false
.sym 9851 $false
.sym 9858 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067
.sym 9859 i_clk$2$2
.sym 9860 $false
.sym 9861 $abc$27458$new_n3222_
.sym 9864 fifo.fifo_mem[73][1]
.sym 9865 fifo.fifo_mem[73][0]
.sym 9867 fifo.fifo_mem[73][4]
.sym 9935 receiver.o_data[2]
.sym 9936 $false
.sym 9937 $false
.sym 9938 $false
.sym 9941 receiver.o_data[3]
.sym 9942 $false
.sym 9943 $false
.sym 9944 $false
.sym 9953 receiver.o_data[0]
.sym 9954 $false
.sym 9955 $false
.sym 9956 $false
.sym 9971 receiver.o_data[6]
.sym 9972 $false
.sym 9973 $false
.sym 9974 $false
.sym 9981 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107
.sym 9982 i_clk$2$2
.sym 9983 $false
.sym 9988 fifo.fifo_mem[185][6]
.sym 10058 $false
.sym 10059 fifo.rd_addr[0]
.sym 10060 fifo.fifo_mem[1][5]
.sym 10061 fifo.fifo_mem[0][5]
.sym 10064 receiver.o_data[2]
.sym 10065 $false
.sym 10066 $false
.sym 10067 $false
.sym 10082 receiver.o_data[5]
.sym 10083 $false
.sym 10084 $false
.sym 10085 $false
.sym 10094 receiver.o_data[3]
.sym 10095 $false
.sym 10096 $false
.sym 10097 $false
.sym 10104 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923
.sym 10105 i_clk$2$2
.sym 10106 $false
.sym 10109 fifo.fifo_mem[234][2]
.sym 10110 fifo.fifo_mem[234][0]
.sym 10193 receiver.o_data[5]
.sym 10194 $false
.sym 10195 $false
.sym 10196 $false
.sym 10199 receiver.o_data[3]
.sym 10200 $false
.sym 10201 $false
.sym 10202 $false
.sym 10227 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643
.sym 10228 i_clk$2$2
.sym 10229 $false
.sym 10233 $abc$27458$new_n2820_
.sym 10235 fifo.fifo_mem[223][7]
.sym 10310 receiver.o_data[3]
.sym 10311 $false
.sym 10312 $false
.sym 10313 $false
.sym 10346 receiver.o_data[5]
.sym 10347 $false
.sym 10348 $false
.sym 10349 $false
.sym 10350 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289
.sym 10351 i_clk$2$2
.sym 10352 $false
.sym 10353 $abc$27458$new_n3090_
.sym 10354 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973
.sym 10355 $abc$27458$new_n4451_
.sym 10356 $abc$27458$new_n4224_
.sym 10358 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17003
.sym 10359 $abc$27458$new_n4454_
.sym 10360 rx_counter[1]
.sym 10427 receiver.o_data[1]
.sym 10428 $false
.sym 10429 $false
.sym 10430 $false
.sym 10433 receiver.o_data[4]
.sym 10434 $false
.sym 10435 $false
.sym 10436 $false
.sym 10439 receiver.o_data[2]
.sym 10440 $false
.sym 10441 $false
.sym 10442 $false
.sym 10445 receiver.o_data[7]
.sym 10446 $false
.sym 10447 $false
.sym 10448 $false
.sym 10473 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297
.sym 10474 i_clk$2$2
.sym 10475 $false
.sym 10476 $abc$27458$new_n4238_
.sym 10477 $abc$27458$new_n3066_
.sym 10478 $abc$27458$new_n4237_
.sym 10479 fifo.fifo_mem[252][1]
.sym 10481 fifo.fifo_mem[252][7]
.sym 10482 fifo.fifo_mem[252][2]
.sym 10550 receiver.o_data[0]
.sym 10551 $false
.sym 10552 $false
.sym 10553 $false
.sym 10568 receiver.o_data[7]
.sym 10569 $false
.sym 10570 $false
.sym 10571 $false
.sym 10574 receiver.o_data[1]
.sym 10575 $false
.sym 10576 $false
.sym 10577 $false
.sym 10580 receiver.o_data[4]
.sym 10581 $false
.sym 10582 $false
.sym 10583 $false
.sym 10596 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251
.sym 10597 i_clk$2$2
.sym 10598 $false
.sym 10600 $abc$27458$new_n4452_
.sym 10601 $abc$27458$new_n5086_
.sym 10602 rx_counter[23]
.sym 10603 rx_counter[0]
.sym 10604 rx_counter[22]
.sym 10605 rx_counter[18]
.sym 10606 rx_counter[21]
.sym 10673 $false
.sym 10674 $false
.sym 10675 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[5]
.sym 10676 $abc$27458$receiver.zero_baud_counter_new_
.sym 10679 $false
.sym 10680 $false
.sym 10681 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[15]
.sym 10682 $abc$27458$receiver.zero_baud_counter_new_
.sym 10691 $false
.sym 10692 $abc$27458$receiver.zero_baud_counter_new_
.sym 10693 $abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.sym 10694 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[4]
.sym 10697 $false
.sym 10698 $abc$27458$receiver.zero_baud_counter_new_
.sym 10699 $abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.sym 10700 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[7]
.sym 10715 $false
.sym 10716 $false
.sym 10717 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[13]
.sym 10718 $abc$27458$receiver.zero_baud_counter_new_
.sym 10719 $true
.sym 10720 i_clk$2$2
.sym 10721 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 10724 $abc$27458$new_n3221_
.sym 10726 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[5]
.sym 10727 $abc$27458$new_n5087_
.sym 10729 fifo.fifo_mem[234][7]
.sym 10796 receiver.o_data[6]
.sym 10797 $false
.sym 10798 $false
.sym 10799 $false
.sym 10802 receiver.o_data[5]
.sym 10803 $false
.sym 10804 $false
.sym 10805 $false
.sym 10838 receiver.o_data[7]
.sym 10839 $false
.sym 10840 $false
.sym 10841 $false
.sym 10842 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385
.sym 10843 i_clk$2$2
.sym 10844 $false
.sym 10846 $abc$27458$auto$simplemap.cc:168:logic_reduce$4707[3]_new_inv_
.sym 10848 $abc$27458$auto$simplemap.cc:168:logic_reduce$4707[1]_new_inv_
.sym 10850 $abc$27458$receiver.zero_baud_counter_new_
.sym 10852 fifo.fifo_mem[68][0]
.sym 10919 fifo.rd_addr[2]
.sym 10920 fifo.rd_addr[0]
.sym 10921 fifo.fifo_mem[236][7]
.sym 10922 fifo.fifo_mem[232][7]
.sym 10937 $false
.sym 10938 receiver.baud_counter[7]
.sym 10939 $false
.sym 10940 $auto$alumacc.cc:474:replace_alu$358.C[7]
.sym 10943 receiver.o_data[7]
.sym 10944 $false
.sym 10945 $false
.sym 10946 $false
.sym 10965 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009
.sym 10966 i_clk$2$2
.sym 10967 $false
.sym 10972 $abc$27458$auto$simplemap.cc:168:logic_reduce$4707[2]_new_inv_
.sym 10973 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[11]
.sym 10975 receiver.baud_counter[11]
.sym 11042 fifo.rd_addr[2]
.sym 11043 fifo.rd_addr[0]
.sym 11044 fifo.fifo_mem[62][3]
.sym 11045 fifo.fifo_mem[58][3]
.sym 11054 $false
.sym 11055 receiver.baud_counter[13]
.sym 11056 $false
.sym 11057 $auto$alumacc.cc:474:replace_alu$358.C[13]
.sym 11066 receiver.o_data[3]
.sym 11067 $false
.sym 11068 $false
.sym 11069 $false
.sym 11078 receiver.o_data[1]
.sym 11079 $false
.sym 11080 $false
.sym 11081 $false
.sym 11084 receiver.o_data[2]
.sym 11085 $false
.sym 11086 $false
.sym 11087 $false
.sym 11088 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857
.sym 11089 i_clk$2$2
.sym 11090 $false
.sym 11097 fifo.fifo_mem[184][6]
.sym 11098 fifo.fifo_mem[184][4]
.sym 11201 receiver.o_data[5]
.sym 11202 $false
.sym 11203 $false
.sym 11204 $false
.sym 11211 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587
.sym 11212 i_clk$2$2
.sym 11213 $false
.sym 11214 fifo.fifo_mem[218][5]
.sym 11218 fifo.fifo_mem[218][7]
.sym 11220 fifo.fifo_mem[218][0]
.sym 11288 receiver.o_data[3]
.sym 11289 $false
.sym 11290 $false
.sym 11291 $false
.sym 11312 receiver.o_data[1]
.sym 11313 $false
.sym 11314 $false
.sym 11315 $false
.sym 11334 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443
.sym 11335 i_clk$2$2
.sym 11336 $false
.sym 11339 $abc$27458$new_n3214_
.sym 11343 fifo.fifo_mem[220][5]
.sym 11411 receiver.o_data[2]
.sym 11412 $false
.sym 11413 $false
.sym 11414 $false
.sym 11435 receiver.o_data[0]
.sym 11436 $false
.sym 11437 $false
.sym 11438 $false
.sym 11441 receiver.o_data[3]
.sym 11442 $false
.sym 11443 $false
.sym 11444 $false
.sym 11457 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307
.sym 11458 i_clk$2$2
.sym 11459 $false
.sym 11465 fifo.fifo_mem[156][1]
.sym 11466 fifo.fifo_mem[156][2]
.sym 11552 fifo.rd_addr[0]
.sym 11553 fifo.rd_addr[2]
.sym 11554 fifo.fifo_mem[53][6]
.sym 11555 fifo.fifo_mem[49][6]
.sym 11558 receiver.o_data[6]
.sym 11559 $false
.sym 11560 $false
.sym 11561 $false
.sym 11564 receiver.o_data[2]
.sym 11565 $false
.sym 11566 $false
.sym 11567 $false
.sym 11580 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579
.sym 11581 i_clk$2$2
.sym 11582 $false
.sym 11586 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17262
.sym 11588 receiver.baud_counter[1]
.sym 11657 receiver.o_data[2]
.sym 11658 $false
.sym 11659 $false
.sym 11660 $false
.sym 11663 receiver.o_data[6]
.sym 11664 $false
.sym 11665 $false
.sym 11666 $false
.sym 11687 receiver.o_data[0]
.sym 11688 $false
.sym 11689 $false
.sym 11690 $false
.sym 11699 receiver.o_data[1]
.sym 11700 $false
.sym 11701 $false
.sym 11702 $false
.sym 11703 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257
.sym 11704 i_clk$2$2
.sym 11705 $false
.sym 11706 $abc$27458$new_n3223_
.sym 11708 fifo.fifo_mem[59][1]
.sym 11710 fifo.fifo_mem[59][2]
.sym 11711 fifo.fifo_mem[59][7]
.sym 11810 fifo.rd_addr[2]
.sym 11811 fifo.rd_addr[0]
.sym 11812 fifo.fifo_mem[30][1]
.sym 11813 fifo.fifo_mem[26][1]
.sym 11822 receiver.o_data[1]
.sym 11823 $false
.sym 11824 $false
.sym 11825 $false
.sym 11826 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307
.sym 11827 i_clk$2$2
.sym 11828 $false
.sym 11831 fifo.fifo_mem[248][1]
.sym 11909 fifo.rd_addr[2]
.sym 11910 fifo.rd_addr[0]
.sym 11911 fifo.fifo_mem[30][4]
.sym 11912 fifo.fifo_mem[26][4]
.sym 11921 receiver.o_data[4]
.sym 11922 $false
.sym 11923 $false
.sym 11924 $false
.sym 11927 receiver.o_data[1]
.sym 11928 $false
.sym 11929 $false
.sym 11930 $false
.sym 11949 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827
.sym 11950 i_clk$2$2
.sym 11951 $false
.sym 11952 fifo.fifo_mem[63][2]
.sym 12300 $abc$27458$auto$wreduce.cc:455:run$314[2]
.sym 12301 $abc$27458$auto$wreduce.cc:455:run$314[3]
.sym 12302 $abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.sym 12303 $abc$27458$auto$rtlil.cc:1969:NotGate$27424
.sym 12304 receiver.state[2]
.sym 12305 receiver.state[3]
.sym 12385 $false
.sym 12386 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 12387 receiver.state[0]
.sym 12388 $abc$27458$receiver.zero_baud_counter_new_
.sym 12391 $false
.sym 12392 $false
.sym 12393 receiver.state[1]
.sym 12394 $abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.sym 12419 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17306
.sym 12420 i_clk$2$2
.sym 12421 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 12427 fifo.fifo_mem[220][0]
.sym 12554 receiver.o_data[2]
.sym 12555 $false
.sym 12556 $false
.sym 12557 $false
.sym 12572 receiver.o_data[6]
.sym 12573 $false
.sym 12574 $false
.sym 12575 $false
.sym 12582 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937
.sym 12583 i_clk$2$2
.sym 12584 $false
.sym 12590 $abc$27458$new_n2676_
.sym 12591 fifo.fifo_mem[99][3]
.sym 12592 fifo.fifo_mem[99][7]
.sym 12659 receiver.o_data[6]
.sym 12660 $false
.sym 12661 $false
.sym 12662 $false
.sym 12695 receiver.o_data[5]
.sym 12696 $false
.sym 12697 $false
.sym 12698 $false
.sym 12701 receiver.o_data[0]
.sym 12702 $false
.sym 12703 $false
.sym 12704 $false
.sym 12705 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241
.sym 12706 i_clk$2$2
.sym 12707 $false
.sym 12708 fifo.fifo_mem[85][2]
.sym 12713 fifo.fifo_mem[85][3]
.sym 12794 receiver.o_data[0]
.sym 12795 $false
.sym 12796 $false
.sym 12797 $false
.sym 12812 receiver.o_data[2]
.sym 12813 $false
.sym 12814 $false
.sym 12815 $false
.sym 12818 receiver.o_data[4]
.sym 12819 $false
.sym 12820 $false
.sym 12821 $false
.sym 12824 receiver.o_data[6]
.sym 12825 $false
.sym 12826 $false
.sym 12827 $false
.sym 12828 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568
.sym 12829 i_clk$2$2
.sym 12830 $false
.sym 12833 $abc$27458$new_n3417_
.sym 12834 fifo.fifo_mem[18][3]
.sym 12838 fifo.fifo_mem[18][7]
.sym 12905 receiver.o_data[6]
.sym 12906 $false
.sym 12907 $false
.sym 12908 $false
.sym 12941 receiver.o_data[7]
.sym 12942 $false
.sym 12943 $false
.sym 12944 $false
.sym 12947 receiver.o_data[2]
.sym 12948 $false
.sym 12949 $false
.sym 12950 $false
.sym 12951 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881
.sym 12952 i_clk$2$2
.sym 12953 $false
.sym 12956 fifo.fifo_mem[158][2]
.sym 12960 fifo.fifo_mem[158][0]
.sym 13028 receiver.o_data[7]
.sym 13029 $false
.sym 13030 $false
.sym 13031 $false
.sym 13034 receiver.o_data[3]
.sym 13035 $false
.sym 13036 $false
.sym 13037 $false
.sym 13074 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209
.sym 13075 i_clk$2$2
.sym 13076 $false
.sym 13077 fifo.fifo_mem[13][7]
.sym 13078 fifo.fifo_mem[13][1]
.sym 13080 fifo.fifo_mem[13][5]
.sym 13084 fifo.fifo_mem[13][3]
.sym 13163 receiver.o_data[4]
.sym 13164 $false
.sym 13165 $false
.sym 13166 $false
.sym 13175 receiver.o_data[5]
.sym 13176 $false
.sym 13177 $false
.sym 13178 $false
.sym 13181 receiver.o_data[1]
.sym 13182 $false
.sym 13183 $false
.sym 13184 $false
.sym 13187 receiver.o_data[7]
.sym 13188 $false
.sym 13189 $false
.sym 13190 $false
.sym 13193 receiver.o_data[0]
.sym 13194 $false
.sym 13195 $false
.sym 13196 $false
.sym 13197 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753
.sym 13198 i_clk$2$2
.sym 13199 $false
.sym 13201 fifo.fifo_mem[77][0]
.sym 13202 fifo.fifo_mem[77][4]
.sym 13205 fifo.fifo_mem[77][6]
.sym 13207 fifo.fifo_mem[77][7]
.sym 13286 receiver.o_data[1]
.sym 13287 $false
.sym 13288 $false
.sym 13289 $false
.sym 13292 receiver.o_data[6]
.sym 13293 $false
.sym 13294 $false
.sym 13295 $false
.sym 13304 receiver.o_data[0]
.sym 13305 $false
.sym 13306 $false
.sym 13307 $false
.sym 13320 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913
.sym 13321 i_clk$2$2
.sym 13322 $false
.sym 13324 $abc$27458$new_n4069_
.sym 13325 $abc$27458$new_n2781_
.sym 13326 fifo.fifo_mem[16][5]
.sym 13329 fifo.fifo_mem[16][0]
.sym 13403 fifo.rd_addr[2]
.sym 13404 fifo.rd_addr[0]
.sym 13405 fifo.fifo_mem[230][1]
.sym 13406 fifo.fifo_mem[226][1]
.sym 13409 fifo.rd_addr[2]
.sym 13410 fifo.rd_addr[0]
.sym 13411 fifo.fifo_mem[230][0]
.sym 13412 fifo.fifo_mem[226][0]
.sym 13415 receiver.o_data[5]
.sym 13416 $false
.sym 13417 $false
.sym 13418 $false
.sym 13421 receiver.o_data[1]
.sym 13422 $false
.sym 13423 $false
.sym 13424 $false
.sym 13427 receiver.o_data[3]
.sym 13428 $false
.sym 13429 $false
.sym 13430 $false
.sym 13433 receiver.o_data[6]
.sym 13434 $false
.sym 13435 $false
.sym 13436 $false
.sym 13439 receiver.o_data[2]
.sym 13440 $false
.sym 13441 $false
.sym 13442 $false
.sym 13443 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513
.sym 13444 i_clk$2$2
.sym 13445 $false
.sym 13447 $abc$27458$new_n4408_
.sym 13449 $abc$27458$new_n4406_
.sym 13450 $abc$27458$new_n4407_
.sym 13451 $abc$27458$new_n3911_
.sym 13452 fifo.fifo_mem[89][0]
.sym 13550 receiver.o_data[7]
.sym 13551 $false
.sym 13552 $false
.sym 13553 $false
.sym 13566 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529
.sym 13567 i_clk$2$2
.sym 13568 $false
.sym 13571 $abc$27458$new_n2924_
.sym 13574 fifo.fifo_mem[32][1]
.sym 13576 fifo.fifo_mem[32][4]
.sym 13673 receiver.o_data[4]
.sym 13674 $false
.sym 13675 $false
.sym 13676 $false
.sym 13679 receiver.o_data[3]
.sym 13680 $false
.sym 13681 $false
.sym 13682 $false
.sym 13689 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579
.sym 13690 i_clk$2$2
.sym 13691 $false
.sym 13693 $abc$27458$new_n3735_
.sym 13694 $abc$27458$new_n3519_
.sym 13695 $abc$27458$new_n2775_
.sym 13696 fifo.fifo_mem[9][0]
.sym 13697 fifo.fifo_mem[9][7]
.sym 13698 fifo.fifo_mem[9][4]
.sym 13699 fifo.fifo_mem[9][3]
.sym 13772 fifo.rd_addr[0]
.sym 13773 fifo.rd_addr[2]
.sym 13774 fifo.fifo_mem[5][0]
.sym 13775 fifo.fifo_mem[1][0]
.sym 13778 fifo.rd_addr[1]
.sym 13779 fifo.rd_addr[3]
.sym 13780 $abc$27458$new_n2773_
.sym 13781 $abc$27458$new_n2772_
.sym 13790 receiver.o_data[2]
.sym 13791 $false
.sym 13792 $false
.sym 13793 $false
.sym 13808 receiver.o_data[1]
.sym 13809 $false
.sym 13810 $false
.sym 13811 $false
.sym 13812 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259
.sym 13813 i_clk$2$2
.sym 13814 $false
.sym 13816 $abc$27458$new_n3908_
.sym 13817 $abc$27458$new_n3736_
.sym 13818 $abc$27458$new_n3734_
.sym 13819 fifo.fifo_mem[12][4]
.sym 13820 fifo.fifo_mem[12][5]
.sym 13889 fifo.rd_addr[0]
.sym 13890 fifo.rd_addr[2]
.sym 13891 fifo.fifo_mem[53][3]
.sym 13892 fifo.fifo_mem[49][3]
.sym 13895 fifo.rd_addr[0]
.sym 13896 fifo.rd_addr[2]
.sym 13897 fifo.fifo_mem[53][4]
.sym 13898 fifo.fifo_mem[49][4]
.sym 13901 receiver.o_data[2]
.sym 13902 $false
.sym 13903 $false
.sym 13904 $false
.sym 13913 receiver.o_data[4]
.sym 13914 $false
.sym 13915 $false
.sym 13916 $false
.sym 13919 receiver.o_data[5]
.sym 13920 $false
.sym 13921 $false
.sym 13922 $false
.sym 13925 receiver.o_data[3]
.sym 13926 $false
.sym 13927 $false
.sym 13928 $false
.sym 13935 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819
.sym 13936 i_clk$2$2
.sym 13937 $false
.sym 13938 $abc$27458$new_n2717_
.sym 13942 $abc$27458$new_n3668_
.sym 13944 fifo.fifo_mem[247][3]
.sym 14012 fifo.rd_addr[2]
.sym 14013 fifo.rd_addr[0]
.sym 14014 fifo.fifo_mem[62][2]
.sym 14015 fifo.fifo_mem[58][2]
.sym 14030 receiver.o_data[1]
.sym 14031 $false
.sym 14032 $false
.sym 14033 $false
.sym 14036 receiver.o_data[0]
.sym 14037 $false
.sym 14038 $false
.sym 14039 $false
.sym 14048 receiver.o_data[4]
.sym 14049 $false
.sym 14050 $false
.sym 14051 $false
.sym 14058 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459
.sym 14059 i_clk$2$2
.sym 14060 $false
.sym 14062 fifo.fifo_mem[191][5]
.sym 14064 fifo.fifo_mem[191][1]
.sym 14159 receiver.o_data[6]
.sym 14160 $false
.sym 14161 $false
.sym 14162 $false
.sym 14181 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753
.sym 14182 i_clk$2$2
.sym 14183 $false
.sym 14186 $abc$27458$new_n3199_
.sym 14187 fifo.fifo_mem[9][5]
.sym 14189 fifo.fifo_mem[9][6]
.sym 14190 fifo.fifo_mem[9][2]
.sym 14191 fifo.fifo_mem[9][1]
.sym 14270 receiver.o_data[2]
.sym 14271 $false
.sym 14272 $false
.sym 14273 $false
.sym 14276 receiver.o_data[0]
.sym 14277 $false
.sym 14278 $false
.sym 14279 $false
.sym 14304 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105
.sym 14305 i_clk$2$2
.sym 14306 $false
.sym 14307 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[6]
.sym 14308 $abc$27458$techmap\receiver.$procmux$183_Y[6]_new_
.sym 14311 receiver.baud_counter[6]
.sym 14399 fifo.rd_addr[2]
.sym 14400 fifo.rd_addr[1]
.sym 14401 fifo.fifo_mem[135][0]
.sym 14402 fifo.fifo_mem[133][0]
.sym 14411 receiver.o_data[7]
.sym 14412 $false
.sym 14413 $false
.sym 14414 $false
.sym 14427 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577
.sym 14428 i_clk$2$2
.sym 14429 $false
.sym 14432 $auto$alumacc.cc:474:replace_alu$337.C[2]
.sym 14433 $auto$alumacc.cc:474:replace_alu$337.C[3]
.sym 14434 $auto$alumacc.cc:474:replace_alu$337.C[4]
.sym 14435 $auto$alumacc.cc:474:replace_alu$337.C[5]
.sym 14436 $auto$alumacc.cc:474:replace_alu$337.C[6]
.sym 14437 $auto$alumacc.cc:474:replace_alu$337.C[7]
.sym 14504 fifo.rd_addr[2]
.sym 14505 fifo.rd_addr[0]
.sym 14506 fifo.fifo_mem[238][2]
.sym 14507 fifo.fifo_mem[234][2]
.sym 14510 $false
.sym 14511 $false
.sym 14512 $abc$27458$new_n4456_
.sym 14513 $abc$27458$new_n4451_
.sym 14516 $abc$27458$new_n4455_
.sym 14517 $abc$27458$new_n4454_
.sym 14518 $abc$27458$new_n4453_
.sym 14519 $abc$27458$new_n4452_
.sym 14522 fifo.rd_addr[2]
.sym 14523 fifo.rd_addr[0]
.sym 14524 fifo.fifo_mem[238][7]
.sym 14525 fifo.fifo_mem[234][7]
.sym 14534 $false
.sym 14535 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973$2
.sym 14536 receiver.o_wr$2
.sym 14537 rx_counter[0]
.sym 14540 rx_counter[4]
.sym 14541 rx_counter[1]
.sym 14542 rx_counter[0]
.sym 14543 receiver.o_wr$2
.sym 14546 $false
.sym 14547 $false
.sym 14548 $false
.sym 14549 rx_counter[1]
.sym 14550 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17003
.sym 14551 i_clk$2$2
.sym 14552 receiver.o_wr$2
.sym 14553 $auto$alumacc.cc:474:replace_alu$337.C[8]
.sym 14554 $auto$alumacc.cc:474:replace_alu$337.C[9]
.sym 14555 $auto$alumacc.cc:474:replace_alu$337.C[10]
.sym 14556 $auto$alumacc.cc:474:replace_alu$337.C[11]
.sym 14557 $auto$alumacc.cc:474:replace_alu$337.C[12]
.sym 14558 $auto$alumacc.cc:474:replace_alu$337.C[13]
.sym 14559 $auto$alumacc.cc:474:replace_alu$337.C[14]
.sym 14560 $auto$alumacc.cc:474:replace_alu$337.C[15]
.sym 14627 fifo.rd_addr[2]
.sym 14628 fifo.rd_addr[0]
.sym 14629 fifo.fifo_mem[222][7]
.sym 14630 fifo.fifo_mem[218][7]
.sym 14633 fifo.rd_addr[2]
.sym 14634 fifo.rd_addr[0]
.sym 14635 fifo.fifo_mem[252][1]
.sym 14636 fifo.fifo_mem[248][1]
.sym 14639 fifo.rd_addr[0]
.sym 14640 fifo.rd_addr[2]
.sym 14641 fifo.fifo_mem[223][7]
.sym 14642 fifo.fifo_mem[219][7]
.sym 14645 receiver.o_data[1]
.sym 14646 $false
.sym 14647 $false
.sym 14648 $false
.sym 14657 receiver.o_data[7]
.sym 14658 $false
.sym 14659 $false
.sym 14660 $false
.sym 14663 receiver.o_data[2]
.sym 14664 $false
.sym 14665 $false
.sym 14666 $false
.sym 14673 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969
.sym 14674 i_clk$2$2
.sym 14675 $false
.sym 14676 $auto$alumacc.cc:474:replace_alu$337.C[16]
.sym 14677 $auto$alumacc.cc:474:replace_alu$337.C[17]
.sym 14678 $auto$alumacc.cc:474:replace_alu$337.C[18]
.sym 14679 $auto$alumacc.cc:474:replace_alu$337.C[19]
.sym 14680 $auto$alumacc.cc:474:replace_alu$337.C[20]
.sym 14681 $auto$alumacc.cc:474:replace_alu$337.C[21]
.sym 14682 $auto$alumacc.cc:474:replace_alu$337.C[22]
.sym 14683 $auto$alumacc.cc:474:replace_alu$337.C[23]
.sym 14756 rx_counter[24]
.sym 14757 rx_counter[23]
.sym 14758 rx_counter[22]
.sym 14759 rx_counter[21]
.sym 14762 fifo.rd_addr[2]
.sym 14763 fifo.rd_addr[0]
.sym 14764 fifo.fifo_mem[221][5]
.sym 14765 fifo.fifo_mem[217][5]
.sym 14768 $false
.sym 14769 rx_counter[23]
.sym 14770 $false
.sym 14771 $auto$alumacc.cc:474:replace_alu$337.C[23]
.sym 14774 $false
.sym 14775 rx_counter[0]
.sym 14776 $false
.sym 14777 $false
.sym 14780 $false
.sym 14781 rx_counter[22]
.sym 14782 $false
.sym 14783 $auto$alumacc.cc:474:replace_alu$337.C[22]
.sym 14786 $false
.sym 14787 rx_counter[18]
.sym 14788 $false
.sym 14789 $auto$alumacc.cc:474:replace_alu$337.C[18]
.sym 14792 $false
.sym 14793 rx_counter[21]
.sym 14794 $false
.sym 14795 $auto$alumacc.cc:474:replace_alu$337.C[21]
.sym 14796 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973$2
.sym 14797 i_clk$2$2
.sym 14798 receiver.o_wr$2
.sym 14799 rx_counter[24]
.sym 14800 rx_counter[13]
.sym 14801 rx_counter[10]
.sym 14802 rx_counter[20]
.sym 14805 rx_counter[8]
.sym 14806 rx_counter[19]
.sym 14885 $false
.sym 14886 fifo.rd_addr[3]
.sym 14887 $abc$27458$new_n3222_
.sym 14888 $abc$27458$new_n3223_
.sym 14897 $false
.sym 14898 receiver.baud_counter[5]
.sym 14899 $false
.sym 14900 $auto$alumacc.cc:474:replace_alu$358.C[5]
.sym 14903 $abc$27458$new_n5086_
.sym 14904 fifo.rd_addr[0]
.sym 14905 fifo.fifo_mem[220][5]
.sym 14906 fifo.fifo_mem[216][5]
.sym 14915 receiver.o_data[7]
.sym 14916 $false
.sym 14917 $false
.sym 14918 $false
.sym 14919 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105
.sym 14920 i_clk$2$2
.sym 14921 $false
.sym 14924 $auto$alumacc.cc:474:replace_alu$358.C[2]
.sym 14925 $auto$alumacc.cc:474:replace_alu$358.C[3]
.sym 14926 $auto$alumacc.cc:474:replace_alu$358.C[4]
.sym 14927 $auto$alumacc.cc:474:replace_alu$358.C[5]
.sym 14928 $auto$alumacc.cc:474:replace_alu$358.C[6]
.sym 14929 $auto$alumacc.cc:474:replace_alu$358.C[7]
.sym 15002 receiver.baud_counter[15]
.sym 15003 receiver.baud_counter[14]
.sym 15004 receiver.baud_counter[13]
.sym 15005 receiver.baud_counter[12]
.sym 15014 receiver.baud_counter[7]
.sym 15015 receiver.baud_counter[6]
.sym 15016 receiver.baud_counter[5]
.sym 15017 receiver.baud_counter[4]
.sym 15026 $abc$27458$auto$simplemap.cc:168:logic_reduce$4707[2]_new_inv_
.sym 15027 $abc$27458$auto$simplemap.cc:168:logic_reduce$4707[3]_new_inv_
.sym 15028 $abc$27458$auto$simplemap.cc:168:logic_reduce$4707[0]_new_inv_
.sym 15029 $abc$27458$auto$simplemap.cc:168:logic_reduce$4707[1]_new_inv_
.sym 15038 receiver.o_data[0]
.sym 15039 $false
.sym 15040 $false
.sym 15041 $false
.sym 15042 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403
.sym 15043 i_clk$2$2
.sym 15044 $false
.sym 15045 $auto$alumacc.cc:474:replace_alu$358.C[8]
.sym 15046 $auto$alumacc.cc:474:replace_alu$358.C[9]
.sym 15047 $auto$alumacc.cc:474:replace_alu$358.C[10]
.sym 15048 $auto$alumacc.cc:474:replace_alu$358.C[11]
.sym 15049 $auto$alumacc.cc:474:replace_alu$358.C[12]
.sym 15050 $auto$alumacc.cc:474:replace_alu$358.C[13]
.sym 15051 $auto$alumacc.cc:474:replace_alu$358.C[14]
.sym 15052 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[15]
.sym 15143 receiver.baud_counter[11]
.sym 15144 receiver.baud_counter[10]
.sym 15145 receiver.baud_counter[9]
.sym 15146 receiver.baud_counter[8]
.sym 15149 $false
.sym 15150 receiver.baud_counter[11]
.sym 15151 $false
.sym 15152 $auto$alumacc.cc:474:replace_alu$358.C[11]
.sym 15161 $false
.sym 15162 $false
.sym 15163 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[11]
.sym 15164 $abc$27458$receiver.zero_baud_counter_new_
.sym 15165 $true
.sym 15166 i_clk$2$2
.sym 15167 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 15170 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[10]
.sym 15172 fifo.fifo_mem[12][1]
.sym 15173 fifo.fifo_mem[12][2]
.sym 15175 fifo.fifo_mem[12][7]
.sym 15278 receiver.o_data[6]
.sym 15279 $false
.sym 15280 $false
.sym 15281 $false
.sym 15284 receiver.o_data[4]
.sym 15285 $false
.sym 15286 $false
.sym 15287 $false
.sym 15288 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705
.sym 15289 i_clk$2$2
.sym 15290 $false
.sym 15293 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[14]
.sym 15295 $abc$27458$new_n2935_
.sym 15296 fifo.fifo_mem[63][3]
.sym 15297 fifo.fifo_mem[63][4]
.sym 15298 fifo.fifo_mem[63][1]
.sym 15365 receiver.o_data[5]
.sym 15366 $false
.sym 15367 $false
.sym 15368 $false
.sym 15389 receiver.o_data[7]
.sym 15390 $false
.sym 15391 $false
.sym 15392 $false
.sym 15401 receiver.o_data[0]
.sym 15402 $false
.sym 15403 $false
.sym 15404 $false
.sym 15411 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337
.sym 15412 i_clk$2$2
.sym 15413 $false
.sym 15414 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[9]
.sym 15417 $abc$27458$new_n4362_
.sym 15418 receiver.baud_counter[14]
.sym 15419 receiver.baud_counter[10]
.sym 15420 receiver.baud_counter[9]
.sym 15500 fifo.rd_addr[0]
.sym 15501 fifo.rd_addr[2]
.sym 15502 fifo.fifo_mem[53][2]
.sym 15503 fifo.fifo_mem[49][2]
.sym 15524 receiver.o_data[5]
.sym 15525 $false
.sym 15526 $false
.sym 15527 $false
.sym 15534 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433
.sym 15535 i_clk$2$2
.sym 15536 $false
.sym 15537 fifo.fifo_mem[20][1]
.sym 15538 fifo.fifo_mem[20][6]
.sym 15539 fifo.fifo_mem[20][3]
.sym 15540 fifo.fifo_mem[20][0]
.sym 15542 fifo.fifo_mem[20][4]
.sym 15543 fifo.fifo_mem[20][2]
.sym 15641 receiver.o_data[1]
.sym 15642 $false
.sym 15643 $false
.sym 15644 $false
.sym 15647 receiver.o_data[2]
.sym 15648 $false
.sym 15649 $false
.sym 15650 $false
.sym 15657 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361
.sym 15658 i_clk$2$2
.sym 15659 $false
.sym 15663 fifo.fifo_mem[253][2]
.sym 15665 fifo.fifo_mem[253][7]
.sym 15667 fifo.fifo_mem[253][0]
.sym 15752 $false
.sym 15753 $false
.sym 15754 receiver.baud_counter[0]
.sym 15755 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 15764 $false
.sym 15765 $false
.sym 15766 receiver.baud_counter[1]
.sym 15767 $abc$27458$receiver.zero_baud_counter_new_
.sym 15780 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17262
.sym 15781 i_clk$2$2
.sym 15782 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 15784 fifo.fifo_mem[27][7]
.sym 15786 fifo.fifo_mem[27][5]
.sym 15857 fifo.rd_addr[0]
.sym 15858 fifo.rd_addr[2]
.sym 15859 fifo.fifo_mem[63][2]
.sym 15860 fifo.fifo_mem[59][2]
.sym 15869 receiver.o_data[1]
.sym 15870 $false
.sym 15871 $false
.sym 15872 $false
.sym 15881 receiver.o_data[2]
.sym 15882 $false
.sym 15883 $false
.sym 15884 $false
.sym 15887 receiver.o_data[7]
.sym 15888 $false
.sym 15889 $false
.sym 15890 $false
.sym 15903 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371
.sym 15904 i_clk$2$2
.sym 15905 $false
.sym 15912 fifo.fifo_mem[167][1]
.sym 15992 receiver.o_data[1]
.sym 15993 $false
.sym 15994 $false
.sym 15995 $false
.sym 16026 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777
.sym 16027 i_clk$2$2
.sym 16028 $false
.sym 16029 fifo.fifo_mem[33][3]
.sym 16033 fifo.fifo_mem[33][7]
.sym 16103 receiver.o_data[2]
.sym 16104 $false
.sym 16105 $false
.sym 16106 $false
.sym 16149 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059
.sym 16150 i_clk$2$2
.sym 16151 $false
.sym 16159 fifo.fifo_mem[118][1]
.sym 16376 $abc$27458$auto$wreduce.cc:455:run$314[0]
.sym 16378 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17274
.sym 16381 receiver.state[0]
.sym 16412 $true
.sym 16449 receiver.state[0]$2
.sym 16450 $false
.sym 16451 receiver.state[0]
.sym 16452 $false
.sym 16453 $false
.sym 16455 $auto$alumacc.cc:474:replace_alu$355.C[2]
.sym 16457 $false
.sym 16458 receiver.state[1]
.sym 16461 $auto$alumacc.cc:474:replace_alu$355.C[3]
.sym 16462 $false
.sym 16463 $false
.sym 16464 receiver.state[2]
.sym 16465 $auto$alumacc.cc:474:replace_alu$355.C[2]
.sym 16468 $false
.sym 16469 $false
.sym 16470 receiver.state[3]
.sym 16471 $auto$alumacc.cc:474:replace_alu$355.C[3]
.sym 16474 receiver.state[3]
.sym 16475 receiver.state[0]
.sym 16476 receiver.state[2]
.sym 16477 receiver.state[1]
.sym 16480 receiver.state[3]
.sym 16481 receiver.state[2]
.sym 16482 receiver.state[1]
.sym 16483 receiver.state[0]
.sym 16486 $false
.sym 16487 $false
.sym 16488 $abc$27458$auto$wreduce.cc:455:run$314[2]
.sym 16489 $abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.sym 16492 $false
.sym 16493 $false
.sym 16494 $abc$27458$auto$wreduce.cc:455:run$314[3]
.sym 16495 $abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.sym 16496 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17274
.sym 16497 i_clk$2$2
.sym 16498 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 16506 fifo.fifo_mem[189][1]
.sym 16507 fifo.fifo_mem[189][5]
.sym 16509 fifo.fifo_mem[189][7]
.sym 16619 receiver.o_data[0]
.sym 16620 $false
.sym 16621 $false
.sym 16622 $false
.sym 16659 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433
.sym 16660 i_clk$2$2
.sym 16661 $false
.sym 16666 fifo.fifo_mem[128][3]
.sym 16766 fifo.rd_addr[2]
.sym 16767 fifo.rd_addr[0]
.sym 16768 fifo.fifo_mem[220][0]
.sym 16769 fifo.fifo_mem[216][0]
.sym 16772 receiver.o_data[3]
.sym 16773 $false
.sym 16774 $false
.sym 16775 $false
.sym 16778 receiver.o_data[7]
.sym 16779 $false
.sym 16780 $false
.sym 16781 $false
.sym 16782 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587
.sym 16783 i_clk$2$2
.sym 16784 $false
.sym 16788 fifo.fifo_mem[113][3]
.sym 16789 fifo.fifo_mem[113][7]
.sym 16859 receiver.o_data[2]
.sym 16860 $false
.sym 16861 $false
.sym 16862 $false
.sym 16889 receiver.o_data[3]
.sym 16890 $false
.sym 16891 $false
.sym 16892 $false
.sym 16905 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323
.sym 16906 i_clk$2$2
.sym 16907 $false
.sym 16908 $abc$27458$new_n3449_
.sym 16911 fifo.fifo_mem[131][5]
.sym 16912 fifo.fifo_mem[131][7]
.sym 16913 fifo.fifo_mem[131][1]
.sym 16914 fifo.fifo_mem[131][6]
.sym 16994 fifo.rd_addr[0]
.sym 16995 fifo.rd_addr[2]
.sym 16996 fifo.fifo_mem[85][3]
.sym 16997 fifo.fifo_mem[81][3]
.sym 17000 receiver.o_data[3]
.sym 17001 $false
.sym 17002 $false
.sym 17003 $false
.sym 17024 receiver.o_data[7]
.sym 17025 $false
.sym 17026 $false
.sym 17027 $false
.sym 17028 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843
.sym 17029 i_clk$2$2
.sym 17030 $false
.sym 17032 fifo.fifo_mem[1][4]
.sym 17117 receiver.o_data[2]
.sym 17118 $false
.sym 17119 $false
.sym 17120 $false
.sym 17141 receiver.o_data[0]
.sym 17142 $false
.sym 17143 $false
.sym 17144 $false
.sym 17151 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457
.sym 17152 i_clk$2$2
.sym 17153 $false
.sym 17154 $abc$27458$new_n3780_
.sym 17155 $abc$27458$new_n3004_
.sym 17157 $abc$27458$new_n4286_
.sym 17159 fifo.fifo_mem[243][3]
.sym 17228 receiver.o_data[7]
.sym 17229 $false
.sym 17230 $false
.sym 17231 $false
.sym 17234 receiver.o_data[1]
.sym 17235 $false
.sym 17236 $false
.sym 17237 $false
.sym 17246 receiver.o_data[5]
.sym 17247 $false
.sym 17248 $false
.sym 17249 $false
.sym 17270 receiver.o_data[3]
.sym 17271 $false
.sym 17272 $false
.sym 17273 $false
.sym 17274 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568
.sym 17275 i_clk$2$2
.sym 17276 $false
.sym 17278 fifo.fifo_mem[117][5]
.sym 17279 fifo.fifo_mem[117][3]
.sym 17281 fifo.fifo_mem[117][2]
.sym 17357 receiver.o_data[0]
.sym 17358 $false
.sym 17359 $false
.sym 17360 $false
.sym 17363 receiver.o_data[4]
.sym 17364 $false
.sym 17365 $false
.sym 17366 $false
.sym 17381 receiver.o_data[6]
.sym 17382 $false
.sym 17383 $false
.sym 17384 $false
.sym 17393 receiver.o_data[7]
.sym 17394 $false
.sym 17395 $false
.sym 17396 $false
.sym 17397 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123
.sym 17398 i_clk$2$2
.sym 17399 $false
.sym 17404 fifo.fifo_mem[252][4]
.sym 17480 fifo.rd_addr[0]
.sym 17481 fifo.rd_addr[2]
.sym 17482 fifo.fifo_mem[13][6]
.sym 17483 fifo.fifo_mem[9][6]
.sym 17486 fifo.rd_addr[2]
.sym 17487 fifo.rd_addr[0]
.sym 17488 fifo.fifo_mem[20][0]
.sym 17489 fifo.fifo_mem[16][0]
.sym 17492 receiver.o_data[5]
.sym 17493 $false
.sym 17494 $false
.sym 17495 $false
.sym 17510 receiver.o_data[0]
.sym 17511 $false
.sym 17512 $false
.sym 17513 $false
.sym 17520 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424
.sym 17521 i_clk$2$2
.sym 17522 $false
.sym 17525 $abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[2]
.sym 17526 $abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[3]
.sym 17527 transmitter.state[3]
.sym 17528 transmitter.state[2]
.sym 17529 fifo.fifo_mem[191][6]
.sym 17530 fifo.fifo_mem[191][2]
.sym 17603 fifo.rd_addr[0]
.sym 17604 fifo.rd_addr[2]
.sym 17605 fifo.fifo_mem[13][7]
.sym 17606 fifo.fifo_mem[9][7]
.sym 17615 $false
.sym 17616 fifo.rd_addr[3]
.sym 17617 $abc$27458$new_n4408_
.sym 17618 $abc$27458$new_n4407_
.sym 17621 fifo.rd_addr[2]
.sym 17622 fifo.rd_addr[0]
.sym 17623 fifo.fifo_mem[12][7]
.sym 17624 fifo.fifo_mem[8][7]
.sym 17627 fifo.rd_addr[2]
.sym 17628 fifo.rd_addr[0]
.sym 17629 fifo.fifo_mem[20][5]
.sym 17630 fifo.fifo_mem[16][5]
.sym 17633 receiver.o_data[0]
.sym 17634 $false
.sym 17635 $false
.sym 17636 $false
.sym 17643 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267
.sym 17644 i_clk$2$2
.sym 17645 $false
.sym 17646 $abc$27458$new_n3912_
.sym 17648 $abc$27458$new_n3910_
.sym 17651 transmitter.state[1]
.sym 17652 fifo.fifo_mem[93][1]
.sym 17653 fifo.fifo_mem[93][7]
.sym 17732 $false
.sym 17733 fifo.rd_addr[2]
.sym 17734 fifo.fifo_mem[13][1]
.sym 17735 fifo.fifo_mem[9][1]
.sym 17750 receiver.o_data[1]
.sym 17751 $false
.sym 17752 $false
.sym 17753 $false
.sym 17762 receiver.o_data[4]
.sym 17763 $false
.sym 17764 $false
.sym 17765 $false
.sym 17766 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003
.sym 17767 i_clk$2$2
.sym 17768 $false
.sym 17769 $abc$27458$new_n4278_
.sym 17770 $abc$27458$new_n4405_
.sym 17773 $abc$27458$new_n4403_
.sym 17774 fifo.fifo_mem[128][2]
.sym 17776 fifo.fifo_mem[128][7]
.sym 17849 fifo.rd_addr[0]
.sym 17850 fifo.rd_addr[2]
.sym 17851 fifo.fifo_mem[13][4]
.sym 17852 fifo.fifo_mem[9][4]
.sym 17855 fifo.rd_addr[0]
.sym 17856 fifo.rd_addr[2]
.sym 17857 fifo.fifo_mem[13][3]
.sym 17858 fifo.fifo_mem[9][3]
.sym 17861 fifo.rd_addr[0]
.sym 17862 fifo.rd_addr[2]
.sym 17863 fifo.fifo_mem[13][0]
.sym 17864 fifo.fifo_mem[9][0]
.sym 17867 receiver.o_data[0]
.sym 17868 $false
.sym 17869 $false
.sym 17870 $false
.sym 17873 receiver.o_data[7]
.sym 17874 $false
.sym 17875 $false
.sym 17876 $false
.sym 17879 receiver.o_data[4]
.sym 17880 $false
.sym 17881 $false
.sym 17882 $false
.sym 17885 receiver.o_data[3]
.sym 17886 $false
.sym 17887 $false
.sym 17888 $false
.sym 17889 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856
.sym 17890 i_clk$2$2
.sym 17891 $false
.sym 17894 $abc$27458$new_n3330_
.sym 17896 fifo.fifo_mem[98][5]
.sym 17898 fifo.fifo_mem[98][3]
.sym 17972 fifo.rd_addr[2]
.sym 17973 fifo.rd_addr[0]
.sym 17974 fifo.fifo_mem[13][5]
.sym 17975 fifo.fifo_mem[12][5]
.sym 17978 fifo.rd_addr[2]
.sym 17979 fifo.rd_addr[0]
.sym 17980 fifo.fifo_mem[12][4]
.sym 17981 fifo.fifo_mem[8][4]
.sym 17984 $false
.sym 17985 fifo.rd_addr[1]
.sym 17986 $abc$27458$new_n3736_
.sym 17987 $abc$27458$new_n3735_
.sym 17990 receiver.o_data[4]
.sym 17991 $false
.sym 17992 $false
.sym 17993 $false
.sym 17996 receiver.o_data[5]
.sym 17997 $false
.sym 17998 $false
.sym 17999 $false
.sym 18012 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616
.sym 18013 i_clk$2$2
.sym 18014 $false
.sym 18015 $abc$27458$new_n2740_
.sym 18016 fifo.fifo_mem[58][0]
.sym 18021 fifo.fifo_mem[58][1]
.sym 18022 fifo.fifo_mem[58][2]
.sym 18089 fifo.rd_addr[0]
.sym 18090 fifo.rd_addr[2]
.sym 18091 fifo.fifo_mem[77][0]
.sym 18092 fifo.fifo_mem[73][0]
.sym 18113 fifo.rd_addr[0]
.sym 18114 fifo.rd_addr[2]
.sym 18115 fifo.fifo_mem[77][4]
.sym 18116 fifo.fifo_mem[73][4]
.sym 18125 receiver.o_data[3]
.sym 18126 $false
.sym 18127 $false
.sym 18128 $false
.sym 18135 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729
.sym 18136 i_clk$2$2
.sym 18137 $false
.sym 18138 $abc$27458$new_n3458_
.sym 18142 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763
.sym 18144 fifo.fifo_mem[170][5]
.sym 18218 receiver.o_data[5]
.sym 18219 $false
.sym 18220 $false
.sym 18221 $false
.sym 18230 receiver.o_data[1]
.sym 18231 $false
.sym 18232 $false
.sym 18233 $false
.sym 18258 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041
.sym 18259 i_clk$2$2
.sym 18260 $false
.sym 18262 $abc$27458$new_n3907_
.sym 18263 $abc$27458$new_n3909_
.sym 18264 $abc$27458$new_n3900_
.sym 18265 $abc$27458$new_n3904_
.sym 18266 fifo.fifo_mem[118][4]
.sym 18267 fifo.fifo_mem[118][0]
.sym 18268 fifo.fifo_mem[118][6]
.sym 18347 fifo.rd_addr[0]
.sym 18348 fifo.rd_addr[2]
.sym 18349 fifo.fifo_mem[13][2]
.sym 18350 fifo.fifo_mem[9][2]
.sym 18353 receiver.o_data[5]
.sym 18354 $false
.sym 18355 $false
.sym 18356 $false
.sym 18365 receiver.o_data[6]
.sym 18366 $false
.sym 18367 $false
.sym 18368 $false
.sym 18371 receiver.o_data[2]
.sym 18372 $false
.sym 18373 $false
.sym 18374 $false
.sym 18377 receiver.o_data[1]
.sym 18378 $false
.sym 18379 $false
.sym 18380 $false
.sym 18381 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856
.sym 18382 i_clk$2$2
.sym 18383 $false
.sym 18384 $abc$27458$new_n4401_
.sym 18385 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[8]
.sym 18388 $abc$27458$new_n3902_
.sym 18389 $abc$27458$new_n3901_
.sym 18391 fifo.fifo_mem[20][7]
.sym 18458 $false
.sym 18459 receiver.baud_counter[6]
.sym 18460 $false
.sym 18461 $auto$alumacc.cc:474:replace_alu$358.C[6]
.sym 18464 $false
.sym 18465 $abc$27458$receiver.zero_baud_counter_new_
.sym 18466 $abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.sym 18467 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[6]
.sym 18482 $false
.sym 18483 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 18484 $abc$27458$techmap\receiver.$procmux$183_Y[6]_new_
.sym 18485 $abc$27458$auto$ice40_ffinit.cc:141:execute$27364
.sym 18504 $true
.sym 18505 i_clk$2$2
.sym 18506 $false
.sym 18507 $abc$27458$new_n4455_
.sym 18508 $abc$27458$new_n4456_
.sym 18509 rx_counter[4]
.sym 18510 rx_counter[3]
.sym 18511 rx_counter[5]
.sym 18512 rx_counter[7]
.sym 18513 rx_counter[2]
.sym 18514 rx_counter[6]
.sym 18543 $true
.sym 18580 rx_counter[0]$2
.sym 18581 $false
.sym 18582 rx_counter[0]
.sym 18583 $false
.sym 18584 $false
.sym 18586 $auto$alumacc.cc:474:replace_alu$337.C[2]$2
.sym 18588 rx_counter[1]
.sym 18589 $true$2
.sym 18592 $auto$alumacc.cc:474:replace_alu$337.C[3]$2
.sym 18594 rx_counter[2]
.sym 18595 $true$2
.sym 18596 $auto$alumacc.cc:474:replace_alu$337.C[2]$2
.sym 18598 $auto$alumacc.cc:474:replace_alu$337.C[4]$2
.sym 18600 rx_counter[3]
.sym 18601 $true$2
.sym 18602 $auto$alumacc.cc:474:replace_alu$337.C[3]$2
.sym 18604 $auto$alumacc.cc:474:replace_alu$337.C[5]$2
.sym 18606 rx_counter[4]
.sym 18607 $true$2
.sym 18608 $auto$alumacc.cc:474:replace_alu$337.C[4]$2
.sym 18610 $auto$alumacc.cc:474:replace_alu$337.C[6]$2
.sym 18612 rx_counter[5]
.sym 18613 $true$2
.sym 18614 $auto$alumacc.cc:474:replace_alu$337.C[5]$2
.sym 18616 $auto$alumacc.cc:474:replace_alu$337.C[7]$2
.sym 18618 rx_counter[6]
.sym 18619 $true$2
.sym 18620 $auto$alumacc.cc:474:replace_alu$337.C[6]$2
.sym 18622 $auto$alumacc.cc:474:replace_alu$337.C[8]$2
.sym 18624 rx_counter[7]
.sym 18625 $true$2
.sym 18626 $auto$alumacc.cc:474:replace_alu$337.C[7]$2
.sym 18630 $abc$27458$new_n4236_
.sym 18631 $abc$27458$new_n4458_
.sym 18632 $abc$27458$new_n4457_
.sym 18633 rx_counter[17]
.sym 18634 rx_counter[11]
.sym 18635 rx_counter[12]
.sym 18636 rx_counter[15]
.sym 18637 rx_counter[9]
.sym 18666 $auto$alumacc.cc:474:replace_alu$337.C[8]$2
.sym 18703 $auto$alumacc.cc:474:replace_alu$337.C[9]$2
.sym 18705 rx_counter[8]
.sym 18706 $true$2
.sym 18707 $auto$alumacc.cc:474:replace_alu$337.C[8]$2
.sym 18709 $auto$alumacc.cc:474:replace_alu$337.C[10]$2
.sym 18711 rx_counter[9]
.sym 18712 $true$2
.sym 18713 $auto$alumacc.cc:474:replace_alu$337.C[9]$2
.sym 18715 $auto$alumacc.cc:474:replace_alu$337.C[11]$2
.sym 18717 rx_counter[10]
.sym 18718 $true$2
.sym 18719 $auto$alumacc.cc:474:replace_alu$337.C[10]$2
.sym 18721 $auto$alumacc.cc:474:replace_alu$337.C[12]$2
.sym 18723 rx_counter[11]
.sym 18724 $true$2
.sym 18725 $auto$alumacc.cc:474:replace_alu$337.C[11]$2
.sym 18727 $auto$alumacc.cc:474:replace_alu$337.C[13]$2
.sym 18729 rx_counter[12]
.sym 18730 $true$2
.sym 18731 $auto$alumacc.cc:474:replace_alu$337.C[12]$2
.sym 18733 $auto$alumacc.cc:474:replace_alu$337.C[14]$2
.sym 18735 rx_counter[13]
.sym 18736 $true$2
.sym 18737 $auto$alumacc.cc:474:replace_alu$337.C[13]$2
.sym 18739 $auto$alumacc.cc:474:replace_alu$337.C[15]$2
.sym 18741 rx_counter[14]
.sym 18742 $true$2
.sym 18743 $auto$alumacc.cc:474:replace_alu$337.C[14]$2
.sym 18745 $auto$alumacc.cc:474:replace_alu$337.C[16]$2
.sym 18747 rx_counter[15]
.sym 18748 $true$2
.sym 18749 $auto$alumacc.cc:474:replace_alu$337.C[15]$2
.sym 18753 $abc$27458$new_n3820_
.sym 18754 $abc$27458$new_n4453_
.sym 18758 fifo.fifo_mem[102][3]
.sym 18760 fifo.fifo_mem[102][5]
.sym 18789 $auto$alumacc.cc:474:replace_alu$337.C[16]$2
.sym 18826 $auto$alumacc.cc:474:replace_alu$337.C[17]$2
.sym 18828 rx_counter[16]
.sym 18829 $true$2
.sym 18830 $auto$alumacc.cc:474:replace_alu$337.C[16]$2
.sym 18832 $auto$alumacc.cc:474:replace_alu$337.C[18]$2
.sym 18834 rx_counter[17]
.sym 18835 $true$2
.sym 18836 $auto$alumacc.cc:474:replace_alu$337.C[17]$2
.sym 18838 $auto$alumacc.cc:474:replace_alu$337.C[19]$2
.sym 18840 rx_counter[18]
.sym 18841 $true$2
.sym 18842 $auto$alumacc.cc:474:replace_alu$337.C[18]$2
.sym 18844 $auto$alumacc.cc:474:replace_alu$337.C[20]$2
.sym 18846 rx_counter[19]
.sym 18847 $true$2
.sym 18848 $auto$alumacc.cc:474:replace_alu$337.C[19]$2
.sym 18850 $auto$alumacc.cc:474:replace_alu$337.C[21]$2
.sym 18852 rx_counter[20]
.sym 18853 $true$2
.sym 18854 $auto$alumacc.cc:474:replace_alu$337.C[20]$2
.sym 18856 $auto$alumacc.cc:474:replace_alu$337.C[22]$2
.sym 18858 rx_counter[21]
.sym 18859 $true$2
.sym 18860 $auto$alumacc.cc:474:replace_alu$337.C[21]$2
.sym 18862 $auto$alumacc.cc:474:replace_alu$337.C[23]$2
.sym 18864 rx_counter[22]
.sym 18865 $true$2
.sym 18866 $auto$alumacc.cc:474:replace_alu$337.C[22]$2
.sym 18868 $auto$alumacc.cc:474:replace_alu$337.C[24]
.sym 18870 rx_counter[23]
.sym 18871 $true$2
.sym 18872 $auto$alumacc.cc:474:replace_alu$337.C[23]$2
.sym 18877 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[12]
.sym 18878 $abc$27458$new_n3083_
.sym 18882 fifo.fifo_mem[16][7]
.sym 18950 $false
.sym 18951 rx_counter[24]
.sym 18952 $false
.sym 18953 $auto$alumacc.cc:474:replace_alu$337.C[24]
.sym 18956 $false
.sym 18957 rx_counter[13]
.sym 18958 $false
.sym 18959 $auto$alumacc.cc:474:replace_alu$337.C[13]
.sym 18962 $false
.sym 18963 rx_counter[10]
.sym 18964 $false
.sym 18965 $auto$alumacc.cc:474:replace_alu$337.C[10]
.sym 18968 $false
.sym 18969 rx_counter[20]
.sym 18970 $false
.sym 18971 $auto$alumacc.cc:474:replace_alu$337.C[20]
.sym 18986 $false
.sym 18987 rx_counter[8]
.sym 18988 $false
.sym 18989 $auto$alumacc.cc:474:replace_alu$337.C[8]
.sym 18992 $false
.sym 18993 rx_counter[19]
.sym 18994 $false
.sym 18995 $auto$alumacc.cc:474:replace_alu$337.C[19]
.sym 18996 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973$2
.sym 18997 i_clk$2$2
.sym 18998 receiver.o_wr$2
.sym 18999 $abc$27458$auto$simplemap.cc:168:logic_reduce$4707[0]_new_inv_
.sym 19000 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[4]
.sym 19003 $abc$27458$new_n3917_
.sym 19004 $abc$27458$new_n3916_
.sym 19006 fifo.fifo_mem[248][2]
.sym 19035 $true
.sym 19072 receiver.baud_counter[0]$2
.sym 19073 $false
.sym 19074 receiver.baud_counter[0]
.sym 19075 $false
.sym 19076 $false
.sym 19078 $auto$alumacc.cc:474:replace_alu$358.C[2]$2
.sym 19080 receiver.baud_counter[1]
.sym 19081 $true$2
.sym 19084 $auto$alumacc.cc:474:replace_alu$358.C[3]$2
.sym 19086 receiver.baud_counter[2]
.sym 19087 $true$2
.sym 19088 $auto$alumacc.cc:474:replace_alu$358.C[2]$2
.sym 19090 $auto$alumacc.cc:474:replace_alu$358.C[4]$2
.sym 19092 receiver.baud_counter[3]
.sym 19093 $true$2
.sym 19094 $auto$alumacc.cc:474:replace_alu$358.C[3]$2
.sym 19096 $auto$alumacc.cc:474:replace_alu$358.C[5]$2
.sym 19098 receiver.baud_counter[4]
.sym 19099 $true$2
.sym 19100 $auto$alumacc.cc:474:replace_alu$358.C[4]$2
.sym 19102 $auto$alumacc.cc:474:replace_alu$358.C[6]$2
.sym 19104 receiver.baud_counter[5]
.sym 19105 $true$2
.sym 19106 $auto$alumacc.cc:474:replace_alu$358.C[5]$2
.sym 19108 $auto$alumacc.cc:474:replace_alu$358.C[7]$2
.sym 19110 receiver.baud_counter[6]
.sym 19111 $true$2
.sym 19112 $auto$alumacc.cc:474:replace_alu$358.C[6]$2
.sym 19114 $auto$alumacc.cc:474:replace_alu$358.C[8]$2
.sym 19116 receiver.baud_counter[7]
.sym 19117 $true$2
.sym 19118 $auto$alumacc.cc:474:replace_alu$358.C[7]$2
.sym 19124 $abc$27458$new_n3918_
.sym 19128 fifo.fifo_mem[222][5]
.sym 19158 $auto$alumacc.cc:474:replace_alu$358.C[8]$2
.sym 19195 $auto$alumacc.cc:474:replace_alu$358.C[9]$2
.sym 19197 receiver.baud_counter[8]
.sym 19198 $true$2
.sym 19199 $auto$alumacc.cc:474:replace_alu$358.C[8]$2
.sym 19201 $auto$alumacc.cc:474:replace_alu$358.C[10]$2
.sym 19203 receiver.baud_counter[9]
.sym 19204 $true$2
.sym 19205 $auto$alumacc.cc:474:replace_alu$358.C[9]$2
.sym 19207 $auto$alumacc.cc:474:replace_alu$358.C[11]$2
.sym 19209 receiver.baud_counter[10]
.sym 19210 $true$2
.sym 19211 $auto$alumacc.cc:474:replace_alu$358.C[10]$2
.sym 19213 $auto$alumacc.cc:474:replace_alu$358.C[12]$2
.sym 19215 receiver.baud_counter[11]
.sym 19216 $true$2
.sym 19217 $auto$alumacc.cc:474:replace_alu$358.C[11]$2
.sym 19219 $auto$alumacc.cc:474:replace_alu$358.C[13]$2
.sym 19221 receiver.baud_counter[12]
.sym 19222 $true$2
.sym 19223 $auto$alumacc.cc:474:replace_alu$358.C[12]$2
.sym 19225 $auto$alumacc.cc:474:replace_alu$358.C[14]$2
.sym 19227 receiver.baud_counter[13]
.sym 19228 $true$2
.sym 19229 $auto$alumacc.cc:474:replace_alu$358.C[13]$2
.sym 19231 $auto$alumacc.cc:474:replace_alu$358.C[15]
.sym 19233 receiver.baud_counter[14]
.sym 19234 $true$2
.sym 19235 $auto$alumacc.cc:474:replace_alu$358.C[14]$2
.sym 19238 $false
.sym 19239 receiver.baud_counter[15]
.sym 19240 $false
.sym 19241 $auto$alumacc.cc:474:replace_alu$358.C[15]
.sym 19245 $abc$27458$new_n3628_
.sym 19248 fifo.fifo_mem[212][0]
.sym 19251 fifo.fifo_mem[212][4]
.sym 19331 $false
.sym 19332 receiver.baud_counter[10]
.sym 19333 $false
.sym 19334 $auto$alumacc.cc:474:replace_alu$358.C[10]
.sym 19343 receiver.o_data[1]
.sym 19344 $false
.sym 19345 $false
.sym 19346 $false
.sym 19349 receiver.o_data[2]
.sym 19350 $false
.sym 19351 $false
.sym 19352 $false
.sym 19361 receiver.o_data[7]
.sym 19362 $false
.sym 19363 $false
.sym 19364 $false
.sym 19365 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616
.sym 19366 i_clk$2$2
.sym 19367 $false
.sym 19369 $abc$27458$new_n3492_
.sym 19371 $abc$27458$new_n2860_
.sym 19372 $abc$27458$new_n3490_
.sym 19373 fifo.fifo_mem[217][6]
.sym 19454 $false
.sym 19455 receiver.baud_counter[14]
.sym 19456 $false
.sym 19457 $auto$alumacc.cc:474:replace_alu$358.C[14]
.sym 19466 fifo.rd_addr[0]
.sym 19467 fifo.rd_addr[2]
.sym 19468 fifo.fifo_mem[63][1]
.sym 19469 fifo.fifo_mem[59][1]
.sym 19472 receiver.o_data[3]
.sym 19473 $false
.sym 19474 $false
.sym 19475 $false
.sym 19478 receiver.o_data[4]
.sym 19479 $false
.sym 19480 $false
.sym 19481 $false
.sym 19484 receiver.o_data[1]
.sym 19485 $false
.sym 19486 $false
.sym 19487 $false
.sym 19488 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059
.sym 19489 i_clk$2$2
.sym 19490 $false
.sym 19497 fifo.fifo_mem[167][6]
.sym 19565 $false
.sym 19566 receiver.baud_counter[9]
.sym 19567 $false
.sym 19568 $auto$alumacc.cc:474:replace_alu$358.C[9]
.sym 19583 fifo.rd_addr[0]
.sym 19584 fifo.rd_addr[2]
.sym 19585 fifo.fifo_mem[77][7]
.sym 19586 fifo.fifo_mem[73][7]
.sym 19589 $false
.sym 19590 $false
.sym 19591 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[14]
.sym 19592 $abc$27458$receiver.zero_baud_counter_new_
.sym 19595 $false
.sym 19596 $false
.sym 19597 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[10]
.sym 19598 $abc$27458$receiver.zero_baud_counter_new_
.sym 19601 $false
.sym 19602 $false
.sym 19603 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[9]
.sym 19604 $abc$27458$receiver.zero_baud_counter_new_
.sym 19611 $true
.sym 19612 i_clk$2$2
.sym 19613 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 19614 $abc$27458$new_n3256_
.sym 19618 fifo.fifo_mem[24][2]
.sym 19621 fifo.fifo_mem[24][5]
.sym 19688 receiver.o_data[1]
.sym 19689 $false
.sym 19690 $false
.sym 19691 $false
.sym 19694 receiver.o_data[6]
.sym 19695 $false
.sym 19696 $false
.sym 19697 $false
.sym 19700 receiver.o_data[3]
.sym 19701 $false
.sym 19702 $false
.sym 19703 $false
.sym 19706 receiver.o_data[0]
.sym 19707 $false
.sym 19708 $false
.sym 19709 $false
.sym 19718 receiver.o_data[4]
.sym 19719 $false
.sym 19720 $false
.sym 19721 $false
.sym 19724 receiver.o_data[2]
.sym 19725 $false
.sym 19726 $false
.sym 19727 $false
.sym 19734 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027
.sym 19735 i_clk$2$2
.sym 19736 $false
.sym 19738 fifo.fifo_mem[77][2]
.sym 19740 fifo.fifo_mem[77][5]
.sym 19741 fifo.fifo_mem[77][3]
.sym 19742 fifo.fifo_mem[77][1]
.sym 19829 receiver.o_data[2]
.sym 19830 $false
.sym 19831 $false
.sym 19832 $false
.sym 19841 receiver.o_data[7]
.sym 19842 $false
.sym 19843 $false
.sym 19844 $false
.sym 19853 receiver.o_data[0]
.sym 19854 $false
.sym 19855 $false
.sym 19856 $false
.sym 19857 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017
.sym 19858 i_clk$2$2
.sym 19859 $false
.sym 19861 $abc$27458$new_n2984_
.sym 19862 fifo.fifo_mem[165][4]
.sym 19863 fifo.fifo_mem[165][6]
.sym 19864 fifo.fifo_mem[165][1]
.sym 19865 fifo.fifo_mem[165][0]
.sym 19866 fifo.fifo_mem[165][2]
.sym 19940 receiver.o_data[7]
.sym 19941 $false
.sym 19942 $false
.sym 19943 $false
.sym 19952 receiver.o_data[5]
.sym 19953 $false
.sym 19954 $false
.sym 19955 $false
.sym 19980 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875
.sym 19981 i_clk$2$2
.sym 19982 $false
.sym 19983 fifo.fifo_mem[197][5]
.sym 19985 fifo.fifo_mem[197][0]
.sym 19988 fifo.fifo_mem[197][4]
.sym 20093 receiver.o_data[1]
.sym 20094 $false
.sym 20095 $false
.sym 20096 $false
.sym 20103 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889
.sym 20104 i_clk$2$2
.sym 20105 $false
.sym 20106 fifo.fifo_mem[48][3]
.sym 20113 fifo.fifo_mem[48][2]
.sym 20180 receiver.o_data[3]
.sym 20181 $false
.sym 20182 $false
.sym 20183 $false
.sym 20204 receiver.o_data[7]
.sym 20205 $false
.sym 20206 $false
.sym 20207 $false
.sym 20226 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859
.sym 20227 i_clk$2$2
.sym 20228 $false
.sym 20229 $abc$27458$new_n2892_
.sym 20235 fifo.fifo_mem[114][1]
.sym 20345 receiver.o_data[1]
.sym 20346 $false
.sym 20347 $false
.sym 20348 $false
.sym 20349 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537
.sym 20350 i_clk$2$2
.sym 20351 $false
.sym 20533 $false
.sym 20534 $false
.sym 20535 receiver.state[0]
.sym 20536 $false
.sym 20545 $false
.sym 20546 $false
.sym 20547 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 20548 $abc$27458$receiver.zero_baud_counter_new_
.sym 20563 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 20564 $abc$27458$auto$ice40_ffinit.cc:141:execute$27364
.sym 20565 $abc$27458$auto$wreduce.cc:455:run$314[0]
.sym 20566 $abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.sym 20573 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17274
.sym 20574 i_clk$2$2
.sym 20575 $false
.sym 20582 fifo.fifo_mem[146][0]
.sym 20708 receiver.o_data[1]
.sym 20709 $false
.sym 20710 $false
.sym 20711 $false
.sym 20714 receiver.o_data[5]
.sym 20715 $false
.sym 20716 $false
.sym 20717 $false
.sym 20726 receiver.o_data[7]
.sym 20727 $false
.sym 20728 $false
.sym 20729 $false
.sym 20736 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945
.sym 20737 i_clk$2$2
.sym 20738 $false
.sym 20739 fifo.fifo_mem[134][7]
.sym 20743 fifo.fifo_mem[134][2]
.sym 20837 receiver.o_data[3]
.sym 20838 $false
.sym 20839 $false
.sym 20840 $false
.sym 20859 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017
.sym 20860 i_clk$2$2
.sym 20861 $false
.sym 20862 fifo.fifo_mem[187][0]
.sym 20864 fifo.fifo_mem[187][1]
.sym 20865 fifo.fifo_mem[187][7]
.sym 20867 fifo.fifo_mem[187][2]
.sym 20868 fifo.fifo_mem[187][6]
.sym 20869 fifo.fifo_mem[187][5]
.sym 20954 receiver.o_data[3]
.sym 20955 $false
.sym 20956 $false
.sym 20957 $false
.sym 20960 receiver.o_data[7]
.sym 20961 $false
.sym 20962 $false
.sym 20963 $false
.sym 20982 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747
.sym 20983 i_clk$2$2
.sym 20984 $false
.sym 20988 fifo.fifo_mem[161][0]
.sym 20990 fifo.fifo_mem[161][4]
.sym 20991 fifo.fifo_mem[161][6]
.sym 20992 fifo.fifo_mem[161][1]
.sym 21059 fifo.rd_addr[0]
.sym 21060 fifo.rd_addr[2]
.sym 21061 fifo.fifo_mem[117][3]
.sym 21062 fifo.fifo_mem[113][3]
.sym 21077 receiver.o_data[5]
.sym 21078 $false
.sym 21079 $false
.sym 21080 $false
.sym 21083 receiver.o_data[7]
.sym 21084 $false
.sym 21085 $false
.sym 21086 $false
.sym 21089 receiver.o_data[1]
.sym 21090 $false
.sym 21091 $false
.sym 21092 $false
.sym 21095 receiver.o_data[6]
.sym 21096 $false
.sym 21097 $false
.sym 21098 $false
.sym 21105 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161
.sym 21106 i_clk$2$2
.sym 21107 $false
.sym 21108 $abc$27458$new_n5002_
.sym 21110 $abc$27458$new_n5001_
.sym 21111 $abc$27458$new_n4289_
.sym 21112 fifo.fifo_mem[189][6]
.sym 21114 fifo.fifo_mem[189][0]
.sym 21115 fifo.fifo_mem[189][4]
.sym 21188 receiver.o_data[4]
.sym 21189 $false
.sym 21190 $false
.sym 21191 $false
.sym 21228 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067
.sym 21229 i_clk$2$2
.sym 21230 $false
.sym 21231 $abc$27458$new_n3573_
.sym 21232 $abc$27458$new_n2801_
.sym 21233 $abc$27458$new_n3002_
.sym 21235 $abc$27458$new_n3579_
.sym 21236 fifo.fifo_mem[68][1]
.sym 21237 fifo.fifo_mem[68][7]
.sym 21238 fifo.fifo_mem[68][5]
.sym 21305 fifo.rd_addr[0]
.sym 21306 fifo.rd_addr[2]
.sym 21307 fifo.fifo_mem[189][5]
.sym 21308 fifo.fifo_mem[185][5]
.sym 21311 fifo.rd_addr[0]
.sym 21312 fifo.rd_addr[2]
.sym 21313 fifo.fifo_mem[189][1]
.sym 21314 fifo.fifo_mem[185][1]
.sym 21323 fifo.rd_addr[0]
.sym 21324 fifo.rd_addr[2]
.sym 21325 fifo.fifo_mem[189][7]
.sym 21326 fifo.fifo_mem[185][7]
.sym 21335 receiver.o_data[3]
.sym 21336 $false
.sym 21337 $false
.sym 21338 $false
.sym 21351 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537
.sym 21352 i_clk$2$2
.sym 21353 $false
.sym 21355 fifo.fifo_mem[2][2]
.sym 21359 fifo.fifo_mem[2][3]
.sym 21434 receiver.o_data[5]
.sym 21435 $false
.sym 21436 $false
.sym 21437 $false
.sym 21440 receiver.o_data[3]
.sym 21441 $false
.sym 21442 $false
.sym 21443 $false
.sym 21452 receiver.o_data[2]
.sym 21453 $false
.sym 21454 $false
.sym 21455 $false
.sym 21474 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907
.sym 21475 i_clk$2$2
.sym 21476 $false
.sym 21479 $abc$27458$new_n3156_
.sym 21480 $abc$27458$new_n4002_
.sym 21481 $abc$27458$new_n3166_
.sym 21483 $abc$27458$new_n3863_
.sym 21484 fifo.fifo_mem[141][3]
.sym 21575 receiver.o_data[4]
.sym 21576 $false
.sym 21577 $false
.sym 21578 $false
.sym 21597 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969
.sym 21598 i_clk$2$2
.sym 21599 $false
.sym 21600 transmitter.state[0]
.sym 21601 $abc$27458$new_n4359_
.sym 21602 $abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[0]
.sym 21603 fifo.fifo_mem[64][4]
.sym 21604 fifo.fifo_mem[64][5]
.sym 21605 fifo.fifo_mem[64][6]
.sym 21606 fifo.fifo_mem[64][0]
.sym 21607 fifo.fifo_mem[64][7]
.sym 21636 $true
.sym 21673 transmitter.state[0]$2
.sym 21674 $false
.sym 21675 transmitter.state[0]
.sym 21676 $false
.sym 21677 $false
.sym 21679 $auto$alumacc.cc:474:replace_alu$361.C[2]
.sym 21681 $false
.sym 21682 transmitter.state[1]
.sym 21685 $auto$alumacc.cc:474:replace_alu$361.C[3]
.sym 21686 $false
.sym 21687 $false
.sym 21688 transmitter.state[2]
.sym 21689 $auto$alumacc.cc:474:replace_alu$361.C[2]
.sym 21692 $false
.sym 21693 $false
.sym 21694 transmitter.state[3]
.sym 21695 $auto$alumacc.cc:474:replace_alu$361.C[3]
.sym 21698 $false
.sym 21699 $false
.sym 21700 $false
.sym 21701 $abc$27458$auto$ice40_ffinit.cc:141:execute$27380
.sym 21704 $false
.sym 21705 $false
.sym 21706 $false
.sym 21707 $abc$27458$auto$ice40_ffinit.cc:141:execute$27372
.sym 21710 receiver.o_data[6]
.sym 21711 $false
.sym 21712 $false
.sym 21713 $false
.sym 21716 receiver.o_data[2]
.sym 21717 $false
.sym 21718 $false
.sym 21719 $false
.sym 21720 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041
.sym 21721 i_clk$2$2
.sym 21722 $false
.sym 21723 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$18217
.sym 21724 $abc$27458$new_n3983_
.sym 21725 $abc$27458$new_n3280_
.sym 21727 $abc$27458$new_n3571_
.sym 21728 $abc$27458$techmap\transmitter.$procmux$234_Y
.sym 21730 $abc$27458$auto$ice40_ffinit.cc:141:execute$27368
.sym 21797 fifo.rd_addr[0]
.sym 21798 fifo.rd_addr[2]
.sym 21799 fifo.fifo_mem[21][5]
.sym 21800 fifo.fifo_mem[17][5]
.sym 21809 fifo.rd_addr[4]
.sym 21810 fifo.rd_addr[3]
.sym 21811 $abc$27458$new_n3911_
.sym 21812 $abc$27458$new_n3912_
.sym 21827 $false
.sym 21828 $false
.sym 21829 $false
.sym 21830 $abc$27458$auto$ice40_ffinit.cc:141:execute$27368
.sym 21833 receiver.o_data[1]
.sym 21834 $false
.sym 21835 $false
.sym 21836 $false
.sym 21839 receiver.o_data[7]
.sym 21840 $false
.sym 21841 $false
.sym 21842 $false
.sym 21843 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291
.sym 21844 i_clk$2$2
.sym 21845 $false
.sym 21846 $abc$27458$new_n4889_
.sym 21847 $abc$27458$new_n4402_
.sym 21848 fifo.fifo_mem[137][6]
.sym 21920 fifo.rd_addr[2]
.sym 21921 fifo.rd_addr[0]
.sym 21922 fifo.fifo_mem[132][7]
.sym 21923 fifo.fifo_mem[128][7]
.sym 21926 fifo.rd_addr[0]
.sym 21927 fifo.rd_addr[2]
.sym 21928 fifo.fifo_mem[5][7]
.sym 21929 fifo.fifo_mem[1][7]
.sym 21944 $false
.sym 21945 fifo.rd_addr[3]
.sym 21946 $abc$27458$new_n4405_
.sym 21947 $abc$27458$new_n4404_
.sym 21950 receiver.o_data[2]
.sym 21951 $false
.sym 21952 $false
.sym 21953 $false
.sym 21962 receiver.o_data[7]
.sym 21963 $false
.sym 21964 $false
.sym 21965 $false
.sym 21966 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017
.sym 21967 i_clk$2$2
.sym 21968 $false
.sym 21976 fifo.fifo_mem[170][4]
.sym 22055 fifo.rd_addr[0]
.sym 22056 fifo.rd_addr[2]
.sym 22057 fifo.fifo_mem[247][3]
.sym 22058 fifo.fifo_mem[243][3]
.sym 22067 receiver.o_data[5]
.sym 22068 $false
.sym 22069 $false
.sym 22070 $false
.sym 22079 receiver.o_data[3]
.sym 22080 $false
.sym 22081 $false
.sym 22082 $false
.sym 22089 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987
.sym 22090 i_clk$2$2
.sym 22091 $false
.sym 22092 fifo.fifo_mem[234][6]
.sym 22098 fifo.fifo_mem[234][3]
.sym 22099 fifo.fifo_mem[234][5]
.sym 22166 fifo.rd_addr[2]
.sym 22167 fifo.rd_addr[0]
.sym 22168 fifo.fifo_mem[62][0]
.sym 22169 fifo.fifo_mem[58][0]
.sym 22172 receiver.o_data[0]
.sym 22173 $false
.sym 22174 $false
.sym 22175 $false
.sym 22202 receiver.o_data[1]
.sym 22203 $false
.sym 22204 $false
.sym 22205 $false
.sym 22208 receiver.o_data[2]
.sym 22209 $false
.sym 22210 $false
.sym 22211 $false
.sym 22212 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419
.sym 22213 i_clk$2$2
.sym 22214 $false
.sym 22215 $abc$27458$new_n4005_
.sym 22216 $abc$27458$new_n3783_
.sym 22217 fifo.fifo_mem[198][7]
.sym 22218 fifo.fifo_mem[198][1]
.sym 22219 fifo.fifo_mem[198][5]
.sym 22220 fifo.fifo_mem[198][2]
.sym 22221 fifo.fifo_mem[198][3]
.sym 22222 fifo.fifo_mem[198][6]
.sym 22289 $false
.sym 22290 fifo.rd_addr[2]
.sym 22291 fifo.fifo_mem[102][3]
.sym 22292 fifo.fifo_mem[98][3]
.sym 22313 $false
.sym 22314 $false
.sym 22315 $abc$27458$receiver.zero_baud_counter_new_
.sym 22316 $abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.sym 22325 receiver.o_data[5]
.sym 22326 $false
.sym 22327 $false
.sym 22328 $false
.sym 22335 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033
.sym 22336 i_clk$2$2
.sym 22337 $false
.sym 22338 $abc$27458$new_n3861_
.sym 22339 $abc$27458$new_n3663_
.sym 22340 $abc$27458$new_n4086_
.sym 22341 $abc$27458$new_n3862_
.sym 22343 fifo.fifo_mem[114][3]
.sym 22344 fifo.fifo_mem[114][4]
.sym 22345 fifo.fifo_mem[114][6]
.sym 22418 fifo.rd_addr[4]
.sym 22419 fifo.rd_addr[3]
.sym 22420 $abc$27458$new_n3908_
.sym 22421 $abc$27458$new_n3909_
.sym 22424 fifo.rd_addr[0]
.sym 22425 fifo.rd_addr[2]
.sym 22426 fifo.fifo_mem[9][5]
.sym 22427 fifo.fifo_mem[8][5]
.sym 22430 $abc$27458$new_n3910_
.sym 22431 $abc$27458$new_n3901_
.sym 22432 $abc$27458$new_n3907_
.sym 22433 $abc$27458$new_n3904_
.sym 22436 fifo.rd_addr[2]
.sym 22437 fifo.rd_addr[3]
.sym 22438 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][1]$a$1076[5]_new_
.sym 22439 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][0]$a$1073[5]_new_
.sym 22442 receiver.o_data[4]
.sym 22443 $false
.sym 22444 $false
.sym 22445 $false
.sym 22448 receiver.o_data[0]
.sym 22449 $false
.sym 22450 $false
.sym 22451 $false
.sym 22454 receiver.o_data[6]
.sym 22455 $false
.sym 22456 $false
.sym 22457 $false
.sym 22458 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537
.sym 22459 i_clk$2$2
.sym 22460 $false
.sym 22461 $abc$27458$new_n2714_
.sym 22463 $abc$27458$new_n2819_
.sym 22464 $abc$27458$new_n3773_
.sym 22466 fifo.fifo_mem[230][7]
.sym 22467 fifo.fifo_mem[230][5]
.sym 22535 fifo.rd_addr[2]
.sym 22536 fifo.rd_addr[0]
.sym 22537 fifo.fifo_mem[20][7]
.sym 22538 fifo.fifo_mem[16][7]
.sym 22541 $false
.sym 22542 receiver.baud_counter[8]
.sym 22543 $false
.sym 22544 $auto$alumacc.cc:474:replace_alu$358.C[8]
.sym 22559 fifo.rd_addr[2]
.sym 22560 fifo.rd_addr[0]
.sym 22561 fifo.fifo_mem[28][5]
.sym 22562 fifo.fifo_mem[24][5]
.sym 22565 $false
.sym 22566 fifo.rd_addr[3]
.sym 22567 $abc$27458$new_n3902_
.sym 22568 $abc$27458$new_n3903_
.sym 22577 receiver.o_data[7]
.sym 22578 $false
.sym 22579 $false
.sym 22580 $false
.sym 22581 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027
.sym 22582 i_clk$2$2
.sym 22583 $false
.sym 22584 $abc$27458$new_n2821_
.sym 22591 fifo.fifo_mem[131][0]
.sym 22658 rx_counter[12]
.sym 22659 rx_counter[9]
.sym 22660 rx_counter[7]
.sym 22661 rx_counter[6]
.sym 22664 $abc$27458$new_n4458_
.sym 22665 $abc$27458$new_n4457_
.sym 22666 rx_counter[3]
.sym 22667 rx_counter[2]
.sym 22670 $false
.sym 22671 rx_counter[4]
.sym 22672 $false
.sym 22673 $auto$alumacc.cc:474:replace_alu$337.C[4]
.sym 22676 $false
.sym 22677 rx_counter[3]
.sym 22678 $false
.sym 22679 $auto$alumacc.cc:474:replace_alu$337.C[3]
.sym 22682 $false
.sym 22683 rx_counter[5]
.sym 22684 $false
.sym 22685 $auto$alumacc.cc:474:replace_alu$337.C[5]
.sym 22688 $false
.sym 22689 rx_counter[7]
.sym 22690 $false
.sym 22691 $auto$alumacc.cc:474:replace_alu$337.C[7]
.sym 22694 $false
.sym 22695 rx_counter[2]
.sym 22696 $false
.sym 22697 $auto$alumacc.cc:474:replace_alu$337.C[2]
.sym 22700 $false
.sym 22701 rx_counter[6]
.sym 22702 $false
.sym 22703 $auto$alumacc.cc:474:replace_alu$337.C[6]
.sym 22704 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973$2
.sym 22705 i_clk$2$2
.sym 22706 receiver.o_wr$2
.sym 22709 fifo.fifo_mem[129][0]
.sym 22711 fifo.fifo_mem[129][3]
.sym 22781 $false
.sym 22782 fifo.rd_addr[1]
.sym 22783 $abc$27458$new_n4238_
.sym 22784 $abc$27458$new_n4237_
.sym 22787 rx_counter[11]
.sym 22788 rx_counter[10]
.sym 22789 rx_counter[8]
.sym 22790 rx_counter[5]
.sym 22793 rx_counter[20]
.sym 22794 rx_counter[17]
.sym 22795 rx_counter[15]
.sym 22796 rx_counter[14]
.sym 22799 $false
.sym 22800 rx_counter[17]
.sym 22801 $false
.sym 22802 $auto$alumacc.cc:474:replace_alu$337.C[17]
.sym 22805 $false
.sym 22806 rx_counter[11]
.sym 22807 $false
.sym 22808 $auto$alumacc.cc:474:replace_alu$337.C[11]
.sym 22811 $false
.sym 22812 rx_counter[12]
.sym 22813 $false
.sym 22814 $auto$alumacc.cc:474:replace_alu$337.C[12]
.sym 22817 $false
.sym 22818 rx_counter[15]
.sym 22819 $false
.sym 22820 $auto$alumacc.cc:474:replace_alu$337.C[15]
.sym 22823 $false
.sym 22824 rx_counter[9]
.sym 22825 $false
.sym 22826 $auto$alumacc.cc:474:replace_alu$337.C[9]
.sym 22827 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973$2
.sym 22828 i_clk$2$2
.sym 22829 receiver.o_wr$2
.sym 22831 $abc$27458$new_n3810_
.sym 22832 fifo.fifo_mem[113][4]
.sym 22833 fifo.fifo_mem[113][2]
.sym 22835 fifo.fifo_mem[113][6]
.sym 22836 fifo.fifo_mem[113][5]
.sym 22904 fifo.rd_addr[2]
.sym 22905 fifo.rd_addr[0]
.sym 22906 fifo.fifo_mem[102][5]
.sym 22907 fifo.fifo_mem[98][5]
.sym 22910 rx_counter[19]
.sym 22911 rx_counter[18]
.sym 22912 rx_counter[16]
.sym 22913 rx_counter[13]
.sym 22934 receiver.o_data[3]
.sym 22935 $false
.sym 22936 $false
.sym 22937 $false
.sym 22946 receiver.o_data[5]
.sym 22947 $false
.sym 22948 $false
.sym 22949 $false
.sym 22950 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699
.sym 22951 i_clk$2$2
.sym 22952 $false
.sym 22955 $abc$27458$new_n3082_
.sym 22957 $abc$27458$new_n3081_
.sym 22959 fifo.fifo_mem[233][3]
.sym 23033 $false
.sym 23034 receiver.baud_counter[12]
.sym 23035 $false
.sym 23036 $auto$alumacc.cc:474:replace_alu$358.C[12]
.sym 23039 fifo.rd_addr[2]
.sym 23040 fifo.rd_addr[0]
.sym 23041 fifo.fifo_mem[252][2]
.sym 23042 fifo.fifo_mem[248][2]
.sym 23063 receiver.o_data[7]
.sym 23064 $false
.sym 23065 $false
.sym 23066 $false
.sym 23073 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424
.sym 23074 i_clk$2$2
.sym 23075 $false
.sym 23078 fifo.fifo_mem[141][0]
.sym 23079 fifo.fifo_mem[141][2]
.sym 23080 fifo.fifo_mem[141][1]
.sym 23150 receiver.baud_counter[3]
.sym 23151 receiver.baud_counter[2]
.sym 23152 receiver.baud_counter[1]
.sym 23153 receiver.baud_counter[0]
.sym 23156 $false
.sym 23157 receiver.baud_counter[4]
.sym 23158 $false
.sym 23159 $auto$alumacc.cc:474:replace_alu$358.C[4]
.sym 23174 fifo.rd_addr[0]
.sym 23175 fifo.rd_addr[2]
.sym 23176 fifo.fifo_mem[223][5]
.sym 23177 fifo.fifo_mem[219][5]
.sym 23180 fifo.rd_addr[1]
.sym 23181 fifo.rd_addr[3]
.sym 23182 $abc$27458$new_n3917_
.sym 23183 $abc$27458$new_n3918_
.sym 23192 receiver.o_data[2]
.sym 23193 $false
.sym 23194 $false
.sym 23195 $false
.sym 23196 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777
.sym 23197 i_clk$2$2
.sym 23198 $false
.sym 23201 fifo.fifo_mem[170][2]
.sym 23203 fifo.fifo_mem[170][1]
.sym 23205 fifo.fifo_mem[170][0]
.sym 23285 fifo.rd_addr[2]
.sym 23286 fifo.rd_addr[0]
.sym 23287 fifo.fifo_mem[222][5]
.sym 23288 fifo.fifo_mem[218][5]
.sym 23309 receiver.o_data[5]
.sym 23310 $false
.sym 23311 $false
.sym 23312 $false
.sym 23319 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529
.sym 23320 i_clk$2$2
.sym 23321 $false
.sym 23322 $abc$27458$new_n3572_
.sym 23323 fifo.fifo_mem[48][1]
.sym 23324 fifo.fifo_mem[48][5]
.sym 23325 fifo.fifo_mem[48][4]
.sym 23326 fifo.fifo_mem[48][0]
.sym 23327 fifo.fifo_mem[48][6]
.sym 23328 fifo.fifo_mem[48][7]
.sym 23396 $false
.sym 23397 fifo.rd_addr[2]
.sym 23398 fifo.fifo_mem[212][4]
.sym 23399 fifo.fifo_mem[208][4]
.sym 23414 receiver.o_data[0]
.sym 23415 $false
.sym 23416 $false
.sym 23417 $false
.sym 23432 receiver.o_data[4]
.sym 23433 $false
.sym 23434 $false
.sym 23435 $false
.sym 23442 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049
.sym 23443 i_clk$2$2
.sym 23444 $false
.sym 23445 fifo.fifo_mem[112][7]
.sym 23448 fifo.fifo_mem[112][3]
.sym 23449 fifo.fifo_mem[112][5]
.sym 23451 fifo.fifo_mem[112][1]
.sym 23525 fifo.rd_addr[0]
.sym 23526 fifo.rd_addr[2]
.sym 23527 fifo.fifo_mem[63][3]
.sym 23528 fifo.fifo_mem[59][3]
.sym 23537 $false
.sym 23538 fifo.rd_addr[2]
.sym 23539 fifo.fifo_mem[77][1]
.sym 23540 fifo.fifo_mem[73][1]
.sym 23543 $false
.sym 23544 fifo.rd_addr[3]
.sym 23545 $abc$27458$new_n3491_
.sym 23546 $abc$27458$new_n3492_
.sym 23549 receiver.o_data[6]
.sym 23550 $false
.sym 23551 $false
.sym 23552 $false
.sym 23565 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289
.sym 23566 i_clk$2$2
.sym 23567 $false
.sym 23568 transmitter.counter[13]
.sym 23572 transmitter.counter[4]
.sym 23575 transmitter.counter[2]
.sym 23678 receiver.o_data[6]
.sym 23679 $false
.sym 23680 $false
.sym 23681 $false
.sym 23688 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889
.sym 23689 i_clk$2$2
.sym 23690 $false
.sym 23693 fifo.fifo_mem[99][2]
.sym 23695 fifo.fifo_mem[99][4]
.sym 23765 fifo.rd_addr[0]
.sym 23766 fifo.rd_addr[2]
.sym 23767 fifo.fifo_mem[77][2]
.sym 23768 fifo.fifo_mem[73][2]
.sym 23789 receiver.o_data[2]
.sym 23790 $false
.sym 23791 $false
.sym 23792 $false
.sym 23807 receiver.o_data[5]
.sym 23808 $false
.sym 23809 $false
.sym 23810 $false
.sym 23811 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499
.sym 23812 i_clk$2$2
.sym 23813 $false
.sym 23814 fifo.fifo_mem[226][6]
.sym 23815 fifo.fifo_mem[226][4]
.sym 23817 fifo.fifo_mem[226][5]
.sym 23894 receiver.o_data[2]
.sym 23895 $false
.sym 23896 $false
.sym 23897 $false
.sym 23906 receiver.o_data[5]
.sym 23907 $false
.sym 23908 $false
.sym 23909 $false
.sym 23912 receiver.o_data[3]
.sym 23913 $false
.sym 23914 $false
.sym 23915 $false
.sym 23918 receiver.o_data[1]
.sym 23919 $false
.sym 23920 $false
.sym 23921 $false
.sym 23934 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123
.sym 23935 i_clk$2$2
.sym 23936 $false
.sym 23943 fifo.fifo_mem[233][1]
.sym 24017 fifo.rd_addr[2]
.sym 24018 fifo.rd_addr[1]
.sym 24019 fifo.fifo_mem[167][1]
.sym 24020 fifo.fifo_mem[165][1]
.sym 24023 receiver.o_data[4]
.sym 24024 $false
.sym 24025 $false
.sym 24026 $false
.sym 24029 receiver.o_data[6]
.sym 24030 $false
.sym 24031 $false
.sym 24032 $false
.sym 24035 receiver.o_data[1]
.sym 24036 $false
.sym 24037 $false
.sym 24038 $false
.sym 24041 receiver.o_data[0]
.sym 24042 $false
.sym 24043 $false
.sym 24044 $false
.sym 24047 receiver.o_data[2]
.sym 24048 $false
.sym 24049 $false
.sym 24050 $false
.sym 24057 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793
.sym 24058 i_clk$2$2
.sym 24059 $false
.sym 24062 $abc$27458$new_n3740_
.sym 24066 fifo.fifo_mem[92][2]
.sym 24134 receiver.o_data[5]
.sym 24135 $false
.sym 24136 $false
.sym 24137 $false
.sym 24146 receiver.o_data[0]
.sym 24147 $false
.sym 24148 $false
.sym 24149 $false
.sym 24164 receiver.o_data[4]
.sym 24165 $false
.sym 24166 $false
.sym 24167 $false
.sym 24180 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329
.sym 24181 i_clk$2$2
.sym 24182 $false
.sym 24185 fifo.fifo_mem[139][3]
.sym 24188 fifo.fifo_mem[139][5]
.sym 24190 fifo.fifo_mem[139][2]
.sym 24257 receiver.o_data[3]
.sym 24258 $false
.sym 24259 $false
.sym 24260 $false
.sym 24299 receiver.o_data[2]
.sym 24300 $false
.sym 24301 $false
.sym 24302 $false
.sym 24303 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723
.sym 24304 i_clk$2$2
.sym 24305 $false
.sym 24310 $abc$27458$new_n3741_
.sym 24313 fifo.fifo_mem[27][4]
.sym 24380 fifo.rd_addr[2]
.sym 24381 fifo.rd_addr[0]
.sym 24382 fifo.fifo_mem[118][1]
.sym 24383 fifo.fifo_mem[114][1]
.sym 24416 receiver.o_data[1]
.sym 24417 $false
.sym 24418 $false
.sym 24419 $false
.sym 24426 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603
.sym 24427 i_clk$2$2
.sym 24428 $false
.sym 24532 fifo.fifo_mem[241][2]
.sym 24535 fifo.fifo_mem[241][5]
.sym 24536 fifo.fifo_mem[241][3]
.sym 24659 fifo.fifo_mem[90][7]
.sym 24663 fifo.fifo_mem[90][1]
.sym 24779 receiver.o_data[0]
.sym 24780 $false
.sym 24781 $false
.sym 24782 $false
.sym 24813 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881
.sym 24814 i_clk$2$2
.sym 24815 $false
.sym 24819 $abc$27458$new_n3394_
.sym 24821 fifo.fifo_mem[187][4]
.sym 24823 fifo.fifo_mem[187][3]
.sym 24890 receiver.o_data[7]
.sym 24891 $false
.sym 24892 $false
.sym 24893 $false
.sym 24914 receiver.o_data[2]
.sym 24915 $false
.sym 24916 $false
.sym 24917 $false
.sym 24936 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305
.sym 24937 i_clk$2$2
.sym 24938 $false
.sym 24941 $abc$27458$new_n5201_
.sym 24943 $abc$27458$new_n4996_
.sym 24944 fifo.fifo_mem[118][3]
.sym 25013 receiver.o_data[0]
.sym 25014 $false
.sym 25015 $false
.sym 25016 $false
.sym 25025 receiver.o_data[1]
.sym 25026 $false
.sym 25027 $false
.sym 25028 $false
.sym 25031 receiver.o_data[7]
.sym 25032 $false
.sym 25033 $false
.sym 25034 $false
.sym 25043 receiver.o_data[2]
.sym 25044 $false
.sym 25045 $false
.sym 25046 $false
.sym 25049 receiver.o_data[6]
.sym 25050 $false
.sym 25051 $false
.sym 25052 $false
.sym 25055 receiver.o_data[5]
.sym 25056 $false
.sym 25057 $false
.sym 25058 $false
.sym 25059 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849
.sym 25060 i_clk$2$2
.sym 25061 $false
.sym 25063 $abc$27458$new_n5202_
.sym 25064 $abc$27458$new_n4997_
.sym 25067 fifo.fifo_mem[51][5]
.sym 25154 receiver.o_data[0]
.sym 25155 $false
.sym 25156 $false
.sym 25157 $false
.sym 25166 receiver.o_data[4]
.sym 25167 $false
.sym 25168 $false
.sym 25169 $false
.sym 25172 receiver.o_data[6]
.sym 25173 $false
.sym 25174 $false
.sym 25175 $false
.sym 25178 receiver.o_data[1]
.sym 25179 $false
.sym 25180 $false
.sym 25181 $false
.sym 25182 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601
.sym 25183 i_clk$2$2
.sym 25184 $false
.sym 25185 fifo.fifo_mem[89][1]
.sym 25259 $abc$27458$new_n5001_
.sym 25260 fifo.rd_addr[0]
.sym 25261 fifo.fifo_mem[132][3]
.sym 25262 fifo.fifo_mem[128][3]
.sym 25271 fifo.rd_addr[2]
.sym 25272 fifo.rd_addr[0]
.sym 25273 fifo.fifo_mem[133][3]
.sym 25274 fifo.fifo_mem[129][3]
.sym 25277 fifo.rd_addr[0]
.sym 25278 fifo.rd_addr[2]
.sym 25279 fifo.fifo_mem[191][7]
.sym 25280 fifo.fifo_mem[187][7]
.sym 25283 receiver.o_data[6]
.sym 25284 $false
.sym 25285 $false
.sym 25286 $false
.sym 25295 receiver.o_data[0]
.sym 25296 $false
.sym 25297 $false
.sym 25298 $false
.sym 25301 receiver.o_data[4]
.sym 25302 $false
.sym 25303 $false
.sym 25304 $false
.sym 25305 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945
.sym 25306 i_clk$2$2
.sym 25307 $false
.sym 25310 fifo.fifo_mem[21][7]
.sym 25311 fifo.fifo_mem[21][0]
.sym 25312 fifo.fifo_mem[21][5]
.sym 25313 fifo.fifo_mem[21][2]
.sym 25315 fifo.fifo_mem[21][4]
.sym 25382 fifo.rd_addr[0]
.sym 25383 fifo.rd_addr[2]
.sym 25384 fifo.fifo_mem[189][4]
.sym 25385 fifo.fifo_mem[185][4]
.sym 25388 fifo.rd_addr[0]
.sym 25389 fifo.rd_addr[2]
.sym 25390 fifo.fifo_mem[189][0]
.sym 25391 fifo.fifo_mem[185][0]
.sym 25394 fifo.rd_addr[0]
.sym 25395 fifo.rd_addr[2]
.sym 25396 fifo.fifo_mem[191][1]
.sym 25397 fifo.fifo_mem[187][1]
.sym 25406 fifo.rd_addr[0]
.sym 25407 fifo.rd_addr[2]
.sym 25408 fifo.fifo_mem[165][4]
.sym 25409 fifo.fifo_mem[161][4]
.sym 25412 receiver.o_data[1]
.sym 25413 $false
.sym 25414 $false
.sym 25415 $false
.sym 25418 receiver.o_data[7]
.sym 25419 $false
.sym 25420 $false
.sym 25421 $false
.sym 25424 receiver.o_data[5]
.sym 25425 $false
.sym 25426 $false
.sym 25427 $false
.sym 25428 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403
.sym 25429 i_clk$2$2
.sym 25430 $false
.sym 25431 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209
.sym 25432 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328
.sym 25434 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568
.sym 25435 fifo.fifo_mem[232][2]
.sym 25436 fifo.fifo_mem[232][4]
.sym 25437 fifo.fifo_mem[232][1]
.sym 25511 receiver.o_data[2]
.sym 25512 $false
.sym 25513 $false
.sym 25514 $false
.sym 25535 receiver.o_data[3]
.sym 25536 $false
.sym 25537 $false
.sym 25538 $false
.sym 25551 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328
.sym 25552 i_clk$2$2
.sym 25553 $false
.sym 25554 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275
.sym 25555 $abc$27458$new_n5189_
.sym 25556 fifo.fifo_mem[86][4]
.sym 25557 fifo.fifo_mem[86][6]
.sym 25558 fifo.fifo_mem[86][5]
.sym 25559 fifo.fifo_mem[86][7]
.sym 25560 fifo.fifo_mem[86][3]
.sym 25561 fifo.fifo_mem[86][0]
.sym 25640 fifo.rd_addr[2]
.sym 25641 fifo.rd_addr[0]
.sym 25642 fifo.fifo_mem[180][2]
.sym 25643 fifo.fifo_mem[176][2]
.sym 25646 fifo.rd_addr[0]
.sym 25647 fifo.rd_addr[2]
.sym 25648 fifo.fifo_mem[191][6]
.sym 25649 fifo.fifo_mem[187][6]
.sym 25652 fifo.rd_addr[0]
.sym 25653 fifo.rd_addr[2]
.sym 25654 fifo.fifo_mem[191][2]
.sym 25655 fifo.fifo_mem[187][2]
.sym 25664 fifo.rd_addr[2]
.sym 25665 fifo.rd_addr[0]
.sym 25666 fifo.fifo_mem[68][5]
.sym 25667 fifo.fifo_mem[64][5]
.sym 25670 receiver.o_data[3]
.sym 25671 $false
.sym 25672 $false
.sym 25673 $false
.sym 25674 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641
.sym 25675 i_clk$2$2
.sym 25676 $false
.sym 25677 $abc$27458$new_n3997_
.sym 25678 $abc$27458$new_n4349_
.sym 25679 $abc$27458$auto$ice40_ffinit.cc:141:execute$27372
.sym 25680 $abc$27458$auto$ice40_ffinit.cc:141:execute$27376
.sym 25681 $abc$27458$auto$ice40_ffinit.cc:141:execute$27396
.sym 25682 $abc$27458$auto$ice40_ffinit.cc:141:execute$27412
.sym 25683 $abc$27458$auto$ice40_ffinit.cc:141:execute$27392
.sym 25684 $abc$27458$auto$ice40_ffinit.cc:141:execute$27380
.sym 25751 $false
.sym 25752 $false
.sym 25753 $false
.sym 25754 $abc$27458$auto$ice40_ffinit.cc:141:execute$27376
.sym 25757 fifo.rd_addr[2]
.sym 25758 fifo.rd_addr[0]
.sym 25759 fifo.fifo_mem[68][7]
.sym 25760 fifo.fifo_mem[64][7]
.sym 25763 $false
.sym 25764 $false
.sym 25765 transmitter.state[0]
.sym 25766 $false
.sym 25769 receiver.o_data[4]
.sym 25770 $false
.sym 25771 $false
.sym 25772 $false
.sym 25775 receiver.o_data[5]
.sym 25776 $false
.sym 25777 $false
.sym 25778 $false
.sym 25781 receiver.o_data[6]
.sym 25782 $false
.sym 25783 $false
.sym 25784 $false
.sym 25787 receiver.o_data[0]
.sym 25788 $false
.sym 25789 $false
.sym 25790 $false
.sym 25793 receiver.o_data[7]
.sym 25794 $false
.sym 25795 $false
.sym 25796 $false
.sym 25797 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243
.sym 25798 i_clk$2$2
.sym 25799 $false
.sym 25800 $abc$27458$new_n4400_
.sym 25801 $abc$27458$new_n2872_
.sym 25802 $abc$27458$new_n3135_
.sym 25803 fifo.fifo_mem[144][6]
.sym 25804 fifo.fifo_mem[144][0]
.sym 25805 fifo.fifo_mem[144][3]
.sym 25806 fifo.fifo_mem[144][7]
.sym 25807 fifo.fifo_mem[144][1]
.sym 25874 fifo.i_rd$2
.sym 25875 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 25876 $abc$27458$auto$ice40_ffinit.cc:141:execute$27380
.sym 25877 $abc$27458$auto$ice40_ffinit.cc:141:execute$27376
.sym 25880 fifo.rd_addr[0]
.sym 25881 fifo.rd_addr[2]
.sym 25882 fifo.fifo_mem[165][6]
.sym 25883 fifo.fifo_mem[161][6]
.sym 25886 fifo.rd_addr[0]
.sym 25887 fifo.rd_addr[2]
.sym 25888 fifo.fifo_mem[117][2]
.sym 25889 fifo.fifo_mem[113][2]
.sym 25898 $false
.sym 25899 fifo.rd_addr[3]
.sym 25900 $abc$27458$new_n3573_
.sym 25901 $abc$27458$new_n3572_
.sym 25904 $abc$27458$auto$ice40_ffinit.cc:141:execute$27380
.sym 25905 $abc$27458$auto$ice40_ffinit.cc:141:execute$27376
.sym 25906 $abc$27458$auto$ice40_ffinit.cc:141:execute$27372
.sym 25907 $abc$27458$auto$ice40_ffinit.cc:141:execute$27368
.sym 25916 $false
.sym 25917 fifo.i_rd$2
.sym 25918 $abc$27458$auto$ice40_ffinit.cc:141:execute$27380
.sym 25919 $abc$27458$auto$ice40_ffinit.cc:141:execute$27368
.sym 25920 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$18217
.sym 25921 i_clk$2$2
.sym 25922 $false
.sym 25924 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161
.sym 25925 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267
.sym 25926 $abc$27458$new_n2970_
.sym 25927 fifo.fifo_mem[117][1]
.sym 25928 fifo.fifo_mem[117][4]
.sym 25930 fifo.fifo_mem[117][6]
.sym 25997 fifo.rd_addr[2]
.sym 25998 fifo.rd_addr[0]
.sym 25999 fifo.fifo_mem[165][0]
.sym 26000 fifo.fifo_mem[161][0]
.sym 26003 fifo.rd_addr[5]
.sym 26004 $abc$27458$new_n4403_
.sym 26005 $abc$27458$new_n4406_
.sym 26006 fifo.rd_addr[4]
.sym 26009 receiver.o_data[6]
.sym 26010 $false
.sym 26011 $false
.sym 26012 $false
.sym 26043 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449
.sym 26044 i_clk$2$2
.sym 26045 $false
.sym 26046 $abc$27458$new_n3957_
.sym 26047 fifo.fifo_mem[135][1]
.sym 26049 fifo.fifo_mem[135][3]
.sym 26050 fifo.fifo_mem[135][6]
.sym 26051 fifo.fifo_mem[135][4]
.sym 26053 fifo.fifo_mem[135][5]
.sym 26162 receiver.o_data[4]
.sym 26163 $false
.sym 26164 $false
.sym 26165 $false
.sym 26166 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033
.sym 26167 i_clk$2$2
.sym 26168 $false
.sym 26169 $abc$27458$new_n5102_
.sym 26170 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923
.sym 26171 $abc$27458$new_n4167_
.sym 26172 $abc$27458$new_n2643_
.sym 26173 $abc$27458$new_n4152_
.sym 26174 fifo.fifo_mem[232][6]
.sym 26175 fifo.fifo_mem[232][0]
.sym 26176 fifo.fifo_mem[232][3]
.sym 26243 receiver.o_data[6]
.sym 26244 $false
.sym 26245 $false
.sym 26246 $false
.sym 26279 receiver.o_data[3]
.sym 26280 $false
.sym 26281 $false
.sym 26282 $false
.sym 26285 receiver.o_data[5]
.sym 26286 $false
.sym 26287 $false
.sym 26288 $false
.sym 26289 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105
.sym 26290 i_clk$2$2
.sym 26291 $false
.sym 26292 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537
.sym 26293 $abc$27458$new_n2913_
.sym 26294 $abc$27458$new_n4035_
.sym 26295 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856
.sym 26296 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027
.sym 26297 fifo.fifo_mem[21][3]
.sym 26298 fifo.fifo_mem[21][1]
.sym 26299 fifo.fifo_mem[21][6]
.sym 26366 fifo.rd_addr[0]
.sym 26367 fifo.rd_addr[2]
.sym 26368 fifo.fifo_mem[189][6]
.sym 26369 fifo.fifo_mem[185][6]
.sym 26372 fifo.rd_addr[0]
.sym 26373 fifo.rd_addr[2]
.sym 26374 fifo.fifo_mem[191][5]
.sym 26375 fifo.fifo_mem[187][5]
.sym 26378 receiver.o_data[7]
.sym 26379 $false
.sym 26380 $false
.sym 26381 $false
.sym 26384 receiver.o_data[1]
.sym 26385 $false
.sym 26386 $false
.sym 26387 $false
.sym 26390 receiver.o_data[5]
.sym 26391 $false
.sym 26392 $false
.sym 26393 $false
.sym 26396 receiver.o_data[2]
.sym 26397 $false
.sym 26398 $false
.sym 26399 $false
.sym 26402 receiver.o_data[3]
.sym 26403 $false
.sym 26404 $false
.sym 26405 $false
.sym 26408 receiver.o_data[6]
.sym 26409 $false
.sym 26410 $false
.sym 26411 $false
.sym 26412 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377
.sym 26413 i_clk$2$2
.sym 26414 $false
.sym 26415 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489
.sym 26416 $abc$27458$new_n3347_
.sym 26417 $abc$27458$new_n3877_
.sym 26418 $abc$27458$new_n4372_
.sym 26419 $abc$27458$new_n3345_
.sym 26420 $abc$27458$new_n3744_
.sym 26421 $abc$27458$new_n3346_
.sym 26422 fifo.fifo_mem[233][5]
.sym 26489 fifo.rd_addr[3]
.sym 26490 $abc$27458$new_n3862_
.sym 26491 $abc$27458$new_n3863_
.sym 26492 fifo.rd_addr[1]
.sym 26495 fifo.rd_addr[2]
.sym 26496 fifo.rd_addr[0]
.sym 26497 fifo.fifo_mem[118][4]
.sym 26498 fifo.fifo_mem[114][4]
.sym 26501 fifo.rd_addr[2]
.sym 26502 fifo.rd_addr[0]
.sym 26503 fifo.fifo_mem[118][6]
.sym 26504 fifo.fifo_mem[114][6]
.sym 26507 fifo.rd_addr[0]
.sym 26508 fifo.rd_addr[2]
.sym 26509 fifo.fifo_mem[69][5]
.sym 26510 fifo.fifo_mem[65][5]
.sym 26519 receiver.o_data[3]
.sym 26520 $false
.sym 26521 $false
.sym 26522 $false
.sym 26525 receiver.o_data[4]
.sym 26526 $false
.sym 26527 $false
.sym 26528 $false
.sym 26531 receiver.o_data[6]
.sym 26532 $false
.sym 26533 $false
.sym 26534 $false
.sym 26535 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603
.sym 26536 i_clk$2$2
.sym 26537 $false
.sym 26541 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243
.sym 26542 $abc$27458$new_n4087_
.sym 26543 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403
.sym 26544 $abc$27458$new_n5028_
.sym 26545 fifo.fifo_mem[24][4]
.sym 26612 fifo.rd_addr[2]
.sym 26613 fifo.rd_addr[0]
.sym 26614 fifo.fifo_mem[68][0]
.sym 26615 fifo.fifo_mem[64][0]
.sym 26624 $false
.sym 26625 fifo.rd_addr[0]
.sym 26626 $abc$27458$new_n2821_
.sym 26627 $abc$27458$new_n2820_
.sym 26630 $false
.sym 26631 fifo.rd_addr[2]
.sym 26632 fifo.fifo_mem[230][5]
.sym 26633 fifo.fifo_mem[226][5]
.sym 26642 receiver.o_data[7]
.sym 26643 $false
.sym 26644 $false
.sym 26645 $false
.sym 26648 receiver.o_data[5]
.sym 26649 $false
.sym 26650 $false
.sym 26651 $false
.sym 26658 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913
.sym 26659 i_clk$2$2
.sym 26660 $false
.sym 26661 $abc$27458$new_n5027_
.sym 26664 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289
.sym 26665 fifo.fifo_mem[22][3]
.sym 26666 fifo.fifo_mem[22][7]
.sym 26668 fifo.fifo_mem[22][0]
.sym 26735 fifo.rd_addr[1]
.sym 26736 fifo.rd_addr[2]
.sym 26737 fifo.fifo_mem[131][0]
.sym 26738 fifo.fifo_mem[129][0]
.sym 26777 receiver.o_data[0]
.sym 26778 $false
.sym 26779 $false
.sym 26780 $false
.sym 26781 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161
.sym 26782 i_clk$2$2
.sym 26783 $false
.sym 26785 $abc$27458$new_n5126_
.sym 26786 $abc$27458$new_n4209_
.sym 26787 $abc$27458$new_n3301_
.sym 26788 $abc$27458$new_n4211_
.sym 26789 $abc$27458$new_n3064_
.sym 26791 fifo.fifo_mem[146][5]
.sym 26870 receiver.o_data[0]
.sym 26871 $false
.sym 26872 $false
.sym 26873 $false
.sym 26882 receiver.o_data[3]
.sym 26883 $false
.sym 26884 $false
.sym 26885 $false
.sym 26904 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065
.sym 26905 i_clk$2$2
.sym 26906 $false
.sym 26907 $abc$27458$new_n3065_
.sym 26908 $abc$27458$new_n4210_
.sym 26909 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497
.sym 26910 $abc$27458$new_n5200_
.sym 26912 $abc$27458$new_n3690_
.sym 26913 fifo.fifo_mem[221][5]
.sym 26914 fifo.fifo_mem[221][3]
.sym 26987 fifo.rd_addr[0]
.sym 26988 fifo.rd_addr[2]
.sym 26989 fifo.fifo_mem[117][5]
.sym 26990 fifo.fifo_mem[113][5]
.sym 26993 receiver.o_data[4]
.sym 26994 $false
.sym 26995 $false
.sym 26996 $false
.sym 26999 receiver.o_data[2]
.sym 27000 $false
.sym 27001 $false
.sym 27002 $false
.sym 27011 receiver.o_data[6]
.sym 27012 $false
.sym 27013 $false
.sym 27014 $false
.sym 27017 receiver.o_data[5]
.sym 27018 $false
.sym 27019 $false
.sym 27020 $false
.sym 27027 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747
.sym 27028 i_clk$2$2
.sym 27029 $false
.sym 27030 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424
.sym 27032 $abc$27458$new_n4972_
.sym 27033 fifo.fifo_mem[87][5]
.sym 27034 fifo.fifo_mem[87][0]
.sym 27037 fifo.fifo_mem[87][7]
.sym 27116 fifo.rd_addr[0]
.sym 27117 fifo.rd_addr[2]
.sym 27118 fifo.fifo_mem[253][2]
.sym 27119 fifo.fifo_mem[249][2]
.sym 27128 $false
.sym 27129 fifo.rd_addr[1]
.sym 27130 $abc$27458$new_n3083_
.sym 27131 $abc$27458$new_n3082_
.sym 27140 receiver.o_data[3]
.sym 27141 $false
.sym 27142 $false
.sym 27143 $false
.sym 27150 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057
.sym 27151 i_clk$2$2
.sym 27152 $false
.sym 27153 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481
.sym 27155 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017
.sym 27158 $abc$27458$new_n3317_
.sym 27159 fifo.fifo_mem[253][1]
.sym 27160 fifo.fifo_mem[253][3]
.sym 27239 receiver.o_data[0]
.sym 27240 $false
.sym 27241 $false
.sym 27242 $false
.sym 27245 receiver.o_data[2]
.sym 27246 $false
.sym 27247 $false
.sym 27248 $false
.sym 27251 receiver.o_data[1]
.sym 27252 $false
.sym 27253 $false
.sym 27254 $false
.sym 27273 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641
.sym 27274 i_clk$2$2
.sym 27275 $false
.sym 27276 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123
.sym 27277 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857
.sym 27278 $abc$27458$new_n3995_
.sym 27280 $abc$27458$new_n2967_
.sym 27281 fifo.fifo_mem[129][7]
.sym 27282 fifo.fifo_mem[129][6]
.sym 27283 fifo.fifo_mem[129][1]
.sym 27362 receiver.o_data[2]
.sym 27363 $false
.sym 27364 $false
.sym 27365 $false
.sym 27374 receiver.o_data[1]
.sym 27375 $false
.sym 27376 $false
.sym 27377 $false
.sym 27386 receiver.o_data[0]
.sym 27387 $false
.sym 27388 $false
.sym 27389 $false
.sym 27396 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033
.sym 27397 i_clk$2$2
.sym 27398 $false
.sym 27400 $abc$27458$new_n3200_
.sym 27402 fifo.fifo_mem[217][7]
.sym 27403 fifo.fifo_mem[217][1]
.sym 27404 fifo.fifo_mem[217][2]
.sym 27405 fifo.fifo_mem[217][0]
.sym 27406 fifo.fifo_mem[217][4]
.sym 27473 fifo.rd_addr[2]
.sym 27474 fifo.rd_addr[0]
.sym 27475 fifo.fifo_mem[188][4]
.sym 27476 fifo.fifo_mem[184][4]
.sym 27479 receiver.o_data[1]
.sym 27480 $false
.sym 27481 $false
.sym 27482 $false
.sym 27485 receiver.o_data[5]
.sym 27486 $false
.sym 27487 $false
.sym 27488 $false
.sym 27491 receiver.o_data[4]
.sym 27492 $false
.sym 27493 $false
.sym 27494 $false
.sym 27497 receiver.o_data[0]
.sym 27498 $false
.sym 27499 $false
.sym 27500 $false
.sym 27503 receiver.o_data[6]
.sym 27504 $false
.sym 27505 $false
.sym 27506 $false
.sym 27509 receiver.o_data[7]
.sym 27510 $false
.sym 27511 $false
.sym 27512 $false
.sym 27519 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723
.sym 27520 i_clk$2$2
.sym 27521 $false
.sym 27522 $abc$27458$new_n2914_
.sym 27523 $abc$27458$new_n3159_
.sym 27524 $abc$27458$new_n4906_
.sym 27525 $abc$27458$new_n2912_
.sym 27527 $abc$27458$new_n4147_
.sym 27528 $abc$27458$new_n3302_
.sym 27529 fifo.fifo_mem[212][2]
.sym 27596 receiver.o_data[7]
.sym 27597 $false
.sym 27598 $false
.sym 27599 $false
.sym 27614 receiver.o_data[3]
.sym 27615 $false
.sym 27616 $false
.sym 27617 $false
.sym 27620 receiver.o_data[5]
.sym 27621 $false
.sym 27622 $false
.sym 27623 $false
.sym 27632 receiver.o_data[1]
.sym 27633 $false
.sym 27634 $false
.sym 27635 $false
.sym 27642 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795
.sym 27643 i_clk$2$2
.sym 27644 $false
.sym 27645 $abc$27458$new_n4970_
.sym 27647 $abc$27458$new_n4971_
.sym 27649 $abc$27458$new_n3219_
.sym 27651 fifo.fifo_mem[26][2]
.sym 27652 fifo.fifo_mem[26][6]
.sym 27719 $false
.sym 27720 $false
.sym 27721 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[13]
.sym 27722 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 27743 $false
.sym 27744 $false
.sym 27745 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 27746 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[4]
.sym 27761 $false
.sym 27762 $false
.sym 27763 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[2]
.sym 27764 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 27765 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329$2
.sym 27766 i_clk$2$2
.sym 27767 fifo.i_rd$2
.sym 27773 $abc$27458$new_n3046_
.sym 27774 $abc$27458$new_n4041_
.sym 27775 fifo.fifo_mem[196][3]
.sym 27854 receiver.o_data[2]
.sym 27855 $false
.sym 27856 $false
.sym 27857 $false
.sym 27866 receiver.o_data[4]
.sym 27867 $false
.sym 27868 $false
.sym 27869 $false
.sym 27888 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587
.sym 27889 i_clk$2$2
.sym 27890 $false
.sym 27891 fifo.fifo_mem[216][1]
.sym 27893 fifo.fifo_mem[216][2]
.sym 27895 fifo.fifo_mem[216][4]
.sym 27896 fifo.fifo_mem[216][3]
.sym 27898 fifo.fifo_mem[216][7]
.sym 27965 receiver.o_data[6]
.sym 27966 $false
.sym 27967 $false
.sym 27968 $false
.sym 27971 receiver.o_data[4]
.sym 27972 $false
.sym 27973 $false
.sym 27974 $false
.sym 27983 receiver.o_data[5]
.sym 27984 $false
.sym 27985 $false
.sym 27986 $false
.sym 28011 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721
.sym 28012 i_clk$2$2
.sym 28013 $false
.sym 28014 fifo.fifo_mem[138][3]
.sym 28021 fifo.fifo_mem[138][6]
.sym 28124 receiver.o_data[1]
.sym 28125 $false
.sym 28126 $false
.sym 28127 $false
.sym 28134 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057
.sym 28135 i_clk$2$2
.sym 28136 $false
.sym 28138 $abc$27458$new_n3151_
.sym 28140 fifo.fifo_mem[143][2]
.sym 28141 fifo.fifo_mem[143][5]
.sym 28142 fifo.fifo_mem[143][6]
.sym 28144 fifo.fifo_mem[143][7]
.sym 28223 $false
.sym 28224 fifo.rd_addr[1]
.sym 28225 $abc$27458$new_n3742_
.sym 28226 $abc$27458$new_n3741_
.sym 28247 receiver.o_data[2]
.sym 28248 $false
.sym 28249 $false
.sym 28250 $false
.sym 28257 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667
.sym 28258 i_clk$2$2
.sym 28259 $false
.sym 28261 fifo.fifo_mem[182][5]
.sym 28264 fifo.fifo_mem[182][7]
.sym 28267 fifo.fifo_mem[182][3]
.sym 28346 receiver.o_data[3]
.sym 28347 $false
.sym 28348 $false
.sym 28349 $false
.sym 28364 receiver.o_data[5]
.sym 28365 $false
.sym 28366 $false
.sym 28367 $false
.sym 28376 receiver.o_data[2]
.sym 28377 $false
.sym 28378 $false
.sym 28379 $false
.sym 28380 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545
.sym 28381 i_clk$2$2
.sym 28382 $false
.sym 28384 fifo.fifo_mem[197][2]
.sym 28481 fifo.rd_addr[0]
.sym 28482 fifo.rd_addr[2]
.sym 28483 fifo.fifo_mem[31][4]
.sym 28484 fifo.fifo_mem[27][4]
.sym 28499 receiver.o_data[4]
.sym 28500 $false
.sym 28501 $false
.sym 28502 $false
.sym 28503 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875
.sym 28504 i_clk$2$2
.sym 28505 $false
.sym 28699 receiver.o_data[2]
.sym 28700 $false
.sym 28701 $false
.sym 28702 $false
.sym 28717 receiver.o_data[5]
.sym 28718 $false
.sym 28719 $false
.sym 28720 $false
.sym 28723 receiver.o_data[3]
.sym 28724 $false
.sym 28725 $false
.sym 28726 $false
.sym 28727 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441
.sym 28728 i_clk$2$2
.sym 28729 $false
.sym 28856 receiver.o_data[7]
.sym 28857 $false
.sym 28858 $false
.sym 28859 $false
.sym 28880 receiver.o_data[1]
.sym 28881 $false
.sym 28882 $false
.sym 28883 $false
.sym 28890 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171
.sym 28891 i_clk$2$2
.sym 28892 $false
.sym 28985 fifo.rd_addr[0]
.sym 28986 fifo.rd_addr[2]
.sym 28987 fifo.fifo_mem[191][3]
.sym 28988 fifo.fifo_mem[187][3]
.sym 28997 receiver.o_data[4]
.sym 28998 $false
.sym 28999 $false
.sym 29000 $false
.sym 29009 receiver.o_data[3]
.sym 29010 $false
.sym 29011 $false
.sym 29012 $false
.sym 29013 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849
.sym 29014 i_clk$2$2
.sym 29015 $false
.sym 29102 $abc$27458$new_n5200_
.sym 29103 fifo.rd_addr[3]
.sym 29104 fifo.fifo_mem[245][3]
.sym 29105 fifo.fifo_mem[241][3]
.sym 29114 fifo.rd_addr[2]
.sym 29115 fifo.rd_addr[3]
.sym 29116 fifo.fifo_mem[252][3]
.sym 29117 fifo.fifo_mem[248][3]
.sym 29120 receiver.o_data[3]
.sym 29121 $false
.sym 29122 $false
.sym 29123 $false
.sym 29136 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537
.sym 29137 i_clk$2$2
.sym 29138 $false
.sym 29219 fifo.rd_addr[0]
.sym 29220 fifo.rd_addr[1]
.sym 29221 $abc$27458$new_n5201_
.sym 29222 $abc$27458$new_n4997_
.sym 29225 $abc$27458$new_n4996_
.sym 29226 fifo.rd_addr[3]
.sym 29227 fifo.fifo_mem[244][3]
.sym 29228 fifo.fifo_mem[240][3]
.sym 29243 receiver.o_data[5]
.sym 29244 $false
.sym 29245 $false
.sym 29246 $false
.sym 29259 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451
.sym 29260 i_clk$2$2
.sym 29261 $false
.sym 29336 receiver.o_data[1]
.sym 29337 $false
.sym 29338 $false
.sym 29339 $false
.sym 29382 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267
.sym 29383 i_clk$2$2
.sym 29384 $false
.sym 29471 receiver.o_data[7]
.sym 29472 $false
.sym 29473 $false
.sym 29474 $false
.sym 29477 receiver.o_data[0]
.sym 29478 $false
.sym 29479 $false
.sym 29480 $false
.sym 29483 receiver.o_data[5]
.sym 29484 $false
.sym 29485 $false
.sym 29486 $false
.sym 29489 receiver.o_data[2]
.sym 29490 $false
.sym 29491 $false
.sym 29492 $false
.sym 29501 receiver.o_data[4]
.sym 29502 $false
.sym 29503 $false
.sym 29504 $false
.sym 29505 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931
.sym 29506 i_clk$2$2
.sym 29507 $false
.sym 29582 $false
.sym 29583 $false
.sym 29584 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 29585 $abc$27458$new_n4785_
.sym 29588 $false
.sym 29589 $false
.sym 29590 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 29591 $abc$27458$new_n4649_
.sym 29600 $false
.sym 29601 $false
.sym 29602 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 29603 $abc$27458$new_n4649_
.sym 29606 receiver.o_data[2]
.sym 29607 $false
.sym 29608 $false
.sym 29609 $false
.sym 29612 receiver.o_data[4]
.sym 29613 $false
.sym 29614 $false
.sym 29615 $false
.sym 29618 receiver.o_data[1]
.sym 29619 $false
.sym 29620 $false
.sym 29621 $false
.sym 29628 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009
.sym 29629 i_clk$2$2
.sym 29630 $false
.sym 29705 $false
.sym 29706 $false
.sym 29707 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 29708 $abc$27458$new_n4734_
.sym 29711 fifo.rd_addr[1]
.sym 29712 $abc$27458$new_n3156_
.sym 29713 $abc$27458$new_n3160_
.sym 29714 $abc$27458$new_n3159_
.sym 29717 receiver.o_data[4]
.sym 29718 $false
.sym 29719 $false
.sym 29720 $false
.sym 29723 receiver.o_data[6]
.sym 29724 $false
.sym 29725 $false
.sym 29726 $false
.sym 29729 receiver.o_data[5]
.sym 29730 $false
.sym 29731 $false
.sym 29732 $false
.sym 29735 receiver.o_data[7]
.sym 29736 $false
.sym 29737 $false
.sym 29738 $false
.sym 29741 receiver.o_data[3]
.sym 29742 $false
.sym 29743 $false
.sym 29744 $false
.sym 29747 receiver.o_data[0]
.sym 29748 $false
.sym 29749 $false
.sym 29750 $false
.sym 29751 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275
.sym 29752 i_clk$2$2
.sym 29753 $false
.sym 29828 fifo.rd_addr[0]
.sym 29829 fifo.rd_addr[2]
.sym 29830 fifo.fifo_mem[135][6]
.sym 29831 fifo.fifo_mem[131][6]
.sym 29834 fifo.rd_addr[0]
.sym 29835 fifo.rd_addr[2]
.sym 29836 fifo.fifo_mem[93][7]
.sym 29837 fifo.fifo_mem[89][7]
.sym 29840 $false
.sym 29841 fifo.i_rd$2
.sym 29842 $abc$27458$auto$ice40_ffinit.cc:141:execute$27380
.sym 29843 $abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[2]
.sym 29846 $false
.sym 29847 fifo.i_rd$2
.sym 29848 $abc$27458$auto$ice40_ffinit.cc:141:execute$27380
.sym 29849 $abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[0]
.sym 29852 $false
.sym 29853 fifo.i_rd$2
.sym 29854 $abc$27458$transmitter.i_data[3]_new_
.sym 29855 $abc$27458$auto$ice40_ffinit.cc:141:execute$27400
.sym 29858 $false
.sym 29859 $false
.sym 29860 $abc$27458$auto$ice40_ffinit.cc:141:execute$27384
.sym 29861 fifo.i_rd$2
.sym 29864 $false
.sym 29865 fifo.i_rd$2
.sym 29866 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[2]_new_inv_
.sym 29867 $abc$27458$auto$ice40_ffinit.cc:141:execute$27396
.sym 29870 $false
.sym 29871 fifo.i_rd$2
.sym 29872 $abc$27458$auto$ice40_ffinit.cc:141:execute$27380
.sym 29873 $abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[3]
.sym 29874 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182
.sym 29875 i_clk$2$2
.sym 29876 $false
.sym 29951 fifo.rd_addr[0]
.sym 29952 fifo.rd_addr[2]
.sym 29953 fifo.fifo_mem[21][7]
.sym 29954 fifo.fifo_mem[17][7]
.sym 29957 fifo.rd_addr[2]
.sym 29958 fifo.rd_addr[1]
.sym 29959 fifo.fifo_mem[93][1]
.sym 29960 fifo.fifo_mem[89][1]
.sym 29963 fifo.rd_addr[0]
.sym 29964 fifo.rd_addr[2]
.sym 29965 fifo.fifo_mem[157][2]
.sym 29966 fifo.fifo_mem[153][2]
.sym 29969 receiver.o_data[6]
.sym 29970 $false
.sym 29971 $false
.sym 29972 $false
.sym 29975 receiver.o_data[0]
.sym 29976 $false
.sym 29977 $false
.sym 29978 $false
.sym 29981 receiver.o_data[3]
.sym 29982 $false
.sym 29983 $false
.sym 29984 $false
.sym 29987 receiver.o_data[7]
.sym 29988 $false
.sym 29989 $false
.sym 29990 $false
.sym 29993 receiver.o_data[1]
.sym 29994 $false
.sym 29995 $false
.sym 29996 $false
.sym 29997 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785
.sym 29998 i_clk$2$2
.sym 29999 $false
.sym 30080 $false
.sym 30081 $false
.sym 30082 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 30083 $abc$27458$new_n4785_
.sym 30086 $false
.sym 30087 $false
.sym 30088 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 30089 $abc$27458$new_n4734_
.sym 30092 fifo.rd_addr[0]
.sym 30093 fifo.rd_addr[2]
.sym 30094 fifo.fifo_mem[135][1]
.sym 30095 fifo.fifo_mem[131][1]
.sym 30098 receiver.o_data[1]
.sym 30099 $false
.sym 30100 $false
.sym 30101 $false
.sym 30104 receiver.o_data[4]
.sym 30105 $false
.sym 30106 $false
.sym 30107 $false
.sym 30116 receiver.o_data[6]
.sym 30117 $false
.sym 30118 $false
.sym 30119 $false
.sym 30120 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907
.sym 30121 i_clk$2$2
.sym 30122 $false
.sym 30197 fifo.rd_addr[0]
.sym 30198 fifo.rd_addr[2]
.sym 30199 fifo.fifo_mem[135][5]
.sym 30200 fifo.fifo_mem[131][5]
.sym 30203 receiver.o_data[1]
.sym 30204 $false
.sym 30205 $false
.sym 30206 $false
.sym 30215 receiver.o_data[3]
.sym 30216 $false
.sym 30217 $false
.sym 30218 $false
.sym 30221 receiver.o_data[6]
.sym 30222 $false
.sym 30223 $false
.sym 30224 $false
.sym 30227 receiver.o_data[4]
.sym 30228 $false
.sym 30229 $false
.sym 30230 $false
.sym 30239 receiver.o_data[5]
.sym 30240 $false
.sym 30241 $false
.sym 30242 $false
.sym 30243 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353
.sym 30244 i_clk$2$2
.sym 30245 $false
.sym 30320 fifo.rd_addr[2]
.sym 30321 fifo.rd_addr[0]
.sym 30322 fifo.fifo_mem[167][6]
.sym 30323 fifo.fifo_mem[163][6]
.sym 30326 $false
.sym 30327 $false
.sym 30328 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 30329 $abc$27458$new_n4649_
.sym 30332 fifo.rd_addr[2]
.sym 30333 fifo.rd_addr[0]
.sym 30334 fifo.fifo_mem[238][6]
.sym 30335 fifo.fifo_mem[234][6]
.sym 30338 fifo.rd_addr[1]
.sym 30339 fifo.rd_addr[2]
.sym 30340 fifo.fifo_mem[234][0]
.sym 30341 fifo.fifo_mem[232][0]
.sym 30344 fifo.rd_addr[2]
.sym 30345 fifo.rd_addr[0]
.sym 30346 fifo.fifo_mem[236][6]
.sym 30347 fifo.fifo_mem[232][6]
.sym 30350 receiver.o_data[6]
.sym 30351 $false
.sym 30352 $false
.sym 30353 $false
.sym 30356 receiver.o_data[0]
.sym 30357 $false
.sym 30358 $false
.sym 30359 $false
.sym 30362 receiver.o_data[3]
.sym 30363 $false
.sym 30364 $false
.sym 30365 $false
.sym 30366 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009
.sym 30367 i_clk$2$2
.sym 30368 $false
.sym 30443 $false
.sym 30444 $false
.sym 30445 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 30446 $abc$27458$new_n4632_
.sym 30449 $false
.sym 30450 fifo.rd_addr[2]
.sym 30451 fifo.fifo_mem[21][1]
.sym 30452 fifo.fifo_mem[17][1]
.sym 30455 fifo.rd_addr[0]
.sym 30456 fifo.rd_addr[2]
.sym 30457 fifo.fifo_mem[21][6]
.sym 30458 fifo.fifo_mem[17][6]
.sym 30461 $false
.sym 30462 $false
.sym 30463 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 30464 $abc$27458$new_n4649_
.sym 30467 $false
.sym 30468 $false
.sym 30469 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 30470 $abc$27458$new_n4666_
.sym 30473 receiver.o_data[3]
.sym 30474 $false
.sym 30475 $false
.sym 30476 $false
.sym 30479 receiver.o_data[1]
.sym 30480 $false
.sym 30481 $false
.sym 30482 $false
.sym 30485 receiver.o_data[6]
.sym 30486 $false
.sym 30487 $false
.sym 30488 $false
.sym 30489 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931
.sym 30490 i_clk$2$2
.sym 30491 $false
.sym 30566 $false
.sym 30567 $false
.sym 30568 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 30569 $abc$27458$new_n4632_
.sym 30572 $false
.sym 30573 fifo.rd_addr[2]
.sym 30574 fifo.fifo_mem[237][3]
.sym 30575 fifo.fifo_mem[233][3]
.sym 30578 fifo.rd_addr[1]
.sym 30579 fifo.rd_addr[2]
.sym 30580 fifo.fifo_mem[86][5]
.sym 30581 fifo.fifo_mem[82][5]
.sym 30584 fifo.rd_addr[2]
.sym 30585 fifo.rd_addr[0]
.sym 30586 fifo.fifo_mem[22][7]
.sym 30587 fifo.fifo_mem[18][7]
.sym 30590 fifo.rd_addr[3]
.sym 30591 fifo.rd_addr[0]
.sym 30592 $abc$27458$new_n3346_
.sym 30593 $abc$27458$new_n3347_
.sym 30596 fifo.rd_addr[2]
.sym 30597 fifo.rd_addr[0]
.sym 30598 fifo.fifo_mem[28][4]
.sym 30599 fifo.fifo_mem[24][4]
.sym 30602 $false
.sym 30603 fifo.rd_addr[2]
.sym 30604 fifo.fifo_mem[236][3]
.sym 30605 fifo.fifo_mem[232][3]
.sym 30608 receiver.o_data[5]
.sym 30609 $false
.sym 30610 $false
.sym 30611 $false
.sym 30612 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057
.sym 30613 i_clk$2$2
.sym 30614 $false
.sym 30707 $false
.sym 30708 $false
.sym 30709 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 30710 $abc$27458$new_n4717_
.sym 30713 fifo.rd_addr[0]
.sym 30714 fifo.rd_addr[2]
.sym 30715 fifo.fifo_mem[117][6]
.sym 30716 fifo.fifo_mem[113][6]
.sym 30719 $false
.sym 30720 $false
.sym 30721 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 30722 $abc$27458$new_n4717_
.sym 30725 $abc$27458$new_n5027_
.sym 30726 fifo.rd_addr[2]
.sym 30727 fifo.fifo_mem[18][3]
.sym 30728 fifo.fifo_mem[16][3]
.sym 30731 receiver.o_data[4]
.sym 30732 $false
.sym 30733 $false
.sym 30734 $false
.sym 30735 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499
.sym 30736 i_clk$2$2
.sym 30737 $false
.sym 30812 fifo.rd_addr[1]
.sym 30813 fifo.rd_addr[2]
.sym 30814 fifo.fifo_mem[22][3]
.sym 30815 fifo.fifo_mem[20][3]
.sym 30830 $false
.sym 30831 $false
.sym 30832 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 30833 $abc$27458$new_n4597_
.sym 30836 receiver.o_data[3]
.sym 30837 $false
.sym 30838 $false
.sym 30839 $false
.sym 30842 receiver.o_data[7]
.sym 30843 $false
.sym 30844 $false
.sym 30845 $false
.sym 30854 receiver.o_data[0]
.sym 30855 $false
.sym 30856 $false
.sym 30857 $false
.sym 30858 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787
.sym 30859 i_clk$2$2
.sym 30860 $false
.sym 30941 $abc$27458$new_n5125_
.sym 30942 fifo.rd_addr[0]
.sym 30943 fifo.fifo_mem[230][6]
.sym 30944 fifo.fifo_mem[226][6]
.sym 30947 $false
.sym 30948 fifo.rd_addr[1]
.sym 30949 $abc$27458$new_n4211_
.sym 30950 $abc$27458$new_n4210_
.sym 30953 fifo.rd_addr[0]
.sym 30954 fifo.rd_addr[2]
.sym 30955 fifo.fifo_mem[221][3]
.sym 30956 fifo.fifo_mem[217][3]
.sym 30959 fifo.rd_addr[2]
.sym 30960 fifo.rd_addr[0]
.sym 30961 fifo.fifo_mem[252][7]
.sym 30962 fifo.fifo_mem[248][7]
.sym 30965 fifo.rd_addr[3]
.sym 30966 $abc$27458$new_n3065_
.sym 30967 $abc$27458$new_n3066_
.sym 30968 fifo.rd_addr[1]
.sym 30977 receiver.o_data[5]
.sym 30978 $false
.sym 30979 $false
.sym 30980 $false
.sym 30981 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881
.sym 30982 i_clk$2$2
.sym 30983 $false
.sym 31058 fifo.rd_addr[0]
.sym 31059 fifo.rd_addr[2]
.sym 31060 fifo.fifo_mem[253][1]
.sym 31061 fifo.fifo_mem[249][1]
.sym 31064 fifo.rd_addr[0]
.sym 31065 fifo.rd_addr[2]
.sym 31066 fifo.fifo_mem[253][7]
.sym 31067 fifo.fifo_mem[249][7]
.sym 31070 $false
.sym 31071 $false
.sym 31072 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 31073 $abc$27458$new_n4785_
.sym 31076 fifo.rd_addr[2]
.sym 31077 fifo.rd_addr[3]
.sym 31078 fifo.fifo_mem[253][3]
.sym 31079 fifo.fifo_mem[249][3]
.sym 31088 fifo.rd_addr[0]
.sym 31089 fifo.rd_addr[2]
.sym 31090 fifo.fifo_mem[117][4]
.sym 31091 fifo.fifo_mem[113][4]
.sym 31094 receiver.o_data[5]
.sym 31095 $false
.sym 31096 $false
.sym 31097 $false
.sym 31100 receiver.o_data[3]
.sym 31101 $false
.sym 31102 $false
.sym 31103 $false
.sym 31104 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481
.sym 31105 i_clk$2$2
.sym 31106 $false
.sym 31181 $false
.sym 31182 $false
.sym 31183 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 31184 $abc$27458$new_n4666_
.sym 31193 $abc$27458$new_n4971_
.sym 31194 fifo.rd_addr[1]
.sym 31195 fifo.rd_addr[4]
.sym 31196 $abc$27458$new_n3221_
.sym 31199 receiver.o_data[5]
.sym 31200 $false
.sym 31201 $false
.sym 31202 $false
.sym 31205 receiver.o_data[0]
.sym 31206 $false
.sym 31207 $false
.sym 31208 $false
.sym 31223 receiver.o_data[7]
.sym 31224 $false
.sym 31225 $false
.sym 31226 $false
.sym 31227 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483
.sym 31228 i_clk$2$2
.sym 31229 $false
.sym 31304 $false
.sym 31305 $false
.sym 31306 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 31307 $abc$27458$new_n4597_
.sym 31316 $false
.sym 31317 $false
.sym 31318 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 31319 $abc$27458$new_n4632_
.sym 31334 fifo.rd_addr[2]
.sym 31335 fifo.rd_addr[0]
.sym 31336 fifo.fifo_mem[199][3]
.sym 31337 fifo.fifo_mem[198][3]
.sym 31340 receiver.o_data[1]
.sym 31341 $false
.sym 31342 $false
.sym 31343 $false
.sym 31346 receiver.o_data[3]
.sym 31347 $false
.sym 31348 $false
.sym 31349 $false
.sym 31350 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017
.sym 31351 i_clk$2$2
.sym 31352 $false
.sym 31427 $false
.sym 31428 $false
.sym 31429 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 31430 $abc$27458$new_n4717_
.sym 31433 $false
.sym 31434 $false
.sym 31435 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 31436 $abc$27458$new_n4597_
.sym 31439 $false
.sym 31440 fifo.rd_addr[2]
.sym 31441 fifo.fifo_mem[133][6]
.sym 31442 fifo.fifo_mem[129][6]
.sym 31451 fifo.rd_addr[0]
.sym 31452 fifo.rd_addr[2]
.sym 31453 fifo.fifo_mem[133][1]
.sym 31454 fifo.fifo_mem[129][1]
.sym 31457 receiver.o_data[7]
.sym 31458 $false
.sym 31459 $false
.sym 31460 $false
.sym 31463 receiver.o_data[6]
.sym 31464 $false
.sym 31465 $false
.sym 31466 $false
.sym 31469 receiver.o_data[1]
.sym 31470 $false
.sym 31471 $false
.sym 31472 $false
.sym 31473 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065
.sym 31474 i_clk$2$2
.sym 31475 $false
.sym 31556 fifo.rd_addr[2]
.sym 31557 fifo.rd_addr[0]
.sym 31558 fifo.fifo_mem[12][2]
.sym 31559 fifo.fifo_mem[8][2]
.sym 31568 receiver.o_data[7]
.sym 31569 $false
.sym 31570 $false
.sym 31571 $false
.sym 31574 receiver.o_data[1]
.sym 31575 $false
.sym 31576 $false
.sym 31577 $false
.sym 31580 receiver.o_data[2]
.sym 31581 $false
.sym 31582 $false
.sym 31583 $false
.sym 31586 receiver.o_data[0]
.sym 31587 $false
.sym 31588 $false
.sym 31589 $false
.sym 31592 receiver.o_data[4]
.sym 31593 $false
.sym 31594 $false
.sym 31595 $false
.sym 31596 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289
.sym 31597 i_clk$2$2
.sym 31598 $false
.sym 31673 $false
.sym 31674 fifo.rd_addr[2]
.sym 31675 fifo.fifo_mem[20][1]
.sym 31676 fifo.fifo_mem[16][1]
.sym 31679 fifo.rd_addr[2]
.sym 31680 fifo.rd_addr[0]
.sym 31681 fifo.fifo_mem[182][2]
.sym 31682 fifo.fifo_mem[178][2]
.sym 31685 fifo.rd_addr[3]
.sym 31686 $abc$27458$new_n2912_
.sym 31687 $abc$27458$new_n2905_
.sym 31688 $abc$27458$new_n2904_
.sym 31691 fifo.rd_addr[0]
.sym 31692 fifo.rd_addr[1]
.sym 31693 $abc$27458$new_n2913_
.sym 31694 $abc$27458$new_n2914_
.sym 31703 fifo.rd_addr[0]
.sym 31704 fifo.rd_addr[2]
.sym 31705 fifo.fifo_mem[221][6]
.sym 31706 fifo.fifo_mem[217][6]
.sym 31709 fifo.rd_addr[2]
.sym 31710 fifo.rd_addr[0]
.sym 31711 fifo.fifo_mem[220][3]
.sym 31712 fifo.fifo_mem[216][3]
.sym 31715 receiver.o_data[2]
.sym 31716 $false
.sym 31717 $false
.sym 31718 $false
.sym 31719 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049
.sym 31720 i_clk$2$2
.sym 31721 $false
.sym 31796 fifo.rd_addr[1]
.sym 31797 $abc$27458$new_n3214_
.sym 31798 $abc$27458$new_n3220_
.sym 31799 $abc$27458$new_n3219_
.sym 31808 fifo.rd_addr[3]
.sym 31809 $abc$27458$new_n4970_
.sym 31810 $abc$27458$new_n4969_
.sym 31811 fifo.rd_addr[1]
.sym 31820 fifo.rd_addr[2]
.sym 31821 fifo.rd_addr[0]
.sym 31822 fifo.fifo_mem[54][2]
.sym 31823 fifo.fifo_mem[50][2]
.sym 31832 receiver.o_data[2]
.sym 31833 $false
.sym 31834 $false
.sym 31835 $false
.sym 31838 receiver.o_data[6]
.sym 31839 $false
.sym 31840 $false
.sym 31841 $false
.sym 31842 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891
.sym 31843 i_clk$2$2
.sym 31844 $false
.sym 31949 fifo.rd_addr[0]
.sym 31950 fifo.rd_addr[2]
.sym 31951 fifo.fifo_mem[237][1]
.sym 31952 fifo.fifo_mem[233][1]
.sym 31955 fifo.rd_addr[4]
.sym 31956 $abc$27458$new_n4042_
.sym 31957 $abc$27458$new_n4043_
.sym 31958 fifo.rd_addr[1]
.sym 31961 receiver.o_data[3]
.sym 31962 $false
.sym 31963 $false
.sym 31964 $false
.sym 31965 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281
.sym 31966 i_clk$2$2
.sym 31967 $false
.sym 32042 receiver.o_data[1]
.sym 32043 $false
.sym 32044 $false
.sym 32045 $false
.sym 32054 receiver.o_data[2]
.sym 32055 $false
.sym 32056 $false
.sym 32057 $false
.sym 32066 receiver.o_data[4]
.sym 32067 $false
.sym 32068 $false
.sym 32069 $false
.sym 32072 receiver.o_data[3]
.sym 32073 $false
.sym 32074 $false
.sym 32075 $false
.sym 32084 receiver.o_data[7]
.sym 32085 $false
.sym 32086 $false
.sym 32087 $false
.sym 32088 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241
.sym 32089 i_clk$2$2
.sym 32090 $false
.sym 32165 receiver.o_data[3]
.sym 32166 $false
.sym 32167 $false
.sym 32168 $false
.sym 32207 receiver.o_data[6]
.sym 32208 $false
.sym 32209 $false
.sym 32210 $false
.sym 32211 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497
.sym 32212 i_clk$2$2
.sym 32213 $false
.sym 32294 fifo.rd_addr[0]
.sym 32295 fifo.rd_addr[2]
.sym 32296 fifo.fifo_mem[143][2]
.sym 32297 fifo.fifo_mem[139][2]
.sym 32306 receiver.o_data[2]
.sym 32307 $false
.sym 32308 $false
.sym 32309 $false
.sym 32312 receiver.o_data[5]
.sym 32313 $false
.sym 32314 $false
.sym 32315 $false
.sym 32318 receiver.o_data[6]
.sym 32319 $false
.sym 32320 $false
.sym 32321 $false
.sym 32330 receiver.o_data[7]
.sym 32331 $false
.sym 32332 $false
.sym 32333 $false
.sym 32334 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737
.sym 32335 i_clk$2$2
.sym 32336 $false
.sym 32417 receiver.o_data[5]
.sym 32418 $false
.sym 32419 $false
.sym 32420 $false
.sym 32435 receiver.o_data[7]
.sym 32436 $false
.sym 32437 $false
.sym 32438 $false
.sym 32453 receiver.o_data[3]
.sym 32454 $false
.sym 32455 $false
.sym 32456 $false
.sym 32457 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609
.sym 32458 i_clk$2$2
.sym 32459 $false
.sym 32540 receiver.o_data[2]
.sym 32541 $false
.sym 32542 $false
.sym 32543 $false
.sym 32580 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329
.sym 32581 i_clk$2$2
.sym 32582 $false
.sym 32763 fifo.fifo_mem[17][4]
.sym 32899 $abc$27458$new_n3459_
.sym 32900 $abc$27458$new_n3563_
.sym 32901 fifo.fifo_mem[191][4]
.sym 33004 $abc$27458$new_n5148_
.sym 33006 fifo.fifo_mem[117][7]
.sym 33101 fifo.fifo_mem[1][2]
.sym 33103 fifo.fifo_mem[1][3]
.sym 33107 fifo.fifo_mem[1][6]
.sym 33108 fifo.fifo_mem[1][1]
.sym 33204 $abc$27458$new_n2798_
.sym 33206 fifo.fifo_mem[125][3]
.sym 33207 fifo.fifo_mem[125][1]
.sym 33305 $abc$27458$new_n4011_
.sym 33308 $abc$27458$new_n3715_
.sym 33309 fifo.fifo_mem[89][6]
.sym 33311 fifo.fifo_mem[89][7]
.sym 33312 fifo.fifo_mem[89][3]
.sym 33407 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945
.sym 33409 $abc$27458$new_n4281_
.sym 33414 fifo.fifo_mem[130][7]
.sym 33510 $abc$27458$new_n3369_
.sym 33511 $abc$27458$new_n3374_
.sym 33513 $abc$27458$new_n5190_
.sym 33514 fifo.fifo_mem[87][3]
.sym 33515 fifo.fifo_mem[87][4]
.sym 33611 fifo.fifo_mem[172][3]
.sym 33615 fifo.fifo_mem[172][4]
.sym 33616 fifo.fifo_mem[172][5]
.sym 33618 fifo.fifo_mem[172][6]
.sym 33714 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017
.sym 33717 fifo.fifo_mem[51][0]
.sym 33718 fifo.fifo_mem[51][2]
.sym 33720 fifo.fifo_mem[51][3]
.sym 33815 $abc$27458$new_n2770_
.sym 33816 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449
.sym 33818 $abc$27458$new_n4913_
.sym 33819 fifo.fifo_mem[137][3]
.sym 33917 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067
.sym 33920 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609
.sym 33921 $abc$27458$new_n4168_
.sym 33923 fifo.fifo_mem[235][6]
.sym 33924 fifo.fifo_mem[235][7]
.sym 34019 $abc$27458$new_n3419_
.sym 34021 $abc$27458$new_n4163_
.sym 34023 fifo.fifo_mem[119][4]
.sym 34025 fifo.fifo_mem[119][7]
.sym 34026 fifo.fifo_mem[119][6]
.sym 34122 $abc$27458$new_n3457_
.sym 34123 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065
.sym 34124 $abc$27458$new_n5182_
.sym 34125 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491
.sym 34126 $abc$27458$new_n4034_
.sym 34127 fifo.fifo_mem[82][3]
.sym 34223 $abc$27458$new_n5222_
.sym 34224 $abc$27458$new_n2746_
.sym 34225 $abc$27458$new_n3743_
.sym 34226 $abc$27458$new_n3662_
.sym 34227 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881
.sym 34228 $abc$27458$new_n3733_
.sym 34229 $abc$27458$new_n3650_
.sym 34230 $abc$27458$new_n3451_
.sym 34325 $abc$27458$new_n5072_
.sym 34326 $abc$27458$new_n4965_
.sym 34327 $abc$27458$new_n3205_
.sym 34328 $abc$27458$new_n4066_
.sym 34329 fifo.fifo_mem[137][2]
.sym 34331 fifo.fifo_mem[137][0]
.sym 34332 fifo.fifo_mem[137][1]
.sym 34428 $abc$27458$new_n2747_
.sym 34430 $abc$27458$new_n2827_
.sym 34431 $abc$27458$new_n3700_
.sym 34432 $abc$27458$new_n2745_
.sym 34434 fifo.fifo_mem[58][6]
.sym 34531 $abc$27458$new_n3300_
.sym 34532 $abc$27458$new_n3130_
.sym 34533 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409
.sym 34534 fifo.fifo_mem[130][6]
.sym 34536 fifo.fifo_mem[130][4]
.sym 34631 fifo.fifo_mem[146][1]
.sym 34632 fifo.fifo_mem[146][3]
.sym 34638 fifo.fifo_mem[146][4]
.sym 34733 $abc$27458$new_n5125_
.sym 34735 $abc$27458$new_n4880_
.sym 34740 fifo.fifo_mem[227][6]
.sym 34836 $abc$27458$new_n2774_
.sym 34837 $abc$27458$new_n2988_
.sym 34838 fifo.fifo_mem[199][3]
.sym 34839 fifo.fifo_mem[199][5]
.sym 34840 fifo.fifo_mem[199][7]
.sym 34841 fifo.fifo_mem[199][0]
.sym 34842 fifo.fifo_mem[199][2]
.sym 34937 $abc$27458$new_n3102_
.sym 34941 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241
.sym 34942 fifo.fifo_mem[170][6]
.sym 34944 fifo.fifo_mem[170][7]
.sym 35039 $abc$27458$new_n3701_
.sym 35040 $abc$27458$new_n5181_
.sym 35041 $abc$27458$new_n4036_
.sym 35042 $abc$27458$new_n4240_
.sym 35043 $abc$27458$new_n3624_
.sym 35045 $abc$27458$new_n3430_
.sym 35046 fifo.fifo_mem[92][0]
.sym 35141 fifo.fifo_mem[69][7]
.sym 35144 fifo.fifo_mem[69][4]
.sym 35145 fifo.fifo_mem[69][3]
.sym 35146 fifo.fifo_mem[69][5]
.sym 35243 $abc$27458$new_n3495_
.sym 35244 $abc$27458$new_n4079_
.sym 35245 $abc$27458$new_n3220_
.sym 35246 $abc$27458$new_n3188_
.sym 35247 $abc$27458$new_n4878_
.sym 35248 $abc$27458$new_n4043_
.sym 35249 $abc$27458$new_n4879_
.sym 35250 fifo.fifo_mem[55][0]
.sym 35345 fifo.fifo_mem[30][0]
.sym 35347 fifo.fifo_mem[30][2]
.sym 35350 fifo.fifo_mem[30][6]
.sym 35352 fifo.fifo_mem[30][7]
.sym 35447 $abc$27458$new_n4370_
.sym 35450 fifo.fifo_mem[221][1]
.sym 35451 fifo.fifo_mem[221][4]
.sym 35452 fifo.fifo_mem[221][7]
.sym 35454 fifo.fifo_mem[221][6]
.sym 35549 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][34]$b$1176[3]_new_inv_
.sym 35551 fifo.fifo_mem[207][3]
.sym 35553 fifo.fifo_mem[207][2]
.sym 35555 fifo.fifo_mem[207][0]
.sym 35651 $abc$27458$new_n3966_
.sym 35652 fifo.fifo_mem[167][7]
.sym 35653 fifo.fifo_mem[167][4]
.sym 35657 fifo.fifo_mem[167][2]
.sym 35759 fifo.fifo_mem[55][5]
.sym 35760 fifo.fifo_mem[55][3]
.sym 35859 fifo.fifo_mem[8][2]
.sym 35861 fifo.fifo_mem[8][0]
.sym 36089 fifo.fifo_mem[244][4]
.sym 36094 fifo.fifo_mem[244][1]
.sym 36220 fifo.fifo_mem[189][2]
.sym 36349 receiver.o_data[4]
.sym 36350 $false
.sym 36351 $false
.sym 36352 $false
.sym 36371 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214
.sym 36372 i_clk$2$2
.sym 36373 $false
.sym 36374 fifo.fifo_mem[103][3]
.sym 36379 fifo.fifo_mem[103][5]
.sym 36460 $false
.sym 36461 fifo.rd_addr[2]
.sym 36462 fifo.fifo_mem[103][3]
.sym 36463 fifo.fifo_mem[99][3]
.sym 36466 fifo.rd_addr[0]
.sym 36467 fifo.rd_addr[2]
.sym 36468 fifo.fifo_mem[191][4]
.sym 36469 fifo.fifo_mem[187][4]
.sym 36472 receiver.o_data[4]
.sym 36473 $false
.sym 36474 $false
.sym 36475 $false
.sym 36494 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041
.sym 36495 i_clk$2$2
.sym 36496 $false
.sym 36497 $abc$27458$new_n5061_
.sym 36500 $abc$27458$new_n5062_
.sym 36502 $abc$27458$new_n4947_
.sym 36503 fifo.fifo_mem[160][4]
.sym 36504 fifo.fifo_mem[160][6]
.sym 36601 fifo.rd_addr[2]
.sym 36602 fifo.rd_addr[0]
.sym 36603 fifo.fifo_mem[117][7]
.sym 36604 fifo.fifo_mem[113][7]
.sym 36613 receiver.o_data[7]
.sym 36614 $false
.sym 36615 $false
.sym 36616 $false
.sym 36617 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907
.sym 36618 i_clk$2$2
.sym 36619 $false
.sym 36620 fifo.fifo_mem[168][1]
.sym 36626 fifo.fifo_mem[168][3]
.sym 36694 receiver.o_data[2]
.sym 36695 $false
.sym 36696 $false
.sym 36697 $false
.sym 36706 receiver.o_data[3]
.sym 36707 $false
.sym 36708 $false
.sym 36709 $false
.sym 36730 receiver.o_data[6]
.sym 36731 $false
.sym 36732 $false
.sym 36733 $false
.sym 36736 receiver.o_data[1]
.sym 36737 $false
.sym 36738 $false
.sym 36739 $false
.sym 36740 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067
.sym 36741 i_clk$2$2
.sym 36742 $false
.sym 36743 $abc$27458$new_n3984_
.sym 36744 fifo.fifo_mem[227][5]
.sym 36745 fifo.fifo_mem[227][4]
.sym 36749 fifo.fifo_mem[227][1]
.sym 36750 fifo.fifo_mem[227][0]
.sym 36823 fifo.rd_addr[0]
.sym 36824 fifo.rd_addr[2]
.sym 36825 fifo.fifo_mem[191][0]
.sym 36826 fifo.fifo_mem[187][0]
.sym 36835 receiver.o_data[3]
.sym 36836 $false
.sym 36837 $false
.sym 36838 $false
.sym 36841 receiver.o_data[1]
.sym 36842 $false
.sym 36843 $false
.sym 36844 $false
.sym 36863 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873
.sym 36864 i_clk$2$2
.sym 36865 $false
.sym 36866 $abc$27458$new_n3010_
.sym 36869 $abc$27458$new_n3163_
.sym 36871 fifo.fifo_mem[185][2]
.sym 36872 fifo.fifo_mem[185][3]
.sym 36940 fifo.rd_addr[2]
.sym 36941 fifo.rd_addr[0]
.sym 36942 fifo.fifo_mem[172][6]
.sym 36943 fifo.fifo_mem[168][6]
.sym 36958 fifo.rd_addr[0]
.sym 36959 fifo.rd_addr[2]
.sym 36960 fifo.fifo_mem[21][4]
.sym 36961 fifo.fifo_mem[17][4]
.sym 36964 receiver.o_data[6]
.sym 36965 $false
.sym 36966 $false
.sym 36967 $false
.sym 36976 receiver.o_data[7]
.sym 36977 $false
.sym 36978 $false
.sym 36979 $false
.sym 36982 receiver.o_data[3]
.sym 36983 $false
.sym 36984 $false
.sym 36985 $false
.sym 36986 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267
.sym 36987 i_clk$2$2
.sym 36988 $false
.sym 36989 $abc$27458$new_n3707_
.sym 36990 $abc$27458$new_n3708_
.sym 36991 $abc$27458$new_n3204_
.sym 36992 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849
.sym 36993 fifo.fifo_mem[5][2]
.sym 36994 fifo.fifo_mem[5][0]
.sym 36995 fifo.fifo_mem[5][4]
.sym 36996 fifo.fifo_mem[5][7]
.sym 37063 $false
.sym 37064 $false
.sym 37065 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 37066 $abc$27458$new_n4559_
.sym 37075 fifo.rd_addr[2]
.sym 37076 fifo.rd_addr[0]
.sym 37077 fifo.fifo_mem[134][7]
.sym 37078 fifo.fifo_mem[130][7]
.sym 37105 receiver.o_data[7]
.sym 37106 $false
.sym 37107 $false
.sym 37108 $false
.sym 37109 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113
.sym 37110 i_clk$2$2
.sym 37111 $false
.sym 37112 $abc$27458$new_n4948_
.sym 37114 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214
.sym 37115 $abc$27458$new_n3053_
.sym 37118 fifo.fifo_mem[240][2]
.sym 37119 fifo.fifo_mem[240][5]
.sym 37192 fifo.rd_addr[3]
.sym 37193 $abc$27458$new_n5002_
.sym 37194 $abc$27458$new_n3374_
.sym 37195 $abc$27458$new_n3373_
.sym 37198 fifo.rd_addr[0]
.sym 37199 fifo.rd_addr[2]
.sym 37200 fifo.fifo_mem[141][3]
.sym 37201 fifo.fifo_mem[137][3]
.sym 37210 fifo.rd_addr[3]
.sym 37211 $abc$27458$new_n5189_
.sym 37212 $abc$27458$new_n3166_
.sym 37213 $abc$27458$new_n3165_
.sym 37216 receiver.o_data[3]
.sym 37217 $false
.sym 37218 $false
.sym 37219 $false
.sym 37222 receiver.o_data[4]
.sym 37223 $false
.sym 37224 $false
.sym 37225 $false
.sym 37232 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483
.sym 37233 i_clk$2$2
.sym 37234 $false
.sym 37235 $abc$27458$new_n3996_
.sym 37237 $abc$27458$new_n3048_
.sym 37238 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$a$959[6]_new_
.sym 37239 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][8]$a$953[6]_new_
.sym 37240 $abc$27458$new_n3993_
.sym 37241 fifo.fifo_mem[176][2]
.sym 37309 receiver.o_data[3]
.sym 37310 $false
.sym 37311 $false
.sym 37312 $false
.sym 37333 receiver.o_data[4]
.sym 37334 $false
.sym 37335 $false
.sym 37336 $false
.sym 37339 receiver.o_data[5]
.sym 37340 $false
.sym 37341 $false
.sym 37342 $false
.sym 37351 receiver.o_data[6]
.sym 37352 $false
.sym 37353 $false
.sym 37354 $false
.sym 37355 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129
.sym 37356 i_clk$2$2
.sym 37357 $false
.sym 37358 $abc$27458$new_n3044_
.sym 37359 $abc$27458$new_n3043_
.sym 37360 $abc$27458$new_n3042_
.sym 37361 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113
.sym 37362 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513
.sym 37363 $abc$27458$new_n3041_
.sym 37364 $abc$27458$new_n3047_
.sym 37365 fifo.fifo_mem[235][3]
.sym 37438 $false
.sym 37439 $false
.sym 37440 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 37441 $abc$27458$new_n4785_
.sym 37456 receiver.o_data[0]
.sym 37457 $false
.sym 37458 $false
.sym 37459 $false
.sym 37462 receiver.o_data[2]
.sym 37463 $false
.sym 37464 $false
.sym 37465 $false
.sym 37474 receiver.o_data[3]
.sym 37475 $false
.sym 37476 $false
.sym 37477 $false
.sym 37478 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451
.sym 37479 i_clk$2$2
.sym 37480 $false
.sym 37481 $abc$27458$new_n3709_
.sym 37483 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705
.sym 37484 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321
.sym 37486 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753
.sym 37487 $abc$27458$new_n5103_
.sym 37488 fifo.fifo_mem[4][4]
.sym 37555 $abc$27458$new_n2771_
.sym 37556 fifo.rd_addr[3]
.sym 37557 $abc$27458$new_n2775_
.sym 37558 $abc$27458$new_n2774_
.sym 37561 $false
.sym 37562 $false
.sym 37563 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 37564 $abc$27458$new_n4785_
.sym 37573 fifo.rd_addr[1]
.sym 37574 $abc$27458$new_n2967_
.sym 37575 $abc$27458$new_n2971_
.sym 37576 $abc$27458$new_n2970_
.sym 37579 receiver.o_data[3]
.sym 37580 $false
.sym 37581 $false
.sym 37582 $false
.sym 37601 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449
.sym 37602 i_clk$2$2
.sym 37603 $false
.sym 37604 $abc$27458$new_n3958_
.sym 37605 $abc$27458$new_n2731_
.sym 37608 $abc$27458$new_n5225_
.sym 37609 $abc$27458$new_n3956_
.sym 37610 fifo.fifo_mem[93][0]
.sym 37611 fifo.fifo_mem[93][6]
.sym 37678 $false
.sym 37679 $false
.sym 37680 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 37681 $abc$27458$new_n4649_
.sym 37696 $false
.sym 37697 $false
.sym 37698 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 37699 $abc$27458$new_n4559_
.sym 37702 fifo.rd_addr[0]
.sym 37703 fifo.rd_addr[2]
.sym 37704 fifo.fifo_mem[239][6]
.sym 37705 fifo.fifo_mem[235][6]
.sym 37714 receiver.o_data[6]
.sym 37715 $false
.sym 37716 $false
.sym 37717 $false
.sym 37720 receiver.o_data[7]
.sym 37721 $false
.sym 37722 $false
.sym 37723 $false
.sym 37724 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153
.sym 37725 i_clk$2$2
.sym 37726 $false
.sym 37728 $abc$27458$new_n3418_
.sym 37729 $abc$27458$new_n3420_
.sym 37730 $abc$27458$new_n4085_
.sym 37732 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441
.sym 37733 fifo.fifo_mem[130][5]
.sym 37801 fifo.rd_addr[2]
.sym 37802 fifo.rd_addr[0]
.sym 37803 fifo.fifo_mem[86][3]
.sym 37804 fifo.fifo_mem[82][3]
.sym 37813 fifo.rd_addr[3]
.sym 37814 $abc$27458$new_n5126_
.sym 37815 $abc$27458$new_n4168_
.sym 37816 $abc$27458$new_n4167_
.sym 37825 receiver.o_data[4]
.sym 37826 $false
.sym 37827 $false
.sym 37828 $false
.sym 37837 receiver.o_data[7]
.sym 37838 $false
.sym 37839 $false
.sym 37840 $false
.sym 37843 receiver.o_data[6]
.sym 37844 $false
.sym 37845 $false
.sym 37846 $false
.sym 37847 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585
.sym 37848 i_clk$2$2
.sym 37849 $false
.sym 37850 $abc$27458$new_n4223_
.sym 37851 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049
.sym 37854 $abc$27458$new_n4343_
.sym 37855 $abc$27458$new_n4280_
.sym 37856 $abc$27458$new_n4341_
.sym 37857 fifo.fifo_mem[232][5]
.sym 37930 fifo.rd_addr[1]
.sym 37931 fifo.rd_addr[0]
.sym 37932 $abc$27458$new_n3458_
.sym 37933 $abc$27458$new_n3459_
.sym 37936 $false
.sym 37937 $false
.sym 37938 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 37939 $abc$27458$new_n4785_
.sym 37942 $abc$27458$new_n5181_
.sym 37943 fifo.rd_addr[0]
.sym 37944 fifo.fifo_mem[220][1]
.sym 37945 fifo.fifo_mem[216][1]
.sym 37948 $false
.sym 37949 $false
.sym 37950 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 37951 $abc$27458$new_n4734_
.sym 37954 $false
.sym 37955 fifo.rd_addr[1]
.sym 37956 $abc$27458$new_n4036_
.sym 37957 $abc$27458$new_n4035_
.sym 37960 receiver.o_data[3]
.sym 37961 $false
.sym 37962 $false
.sym 37963 $false
.sym 37970 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491
.sym 37971 i_clk$2$2
.sym 37972 $false
.sym 37973 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009
.sym 37974 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587
.sym 37975 $abc$27458$new_n2712_
.sym 37976 $abc$27458$new_n4084_
.sym 37977 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913
.sym 37978 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251
.sym 37979 $abc$27458$new_n4368_
.sym 37980 fifo.fifo_mem[241][0]
.sym 38047 fifo.rd_addr[5]
.sym 38048 $abc$27458$new_n3650_
.sym 38049 $abc$27458$new_n3663_
.sym 38050 $abc$27458$new_n3662_
.sym 38053 fifo.rd_addr[0]
.sym 38054 fifo.rd_addr[2]
.sym 38055 fifo.fifo_mem[53][0]
.sym 38056 fifo.fifo_mem[49][0]
.sym 38059 fifo.rd_addr[4]
.sym 38060 $abc$27458$new_n3744_
.sym 38061 $abc$27458$new_n3745_
.sym 38062 fifo.rd_addr[1]
.sym 38065 fifo.rd_addr[0]
.sym 38066 fifo.rd_addr[2]
.sym 38067 fifo.fifo_mem[119][4]
.sym 38068 fifo.fifo_mem[115][4]
.sym 38071 $false
.sym 38072 $false
.sym 38073 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 38074 $abc$27458$new_n4802_
.sym 38077 $abc$27458$new_n3737_
.sym 38078 $abc$27458$new_n3734_
.sym 38079 $abc$27458$new_n3743_
.sym 38080 $abc$27458$new_n3740_
.sym 38083 fifo.rd_addr[2]
.sym 38084 fifo.rd_addr[0]
.sym 38085 fifo.fifo_mem[86][4]
.sym 38086 fifo.fifo_mem[82][4]
.sym 38089 fifo.rd_addr[2]
.sym 38090 fifo.rd_addr[0]
.sym 38091 fifo.fifo_mem[118][3]
.sym 38092 fifo.fifo_mem[114][3]
.sym 38096 $abc$27458$new_n3514_
.sym 38097 $abc$27458$new_n2713_
.sym 38099 $abc$27458$new_n4083_
.sym 38100 $abc$27458$new_n3516_
.sym 38101 $abc$27458$new_n2715_
.sym 38102 $abc$27458$new_n3515_
.sym 38103 fifo.fifo_mem[182][1]
.sym 38170 fifo.rd_addr[2]
.sym 38171 fifo.rd_addr[0]
.sym 38172 fifo.fifo_mem[55][5]
.sym 38173 fifo.fifo_mem[51][5]
.sym 38176 fifo.rd_addr[3]
.sym 38177 $abc$27458$new_n3205_
.sym 38178 $abc$27458$new_n3200_
.sym 38179 $abc$27458$new_n3199_
.sym 38182 fifo.rd_addr[2]
.sym 38183 fifo.rd_addr[0]
.sym 38184 fifo.fifo_mem[4][2]
.sym 38185 fifo.fifo_mem[0][2]
.sym 38188 fifo.rd_addr[2]
.sym 38189 fifo.rd_addr[0]
.sym 38190 fifo.fifo_mem[62][6]
.sym 38191 fifo.fifo_mem[58][6]
.sym 38194 receiver.o_data[2]
.sym 38195 $false
.sym 38196 $false
.sym 38197 $false
.sym 38206 receiver.o_data[0]
.sym 38207 $false
.sym 38208 $false
.sym 38209 $false
.sym 38212 receiver.o_data[1]
.sym 38213 $false
.sym 38214 $false
.sym 38215 $false
.sym 38216 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449
.sym 38217 i_clk$2$2
.sym 38218 $false
.sym 38219 $abc$27458$new_n4222_
.sym 38220 $abc$27458$new_n4112_
.sym 38221 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777
.sym 38222 $abc$27458$new_n2825_
.sym 38224 $abc$27458$new_n5132_
.sym 38225 $abc$27458$new_n4391_
.sym 38226 fifo.fifo_mem[51][7]
.sym 38299 fifo.rd_addr[2]
.sym 38300 fifo.rd_addr[0]
.sym 38301 fifo.fifo_mem[52][0]
.sym 38302 fifo.fifo_mem[48][0]
.sym 38311 fifo.rd_addr[2]
.sym 38312 fifo.rd_addr[1]
.sym 38313 fifo.fifo_mem[141][0]
.sym 38314 fifo.fifo_mem[137][0]
.sym 38317 $false
.sym 38318 fifo.rd_addr[1]
.sym 38319 $abc$27458$new_n3701_
.sym 38320 $abc$27458$new_n3702_
.sym 38323 fifo.rd_addr[3]
.sym 38324 $abc$27458$new_n2746_
.sym 38325 $abc$27458$new_n2747_
.sym 38326 fifo.rd_addr[1]
.sym 38335 receiver.o_data[6]
.sym 38336 $false
.sym 38337 $false
.sym 38338 $false
.sym 38339 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419
.sym 38340 i_clk$2$2
.sym 38341 $false
.sym 38342 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[2]
.sym 38343 $abc$27458$new_n3821_
.sym 38344 $abc$27458$new_n3819_
.sym 38345 $abc$27458$new_n4181_
.sym 38346 fifo.fifo_mem[199][4]
.sym 38347 fifo.fifo_mem[199][1]
.sym 38348 fifo.fifo_mem[199][6]
.sym 38428 fifo.rd_addr[4]
.sym 38429 $abc$27458$new_n3301_
.sym 38430 $abc$27458$new_n3302_
.sym 38431 fifo.rd_addr[1]
.sym 38434 fifo.rd_addr[0]
.sym 38435 fifo.rd_addr[2]
.sym 38436 fifo.fifo_mem[141][2]
.sym 38437 fifo.fifo_mem[137][2]
.sym 38440 $false
.sym 38441 $false
.sym 38442 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 38443 $abc$27458$new_n4802_
.sym 38446 receiver.o_data[6]
.sym 38447 $false
.sym 38448 $false
.sym 38449 $false
.sym 38458 receiver.o_data[4]
.sym 38459 $false
.sym 38460 $false
.sym 38461 $false
.sym 38462 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113
.sym 38463 i_clk$2$2
.sym 38464 $false
.sym 38465 $abc$27458$new_n3024_
.sym 38466 fifo.fifo_mem[195][6]
.sym 38467 fifo.fifo_mem[195][0]
.sym 38468 fifo.fifo_mem[195][2]
.sym 38470 fifo.fifo_mem[195][3]
.sym 38471 fifo.fifo_mem[195][4]
.sym 38472 fifo.fifo_mem[195][1]
.sym 38539 receiver.o_data[1]
.sym 38540 $false
.sym 38541 $false
.sym 38542 $false
.sym 38545 receiver.o_data[3]
.sym 38546 $false
.sym 38547 $false
.sym 38548 $false
.sym 38581 receiver.o_data[4]
.sym 38582 $false
.sym 38583 $false
.sym 38584 $false
.sym 38585 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881
.sym 38586 i_clk$2$2
.sym 38587 $false
.sym 38588 $abc$27458$new_n4342_
.sym 38590 fifo.fifo_mem[82][5]
.sym 38592 fifo.fifo_mem[82][6]
.sym 38593 fifo.fifo_mem[82][4]
.sym 38594 fifo.fifo_mem[82][1]
.sym 38595 fifo.fifo_mem[82][7]
.sym 38662 fifo.rd_addr[2]
.sym 38663 fifo.rd_addr[0]
.sym 38664 fifo.fifo_mem[231][6]
.sym 38665 fifo.fifo_mem[227][6]
.sym 38674 fifo.rd_addr[4]
.sym 38675 $abc$27458$new_n2745_
.sym 38676 $abc$27458$new_n4879_
.sym 38677 fifo.rd_addr[1]
.sym 38704 receiver.o_data[6]
.sym 38705 $false
.sym 38706 $false
.sym 38707 $false
.sym 38708 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769
.sym 38709 i_clk$2$2
.sym 38710 $false
.sym 38711 $abc$27458$new_n3903_
.sym 38712 $abc$27458$new_n2654_
.sym 38713 $abc$27458$new_n3116_
.sym 38715 fifo.fifo_mem[157][5]
.sym 38716 fifo.fifo_mem[157][7]
.sym 38791 fifo.rd_addr[2]
.sym 38792 fifo.rd_addr[0]
.sym 38793 fifo.fifo_mem[12][0]
.sym 38794 fifo.fifo_mem[8][0]
.sym 38797 fifo.rd_addr[0]
.sym 38798 fifo.rd_addr[2]
.sym 38799 fifo.fifo_mem[141][1]
.sym 38800 fifo.fifo_mem[137][1]
.sym 38803 receiver.o_data[3]
.sym 38804 $false
.sym 38805 $false
.sym 38806 $false
.sym 38809 receiver.o_data[5]
.sym 38810 $false
.sym 38811 $false
.sym 38812 $false
.sym 38815 receiver.o_data[7]
.sym 38816 $false
.sym 38817 $false
.sym 38818 $false
.sym 38821 receiver.o_data[0]
.sym 38822 $false
.sym 38823 $false
.sym 38824 $false
.sym 38827 receiver.o_data[2]
.sym 38828 $false
.sym 38829 $false
.sym 38830 $false
.sym 38831 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425
.sym 38832 i_clk$2$2
.sym 38833 $false
.sym 38834 $abc$27458$new_n5149_
.sym 38836 $abc$27458$new_n4277_
.sym 38837 fifo.fifo_mem[103][6]
.sym 38839 fifo.fifo_mem[103][0]
.sym 38908 fifo.rd_addr[2]
.sym 38909 fifo.rd_addr[0]
.sym 38910 fifo.fifo_mem[212][2]
.sym 38911 fifo.fifo_mem[208][2]
.sym 38932 $false
.sym 38933 $false
.sym 38934 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 38935 $abc$27458$new_n4597_
.sym 38938 receiver.o_data[6]
.sym 38939 $false
.sym 38940 $false
.sym 38941 $false
.sym 38950 receiver.o_data[7]
.sym 38951 $false
.sym 38952 $false
.sym 38953 $false
.sym 38954 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033
.sym 38955 i_clk$2$2
.sym 38956 $false
.sym 38958 $abc$27458$new_n5034_
.sym 38959 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][1]$a$1076[5]_new_
.sym 38961 $abc$27458$new_n5033_
.sym 38962 fifo.fifo_mem[5][5]
.sym 38963 fifo.fifo_mem[5][3]
.sym 39031 fifo.rd_addr[2]
.sym 39032 fifo.rd_addr[0]
.sym 39033 fifo.fifo_mem[52][4]
.sym 39034 fifo.fifo_mem[48][4]
.sym 39037 fifo.rd_addr[2]
.sym 39038 fifo.rd_addr[0]
.sym 39039 fifo.fifo_mem[221][1]
.sym 39040 fifo.fifo_mem[217][1]
.sym 39043 fifo.rd_addr[2]
.sym 39044 fifo.rd_addr[0]
.sym 39045 fifo.fifo_mem[20][6]
.sym 39046 fifo.fifo_mem[16][6]
.sym 39049 fifo.rd_addr[0]
.sym 39050 fifo.rd_addr[2]
.sym 39051 fifo.fifo_mem[221][7]
.sym 39052 fifo.fifo_mem[217][7]
.sym 39055 $false
.sym 39056 fifo.rd_addr[2]
.sym 39057 fifo.fifo_mem[221][4]
.sym 39058 fifo.fifo_mem[217][4]
.sym 39067 fifo.rd_addr[0]
.sym 39068 fifo.rd_addr[2]
.sym 39069 fifo.fifo_mem[69][3]
.sym 39070 fifo.fifo_mem[65][3]
.sym 39073 receiver.o_data[0]
.sym 39074 $false
.sym 39075 $false
.sym 39076 $false
.sym 39077 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667
.sym 39078 i_clk$2$2
.sym 39079 $false
.sym 39080 $abc$27458$new_n3625_
.sym 39081 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723
.sym 39082 $abc$27458$new_n4358_
.sym 39083 $abc$27458$new_n4357_
.sym 39084 $abc$27458$new_n3489_
.sym 39085 fifo.fifo_mem[25][5]
.sym 39086 fifo.fifo_mem[25][3]
.sym 39154 receiver.o_data[7]
.sym 39155 $false
.sym 39156 $false
.sym 39157 $false
.sym 39172 receiver.o_data[4]
.sym 39173 $false
.sym 39174 $false
.sym 39175 $false
.sym 39178 receiver.o_data[3]
.sym 39179 $false
.sym 39180 $false
.sym 39181 $false
.sym 39184 receiver.o_data[5]
.sym 39185 $false
.sym 39186 $false
.sym 39187 $false
.sym 39200 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683
.sym 39201 i_clk$2$2
.sym 39202 $false
.sym 39204 $abc$27458$new_n3493_
.sym 39205 $abc$27458$new_n4078_
.sym 39206 $abc$27458$new_n3494_
.sym 39207 $abc$27458$new_n4077_
.sym 39209 fifo.fifo_mem[27][6]
.sym 39277 fifo.rd_addr[0]
.sym 39278 fifo.rd_addr[2]
.sym 39279 fifo.fifo_mem[55][3]
.sym 39280 fifo.fifo_mem[51][3]
.sym 39283 fifo.rd_addr[2]
.sym 39284 fifo.rd_addr[0]
.sym 39285 fifo.fifo_mem[30][6]
.sym 39286 fifo.fifo_mem[26][6]
.sym 39289 fifo.rd_addr[0]
.sym 39290 fifo.rd_addr[2]
.sym 39291 fifo.fifo_mem[55][2]
.sym 39292 fifo.fifo_mem[51][2]
.sym 39295 fifo.rd_addr[2]
.sym 39296 fifo.rd_addr[0]
.sym 39297 fifo.fifo_mem[30][2]
.sym 39298 fifo.fifo_mem[26][2]
.sym 39301 fifo.rd_addr[2]
.sym 39302 fifo.rd_addr[0]
.sym 39303 fifo.fifo_mem[55][0]
.sym 39304 fifo.fifo_mem[51][0]
.sym 39307 fifo.rd_addr[2]
.sym 39308 fifo.rd_addr[0]
.sym 39309 fifo.fifo_mem[52][6]
.sym 39310 fifo.fifo_mem[48][6]
.sym 39313 $abc$27458$new_n4878_
.sym 39314 fifo.rd_addr[0]
.sym 39315 fifo.fifo_mem[54][0]
.sym 39316 fifo.fifo_mem[50][0]
.sym 39319 receiver.o_data[0]
.sym 39320 $false
.sym 39321 $false
.sym 39322 $false
.sym 39323 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147
.sym 39324 i_clk$2$2
.sym 39325 $false
.sym 39329 fifo.fifo_mem[99][1]
.sym 39331 fifo.fifo_mem[99][0]
.sym 39333 fifo.fifo_mem[99][6]
.sym 39400 receiver.o_data[0]
.sym 39401 $false
.sym 39402 $false
.sym 39403 $false
.sym 39412 receiver.o_data[2]
.sym 39413 $false
.sym 39414 $false
.sym 39415 $false
.sym 39430 receiver.o_data[6]
.sym 39431 $false
.sym 39432 $false
.sym 39433 $false
.sym 39442 receiver.o_data[7]
.sym 39443 $false
.sym 39444 $false
.sym 39445 $false
.sym 39446 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827
.sym 39447 i_clk$2$2
.sym 39448 $false
.sym 39450 $abc$27458$new_n2826_
.sym 39453 $abc$27458$new_n4369_
.sym 39454 $abc$27458$new_n4371_
.sym 39456 fifo.fifo_mem[143][0]
.sym 39523 fifo.rd_addr[2]
.sym 39524 fifo.rd_addr[0]
.sym 39525 fifo.fifo_mem[30][7]
.sym 39526 fifo.fifo_mem[26][7]
.sym 39541 receiver.o_data[1]
.sym 39542 $false
.sym 39543 $false
.sym 39544 $false
.sym 39547 receiver.o_data[4]
.sym 39548 $false
.sym 39549 $false
.sym 39550 $false
.sym 39553 receiver.o_data[7]
.sym 39554 $false
.sym 39555 $false
.sym 39556 $false
.sym 39565 receiver.o_data[6]
.sym 39566 $false
.sym 39567 $false
.sym 39568 $false
.sym 39569 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481
.sym 39570 i_clk$2$2
.sym 39571 $false
.sym 39573 fifo.fifo_mem[65][0]
.sym 39578 fifo.fifo_mem[65][7]
.sym 39646 $false
.sym 39647 fifo.rd_addr[0]
.sym 39648 fifo.fifo_mem[139][3]
.sym 39649 fifo.fifo_mem[138][3]
.sym 39658 receiver.o_data[3]
.sym 39659 $false
.sym 39660 $false
.sym 39661 $false
.sym 39670 receiver.o_data[2]
.sym 39671 $false
.sym 39672 $false
.sym 39673 $false
.sym 39682 receiver.o_data[0]
.sym 39683 $false
.sym 39684 $false
.sym 39685 $false
.sym 39692 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809
.sym 39693 i_clk$2$2
.sym 39694 $false
.sym 39697 fifo.fifo_mem[33][0]
.sym 39701 fifo.fifo_mem[33][1]
.sym 39769 fifo.rd_addr[0]
.sym 39770 fifo.rd_addr[2]
.sym 39771 fifo.fifo_mem[143][5]
.sym 39772 fifo.fifo_mem[139][5]
.sym 39775 receiver.o_data[7]
.sym 39776 $false
.sym 39777 $false
.sym 39778 $false
.sym 39781 receiver.o_data[4]
.sym 39782 $false
.sym 39783 $false
.sym 39784 $false
.sym 39805 receiver.o_data[2]
.sym 39806 $false
.sym 39807 $false
.sym 39808 $false
.sym 39815 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889
.sym 39816 i_clk$2$2
.sym 39817 $false
.sym 39818 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[2]
.sym 39822 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[13]
.sym 39825 fifo.fifo_mem[63][7]
.sym 39928 receiver.o_data[5]
.sym 39929 $false
.sym 39930 $false
.sym 39931 $false
.sym 39934 receiver.o_data[3]
.sym 39935 $false
.sym 39936 $false
.sym 39937 $false
.sym 39938 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147
.sym 39939 i_clk$2$2
.sym 39940 $false
.sym 39947 fifo.fifo_mem[233][7]
.sym 40039 receiver.o_data[2]
.sym 40040 $false
.sym 40041 $false
.sym 40042 $false
.sym 40051 receiver.o_data[0]
.sym 40052 $false
.sym 40053 $false
.sym 40054 $false
.sym 40061 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038
.sym 40062 i_clk$2$2
.sym 40063 $false
.sym 40165 fifo.fifo_mem[81][2]
.sym 40167 fifo.fifo_mem[81][0]
.sym 40251 receiver.o_data[4]
.sym 40252 $false
.sym 40253 $false
.sym 40254 $false
.sym 40281 receiver.o_data[1]
.sym 40282 $false
.sym 40283 $false
.sym 40284 $false
.sym 40285 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585
.sym 40286 i_clk$2$2
.sym 40287 $false
.sym 40298 fifo.fifo_mem[160][5]
.sym 40432 receiver.o_data[2]
.sym 40433 $false
.sym 40434 $false
.sym 40435 $false
.sym 40448 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945
.sym 40449 i_clk$2$2
.sym 40450 $false
.sym 40452 $abc$27458$new_n3799_
.sym 40453 fifo.fifo_mem[211][4]
.sym 40455 fifo.fifo_mem[211][7]
.sym 40456 fifo.fifo_mem[211][1]
.sym 40457 fifo.fifo_mem[211][6]
.sym 40525 receiver.o_data[3]
.sym 40526 $false
.sym 40527 $false
.sym 40528 $false
.sym 40555 receiver.o_data[5]
.sym 40556 $false
.sym 40557 $false
.sym 40558 $false
.sym 40571 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651
.sym 40572 i_clk$2$2
.sym 40573 $false
.sym 40575 $abc$27458$new_n3058_
.sym 40576 $abc$27458$new_n3248_
.sym 40577 fifo.fifo_mem[241][7]
.sym 40579 fifo.fifo_mem[241][4]
.sym 40580 fifo.fifo_mem[241][6]
.sym 40581 fifo.fifo_mem[241][1]
.sym 40648 fifo.rd_addr[2]
.sym 40649 fifo.rd_addr[0]
.sym 40650 fifo.fifo_mem[245][5]
.sym 40651 fifo.fifo_mem[241][5]
.sym 40666 $abc$27458$new_n5061_
.sym 40667 fifo.rd_addr[0]
.sym 40668 fifo.fifo_mem[244][5]
.sym 40669 fifo.fifo_mem[240][5]
.sym 40678 fifo.rd_addr[2]
.sym 40679 fifo.rd_addr[0]
.sym 40680 fifo.fifo_mem[245][2]
.sym 40681 fifo.fifo_mem[241][2]
.sym 40684 receiver.o_data[4]
.sym 40685 $false
.sym 40686 $false
.sym 40687 $false
.sym 40690 receiver.o_data[6]
.sym 40691 $false
.sym 40692 $false
.sym 40693 $false
.sym 40694 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553
.sym 40695 i_clk$2$2
.sym 40696 $false
.sym 40697 fifo.fifo_mem[131][4]
.sym 40701 fifo.fifo_mem[131][3]
.sym 40704 fifo.fifo_mem[131][2]
.sym 40771 receiver.o_data[1]
.sym 40772 $false
.sym 40773 $false
.sym 40774 $false
.sym 40807 receiver.o_data[3]
.sym 40808 $false
.sym 40809 $false
.sym 40810 $false
.sym 40817 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937
.sym 40818 i_clk$2$2
.sym 40819 $false
.sym 40820 $abc$27458$new_n3011_
.sym 40822 fifo.fifo_mem[174][2]
.sym 40823 fifo.fifo_mem[174][5]
.sym 40824 fifo.fifo_mem[174][1]
.sym 40825 fifo.fifo_mem[174][3]
.sym 40827 fifo.fifo_mem[174][0]
.sym 40894 fifo.rd_addr[2]
.sym 40895 fifo.rd_addr[0]
.sym 40896 fifo.fifo_mem[164][6]
.sym 40897 fifo.fifo_mem[160][6]
.sym 40900 receiver.o_data[5]
.sym 40901 $false
.sym 40902 $false
.sym 40903 $false
.sym 40906 receiver.o_data[4]
.sym 40907 $false
.sym 40908 $false
.sym 40909 $false
.sym 40930 receiver.o_data[1]
.sym 40931 $false
.sym 40932 $false
.sym 40933 $false
.sym 40936 receiver.o_data[0]
.sym 40937 $false
.sym 40938 $false
.sym 40939 $false
.sym 40940 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769
.sym 40941 i_clk$2$2
.sym 40942 $false
.sym 40946 $abc$27458$new_n3009_
.sym 40947 $abc$27458$new_n4009_
.sym 40949 fifo.fifo_mem[145][2]
.sym 40950 fifo.fifo_mem[145][0]
.sym 41017 fifo.rd_addr[1]
.sym 41018 fifo.rd_addr[2]
.sym 41019 fifo.fifo_mem[170][1]
.sym 41020 fifo.fifo_mem[168][1]
.sym 41035 fifo.rd_addr[0]
.sym 41036 fifo.rd_addr[2]
.sym 41037 fifo.fifo_mem[189][2]
.sym 41038 fifo.fifo_mem[185][2]
.sym 41047 receiver.o_data[2]
.sym 41048 $false
.sym 41049 $false
.sym 41050 $false
.sym 41053 receiver.o_data[3]
.sym 41054 $false
.sym 41055 $false
.sym 41056 $false
.sym 41063 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753
.sym 41064 i_clk$2$2
.sym 41065 $false
.sym 41066 $abc$27458$new_n3378_
.sym 41067 $abc$27458$new_n4204_
.sym 41068 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305
.sym 41069 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][32]$b$1170[3]_new_inv_
.sym 41070 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][33]$b$1173[3]_new_inv_
.sym 41071 $abc$27458$new_n5063_
.sym 41072 $abc$27458$new_n3713_
.sym 41073 fifo.fifo_mem[246][7]
.sym 41140 $false
.sym 41141 fifo.rd_addr[1]
.sym 41142 $abc$27458$new_n3709_
.sym 41143 $abc$27458$new_n3708_
.sym 41146 fifo.rd_addr[0]
.sym 41147 fifo.rd_addr[2]
.sym 41148 fifo.fifo_mem[5][4]
.sym 41149 fifo.fifo_mem[1][4]
.sym 41152 fifo.rd_addr[0]
.sym 41153 fifo.rd_addr[2]
.sym 41154 fifo.fifo_mem[5][2]
.sym 41155 fifo.fifo_mem[1][2]
.sym 41158 $false
.sym 41159 $false
.sym 41160 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 41161 $abc$27458$new_n4559_
.sym 41164 receiver.o_data[2]
.sym 41165 $false
.sym 41166 $false
.sym 41167 $false
.sym 41170 receiver.o_data[0]
.sym 41171 $false
.sym 41172 $false
.sym 41173 $false
.sym 41176 receiver.o_data[4]
.sym 41177 $false
.sym 41178 $false
.sym 41179 $false
.sym 41182 receiver.o_data[7]
.sym 41183 $false
.sym 41184 $false
.sym 41185 $false
.sym 41186 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808
.sym 41187 i_clk$2$2
.sym 41188 $false
.sym 41189 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[3]_new_inv_
.sym 41190 $abc$27458$new_n5204_
.sym 41192 $abc$27458$new_n2728_
.sym 41193 $abc$27458$new_n5205_
.sym 41194 fifo.fifo_mem[85][0]
.sym 41263 $abc$27458$new_n4947_
.sym 41264 fifo.rd_addr[0]
.sym 41265 fifo.fifo_mem[244][2]
.sym 41266 fifo.fifo_mem[240][2]
.sym 41275 $false
.sym 41276 $false
.sym 41277 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 41278 $abc$27458$new_n4666_
.sym 41281 fifo.rd_addr[0]
.sym 41282 fifo.rd_addr[2]
.sym 41283 fifo.fifo_mem[231][1]
.sym 41284 fifo.fifo_mem[227][1]
.sym 41299 receiver.o_data[2]
.sym 41300 $false
.sym 41301 $false
.sym 41302 $false
.sym 41305 receiver.o_data[5]
.sym 41306 $false
.sym 41307 $false
.sym 41308 $false
.sym 41309 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393
.sym 41310 i_clk$2$2
.sym 41311 $false
.sym 41313 $abc$27458$new_n3177_
.sym 41314 $abc$27458$new_n3148_
.sym 41316 fifo.fifo_mem[141][5]
.sym 41318 fifo.fifo_mem[141][7]
.sym 41386 fifo.rd_addr[2]
.sym 41387 fifo.rd_addr[0]
.sym 41388 fifo.fifo_mem[134][6]
.sym 41389 fifo.fifo_mem[130][6]
.sym 41398 $abc$27458$new_n3049_
.sym 41399 fifo.rd_addr[1]
.sym 41400 $abc$27458$new_n3053_
.sym 41401 $abc$27458$new_n3052_
.sym 41404 fifo.rd_addr[1]
.sym 41405 $abc$27458$new_n5103_
.sym 41406 $abc$27458$new_n3984_
.sym 41407 $abc$27458$new_n3983_
.sym 41410 $abc$27458$new_n3993_
.sym 41411 fifo.rd_addr[1]
.sym 41412 $abc$27458$new_n3997_
.sym 41413 $abc$27458$new_n3996_
.sym 41416 fifo.rd_addr[0]
.sym 41417 fifo.rd_addr[1]
.sym 41418 $abc$27458$new_n3994_
.sym 41419 $abc$27458$new_n3995_
.sym 41422 receiver.o_data[2]
.sym 41423 $false
.sym 41424 $false
.sym 41425 $false
.sym 41432 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321
.sym 41433 i_clk$2$2
.sym 41434 $false
.sym 41435 $abc$27458$new_n4934_
.sym 41436 $abc$27458$new_n3794_
.sym 41437 $abc$27458$new_n3059_
.sym 41438 $abc$27458$new_n3040_
.sym 41439 $abc$27458$new_n2636_
.sym 41440 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[0]_new_
.sym 41441 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[1]_new_
.sym 41442 fifo.fifo_mem[231][0]
.sym 41509 fifo.rd_addr[2]
.sym 41510 fifo.rd_addr[0]
.sym 41511 fifo.fifo_mem[238][1]
.sym 41512 fifo.fifo_mem[234][1]
.sym 41515 fifo.rd_addr[3]
.sym 41516 fifo.rd_addr[1]
.sym 41517 $abc$27458$new_n3044_
.sym 41518 $abc$27458$new_n3045_
.sym 41521 $abc$27458$new_n3043_
.sym 41522 $abc$27458$new_n3047_
.sym 41523 $abc$27458$new_n3046_
.sym 41524 fifo.rd_addr[1]
.sym 41527 $false
.sym 41528 $false
.sym 41529 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 41530 $abc$27458$new_n4785_
.sym 41533 $false
.sym 41534 $false
.sym 41535 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 41536 $abc$27458$new_n4559_
.sym 41539 fifo.rd_addr[5]
.sym 41540 $abc$27458$new_n3042_
.sym 41541 $abc$27458$new_n3048_
.sym 41542 fifo.rd_addr[4]
.sym 41545 fifo.rd_addr[2]
.sym 41546 fifo.rd_addr[0]
.sym 41547 fifo.fifo_mem[236][1]
.sym 41548 fifo.fifo_mem[232][1]
.sym 41551 receiver.o_data[3]
.sym 41552 $false
.sym 41553 $false
.sym 41554 $false
.sym 41555 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153
.sym 41556 i_clk$2$2
.sym 41557 $false
.sym 41558 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937
.sym 41559 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931
.sym 41560 $abc$27458$new_n2971_
.sym 41561 $abc$27458$new_n3147_
.sym 41562 fifo.fifo_mem[130][2]
.sym 41563 fifo.fifo_mem[130][0]
.sym 41564 fifo.fifo_mem[130][3]
.sym 41565 fifo.fifo_mem[130][1]
.sym 41632 fifo.rd_addr[2]
.sym 41633 fifo.rd_addr[0]
.sym 41634 fifo.fifo_mem[4][4]
.sym 41635 fifo.fifo_mem[0][4]
.sym 41644 $false
.sym 41645 $false
.sym 41646 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 41647 $abc$27458$new_n4559_
.sym 41650 $false
.sym 41651 $false
.sym 41652 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 41653 $abc$27458$new_n4559_
.sym 41662 $false
.sym 41663 $false
.sym 41664 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 41665 $abc$27458$new_n4559_
.sym 41668 $abc$27458$new_n5102_
.sym 41669 fifo.rd_addr[0]
.sym 41670 fifo.fifo_mem[166][6]
.sym 41671 fifo.fifo_mem[162][6]
.sym 41674 receiver.o_data[4]
.sym 41675 $false
.sym 41676 $false
.sym 41677 $false
.sym 41678 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760
.sym 41679 i_clk$2$2
.sym 41680 $false
.sym 41681 $abc$27458$new_n4300_
.sym 41682 $abc$27458$new_n5173_
.sym 41684 $abc$27458$new_n4396_
.sym 41685 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808
.sym 41686 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041
.sym 41687 $abc$27458$new_n3543_
.sym 41688 fifo.fifo_mem[174][7]
.sym 41755 fifo.rd_addr[2]
.sym 41756 fifo.rd_addr[0]
.sym 41757 fifo.fifo_mem[134][5]
.sym 41758 fifo.fifo_mem[130][5]
.sym 41761 fifo.rd_addr[0]
.sym 41762 fifo.rd_addr[2]
.sym 41763 fifo.fifo_mem[93][0]
.sym 41764 fifo.fifo_mem[89][0]
.sym 41779 fifo.rd_addr[2]
.sym 41780 fifo.rd_addr[0]
.sym 41781 fifo.fifo_mem[93][6]
.sym 41782 fifo.fifo_mem[89][6]
.sym 41785 $false
.sym 41786 fifo.rd_addr[1]
.sym 41787 $abc$27458$new_n3958_
.sym 41788 $abc$27458$new_n3957_
.sym 41791 receiver.o_data[0]
.sym 41792 $false
.sym 41793 $false
.sym 41794 $false
.sym 41797 receiver.o_data[6]
.sym 41798 $false
.sym 41799 $false
.sym 41800 $false
.sym 41801 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291
.sym 41802 i_clk$2$2
.sym 41803 $false
.sym 41805 $abc$27458$new_n3088_
.sym 41806 $abc$27458$new_n4006_
.sym 41807 $abc$27458$new_n2934_
.sym 41808 $abc$27458$new_n3781_
.sym 41809 $abc$27458$new_n3999_
.sym 41811 fifo.fifo_mem[188][5]
.sym 41884 $false
.sym 41885 fifo.rd_addr[3]
.sym 41886 $abc$27458$new_n3419_
.sym 41887 $abc$27458$new_n3420_
.sym 41890 fifo.rd_addr[0]
.sym 41891 fifo.rd_addr[2]
.sym 41892 fifo.fifo_mem[87][3]
.sym 41893 fifo.fifo_mem[83][3]
.sym 41896 fifo.rd_addr[0]
.sym 41897 fifo.rd_addr[2]
.sym 41898 fifo.fifo_mem[119][6]
.sym 41899 fifo.fifo_mem[115][6]
.sym 41908 $false
.sym 41909 $false
.sym 41910 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 41911 $abc$27458$new_n4632_
.sym 41914 receiver.o_data[5]
.sym 41915 $false
.sym 41916 $false
.sym 41917 $false
.sym 41924 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113
.sym 41925 i_clk$2$2
.sym 41926 $false
.sym 41927 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353
.sym 41928 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585
.sym 41929 $abc$27458$new_n5218_
.sym 41930 $abc$27458$new_n4001_
.sym 41931 $abc$27458$new_n4000_
.sym 41932 $abc$27458$new_n5217_
.sym 41933 fifo.fifo_mem[135][2]
.sym 41934 fifo.fifo_mem[135][7]
.sym 42001 fifo.rd_addr[0]
.sym 42002 fifo.rd_addr[2]
.sym 42003 fifo.fifo_mem[239][7]
.sym 42004 fifo.fifo_mem[235][7]
.sym 42007 $false
.sym 42008 $false
.sym 42009 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 42010 $abc$27458$new_n4597_
.sym 42025 fifo.rd_addr[2]
.sym 42026 fifo.rd_addr[0]
.sym 42027 fifo.fifo_mem[86][7]
.sym 42028 fifo.fifo_mem[82][7]
.sym 42031 fifo.rd_addr[0]
.sym 42032 fifo.rd_addr[2]
.sym 42033 fifo.fifo_mem[135][7]
.sym 42034 fifo.fifo_mem[131][7]
.sym 42037 $false
.sym 42038 fifo.rd_addr[1]
.sym 42039 $abc$27458$new_n4343_
.sym 42040 $abc$27458$new_n4342_
.sym 42043 receiver.o_data[5]
.sym 42044 $false
.sym 42045 $false
.sym 42046 $false
.sym 42047 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009
.sym 42048 i_clk$2$2
.sym 42049 $false
.sym 42050 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451
.sym 42051 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867
.sym 42053 fifo.fifo_mem[224][0]
.sym 42054 fifo.fifo_mem[224][4]
.sym 42055 fifo.fifo_mem[224][2]
.sym 42056 fifo.fifo_mem[224][3]
.sym 42057 fifo.fifo_mem[224][5]
.sym 42124 $false
.sym 42125 $false
.sym 42126 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 42127 $abc$27458$new_n4615_
.sym 42130 $false
.sym 42131 $false
.sym 42132 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 42133 $abc$27458$new_n4751_
.sym 42136 $abc$27458$new_n2713_
.sym 42137 fifo.rd_addr[3]
.sym 42138 $abc$27458$new_n2717_
.sym 42139 $abc$27458$new_n2716_
.sym 42142 fifo.rd_addr[4]
.sym 42143 fifo.rd_addr[1]
.sym 42144 $abc$27458$new_n4085_
.sym 42145 $abc$27458$new_n4086_
.sym 42148 $false
.sym 42149 $false
.sym 42150 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 42151 $abc$27458$new_n4615_
.sym 42154 $false
.sym 42155 $false
.sym 42156 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 42157 $abc$27458$new_n4751_
.sym 42160 $abc$27458$new_n4369_
.sym 42161 fifo.rd_addr[3]
.sym 42162 $abc$27458$new_n4373_
.sym 42163 $abc$27458$new_n4372_
.sym 42166 receiver.o_data[0]
.sym 42167 $false
.sym 42168 $false
.sym 42169 $false
.sym 42170 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441
.sym 42171 i_clk$2$2
.sym 42172 $false
.sym 42173 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419
.sym 42175 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257
.sym 42177 $abc$27458$new_n5219_
.sym 42178 $abc$27458$new_n2975_
.sym 42179 fifo.fifo_mem[106][4]
.sym 42247 fifo.rd_addr[3]
.sym 42248 $abc$27458$new_n3515_
.sym 42249 $abc$27458$new_n3516_
.sym 42250 fifo.rd_addr[1]
.sym 42253 fifo.rd_addr[1]
.sym 42254 fifo.rd_addr[3]
.sym 42255 $abc$27458$new_n2715_
.sym 42256 $abc$27458$new_n2714_
.sym 42265 $abc$27458$new_n4084_
.sym 42266 fifo.rd_addr[1]
.sym 42267 $abc$27458$new_n4088_
.sym 42268 $abc$27458$new_n4087_
.sym 42271 fifo.rd_addr[2]
.sym 42272 fifo.rd_addr[0]
.sym 42273 fifo.fifo_mem[4][3]
.sym 42274 fifo.fifo_mem[0][3]
.sym 42277 fifo.rd_addr[0]
.sym 42278 fifo.rd_addr[2]
.sym 42279 fifo.fifo_mem[69][0]
.sym 42280 fifo.fifo_mem[65][0]
.sym 42283 fifo.rd_addr[0]
.sym 42284 fifo.rd_addr[2]
.sym 42285 fifo.fifo_mem[5][3]
.sym 42286 fifo.fifo_mem[1][3]
.sym 42289 receiver.o_data[1]
.sym 42290 $false
.sym 42291 $false
.sym 42292 $false
.sym 42293 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609
.sym 42294 i_clk$2$2
.sym 42295 $false
.sym 42296 $abc$27458$new_n5031_
.sym 42297 $abc$27458$new_n3086_
.sym 42298 $abc$27458$new_n5032_
.sym 42299 $abc$27458$new_n4389_
.sym 42301 fifo.fifo_mem[230][4]
.sym 42302 fifo.fifo_mem[230][3]
.sym 42303 fifo.fifo_mem[230][2]
.sym 42370 $false
.sym 42371 fifo.rd_addr[1]
.sym 42372 $abc$27458$new_n4224_
.sym 42373 $abc$27458$new_n4223_
.sym 42376 fifo.rd_addr[2]
.sym 42377 fifo.rd_addr[0]
.sym 42378 fifo.fifo_mem[86][6]
.sym 42379 fifo.fifo_mem[82][6]
.sym 42382 $false
.sym 42383 $false
.sym 42384 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 42385 $abc$27458$new_n4632_
.sym 42388 $false
.sym 42389 fifo.rd_addr[0]
.sym 42390 $abc$27458$new_n2827_
.sym 42391 $abc$27458$new_n2826_
.sym 42400 fifo.rd_addr[1]
.sym 42401 $abc$27458$new_n4277_
.sym 42402 $abc$27458$new_n4281_
.sym 42403 $abc$27458$new_n4280_
.sym 42406 $false
.sym 42407 fifo.rd_addr[3]
.sym 42408 fifo.fifo_mem[59][7]
.sym 42409 fifo.fifo_mem[51][7]
.sym 42412 receiver.o_data[7]
.sym 42413 $false
.sym 42414 $false
.sym 42415 $false
.sym 42416 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451
.sym 42417 i_clk$2$2
.sym 42418 $false
.sym 42419 $abc$27458$new_n5133_
.sym 42420 $abc$27458$new_n4334_
.sym 42421 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891
.sym 42422 $abc$27458$new_n4944_
.sym 42423 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033
.sym 42424 $abc$27458$new_n4931_
.sym 42425 fifo.fifo_mem[96][7]
.sym 42426 fifo.fifo_mem[96][5]
.sym 42493 $false
.sym 42494 receiver.baud_counter[2]
.sym 42495 $false
.sym 42496 $auto$alumacc.cc:474:replace_alu$358.C[2]
.sym 42499 fifo.rd_addr[0]
.sym 42500 fifo.rd_addr[2]
.sym 42501 fifo.fifo_mem[103][5]
.sym 42502 fifo.fifo_mem[99][5]
.sym 42505 fifo.rd_addr[3]
.sym 42506 fifo.rd_addr[1]
.sym 42507 $abc$27458$new_n3820_
.sym 42508 $abc$27458$new_n3821_
.sym 42511 fifo.rd_addr[0]
.sym 42512 fifo.rd_addr[2]
.sym 42513 fifo.fifo_mem[199][6]
.sym 42514 fifo.fifo_mem[195][6]
.sym 42517 receiver.o_data[4]
.sym 42518 $false
.sym 42519 $false
.sym 42520 $false
.sym 42523 receiver.o_data[1]
.sym 42524 $false
.sym 42525 $false
.sym 42526 $false
.sym 42529 receiver.o_data[6]
.sym 42530 $false
.sym 42531 $false
.sym 42532 $false
.sym 42539 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425
.sym 42540 i_clk$2$2
.sym 42541 $false
.sym 42543 $abc$27458$new_n3117_
.sym 42544 $abc$27458$new_n3318_
.sym 42545 $abc$27458$new_n5185_
.sym 42546 $abc$27458$new_n4008_
.sym 42547 $abc$27458$new_n4930_
.sym 42548 fifo.fifo_mem[243][1]
.sym 42549 fifo.fifo_mem[243][0]
.sym 42616 fifo.rd_addr[0]
.sym 42617 fifo.rd_addr[2]
.sym 42618 fifo.fifo_mem[199][1]
.sym 42619 fifo.fifo_mem[195][1]
.sym 42622 receiver.o_data[6]
.sym 42623 $false
.sym 42624 $false
.sym 42625 $false
.sym 42628 receiver.o_data[0]
.sym 42629 $false
.sym 42630 $false
.sym 42631 $false
.sym 42634 receiver.o_data[2]
.sym 42635 $false
.sym 42636 $false
.sym 42637 $false
.sym 42646 receiver.o_data[3]
.sym 42647 $false
.sym 42648 $false
.sym 42649 $false
.sym 42652 receiver.o_data[4]
.sym 42653 $false
.sym 42654 $false
.sym 42655 $false
.sym 42658 receiver.o_data[1]
.sym 42659 $false
.sym 42660 $false
.sym 42661 $false
.sym 42662 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233
.sym 42663 i_clk$2$2
.sym 42664 $false
.sym 42665 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641
.sym 42666 $abc$27458$new_n2730_
.sym 42668 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651
.sym 42670 $abc$27458$new_n4274_
.sym 42671 $abc$27458$new_n3150_
.sym 42672 fifo.fifo_mem[231][6]
.sym 42739 fifo.rd_addr[0]
.sym 42740 fifo.rd_addr[2]
.sym 42741 fifo.fifo_mem[87][7]
.sym 42742 fifo.fifo_mem[83][7]
.sym 42751 receiver.o_data[5]
.sym 42752 $false
.sym 42753 $false
.sym 42754 $false
.sym 42763 receiver.o_data[6]
.sym 42764 $false
.sym 42765 $false
.sym 42766 $false
.sym 42769 receiver.o_data[4]
.sym 42770 $false
.sym 42771 $false
.sym 42772 $false
.sym 42775 receiver.o_data[1]
.sym 42776 $false
.sym 42777 $false
.sym 42778 $false
.sym 42781 receiver.o_data[7]
.sym 42782 $false
.sym 42783 $false
.sym 42784 $false
.sym 42785 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491
.sym 42786 i_clk$2$2
.sym 42787 $false
.sym 42788 $abc$27458$new_n3726_
.sym 42789 $abc$27458$new_n4988_
.sym 42792 $abc$27458$new_n4949_
.sym 42793 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[3]
.sym 42794 fifo.fifo_mem[59][5]
.sym 42795 fifo.fifo_mem[59][4]
.sym 42862 fifo.rd_addr[0]
.sym 42863 fifo.rd_addr[2]
.sym 42864 fifo.fifo_mem[29][5]
.sym 42865 fifo.fifo_mem[25][5]
.sym 42868 fifo.rd_addr[0]
.sym 42869 fifo.rd_addr[2]
.sym 42870 fifo.fifo_mem[199][0]
.sym 42871 fifo.fifo_mem[195][0]
.sym 42874 fifo.rd_addr[0]
.sym 42875 fifo.rd_addr[2]
.sym 42876 fifo.fifo_mem[199][2]
.sym 42877 fifo.fifo_mem[195][2]
.sym 42886 receiver.o_data[5]
.sym 42887 $false
.sym 42888 $false
.sym 42889 $false
.sym 42892 receiver.o_data[7]
.sym 42893 $false
.sym 42894 $false
.sym 42895 $false
.sym 42908 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409
.sym 42909 i_clk$2$2
.sym 42910 $false
.sym 42911 $abc$27458$new_n3375_
.sym 42915 $abc$27458$new_n5049_
.sym 42918 fifo.fifo_mem[170][3]
.sym 42985 $abc$27458$new_n5148_
.sym 42986 fifo.rd_addr[0]
.sym 42987 fifo.fifo_mem[116][7]
.sym 42988 fifo.fifo_mem[112][7]
.sym 42997 fifo.rd_addr[0]
.sym 42998 fifo.rd_addr[2]
.sym 42999 fifo.fifo_mem[133][7]
.sym 43000 fifo.fifo_mem[129][7]
.sym 43003 receiver.o_data[6]
.sym 43004 $false
.sym 43005 $false
.sym 43006 $false
.sym 43015 receiver.o_data[0]
.sym 43016 $false
.sym 43017 $false
.sym 43018 $false
.sym 43031 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651
.sym 43032 i_clk$2$2
.sym 43033 $false
.sym 43034 $abc$27458$new_n4239_
.sym 43035 $abc$27458$new_n4910_
.sym 43036 $abc$27458$new_n3714_
.sym 43037 $abc$27458$new_n3689_
.sym 43038 $abc$27458$new_n4004_
.sym 43039 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875
.sym 43040 $abc$27458$new_n3114_
.sym 43041 fifo.fifo_mem[112][4]
.sym 43114 $abc$27458$new_n5033_
.sym 43115 fifo.rd_addr[0]
.sym 43116 $abc$27458$new_n3628_
.sym 43117 $abc$27458$new_n3625_
.sym 43120 $false
.sym 43121 fifo.rd_addr[0]
.sym 43122 fifo.fifo_mem[5][5]
.sym 43123 fifo.fifo_mem[4][5]
.sym 43132 fifo.rd_addr[3]
.sym 43133 fifo.rd_addr[0]
.sym 43134 $abc$27458$new_n3624_
.sym 43135 $abc$27458$new_n3627_
.sym 43138 receiver.o_data[5]
.sym 43139 $false
.sym 43140 $false
.sym 43141 $false
.sym 43144 receiver.o_data[3]
.sym 43145 $false
.sym 43146 $false
.sym 43147 $false
.sym 43154 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808
.sym 43155 i_clk$2$2
.sym 43156 $false
.sym 43157 $abc$27458$new_n3811_
.sym 43158 $abc$27458$new_n4241_
.sym 43159 $abc$27458$new_n2890_
.sym 43160 fifo.fifo_mem[116][1]
.sym 43161 fifo.fifo_mem[116][7]
.sym 43162 fifo.fifo_mem[116][5]
.sym 43163 fifo.fifo_mem[116][4]
.sym 43231 $false
.sym 43232 fifo.rd_addr[2]
.sym 43233 fifo.fifo_mem[220][4]
.sym 43234 fifo.fifo_mem[216][4]
.sym 43237 $false
.sym 43238 $false
.sym 43239 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 43240 $abc$27458$new_n4700_
.sym 43243 fifo.rd_addr[0]
.sym 43244 fifo.rd_addr[2]
.sym 43245 fifo.fifo_mem[69][7]
.sym 43246 fifo.fifo_mem[65][7]
.sym 43249 fifo.rd_addr[3]
.sym 43250 $abc$27458$new_n4358_
.sym 43251 $abc$27458$new_n4359_
.sym 43252 fifo.rd_addr[1]
.sym 43255 fifo.rd_addr[1]
.sym 43256 fifo.rd_addr[4]
.sym 43257 $abc$27458$new_n3490_
.sym 43258 $abc$27458$new_n3493_
.sym 43261 receiver.o_data[5]
.sym 43262 $false
.sym 43263 $false
.sym 43264 $false
.sym 43267 receiver.o_data[3]
.sym 43268 $false
.sym 43269 $false
.sym 43270 $false
.sym 43277 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131
.sym 43278 i_clk$2$2
.sym 43279 $false
.sym 43280 $abc$27458$new_n3643_
.sym 43281 $abc$27458$new_n2983_
.sym 43282 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889
.sym 43283 $abc$27458$new_n2982_
.sym 43284 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147
.sym 43286 $abc$27458$new_n4275_
.sym 43287 fifo.fifo_mem[74][4]
.sym 43360 $false
.sym 43361 fifo.rd_addr[3]
.sym 43362 $abc$27458$new_n3494_
.sym 43363 $abc$27458$new_n3495_
.sym 43366 fifo.rd_addr[0]
.sym 43367 fifo.rd_addr[2]
.sym 43368 fifo.fifo_mem[31][6]
.sym 43369 fifo.fifo_mem[27][6]
.sym 43372 fifo.rd_addr[2]
.sym 43373 fifo.rd_addr[0]
.sym 43374 fifo.fifo_mem[54][3]
.sym 43375 fifo.fifo_mem[50][3]
.sym 43378 fifo.rd_addr[4]
.sym 43379 fifo.rd_addr[1]
.sym 43380 $abc$27458$new_n4078_
.sym 43381 $abc$27458$new_n4079_
.sym 43390 receiver.o_data[6]
.sym 43391 $false
.sym 43392 $false
.sym 43393 $false
.sym 43400 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875
.sym 43401 i_clk$2$2
.sym 43402 $false
.sym 43404 $abc$27458$new_n3315_
.sym 43406 fifo.fifo_mem[110][2]
.sym 43407 fifo.fifo_mem[110][4]
.sym 43409 fifo.fifo_mem[110][1]
.sym 43410 fifo.fifo_mem[110][6]
.sym 43495 receiver.o_data[1]
.sym 43496 $false
.sym 43497 $false
.sym 43498 $false
.sym 43507 receiver.o_data[0]
.sym 43508 $false
.sym 43509 $false
.sym 43510 $false
.sym 43519 receiver.o_data[6]
.sym 43520 $false
.sym 43521 $false
.sym 43522 $false
.sym 43523 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587
.sym 43524 i_clk$2$2
.sym 43525 $false
.sym 43527 fifo.fifo_mem[78][4]
.sym 43530 fifo.fifo_mem[78][6]
.sym 43532 fifo.fifo_mem[78][2]
.sym 43606 fifo.rd_addr[1]
.sym 43607 fifo.rd_addr[2]
.sym 43608 fifo.fifo_mem[143][0]
.sym 43609 fifo.fifo_mem[139][0]
.sym 43624 fifo.rd_addr[4]
.sym 43625 fifo.rd_addr[3]
.sym 43626 $abc$27458$new_n4370_
.sym 43627 $abc$27458$new_n4371_
.sym 43630 fifo.rd_addr[0]
.sym 43631 fifo.rd_addr[2]
.sym 43632 fifo.fifo_mem[31][7]
.sym 43633 fifo.fifo_mem[27][7]
.sym 43642 receiver.o_data[0]
.sym 43643 $false
.sym 43644 $false
.sym 43645 $false
.sym 43646 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737
.sym 43647 i_clk$2$2
.sym 43648 $false
.sym 43652 $abc$27458$new_n4909_
.sym 43653 $abc$27458$new_n2941_
.sym 43655 fifo.fifo_mem[50][0]
.sym 43729 receiver.o_data[0]
.sym 43730 $false
.sym 43731 $false
.sym 43732 $false
.sym 43759 receiver.o_data[7]
.sym 43760 $false
.sym 43761 $false
.sym 43762 $false
.sym 43769 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643
.sym 43770 i_clk$2$2
.sym 43771 $false
.sym 43772 $abc$27458$new_n4044_
.sym 43773 $abc$27458$new_n4390_
.sym 43774 $abc$27458$new_n2940_
.sym 43775 fifo.fifo_mem[55][4]
.sym 43776 fifo.fifo_mem[55][1]
.sym 43777 fifo.fifo_mem[55][2]
.sym 43778 fifo.fifo_mem[55][7]
.sym 43779 fifo.fifo_mem[55][6]
.sym 43858 receiver.o_data[0]
.sym 43859 $false
.sym 43860 $false
.sym 43861 $false
.sym 43882 receiver.o_data[1]
.sym 43883 $false
.sym 43884 $false
.sym 43885 $false
.sym 43892 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859
.sym 43893 i_clk$2$2
.sym 43894 $false
.sym 43897 $abc$27458$new_n4295_
.sym 43900 $abc$27458$new_n3385_
.sym 43901 fifo.fifo_mem[51][6]
.sym 43902 fifo.fifo_mem[51][1]
.sym 43969 $false
.sym 43970 transmitter.counter[2]
.sym 43971 $false
.sym 43972 $auto$alumacc.cc:474:replace_alu$364.C[2]
.sym 43993 $false
.sym 43994 transmitter.counter[13]
.sym 43995 $false
.sym 43996 $auto$alumacc.cc:474:replace_alu$364.C[13]
.sym 44011 receiver.o_data[7]
.sym 44012 $false
.sym 44013 $false
.sym 44014 $false
.sym 44015 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059
.sym 44016 i_clk$2$2
.sym 44017 $false
.sym 44019 fifo.fifo_mem[178][1]
.sym 44020 fifo.fifo_mem[178][3]
.sym 44021 fifo.fifo_mem[178][7]
.sym 44128 receiver.o_data[7]
.sym 44129 $false
.sym 44130 $false
.sym 44131 $false
.sym 44138 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057
.sym 44139 i_clk$2$2
.sym 44140 $false
.sym 44245 fifo.fifo_mem[234][4]
.sym 44247 fifo.fifo_mem[234][1]
.sym 44322 receiver.o_data[2]
.sym 44323 $false
.sym 44324 $false
.sym 44325 $false
.sym 44334 receiver.o_data[0]
.sym 44335 $false
.sym 44336 $false
.sym 44337 $false
.sym 44362 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739
.sym 44363 i_clk$2$2
.sym 44364 $false
.sym 44372 fifo.fifo_mem[145][6]
.sym 44376 fifo.fifo_mem[145][5]
.sym 44515 receiver.o_data[5]
.sym 44516 $false
.sym 44517 $false
.sym 44518 $false
.sym 44525 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553
.sym 44526 i_clk$2$2
.sym 44527 $false
.sym 44528 fifo.fifo_mem[248][4]
.sym 44529 fifo.fifo_mem[248][5]
.sym 44531 fifo.fifo_mem[248][0]
.sym 44533 fifo.fifo_mem[248][3]
.sym 44534 fifo.fifo_mem[248][7]
.sym 44535 fifo.fifo_mem[248][6]
.sym 44608 fifo.rd_addr[2]
.sym 44609 fifo.rd_addr[0]
.sym 44610 fifo.fifo_mem[164][5]
.sym 44611 fifo.fifo_mem[160][5]
.sym 44614 receiver.o_data[4]
.sym 44615 $false
.sym 44616 $false
.sym 44617 $false
.sym 44626 receiver.o_data[7]
.sym 44627 $false
.sym 44628 $false
.sym 44629 $false
.sym 44632 receiver.o_data[1]
.sym 44633 $false
.sym 44634 $false
.sym 44635 $false
.sym 44638 receiver.o_data[6]
.sym 44639 $false
.sym 44640 $false
.sym 44641 $false
.sym 44648 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001
.sym 44649 i_clk$2$2
.sym 44650 $false
.sym 44651 $abc$27458$new_n3587_
.sym 44652 $abc$27458$new_n4160_
.sym 44653 fifo.fifo_mem[245][6]
.sym 44654 fifo.fifo_mem[245][4]
.sym 44655 fifo.fifo_mem[245][3]
.sym 44656 fifo.fifo_mem[245][2]
.sym 44657 fifo.fifo_mem[245][1]
.sym 44658 fifo.fifo_mem[245][5]
.sym 44731 fifo.rd_addr[0]
.sym 44732 fifo.rd_addr[2]
.sym 44733 fifo.fifo_mem[245][1]
.sym 44734 fifo.fifo_mem[241][1]
.sym 44737 fifo.rd_addr[0]
.sym 44738 fifo.rd_addr[2]
.sym 44739 fifo.fifo_mem[85][2]
.sym 44740 fifo.fifo_mem[81][2]
.sym 44743 receiver.o_data[7]
.sym 44744 $false
.sym 44745 $false
.sym 44746 $false
.sym 44755 receiver.o_data[4]
.sym 44756 $false
.sym 44757 $false
.sym 44758 $false
.sym 44761 receiver.o_data[6]
.sym 44762 $false
.sym 44763 $false
.sym 44764 $false
.sym 44767 receiver.o_data[1]
.sym 44768 $false
.sym 44769 $false
.sym 44770 $false
.sym 44771 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441
.sym 44772 i_clk$2$2
.sym 44773 $false
.sym 44774 fifo.fifo_mem[213][1]
.sym 44777 fifo.fifo_mem[213][2]
.sym 44778 fifo.fifo_mem[213][4]
.sym 44848 receiver.o_data[4]
.sym 44849 $false
.sym 44850 $false
.sym 44851 $false
.sym 44872 receiver.o_data[3]
.sym 44873 $false
.sym 44874 $false
.sym 44875 $false
.sym 44890 receiver.o_data[2]
.sym 44891 $false
.sym 44892 $false
.sym 44893 $false
.sym 44894 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161
.sym 44895 i_clk$2$2
.sym 44896 $false
.sym 44897 $abc$27458$new_n3578_
.sym 44898 fifo.fifo_mem[164][6]
.sym 44899 fifo.fifo_mem[164][7]
.sym 44903 fifo.fifo_mem[164][4]
.sym 44971 fifo.rd_addr[2]
.sym 44972 fifo.rd_addr[1]
.sym 44973 fifo.fifo_mem[174][1]
.sym 44974 fifo.fifo_mem[172][1]
.sym 44983 receiver.o_data[2]
.sym 44984 $false
.sym 44985 $false
.sym 44986 $false
.sym 44989 receiver.o_data[5]
.sym 44990 $false
.sym 44991 $false
.sym 44992 $false
.sym 44995 receiver.o_data[1]
.sym 44996 $false
.sym 44997 $false
.sym 44998 $false
.sym 45001 receiver.o_data[3]
.sym 45002 $false
.sym 45003 $false
.sym 45004 $false
.sym 45013 receiver.o_data[0]
.sym 45014 $false
.sym 45015 $false
.sym 45016 $false
.sym 45017 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225
.sym 45018 i_clk$2$2
.sym 45019 $false
.sym 45021 $abc$27458$new_n3003_
.sym 45023 $abc$27458$new_n3577_
.sym 45024 fifo.fifo_mem[155][0]
.sym 45025 fifo.fifo_mem[155][3]
.sym 45027 fifo.fifo_mem[155][6]
.sym 45112 fifo.rd_addr[4]
.sym 45113 fifo.rd_addr[0]
.sym 45114 $abc$27458$new_n3011_
.sym 45115 $abc$27458$new_n3010_
.sym 45118 fifo.rd_addr[4]
.sym 45119 $abc$27458$new_n4010_
.sym 45120 $abc$27458$new_n4011_
.sym 45121 fifo.rd_addr[1]
.sym 45130 receiver.o_data[2]
.sym 45131 $false
.sym 45132 $false
.sym 45133 $false
.sym 45136 receiver.o_data[0]
.sym 45137 $false
.sym 45138 $false
.sym 45139 $false
.sym 45140 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833
.sym 45141 i_clk$2$2
.sym 45142 $false
.sym 45144 $abc$27458$new_n3162_
.sym 45146 $abc$27458$new_n3005_
.sym 45147 $abc$27458$new_n4954_
.sym 45148 fifo.fifo_mem[184][1]
.sym 45149 fifo.fifo_mem[184][2]
.sym 45150 fifo.fifo_mem[184][0]
.sym 45217 fifo.rd_addr[2]
.sym 45218 fifo.rd_addr[3]
.sym 45219 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][32]$b$1170[3]_new_inv_
.sym 45220 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][33]$b$1173[3]_new_inv_
.sym 45223 $false
.sym 45224 fifo.rd_addr[1]
.sym 45225 fifo.fifo_mem[246][7]
.sym 45226 fifo.fifo_mem[244][7]
.sym 45229 $false
.sym 45230 $false
.sym 45231 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 45232 $abc$27458$new_n4785_
.sym 45235 $false
.sym 45236 fifo.rd_addr[0]
.sym 45237 fifo.fifo_mem[131][3]
.sym 45238 fifo.fifo_mem[130][3]
.sym 45241 $false
.sym 45242 fifo.rd_addr[0]
.sym 45243 fifo.fifo_mem[135][3]
.sym 45244 fifo.fifo_mem[134][3]
.sym 45247 fifo.rd_addr[4]
.sym 45248 $abc$27458$new_n3799_
.sym 45249 $abc$27458$new_n3781_
.sym 45250 $abc$27458$new_n3780_
.sym 45253 $false
.sym 45254 fifo.rd_addr[1]
.sym 45255 $abc$27458$new_n3715_
.sym 45256 $abc$27458$new_n3714_
.sym 45259 receiver.o_data[7]
.sym 45260 $false
.sym 45261 $false
.sym 45262 $false
.sym 45263 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681
.sym 45264 i_clk$2$2
.sym 45265 $false
.sym 45266 $abc$27458$new_n3772_
.sym 45267 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843
.sym 45268 $abc$27458$new_n3592_
.sym 45269 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[2]_new_
.sym 45270 $abc$27458$new_n3994_
.sym 45271 fifo.fifo_mem[128][1]
.sym 45272 fifo.fifo_mem[128][0]
.sym 45273 fifo.fifo_mem[128][6]
.sym 45340 fifo.rd_addr[1]
.sym 45341 $abc$27458$new_n3369_
.sym 45342 $abc$27458$new_n3378_
.sym 45343 $abc$27458$new_n3375_
.sym 45346 fifo.rd_addr[1]
.sym 45347 fifo.rd_addr[2]
.sym 45348 fifo.fifo_mem[174][3]
.sym 45349 fifo.fifo_mem[172][3]
.sym 45358 fifo.rd_addr[0]
.sym 45359 fifo.rd_addr[2]
.sym 45360 fifo.fifo_mem[85][0]
.sym 45361 fifo.fifo_mem[81][0]
.sym 45364 $abc$27458$new_n5204_
.sym 45365 fifo.rd_addr[2]
.sym 45366 fifo.fifo_mem[170][3]
.sym 45367 fifo.fifo_mem[168][3]
.sym 45370 receiver.o_data[0]
.sym 45371 $false
.sym 45372 $false
.sym 45373 $false
.sym 45386 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323
.sym 45387 i_clk$2$2
.sym 45388 $false
.sym 45389 $abc$27458$new_n2824_
.sym 45390 $abc$27458$new_n3964_
.sym 45391 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129
.sym 45392 $abc$27458$new_n3990_
.sym 45393 $abc$27458$new_n4272_
.sym 45394 fifo.fifo_mem[137][7]
.sym 45395 fifo.fifo_mem[137][5]
.sym 45396 fifo.fifo_mem[137][4]
.sym 45469 $false
.sym 45470 fifo.rd_addr[2]
.sym 45471 fifo.fifo_mem[174][2]
.sym 45472 fifo.fifo_mem[170][2]
.sym 45475 fifo.rd_addr[0]
.sym 45476 fifo.rd_addr[2]
.sym 45477 fifo.fifo_mem[135][2]
.sym 45478 fifo.fifo_mem[131][2]
.sym 45487 receiver.o_data[5]
.sym 45488 $false
.sym 45489 $false
.sym 45490 $false
.sym 45499 receiver.o_data[7]
.sym 45500 $false
.sym 45501 $false
.sym 45502 $false
.sym 45509 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641
.sym 45510 i_clk$2$2
.sym 45511 $false
.sym 45512 $abc$27458$new_n2922_
.sym 45513 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417
.sym 45514 $abc$27458$new_n2923_
.sym 45516 $abc$27458$new_n3136_
.sym 45517 $abc$27458$new_n3134_
.sym 45518 fifo.fifo_mem[240][1]
.sym 45519 fifo.fifo_mem[240][7]
.sym 45586 fifo.rd_addr[4]
.sym 45587 $abc$27458$new_n3064_
.sym 45588 $abc$27458$new_n4933_
.sym 45589 fifo.rd_addr[1]
.sym 45592 fifo.rd_addr[2]
.sym 45593 fifo.rd_addr[0]
.sym 45594 fifo.fifo_mem[174][5]
.sym 45595 fifo.fifo_mem[170][5]
.sym 45598 fifo.rd_addr[2]
.sym 45599 fifo.rd_addr[0]
.sym 45600 fifo.fifo_mem[244][1]
.sym 45601 fifo.fifo_mem[240][1]
.sym 45604 $abc$27458$new_n3041_
.sym 45605 $abc$27458$new_n4934_
.sym 45606 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[1]_new_
.sym 45607 fifo.rd_addr[3]
.sym 45610 fifo.rd_addr[0]
.sym 45611 fifo.rd_addr[2]
.sym 45612 fifo.fifo_mem[231][0]
.sym 45613 fifo.fifo_mem[227][0]
.sym 45616 fifo.rd_addr[1]
.sym 45617 $abc$27458$new_n4862_
.sym 45618 $abc$27458$new_n2637_
.sym 45619 $abc$27458$new_n2636_
.sym 45622 fifo.rd_addr[1]
.sym 45623 $abc$27458$new_n4931_
.sym 45624 $abc$27458$new_n3059_
.sym 45625 $abc$27458$new_n3058_
.sym 45628 receiver.o_data[0]
.sym 45629 $false
.sym 45630 $false
.sym 45631 $false
.sym 45632 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961
.sym 45633 i_clk$2$2
.sym 45634 $false
.sym 45635 $abc$27458$new_n5131_
.sym 45636 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[7]_new_inv_
.sym 45638 $abc$27458$new_n4205_
.sym 45639 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739
.sym 45640 $abc$27458$new_n4203_
.sym 45642 fifo.fifo_mem[222][1]
.sym 45709 $false
.sym 45710 $false
.sym 45711 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 45712 $abc$27458$new_n4529_
.sym 45715 $false
.sym 45716 $false
.sym 45717 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 45718 $abc$27458$new_n4666_
.sym 45721 fifo.rd_addr[2]
.sym 45722 fifo.rd_addr[0]
.sym 45723 fifo.fifo_mem[134][1]
.sym 45724 fifo.fifo_mem[130][1]
.sym 45727 fifo.rd_addr[2]
.sym 45728 fifo.rd_addr[0]
.sym 45729 fifo.fifo_mem[134][2]
.sym 45730 fifo.fifo_mem[130][2]
.sym 45733 receiver.o_data[2]
.sym 45734 $false
.sym 45735 $false
.sym 45736 $false
.sym 45739 receiver.o_data[0]
.sym 45740 $false
.sym 45741 $false
.sym 45742 $false
.sym 45745 receiver.o_data[3]
.sym 45746 $false
.sym 45747 $false
.sym 45748 $false
.sym 45751 receiver.o_data[1]
.sym 45752 $false
.sym 45753 $false
.sym 45754 $false
.sym 45755 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113
.sym 45756 i_clk$2$2
.sym 45757 $false
.sym 45758 $abc$27458$new_n3603_
.sym 45759 $abc$27458$new_n3627_
.sym 45761 $abc$27458$new_n5162_
.sym 45762 $abc$27458$new_n3101_
.sym 45763 $abc$27458$new_n3602_
.sym 45764 $abc$27458$new_n3556_
.sym 45765 fifo.fifo_mem[23][1]
.sym 45832 fifo.rd_addr[2]
.sym 45833 fifo.rd_addr[0]
.sym 45834 fifo.fifo_mem[174][7]
.sym 45835 fifo.fifo_mem[170][7]
.sym 45838 fifo.rd_addr[3]
.sym 45839 $abc$27458$new_n2728_
.sym 45840 $abc$27458$new_n2731_
.sym 45841 $abc$27458$new_n2730_
.sym 45850 $abc$27458$new_n4397_
.sym 45851 $abc$27458$new_n4401_
.sym 45852 $abc$27458$new_n4400_
.sym 45853 fifo.rd_addr[3]
.sym 45856 $false
.sym 45857 $false
.sym 45858 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 45859 $abc$27458$new_n4649_
.sym 45862 $false
.sym 45863 $false
.sym 45864 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 45865 $abc$27458$new_n4559_
.sym 45868 fifo.rd_addr[0]
.sym 45869 fifo.rd_addr[2]
.sym 45870 fifo.fifo_mem[135][4]
.sym 45871 fifo.fifo_mem[131][4]
.sym 45874 receiver.o_data[7]
.sym 45875 $false
.sym 45876 $false
.sym 45877 $false
.sym 45878 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225
.sym 45879 i_clk$2$2
.sym 45880 $false
.sym 45881 $abc$27458$new_n3605_
.sym 45882 $abc$27458$new_n3594_
.sym 45883 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$b$972[4]_new_inv_
.sym 45884 fifo.fifo_mem[236][5]
.sym 45885 fifo.fifo_mem[236][4]
.sym 45886 fifo.fifo_mem[236][1]
.sym 45887 fifo.fifo_mem[236][2]
.sym 45888 fifo.fifo_mem[236][0]
.sym 45961 fifo.rd_addr[2]
.sym 45962 fifo.rd_addr[0]
.sym 45963 fifo.fifo_mem[236][2]
.sym 45964 fifo.fifo_mem[232][2]
.sym 45967 fifo.rd_addr[1]
.sym 45968 fifo.rd_addr[0]
.sym 45969 $abc$27458$new_n4007_
.sym 45970 $abc$27458$new_n4008_
.sym 45973 fifo.rd_addr[2]
.sym 45974 fifo.rd_addr[0]
.sym 45975 fifo.fifo_mem[62][1]
.sym 45976 fifo.fifo_mem[58][1]
.sym 45979 fifo.rd_addr[2]
.sym 45980 fifo.rd_addr[0]
.sym 45981 fifo.fifo_mem[188][5]
.sym 45982 fifo.fifo_mem[184][5]
.sym 45985 fifo.rd_addr[5]
.sym 45986 $abc$27458$new_n4000_
.sym 45987 $abc$27458$new_n4006_
.sym 45988 $abc$27458$new_n4009_
.sym 45997 receiver.o_data[5]
.sym 45998 $false
.sym 45999 $false
.sym 46000 $false
.sym 46001 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897
.sym 46002 i_clk$2$2
.sym 46003 $false
.sym 46004 $abc$27458$new_n3768_
.sym 46005 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$b$972[5]_new_inv_
.sym 46006 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377
.sym 46007 $abc$27458$new_n3769_
.sym 46009 fifo.fifo_mem[184][5]
.sym 46010 fifo.fifo_mem[184][3]
.sym 46011 fifo.fifo_mem[184][7]
.sym 46078 $false
.sym 46079 $false
.sym 46080 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 46081 $abc$27458$new_n4785_
.sym 46084 $false
.sym 46085 $false
.sym 46086 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 46087 $abc$27458$new_n4632_
.sym 46090 $abc$27458$new_n5217_
.sym 46091 fifo.rd_addr[2]
.sym 46092 fifo.fifo_mem[17][3]
.sym 46093 fifo.fifo_mem[19][3]
.sym 46096 fifo.rd_addr[4]
.sym 46097 fifo.rd_addr[1]
.sym 46098 $abc$27458$new_n4002_
.sym 46099 $abc$27458$new_n4003_
.sym 46102 $abc$27458$new_n4001_
.sym 46103 $abc$27458$new_n4005_
.sym 46104 $abc$27458$new_n4004_
.sym 46105 fifo.rd_addr[1]
.sym 46108 fifo.rd_addr[1]
.sym 46109 fifo.rd_addr[2]
.sym 46110 fifo.fifo_mem[23][3]
.sym 46111 fifo.fifo_mem[21][3]
.sym 46114 receiver.o_data[2]
.sym 46115 $false
.sym 46116 $false
.sym 46117 $false
.sym 46120 receiver.o_data[7]
.sym 46121 $false
.sym 46122 $false
.sym 46123 $false
.sym 46124 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353
.sym 46125 i_clk$2$2
.sym 46126 $false
.sym 46127 $abc$27458$new_n4373_
.sym 46128 $abc$27458$new_n4862_
.sym 46129 $abc$27458$new_n3600_
.sym 46130 $abc$27458$new_n5048_
.sym 46131 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[4]_new_inv_
.sym 46132 fifo.fifo_mem[111][6]
.sym 46133 fifo.fifo_mem[111][7]
.sym 46134 fifo.fifo_mem[111][4]
.sym 46201 $false
.sym 46202 $false
.sym 46203 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 46204 $abc$27458$new_n4700_
.sym 46207 $false
.sym 46208 $false
.sym 46209 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 46210 $abc$27458$new_n4751_
.sym 46219 receiver.o_data[0]
.sym 46220 $false
.sym 46221 $false
.sym 46222 $false
.sym 46225 receiver.o_data[4]
.sym 46226 $false
.sym 46227 $false
.sym 46228 $false
.sym 46231 receiver.o_data[2]
.sym 46232 $false
.sym 46233 $false
.sym 46234 $false
.sym 46237 receiver.o_data[3]
.sym 46238 $false
.sym 46239 $false
.sym 46240 $false
.sym 46243 receiver.o_data[5]
.sym 46244 $false
.sym 46245 $false
.sym 46246 $false
.sym 46247 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625
.sym 46248 i_clk$2$2
.sym 46249 $false
.sym 46250 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201
.sym 46251 $abc$27458$new_n3771_
.sym 46253 $abc$27458$new_n5179_
.sym 46254 fifo.fifo_mem[19][1]
.sym 46256 fifo.fifo_mem[19][7]
.sym 46257 fifo.fifo_mem[19][5]
.sym 46324 $false
.sym 46325 $false
.sym 46326 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 46327 $abc$27458$new_n4700_
.sym 46336 $false
.sym 46337 $false
.sym 46338 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 46339 $abc$27458$new_n4785_
.sym 46348 fifo.rd_addr[0]
.sym 46349 fifo.rd_addr[3]
.sym 46350 $abc$27458$new_n5218_
.sym 46351 $abc$27458$new_n5028_
.sym 46354 fifo.rd_addr[2]
.sym 46355 fifo.rd_addr[0]
.sym 46356 fifo.fifo_mem[182][1]
.sym 46357 fifo.fifo_mem[178][1]
.sym 46360 receiver.o_data[4]
.sym 46361 $false
.sym 46362 $false
.sym 46363 $false
.sym 46370 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867
.sym 46371 i_clk$2$2
.sym 46372 $false
.sym 46373 $abc$27458$new_n4216_
.sym 46374 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[7]_new_
.sym 46375 $abc$27458$new_n4218_
.sym 46376 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[7]_new_
.sym 46377 $abc$27458$new_n3095_
.sym 46378 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$b$927[7]_new_
.sym 46379 $abc$27458$new_n3085_
.sym 46380 fifo.fifo_mem[58][7]
.sym 46447 fifo.rd_addr[2]
.sym 46448 fifo.rd_addr[0]
.sym 46449 fifo.fifo_mem[231][4]
.sym 46450 fifo.fifo_mem[227][4]
.sym 46453 fifo.rd_addr[3]
.sym 46454 $abc$27458$new_n3087_
.sym 46455 $abc$27458$new_n3088_
.sym 46456 fifo.rd_addr[1]
.sym 46459 $abc$27458$new_n5031_
.sym 46460 fifo.rd_addr[0]
.sym 46461 fifo.fifo_mem[230][4]
.sym 46462 fifo.fifo_mem[226][4]
.sym 46465 fifo.rd_addr[0]
.sym 46466 fifo.rd_addr[2]
.sym 46467 $abc$27458$new_n4390_
.sym 46468 $abc$27458$new_n4391_
.sym 46477 receiver.o_data[4]
.sym 46478 $false
.sym 46479 $false
.sym 46480 $false
.sym 46483 receiver.o_data[3]
.sym 46484 $false
.sym 46485 $false
.sym 46486 $false
.sym 46489 receiver.o_data[2]
.sym 46490 $false
.sym 46491 $false
.sym 46492 $false
.sym 46493 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913
.sym 46494 i_clk$2$2
.sym 46495 $false
.sym 46497 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[2]_new_
.sym 46498 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425
.sym 46499 $abc$27458$new_n3823_
.sym 46502 $abc$27458$new_n3094_
.sym 46503 fifo.fifo_mem[100][5]
.sym 46570 fifo.rd_addr[3]
.sym 46571 $abc$27458$new_n5132_
.sym 46572 $abc$27458$new_n4275_
.sym 46573 $abc$27458$new_n4274_
.sym 46576 fifo.rd_addr[2]
.sym 46577 fifo.rd_addr[0]
.sym 46578 fifo.fifo_mem[100][7]
.sym 46579 fifo.fifo_mem[96][7]
.sym 46582 $false
.sym 46583 $false
.sym 46584 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 46585 $abc$27458$new_n4666_
.sym 46588 $abc$27458$new_n4943_
.sym 46589 fifo.rd_addr[0]
.sym 46590 fifo.fifo_mem[230][2]
.sym 46591 fifo.fifo_mem[226][2]
.sym 46594 $false
.sym 46595 $false
.sym 46596 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 46597 $abc$27458$new_n4529_
.sym 46600 $abc$27458$new_n4930_
.sym 46601 fifo.rd_addr[0]
.sym 46602 fifo.fifo_mem[246][1]
.sym 46603 fifo.fifo_mem[242][1]
.sym 46606 receiver.o_data[7]
.sym 46607 $false
.sym 46608 $false
.sym 46609 $false
.sym 46612 receiver.o_data[5]
.sym 46613 $false
.sym 46614 $false
.sym 46615 $false
.sym 46616 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715
.sym 46617 i_clk$2$2
.sym 46618 $false
.sym 46619 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105
.sym 46621 $abc$27458$new_n3100_
.sym 46622 $abc$27458$new_n3685_
.sym 46623 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699
.sym 46625 fifo.fifo_mem[174][4]
.sym 46626 fifo.fifo_mem[174][6]
.sym 46699 fifo.rd_addr[2]
.sym 46700 fifo.rd_addr[0]
.sym 46701 fifo.fifo_mem[198][2]
.sym 46702 fifo.fifo_mem[194][2]
.sym 46705 fifo.rd_addr[0]
.sym 46706 fifo.rd_addr[2]
.sym 46707 fifo.fifo_mem[195][3]
.sym 46708 fifo.fifo_mem[194][3]
.sym 46711 fifo.rd_addr[3]
.sym 46712 $abc$27458$new_n3147_
.sym 46713 $abc$27458$new_n3151_
.sym 46714 $abc$27458$new_n3150_
.sym 46717 $false
.sym 46718 fifo.rd_addr[2]
.sym 46719 fifo.fifo_mem[174][6]
.sym 46720 fifo.fifo_mem[170][6]
.sym 46723 fifo.rd_addr[2]
.sym 46724 fifo.rd_addr[0]
.sym 46725 fifo.fifo_mem[247][1]
.sym 46726 fifo.fifo_mem[243][1]
.sym 46729 receiver.o_data[1]
.sym 46730 $false
.sym 46731 $false
.sym 46732 $false
.sym 46735 receiver.o_data[0]
.sym 46736 $false
.sym 46737 $false
.sym 46738 $false
.sym 46739 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537
.sym 46740 i_clk$2$2
.sym 46741 $false
.sym 46742 $abc$27458$new_n2631_
.sym 46747 fifo.fifo_mem[126][0]
.sym 46748 fifo.fifo_mem[126][7]
.sym 46816 $false
.sym 46817 $false
.sym 46818 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 46819 $abc$27458$new_n4785_
.sym 46822 fifo.rd_addr[2]
.sym 46823 fifo.rd_addr[0]
.sym 46824 fifo.fifo_mem[92][0]
.sym 46825 fifo.fifo_mem[88][0]
.sym 46834 $false
.sym 46835 $false
.sym 46836 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 46837 $abc$27458$new_n4751_
.sym 46846 fifo.rd_addr[2]
.sym 46847 fifo.rd_addr[0]
.sym 46848 fifo.fifo_mem[142][7]
.sym 46849 fifo.fifo_mem[138][7]
.sym 46852 fifo.rd_addr[2]
.sym 46853 fifo.rd_addr[0]
.sym 46854 fifo.fifo_mem[142][2]
.sym 46855 fifo.fifo_mem[138][2]
.sym 46858 receiver.o_data[6]
.sym 46859 $false
.sym 46860 $false
.sym 46861 $false
.sym 46862 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961
.sym 46863 i_clk$2$2
.sym 46864 $false
.sym 46867 $abc$27458$new_n3479_
.sym 46868 $abc$27458$new_n3606_
.sym 46869 $abc$27458$new_n4225_
.sym 46871 fifo.fifo_mem[237][4]
.sym 46939 fifo.rd_addr[0]
.sym 46940 fifo.rd_addr[2]
.sym 46941 fifo.fifo_mem[63][4]
.sym 46942 fifo.fifo_mem[59][4]
.sym 46945 fifo.rd_addr[1]
.sym 46946 $abc$27458$new_n3315_
.sym 46947 $abc$27458$new_n3318_
.sym 46948 $abc$27458$new_n3317_
.sym 46963 fifo.rd_addr[1]
.sym 46964 $abc$27458$new_n3114_
.sym 46965 $abc$27458$new_n3117_
.sym 46966 $abc$27458$new_n3116_
.sym 46969 $false
.sym 46970 receiver.baud_counter[3]
.sym 46971 $false
.sym 46972 $auto$alumacc.cc:474:replace_alu$358.C[3]
.sym 46975 receiver.o_data[5]
.sym 46976 $false
.sym 46977 $false
.sym 46978 $false
.sym 46981 receiver.o_data[4]
.sym 46982 $false
.sym 46983 $false
.sym 46984 $false
.sym 46985 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371
.sym 46986 i_clk$2$2
.sym 46987 $false
.sym 46991 fifo.fifo_mem[27][0]
.sym 46992 fifo.fifo_mem[27][1]
.sym 46993 fifo.fifo_mem[27][2]
.sym 46994 fifo.fifo_mem[27][3]
.sym 47062 fifo.rd_addr[3]
.sym 47063 fifo.rd_addr[2]
.sym 47064 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][34]$b$1176[3]_new_inv_
.sym 47065 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][35]$b$1179[3]_new_inv_
.sym 47086 $abc$27458$new_n5048_
.sym 47087 fifo.rd_addr[0]
.sym 47088 fifo.fifo_mem[110][4]
.sym 47089 fifo.fifo_mem[106][4]
.sym 47104 receiver.o_data[3]
.sym 47105 $false
.sym 47106 $false
.sym 47107 $false
.sym 47108 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033
.sym 47109 i_clk$2$2
.sym 47110 $false
.sym 47111 $abc$27458$new_n2932_
.sym 47112 $abc$27458$new_n2938_
.sym 47113 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$b$909[1]_new_inv_
.sym 47114 $abc$27458$new_n4908_
.sym 47115 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051
.sym 47116 $abc$27458$new_n3478_
.sym 47117 fifo.fifo_mem[57][1]
.sym 47118 fifo.fifo_mem[57][3]
.sym 47185 fifo.rd_addr[3]
.sym 47186 $abc$27458$new_n4240_
.sym 47187 $abc$27458$new_n4241_
.sym 47188 fifo.rd_addr[1]
.sym 47191 fifo.rd_addr[3]
.sym 47192 $abc$27458$new_n4909_
.sym 47193 $abc$27458$new_n2935_
.sym 47194 $abc$27458$new_n2934_
.sym 47197 fifo.rd_addr[2]
.sym 47198 fifo.rd_addr[0]
.sym 47199 fifo.fifo_mem[20][4]
.sym 47200 fifo.fifo_mem[16][4]
.sym 47203 fifo.rd_addr[2]
.sym 47204 fifo.rd_addr[0]
.sym 47205 fifo.fifo_mem[116][4]
.sym 47206 fifo.fifo_mem[112][4]
.sym 47209 fifo.rd_addr[2]
.sym 47210 fifo.rd_addr[0]
.sym 47211 fifo.fifo_mem[188][6]
.sym 47212 fifo.fifo_mem[184][6]
.sym 47215 $false
.sym 47216 $false
.sym 47217 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 47218 $abc$27458$new_n4666_
.sym 47221 fifo.rd_addr[0]
.sym 47222 fifo.rd_addr[2]
.sym 47223 fifo.fifo_mem[197][2]
.sym 47224 fifo.fifo_mem[193][2]
.sym 47227 receiver.o_data[4]
.sym 47228 $false
.sym 47229 $false
.sym 47230 $false
.sym 47231 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795
.sym 47232 i_clk$2$2
.sym 47233 $false
.sym 47235 $abc$27458$new_n3109_
.sym 47236 $abc$27458$new_n2904_
.sym 47237 fifo.fifo_mem[220][7]
.sym 47238 fifo.fifo_mem[220][3]
.sym 47239 fifo.fifo_mem[220][2]
.sym 47241 fifo.fifo_mem[220][4]
.sym 47308 fifo.rd_addr[2]
.sym 47309 fifo.rd_addr[0]
.sym 47310 fifo.fifo_mem[116][5]
.sym 47311 fifo.fifo_mem[112][5]
.sym 47314 fifo.rd_addr[2]
.sym 47315 fifo.rd_addr[0]
.sym 47316 fifo.fifo_mem[220][7]
.sym 47317 fifo.fifo_mem[216][7]
.sym 47320 fifo.rd_addr[2]
.sym 47321 fifo.rd_addr[0]
.sym 47322 fifo.fifo_mem[116][1]
.sym 47323 fifo.fifo_mem[112][1]
.sym 47326 receiver.o_data[1]
.sym 47327 $false
.sym 47328 $false
.sym 47329 $false
.sym 47332 receiver.o_data[7]
.sym 47333 $false
.sym 47334 $false
.sym 47335 $false
.sym 47338 receiver.o_data[5]
.sym 47339 $false
.sym 47340 $false
.sym 47341 $false
.sym 47344 receiver.o_data[4]
.sym 47345 $false
.sym 47346 $false
.sym 47347 $false
.sym 47354 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134
.sym 47355 i_clk$2$2
.sym 47356 $false
.sym 47357 $abc$27458$new_n4969_
.sym 47358 $abc$27458$new_n3213_
.sym 47359 $abc$27458$new_n3480_
.sym 47360 fifo.fifo_mem[52][2]
.sym 47361 fifo.fifo_mem[52][3]
.sym 47362 fifo.fifo_mem[52][6]
.sym 47431 fifo.rd_addr[2]
.sym 47432 fifo.rd_addr[0]
.sym 47433 fifo.fifo_mem[78][4]
.sym 47434 fifo.fifo_mem[74][4]
.sym 47437 fifo.rd_addr[1]
.sym 47438 fifo.rd_addr[2]
.sym 47439 fifo.fifo_mem[163][1]
.sym 47440 fifo.fifo_mem[161][1]
.sym 47443 $false
.sym 47444 $false
.sym 47445 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 47446 $abc$27458$new_n4529_
.sym 47449 fifo.rd_addr[4]
.sym 47450 fifo.rd_addr[0]
.sym 47451 $abc$27458$new_n2983_
.sym 47452 $abc$27458$new_n2984_
.sym 47455 $false
.sym 47456 $false
.sym 47457 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 47458 $abc$27458$new_n4700_
.sym 47467 fifo.rd_addr[0]
.sym 47468 fifo.rd_addr[2]
.sym 47469 fifo.fifo_mem[143][7]
.sym 47470 fifo.fifo_mem[139][7]
.sym 47473 receiver.o_data[4]
.sym 47474 $false
.sym 47475 $false
.sym 47476 $false
.sym 47477 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411
.sym 47478 i_clk$2$2
.sym 47479 $false
.sym 47480 $abc$27458$new_n5165_
.sym 47481 $abc$27458$new_n5164_
.sym 47482 $abc$27458$new_n4226_
.sym 47483 $abc$27458$new_n3087_
.sym 47484 fifo.fifo_mem[237][2]
.sym 47486 fifo.fifo_mem[237][1]
.sym 47487 fifo.fifo_mem[237][7]
.sym 47560 fifo.rd_addr[2]
.sym 47561 fifo.rd_addr[0]
.sym 47562 fifo.fifo_mem[196][3]
.sym 47563 fifo.fifo_mem[192][3]
.sym 47572 receiver.o_data[2]
.sym 47573 $false
.sym 47574 $false
.sym 47575 $false
.sym 47578 receiver.o_data[4]
.sym 47579 $false
.sym 47580 $false
.sym 47581 $false
.sym 47590 receiver.o_data[1]
.sym 47591 $false
.sym 47592 $false
.sym 47593 $false
.sym 47596 receiver.o_data[6]
.sym 47597 $false
.sym 47598 $false
.sym 47599 $false
.sym 47600 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571
.sym 47601 i_clk$2$2
.sym 47602 $false
.sym 47604 fifo.fifo_mem[192][7]
.sym 47607 fifo.fifo_mem[192][3]
.sym 47608 fifo.fifo_mem[192][2]
.sym 47610 fifo.fifo_mem[192][4]
.sym 47683 receiver.o_data[4]
.sym 47684 $false
.sym 47685 $false
.sym 47686 $false
.sym 47701 receiver.o_data[6]
.sym 47702 $false
.sym 47703 $false
.sym 47704 $false
.sym 47713 receiver.o_data[2]
.sym 47714 $false
.sym 47715 $false
.sym 47716 $false
.sym 47723 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075
.sym 47724 i_clk$2$2
.sym 47725 $false
.sym 47726 fifo.fifo_mem[247][0]
.sym 47728 fifo.fifo_mem[247][7]
.sym 47732 fifo.fifo_mem[247][1]
.sym 47818 fifo.rd_addr[1]
.sym 47819 $abc$27458$new_n2937_
.sym 47820 $abc$27458$new_n2941_
.sym 47821 $abc$27458$new_n2940_
.sym 47824 fifo.rd_addr[2]
.sym 47825 fifo.rd_addr[0]
.sym 47826 fifo.fifo_mem[54][1]
.sym 47827 fifo.fifo_mem[50][1]
.sym 47836 receiver.o_data[0]
.sym 47837 $false
.sym 47838 $false
.sym 47839 $false
.sym 47846 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691
.sym 47847 i_clk$2$2
.sym 47848 $false
.sym 47849 $abc$27458$new_n3244_
.sym 47853 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[4]
.sym 47855 fifo.fifo_mem[254][2]
.sym 47856 fifo.fifo_mem[254][7]
.sym 47923 fifo.rd_addr[0]
.sym 47924 fifo.rd_addr[2]
.sym 47925 fifo.fifo_mem[55][6]
.sym 47926 fifo.fifo_mem[51][6]
.sym 47929 $false
.sym 47930 fifo.rd_addr[3]
.sym 47931 fifo.fifo_mem[63][7]
.sym 47932 fifo.fifo_mem[55][7]
.sym 47935 fifo.rd_addr[0]
.sym 47936 fifo.rd_addr[2]
.sym 47937 fifo.fifo_mem[55][1]
.sym 47938 fifo.fifo_mem[51][1]
.sym 47941 receiver.o_data[4]
.sym 47942 $false
.sym 47943 $false
.sym 47944 $false
.sym 47947 receiver.o_data[1]
.sym 47948 $false
.sym 47949 $false
.sym 47950 $false
.sym 47953 receiver.o_data[2]
.sym 47954 $false
.sym 47955 $false
.sym 47956 $false
.sym 47959 receiver.o_data[7]
.sym 47960 $false
.sym 47961 $false
.sym 47962 $false
.sym 47965 receiver.o_data[6]
.sym 47966 $false
.sym 47967 $false
.sym 47968 $false
.sym 47969 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147
.sym 47970 i_clk$2$2
.sym 47971 $false
.sym 47975 fifo.fifo_mem[52][7]
.sym 48058 fifo.rd_addr[2]
.sym 48059 fifo.rd_addr[0]
.sym 48060 fifo.fifo_mem[182][7]
.sym 48061 fifo.fifo_mem[178][7]
.sym 48076 fifo.rd_addr[2]
.sym 48077 fifo.rd_addr[0]
.sym 48078 fifo.fifo_mem[182][3]
.sym 48079 fifo.fifo_mem[178][3]
.sym 48082 receiver.o_data[6]
.sym 48083 $false
.sym 48084 $false
.sym 48085 $false
.sym 48088 receiver.o_data[1]
.sym 48089 $false
.sym 48090 $false
.sym 48091 $false
.sym 48092 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451
.sym 48093 i_clk$2$2
.sym 48094 $false
.sym 48096 fifo.fifo_mem[88][2]
.sym 48175 receiver.o_data[1]
.sym 48176 $false
.sym 48177 $false
.sym 48178 $false
.sym 48181 receiver.o_data[3]
.sym 48182 $false
.sym 48183 $false
.sym 48184 $false
.sym 48187 receiver.o_data[7]
.sym 48188 $false
.sym 48189 $false
.sym 48190 $false
.sym 48215 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417
.sym 48216 i_clk$2$2
.sym 48217 $false
.sym 48417 receiver.o_data[4]
.sym 48418 $false
.sym 48419 $false
.sym 48420 $false
.sym 48429 receiver.o_data[1]
.sym 48430 $false
.sym 48431 $false
.sym 48432 $false
.sym 48439 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105
.sym 48440 i_clk$2$2
.sym 48441 $false
.sym 48449 fifo.fifo_mem[253][5]
.sym 48574 receiver.o_data[6]
.sym 48575 $false
.sym 48576 $false
.sym 48577 $false
.sym 48598 receiver.o_data[5]
.sym 48599 $false
.sym 48600 $false
.sym 48601 $false
.sym 48602 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833
.sym 48603 i_clk$2$2
.sym 48604 $false
.sym 48605 $abc$27458$new_n4157_
.sym 48607 fifo.fifo_mem[224][1]
.sym 48608 fifo.fifo_mem[224][6]
.sym 48612 fifo.fifo_mem[224][7]
.sym 48679 receiver.o_data[4]
.sym 48680 $false
.sym 48681 $false
.sym 48682 $false
.sym 48685 receiver.o_data[5]
.sym 48686 $false
.sym 48687 $false
.sym 48688 $false
.sym 48697 receiver.o_data[0]
.sym 48698 $false
.sym 48699 $false
.sym 48700 $false
.sym 48709 receiver.o_data[3]
.sym 48710 $false
.sym 48711 $false
.sym 48712 $false
.sym 48715 receiver.o_data[7]
.sym 48716 $false
.sym 48717 $false
.sym 48718 $false
.sym 48721 receiver.o_data[6]
.sym 48722 $false
.sym 48723 $false
.sym 48724 $false
.sym 48725 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777
.sym 48726 i_clk$2$2
.sym 48727 $false
.sym 48730 $abc$27458$new_n4154_
.sym 48733 fifo.fifo_mem[2][4]
.sym 48802 fifo.rd_addr[0]
.sym 48803 fifo.rd_addr[2]
.sym 48804 fifo.fifo_mem[245][4]
.sym 48805 fifo.fifo_mem[241][4]
.sym 48808 fifo.rd_addr[0]
.sym 48809 fifo.rd_addr[2]
.sym 48810 fifo.fifo_mem[245][6]
.sym 48811 fifo.fifo_mem[241][6]
.sym 48814 receiver.o_data[6]
.sym 48815 $false
.sym 48816 $false
.sym 48817 $false
.sym 48820 receiver.o_data[4]
.sym 48821 $false
.sym 48822 $false
.sym 48823 $false
.sym 48826 receiver.o_data[3]
.sym 48827 $false
.sym 48828 $false
.sym 48829 $false
.sym 48832 receiver.o_data[2]
.sym 48833 $false
.sym 48834 $false
.sym 48835 $false
.sym 48838 receiver.o_data[1]
.sym 48839 $false
.sym 48840 $false
.sym 48841 $false
.sym 48844 receiver.o_data[5]
.sym 48845 $false
.sym 48846 $false
.sym 48847 $false
.sym 48848 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633
.sym 48849 i_clk$2$2
.sym 48850 $false
.sym 48851 $abc$27458$new_n2920_
.sym 48853 $abc$27458$new_n4029_
.sym 48856 fifo.fifo_mem[173][0]
.sym 48858 fifo.fifo_mem[173][6]
.sym 48925 receiver.o_data[1]
.sym 48926 $false
.sym 48927 $false
.sym 48928 $false
.sym 48943 receiver.o_data[2]
.sym 48944 $false
.sym 48945 $false
.sym 48946 $false
.sym 48949 receiver.o_data[4]
.sym 48950 $false
.sym 48951 $false
.sym 48952 $false
.sym 48971 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097
.sym 48972 i_clk$2$2
.sym 48973 $false
.sym 48974 $abc$27458$new_n4321_
.sym 48976 $abc$27458$new_n4887_
.sym 48978 $abc$27458$new_n4208_
.sym 48980 $abc$27458$new_n4010_
.sym 48981 fifo.fifo_mem[122][7]
.sym 49048 fifo.rd_addr[2]
.sym 49049 fifo.rd_addr[0]
.sym 49050 fifo.fifo_mem[164][4]
.sym 49051 fifo.fifo_mem[160][4]
.sym 49054 receiver.o_data[6]
.sym 49055 $false
.sym 49056 $false
.sym 49057 $false
.sym 49060 receiver.o_data[7]
.sym 49061 $false
.sym 49062 $false
.sym 49063 $false
.sym 49084 receiver.o_data[4]
.sym 49085 $false
.sym 49086 $false
.sym 49087 $false
.sym 49094 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745
.sym 49095 i_clk$2$2
.sym 49096 $false
.sym 49098 $abc$27458$new_n2999_
.sym 49100 $abc$27458$new_n3000_
.sym 49102 fifo.fifo_mem[198][4]
.sym 49103 fifo.fifo_mem[198][0]
.sym 49177 fifo.rd_addr[4]
.sym 49178 $abc$27458$new_n3004_
.sym 49179 $abc$27458$new_n3005_
.sym 49180 fifo.rd_addr[1]
.sym 49189 fifo.rd_addr[4]
.sym 49190 $abc$27458$new_n3578_
.sym 49191 $abc$27458$new_n3579_
.sym 49192 fifo.rd_addr[3]
.sym 49195 receiver.o_data[0]
.sym 49196 $false
.sym 49197 $false
.sym 49198 $false
.sym 49201 receiver.o_data[3]
.sym 49202 $false
.sym 49203 $false
.sym 49204 $false
.sym 49213 receiver.o_data[6]
.sym 49214 $false
.sym 49215 $false
.sym 49216 $false
.sym 49217 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313
.sym 49218 i_clk$2$2
.sym 49219 $false
.sym 49220 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001
.sym 49221 $abc$27458$new_n3391_
.sym 49225 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385
.sym 49226 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177
.sym 49227 fifo.fifo_mem[189][3]
.sym 49300 fifo.rd_addr[2]
.sym 49301 fifo.rd_addr[0]
.sym 49302 fifo.fifo_mem[188][2]
.sym 49303 fifo.fifo_mem[184][2]
.sym 49312 fifo.rd_addr[2]
.sym 49313 fifo.rd_addr[0]
.sym 49314 fifo.fifo_mem[188][1]
.sym 49315 fifo.fifo_mem[184][1]
.sym 49318 fifo.rd_addr[3]
.sym 49319 $abc$27458$new_n3157_
.sym 49320 $abc$27458$new_n3163_
.sym 49321 $abc$27458$new_n3162_
.sym 49324 receiver.o_data[1]
.sym 49325 $false
.sym 49326 $false
.sym 49327 $false
.sym 49330 receiver.o_data[2]
.sym 49331 $false
.sym 49332 $false
.sym 49333 $false
.sym 49336 receiver.o_data[0]
.sym 49337 $false
.sym 49338 $false
.sym 49339 $false
.sym 49340 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705
.sym 49341 i_clk$2$2
.sym 49342 $false
.sym 49343 fifo.fifo_mem[18][4]
.sym 49344 fifo.fifo_mem[18][6]
.sym 49345 fifo.fifo_mem[18][0]
.sym 49347 fifo.fifo_mem[18][5]
.sym 49349 fifo.fifo_mem[18][2]
.sym 49350 fifo.fifo_mem[18][1]
.sym 49417 $false
.sym 49418 fifo.rd_addr[2]
.sym 49419 fifo.fifo_mem[231][5]
.sym 49420 fifo.fifo_mem[227][5]
.sym 49423 $false
.sym 49424 $false
.sym 49425 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 49426 $abc$27458$new_n4666_
.sym 49429 fifo.rd_addr[2]
.sym 49430 fifo.rd_addr[0]
.sym 49431 fifo.fifo_mem[252][4]
.sym 49432 fifo.fifo_mem[248][4]
.sym 49435 fifo.rd_addr[1]
.sym 49436 $abc$27458$new_n4954_
.sym 49437 fifo.rd_addr[3]
.sym 49438 $abc$27458$new_n5190_
.sym 49441 $false
.sym 49442 fifo.rd_addr[2]
.sym 49443 fifo.fifo_mem[132][6]
.sym 49444 fifo.fifo_mem[128][6]
.sym 49447 receiver.o_data[1]
.sym 49448 $false
.sym 49449 $false
.sym 49450 $false
.sym 49453 receiver.o_data[0]
.sym 49454 $false
.sym 49455 $false
.sym 49456 $false
.sym 49459 receiver.o_data[6]
.sym 49460 $false
.sym 49461 $false
.sym 49462 $false
.sym 49463 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017
.sym 49464 i_clk$2$2
.sym 49465 $false
.sym 49466 $abc$27458$new_n2919_
.sym 49467 $abc$27458$new_n2822_
.sym 49468 $abc$27458$new_n3793_
.sym 49469 fifo.fifo_mem[152][1]
.sym 49471 fifo.fifo_mem[152][4]
.sym 49472 fifo.fifo_mem[152][3]
.sym 49473 fifo.fifo_mem[152][2]
.sym 49540 fifo.rd_addr[1]
.sym 49541 fifo.rd_addr[2]
.sym 49542 fifo.fifo_mem[130][0]
.sym 49543 fifo.fifo_mem[128][0]
.sym 49546 fifo.rd_addr[0]
.sym 49547 fifo.rd_addr[2]
.sym 49548 fifo.fifo_mem[141][5]
.sym 49549 fifo.fifo_mem[137][5]
.sym 49552 $false
.sym 49553 $false
.sym 49554 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 49555 $abc$27458$new_n4529_
.sym 49558 fifo.rd_addr[0]
.sym 49559 fifo.rd_addr[2]
.sym 49560 fifo.fifo_mem[145][6]
.sym 49561 fifo.fifo_mem[144][6]
.sym 49564 fifo.rd_addr[0]
.sym 49565 fifo.rd_addr[2]
.sym 49566 fifo.fifo_mem[141][7]
.sym 49567 fifo.fifo_mem[137][7]
.sym 49570 receiver.o_data[7]
.sym 49571 $false
.sym 49572 $false
.sym 49573 $false
.sym 49576 receiver.o_data[5]
.sym 49577 $false
.sym 49578 $false
.sym 49579 $false
.sym 49582 receiver.o_data[4]
.sym 49583 $false
.sym 49584 $false
.sym 49585 $false
.sym 49586 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449
.sym 49587 i_clk$2$2
.sym 49588 $false
.sym 49589 $abc$27458$new_n3050_
.sym 49590 $abc$27458$new_n3049_
.sym 49591 $abc$27458$new_n3569_
.sym 49593 $abc$27458$new_n3567_
.sym 49594 $abc$27458$new_n3568_
.sym 49595 $abc$27458$new_n3352_
.sym 49596 fifo.fifo_mem[172][7]
.sym 49663 fifo.rd_addr[0]
.sym 49664 fifo.rd_addr[1]
.sym 49665 $abc$27458$new_n2923_
.sym 49666 $abc$27458$new_n2924_
.sym 49669 $false
.sym 49670 $false
.sym 49671 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 49672 $abc$27458$new_n4559_
.sym 49675 $false
.sym 49676 fifo.rd_addr[2]
.sym 49677 fifo.fifo_mem[12][1]
.sym 49678 fifo.fifo_mem[8][1]
.sym 49687 fifo.rd_addr[2]
.sym 49688 fifo.rd_addr[0]
.sym 49689 fifo.fifo_mem[156][2]
.sym 49690 fifo.fifo_mem[152][2]
.sym 49693 fifo.rd_addr[4]
.sym 49694 fifo.rd_addr[3]
.sym 49695 $abc$27458$new_n3135_
.sym 49696 $abc$27458$new_n3136_
.sym 49699 receiver.o_data[1]
.sym 49700 $false
.sym 49701 $false
.sym 49702 $false
.sym 49705 receiver.o_data[7]
.sym 49706 $false
.sym 49707 $false
.sym 49708 $false
.sym 49709 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393
.sym 49710 i_clk$2$2
.sym 49711 $false
.sym 49712 $abc$27458$new_n4028_
.sym 49713 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616
.sym 49714 $abc$27458$new_n5183_
.sym 49715 fifo.fifo_mem[237][3]
.sym 49716 fifo.fifo_mem[237][5]
.sym 49718 fifo.fifo_mem[237][0]
.sym 49719 fifo.fifo_mem[237][6]
.sym 49786 fifo.rd_addr[3]
.sym 49787 $abc$27458$new_n4278_
.sym 49788 $abc$27458$new_n4273_
.sym 49789 $abc$27458$new_n4272_
.sym 49792 $abc$27458$new_n5133_
.sym 49793 $abc$27458$new_n5131_
.sym 49794 fifo.rd_addr[1]
.sym 49795 fifo.rd_addr[3]
.sym 49804 $false
.sym 49805 fifo.rd_addr[1]
.sym 49806 fifo.fifo_mem[242][7]
.sym 49807 fifo.fifo_mem[240][7]
.sym 49810 $false
.sym 49811 $false
.sym 49812 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 49813 $abc$27458$new_n4734_
.sym 49816 fifo.rd_addr[2]
.sym 49817 fifo.rd_addr[0]
.sym 49818 $abc$27458$new_n4204_
.sym 49819 $abc$27458$new_n4205_
.sym 49828 receiver.o_data[1]
.sym 49829 $false
.sym 49830 $false
.sym 49831 $false
.sym 49832 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529
.sym 49833 i_clk$2$2
.sym 49834 $false
.sym 49835 $abc$27458$new_n4888_
.sym 49836 $abc$27458$new_n5122_
.sym 49837 $abc$27458$new_n5121_
.sym 49838 $abc$27458$new_n4153_
.sym 49839 fifo.fifo_mem[168][4]
.sym 49840 fifo.fifo_mem[168][0]
.sym 49841 fifo.fifo_mem[168][5]
.sym 49909 $false
.sym 49910 fifo.rd_addr[2]
.sym 49911 fifo.fifo_mem[238][4]
.sym 49912 fifo.fifo_mem[234][4]
.sym 49915 $false
.sym 49916 fifo.rd_addr[2]
.sym 49917 fifo.fifo_mem[213][4]
.sym 49918 fifo.fifo_mem[209][4]
.sym 49927 $abc$27458$new_n5165_
.sym 49928 $abc$27458$new_n5237_
.sym 49929 $abc$27458$new_n4402_
.sym 49930 $abc$27458$new_n4396_
.sym 49933 fifo.rd_addr[0]
.sym 49934 fifo.rd_addr[2]
.sym 49935 fifo.fifo_mem[213][2]
.sym 49936 fifo.fifo_mem[209][2]
.sym 49939 fifo.rd_addr[1]
.sym 49940 fifo.rd_addr[0]
.sym 49941 $abc$27458$new_n3603_
.sym 49942 $abc$27458$new_n3604_
.sym 49945 fifo.rd_addr[2]
.sym 49946 fifo.rd_addr[0]
.sym 49947 fifo.fifo_mem[174][4]
.sym 49948 fifo.fifo_mem[170][4]
.sym 49951 receiver.o_data[1]
.sym 49952 $false
.sym 49953 $false
.sym 49954 $false
.sym 49955 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955
.sym 49956 i_clk$2$2
.sym 49957 $false
.sym 49958 $abc$27458$new_n4185_
.sym 49959 $abc$27458$new_n5238_
.sym 49960 $abc$27458$new_n3107_
.sym 49961 fifo.fifo_mem[218][3]
.sym 49962 fifo.fifo_mem[218][1]
.sym 49963 fifo.fifo_mem[218][4]
.sym 49964 fifo.fifo_mem[218][2]
.sym 49965 fifo.fifo_mem[218][6]
.sym 50032 fifo.rd_addr[2]
.sym 50033 fifo.rd_addr[0]
.sym 50034 fifo.fifo_mem[236][4]
.sym 50035 fifo.fifo_mem[232][4]
.sym 50038 fifo.rd_addr[3]
.sym 50039 fifo.rd_addr[4]
.sym 50040 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[4]_new_inv_
.sym 50041 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$b$972[4]_new_inv_
.sym 50044 $abc$27458$new_n3602_
.sym 50045 $abc$27458$new_n3606_
.sym 50046 $abc$27458$new_n3605_
.sym 50047 fifo.rd_addr[1]
.sym 50050 receiver.o_data[5]
.sym 50051 $false
.sym 50052 $false
.sym 50053 $false
.sym 50056 receiver.o_data[4]
.sym 50057 $false
.sym 50058 $false
.sym 50059 $false
.sym 50062 receiver.o_data[1]
.sym 50063 $false
.sym 50064 $false
.sym 50065 $false
.sym 50068 receiver.o_data[2]
.sym 50069 $false
.sym 50070 $false
.sym 50071 $false
.sym 50074 receiver.o_data[0]
.sym 50075 $false
.sym 50076 $false
.sym 50077 $false
.sym 50078 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201
.sym 50079 i_clk$2$2
.sym 50080 $false
.sym 50081 $abc$27458$new_n3765_
.sym 50082 $abc$27458$new_n3766_
.sym 50083 $abc$27458$new_n4027_
.sym 50084 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625
.sym 50085 $abc$27458$new_n2724_
.sym 50086 $abc$27458$new_n2788_
.sym 50087 fifo.fifo_mem[82][2]
.sym 50088 fifo.fifo_mem[82][0]
.sym 50155 fifo.rd_addr[2]
.sym 50156 fifo.rd_addr[0]
.sym 50157 fifo.fifo_mem[236][5]
.sym 50158 fifo.fifo_mem[232][5]
.sym 50161 $abc$27458$new_n3765_
.sym 50162 $abc$27458$new_n3769_
.sym 50163 $abc$27458$new_n3768_
.sym 50164 fifo.rd_addr[1]
.sym 50167 $false
.sym 50168 $false
.sym 50169 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 50170 $abc$27458$new_n4579_
.sym 50173 fifo.rd_addr[0]
.sym 50174 fifo.rd_addr[2]
.sym 50175 fifo.fifo_mem[237][5]
.sym 50176 fifo.fifo_mem[233][5]
.sym 50185 receiver.o_data[5]
.sym 50186 $false
.sym 50187 $false
.sym 50188 $false
.sym 50191 receiver.o_data[3]
.sym 50192 $false
.sym 50193 $false
.sym 50194 $false
.sym 50197 receiver.o_data[7]
.sym 50198 $false
.sym 50199 $false
.sym 50200 $false
.sym 50201 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705
.sym 50202 i_clk$2$2
.sym 50203 $false
.sym 50205 $abc$27458$new_n3351_
.sym 50206 $abc$27458$new_n3353_
.sym 50207 $abc$27458$new_n4037_
.sym 50208 $abc$27458$new_n4038_
.sym 50210 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601
.sym 50211 fifo.fifo_mem[233][6]
.sym 50278 fifo.rd_addr[0]
.sym 50279 fifo.rd_addr[2]
.sym 50280 fifo.fifo_mem[23][7]
.sym 50281 fifo.fifo_mem[19][7]
.sym 50284 $abc$27458$new_n4861_
.sym 50285 fifo.rd_addr[0]
.sym 50286 fifo.fifo_mem[228][0]
.sym 50287 fifo.fifo_mem[224][0]
.sym 50290 fifo.rd_addr[2]
.sym 50291 fifo.rd_addr[0]
.sym 50292 fifo.fifo_mem[228][4]
.sym 50293 fifo.fifo_mem[224][4]
.sym 50296 fifo.rd_addr[2]
.sym 50297 fifo.rd_addr[0]
.sym 50298 fifo.fifo_mem[111][4]
.sym 50299 fifo.fifo_mem[107][4]
.sym 50302 fifo.rd_addr[1]
.sym 50303 $abc$27458$new_n5032_
.sym 50304 $abc$27458$new_n3600_
.sym 50305 $abc$27458$new_n3599_
.sym 50308 receiver.o_data[6]
.sym 50309 $false
.sym 50310 $false
.sym 50311 $false
.sym 50314 receiver.o_data[7]
.sym 50315 $false
.sym 50316 $false
.sym 50317 $false
.sym 50320 receiver.o_data[4]
.sym 50321 $false
.sym 50322 $false
.sym 50323 $false
.sym 50324 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083
.sym 50325 i_clk$2$2
.sym 50326 $false
.sym 50327 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627
.sym 50329 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819
.sym 50330 $abc$27458$new_n5109_
.sym 50331 $abc$27458$new_n5180_
.sym 50332 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[0]_new_
.sym 50333 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577
.sym 50334 fifo.fifo_mem[250][2]
.sym 50401 $false
.sym 50402 $false
.sym 50403 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 50404 $abc$27458$new_n4615_
.sym 50407 fifo.rd_addr[1]
.sym 50408 fifo.rd_addr[0]
.sym 50409 $abc$27458$new_n3772_
.sym 50410 $abc$27458$new_n3773_
.sym 50419 fifo.rd_addr[2]
.sym 50420 fifo.rd_addr[0]
.sym 50421 fifo.fifo_mem[23][1]
.sym 50422 fifo.fifo_mem[19][1]
.sym 50425 receiver.o_data[1]
.sym 50426 $false
.sym 50427 $false
.sym 50428 $false
.sym 50437 receiver.o_data[7]
.sym 50438 $false
.sym 50439 $false
.sym 50440 $false
.sym 50443 receiver.o_data[5]
.sym 50444 $false
.sym 50445 $false
.sym 50446 $false
.sym 50447 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315
.sym 50448 i_clk$2$2
.sym 50449 $false
.sym 50450 $abc$27458$new_n4206_
.sym 50451 $abc$27458$new_n4221_
.sym 50452 $abc$27458$new_n4212_
.sym 50453 $abc$27458$new_n4214_
.sym 50454 $abc$27458$new_n4219_
.sym 50455 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961
.sym 50456 fifo.fifo_mem[238][5]
.sym 50457 fifo.fifo_mem[238][3]
.sym 50524 $false
.sym 50525 fifo.rd_addr[1]
.sym 50526 $abc$27458$new_n4218_
.sym 50527 $abc$27458$new_n4217_
.sym 50530 $abc$27458$new_n4219_
.sym 50531 $abc$27458$new_n4216_
.sym 50532 $abc$27458$new_n4225_
.sym 50533 $abc$27458$new_n4222_
.sym 50536 fifo.rd_addr[2]
.sym 50537 fifo.rd_addr[0]
.sym 50538 fifo.fifo_mem[230][7]
.sym 50539 fifo.fifo_mem[226][7]
.sym 50542 $false
.sym 50543 fifo.rd_addr[4]
.sym 50544 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$b$927[7]_new_
.sym 50545 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[7]_new_
.sym 50548 fifo.rd_addr[2]
.sym 50549 fifo.rd_addr[0]
.sym 50550 fifo.fifo_mem[228][2]
.sym 50551 fifo.fifo_mem[224][2]
.sym 50554 $abc$27458$new_n4206_
.sym 50555 $abc$27458$new_n4203_
.sym 50556 $abc$27458$new_n4212_
.sym 50557 $abc$27458$new_n4209_
.sym 50560 $abc$27458$new_n3086_
.sym 50561 fifo.rd_addr[1]
.sym 50562 $abc$27458$new_n3090_
.sym 50563 $abc$27458$new_n3089_
.sym 50566 receiver.o_data[7]
.sym 50567 $false
.sym 50568 $false
.sym 50569 $false
.sym 50570 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419
.sym 50571 i_clk$2$2
.sym 50572 $false
.sym 50573 $abc$27458$new_n4939_
.sym 50574 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][49]$b$1221[4]_new_inv_
.sym 50576 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225
.sym 50578 fifo.fifo_mem[22][1]
.sym 50579 fifo.fifo_mem[22][6]
.sym 50653 $abc$27458$new_n3085_
.sym 50654 $abc$27458$new_n3094_
.sym 50655 $abc$27458$new_n4944_
.sym 50656 fifo.rd_addr[1]
.sym 50659 $false
.sym 50660 $false
.sym 50661 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 50662 $abc$27458$new_n4579_
.sym 50665 fifo.rd_addr[2]
.sym 50666 fifo.rd_addr[0]
.sym 50667 fifo.fifo_mem[100][5]
.sym 50668 fifo.fifo_mem[96][5]
.sym 50683 fifo.rd_addr[3]
.sym 50684 $abc$27458$new_n3095_
.sym 50685 $abc$27458$new_n3096_
.sym 50686 fifo.rd_addr[1]
.sym 50689 receiver.o_data[5]
.sym 50690 $false
.sym 50691 $false
.sym 50692 $false
.sym 50693 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251
.sym 50694 i_clk$2$2
.sym 50695 $false
.sym 50696 $abc$27458$new_n4940_
.sym 50697 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249
.sym 50698 $abc$27458$new_n3110_
.sym 50699 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337
.sym 50700 $abc$27458$new_n4158_
.sym 50702 fifo.fifo_mem[221][2]
.sym 50703 fifo.fifo_mem[221][0]
.sym 50770 $false
.sym 50771 $false
.sym 50772 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 50773 $abc$27458$new_n4615_
.sym 50782 fifo.rd_addr[3]
.sym 50783 $abc$27458$new_n3101_
.sym 50784 $abc$27458$new_n3102_
.sym 50785 fifo.rd_addr[1]
.sym 50788 $abc$27458$new_n3686_
.sym 50789 $abc$27458$new_n3690_
.sym 50790 $abc$27458$new_n3689_
.sym 50791 fifo.rd_addr[3]
.sym 50794 $false
.sym 50795 $false
.sym 50796 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 50797 $abc$27458$new_n4751_
.sym 50806 receiver.o_data[4]
.sym 50807 $false
.sym 50808 $false
.sym 50809 $false
.sym 50812 receiver.o_data[6]
.sym 50813 $false
.sym 50814 $false
.sym 50815 $false
.sym 50816 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225
.sym 50817 i_clk$2$2
.sym 50818 $false
.sym 50819 $abc$27458$new_n2995_
.sym 50820 $abc$27458$new_n3874_
.sym 50822 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097
.sym 50823 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433
.sym 50824 $abc$27458$new_n3683_
.sym 50825 $abc$27458$new_n2725_
.sym 50826 fifo.fifo_mem[253][6]
.sym 50893 fifo.rd_addr[1]
.sym 50894 fifo.rd_addr[2]
.sym 50895 fifo.fifo_mem[247][0]
.sym 50896 fifo.fifo_mem[243][0]
.sym 50923 receiver.o_data[0]
.sym 50924 $false
.sym 50925 $false
.sym 50926 $false
.sym 50929 receiver.o_data[7]
.sym 50930 $false
.sym 50931 $false
.sym 50932 $false
.sym 50939 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921
.sym 50940 i_clk$2$2
.sym 50941 $false
.sym 50942 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459
.sym 50943 $abc$27458$new_n2675_
.sym 50945 $abc$27458$new_n4963_
.sym 50946 $abc$27458$new_n2672_
.sym 50947 $abc$27458$new_n2671_
.sym 50948 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673
.sym 50949 fifo.fifo_mem[96][4]
.sym 51028 $false
.sym 51029 fifo.rd_addr[3]
.sym 51030 $abc$27458$new_n3480_
.sym 51031 $abc$27458$new_n3481_
.sym 51034 fifo.rd_addr[0]
.sym 51035 fifo.rd_addr[2]
.sym 51036 fifo.fifo_mem[237][4]
.sym 51037 fifo.fifo_mem[233][4]
.sym 51040 fifo.rd_addr[3]
.sym 51041 $abc$27458$new_n4226_
.sym 51042 $abc$27458$new_n4227_
.sym 51043 fifo.rd_addr[1]
.sym 51052 receiver.o_data[4]
.sym 51053 $false
.sym 51054 $false
.sym 51055 $false
.sym 51062 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249
.sym 51063 i_clk$2$2
.sym 51064 $false
.sym 51065 $abc$27458$new_n3189_
.sym 51066 $abc$27458$new_n3096_
.sym 51067 $abc$27458$new_n4863_
.sym 51068 $abc$27458$new_n4220_
.sym 51069 $abc$27458$new_n3051_
.sym 51070 fifo.fifo_mem[225][7]
.sym 51071 fifo.fifo_mem[225][1]
.sym 51072 fifo.fifo_mem[225][2]
.sym 51157 receiver.o_data[0]
.sym 51158 $false
.sym 51159 $false
.sym 51160 $false
.sym 51163 receiver.o_data[1]
.sym 51164 $false
.sym 51165 $false
.sym 51166 $false
.sym 51169 receiver.o_data[2]
.sym 51170 $false
.sym 51171 $false
.sym 51172 $false
.sym 51175 receiver.o_data[3]
.sym 51176 $false
.sym 51177 $false
.sym 51178 $false
.sym 51185 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875
.sym 51186 i_clk$2$2
.sym 51187 $false
.sym 51188 $abc$27458$new_n2662_
.sym 51189 $abc$27458$new_n3080_
.sym 51190 $abc$27458$new_n2656_
.sym 51191 fifo.fifo_mem[214][2]
.sym 51192 fifo.fifo_mem[214][3]
.sym 51193 fifo.fifo_mem[214][0]
.sym 51194 fifo.fifo_mem[214][1]
.sym 51195 fifo.fifo_mem[214][4]
.sym 51262 fifo.rd_addr[0]
.sym 51263 fifo.rd_addr[2]
.sym 51264 fifo.fifo_mem[61][1]
.sym 51265 fifo.fifo_mem[57][1]
.sym 51268 fifo.rd_addr[2]
.sym 51269 fifo.rd_addr[0]
.sym 51270 fifo.fifo_mem[52][1]
.sym 51271 fifo.fifo_mem[48][1]
.sym 51274 $abc$27458$new_n4910_
.sym 51275 $abc$27458$new_n4908_
.sym 51276 fifo.rd_addr[1]
.sym 51277 fifo.rd_addr[3]
.sym 51280 fifo.rd_addr[3]
.sym 51281 $abc$27458$new_n2938_
.sym 51282 $abc$27458$new_n2933_
.sym 51283 $abc$27458$new_n2932_
.sym 51286 $false
.sym 51287 $false
.sym 51288 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 51289 $abc$27458$new_n4700_
.sym 51292 fifo.rd_addr[0]
.sym 51293 fifo.rd_addr[2]
.sym 51294 fifo.fifo_mem[61][3]
.sym 51295 fifo.fifo_mem[57][3]
.sym 51298 receiver.o_data[1]
.sym 51299 $false
.sym 51300 $false
.sym 51301 $false
.sym 51304 receiver.o_data[3]
.sym 51305 $false
.sym 51306 $false
.sym 51307 $false
.sym 51308 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051
.sym 51309 i_clk$2$2
.sym 51310 $false
.sym 51311 $abc$27458$new_n2674_
.sym 51314 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019
.sym 51315 fifo.fifo_mem[52][4]
.sym 51317 fifo.fifo_mem[52][1]
.sym 51391 fifo.rd_addr[2]
.sym 51392 fifo.rd_addr[0]
.sym 51393 fifo.fifo_mem[220][2]
.sym 51394 fifo.fifo_mem[216][2]
.sym 51397 fifo.rd_addr[0]
.sym 51398 fifo.rd_addr[2]
.sym 51399 fifo.fifo_mem[31][1]
.sym 51400 fifo.fifo_mem[27][1]
.sym 51403 receiver.o_data[7]
.sym 51404 $false
.sym 51405 $false
.sym 51406 $false
.sym 51409 receiver.o_data[3]
.sym 51410 $false
.sym 51411 $false
.sym 51412 $false
.sym 51415 receiver.o_data[2]
.sym 51416 $false
.sym 51417 $false
.sym 51418 $false
.sym 51427 receiver.o_data[4]
.sym 51428 $false
.sym 51429 $false
.sym 51430 $false
.sym 51431 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433
.sym 51432 i_clk$2$2
.sym 51433 $false
.sym 51434 $abc$27458$new_n4207_
.sym 51435 $abc$27458$new_n3217_
.sym 51436 fifo.fifo_mem[57][5]
.sym 51437 fifo.fifo_mem[57][6]
.sym 51438 fifo.fifo_mem[57][2]
.sym 51439 fifo.fifo_mem[57][4]
.sym 51440 fifo.fifo_mem[57][0]
.sym 51441 fifo.fifo_mem[57][7]
.sym 51508 fifo.rd_addr[3]
.sym 51509 $abc$27458$new_n3213_
.sym 51510 $abc$27458$new_n3217_
.sym 51511 $abc$27458$new_n3216_
.sym 51514 fifo.rd_addr[2]
.sym 51515 fifo.rd_addr[0]
.sym 51516 fifo.fifo_mem[52][2]
.sym 51517 fifo.fifo_mem[48][2]
.sym 51520 fifo.rd_addr[2]
.sym 51521 fifo.rd_addr[0]
.sym 51522 fifo.fifo_mem[52][3]
.sym 51523 fifo.fifo_mem[48][3]
.sym 51526 receiver.o_data[2]
.sym 51527 $false
.sym 51528 $false
.sym 51529 $false
.sym 51532 receiver.o_data[3]
.sym 51533 $false
.sym 51534 $false
.sym 51535 $false
.sym 51538 receiver.o_data[6]
.sym 51539 $false
.sym 51540 $false
.sym 51541 $false
.sym 51554 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627
.sym 51555 i_clk$2$2
.sym 51556 $false
.sym 51557 $abc$27458$new_n3705_
.sym 51558 $abc$27458$new_n4420_
.sym 51561 $abc$27458$new_n4040_
.sym 51562 $abc$27458$new_n4421_
.sym 51563 fifo.fifo_mem[51][4]
.sym 51631 fifo.rd_addr[5]
.sym 51632 $abc$27458$new_n4420_
.sym 51633 $abc$27458$new_n5164_
.sym 51634 fifo.rd_addr[3]
.sym 51637 $abc$27458$new_n5163_
.sym 51638 fifo.rd_addr[0]
.sym 51639 fifo.fifo_mem[52][7]
.sym 51640 fifo.fifo_mem[48][7]
.sym 51643 fifo.rd_addr[0]
.sym 51644 fifo.rd_addr[2]
.sym 51645 fifo.fifo_mem[237][7]
.sym 51646 fifo.fifo_mem[233][7]
.sym 51649 fifo.rd_addr[0]
.sym 51650 fifo.rd_addr[2]
.sym 51651 fifo.fifo_mem[237][2]
.sym 51652 fifo.fifo_mem[233][2]
.sym 51655 receiver.o_data[2]
.sym 51656 $false
.sym 51657 $false
.sym 51658 $false
.sym 51667 receiver.o_data[1]
.sym 51668 $false
.sym 51669 $false
.sym 51670 $false
.sym 51673 receiver.o_data[7]
.sym 51674 $false
.sym 51675 $false
.sym 51676 $false
.sym 51677 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249
.sym 51678 i_clk$2$2
.sym 51679 $false
.sym 51680 $abc$27458$new_n3801_
.sym 51681 $abc$27458$new_n3405_
.sym 51684 fifo.fifo_mem[167][3]
.sym 51685 fifo.fifo_mem[167][5]
.sym 51686 fifo.fifo_mem[167][0]
.sym 51760 receiver.o_data[7]
.sym 51761 $false
.sym 51762 $false
.sym 51763 $false
.sym 51778 receiver.o_data[3]
.sym 51779 $false
.sym 51780 $false
.sym 51781 $false
.sym 51784 receiver.o_data[2]
.sym 51785 $false
.sym 51786 $false
.sym 51787 $false
.sym 51796 receiver.o_data[4]
.sym 51797 $false
.sym 51798 $false
.sym 51799 $false
.sym 51800 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089
.sym 51801 i_clk$2$2
.sym 51802 $false
.sym 51803 $abc$27458$new_n2933_
.sym 51804 fifo.fifo_mem[163][1]
.sym 51805 fifo.fifo_mem[163][3]
.sym 51808 fifo.fifo_mem[163][5]
.sym 51877 receiver.o_data[0]
.sym 51878 $false
.sym 51879 $false
.sym 51880 $false
.sym 51889 receiver.o_data[7]
.sym 51890 $false
.sym 51891 $false
.sym 51892 $false
.sym 51913 receiver.o_data[1]
.sym 51914 $false
.sym 51915 $false
.sym 51916 $false
.sym 51923 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729
.sym 51924 i_clk$2$2
.sym 51925 $false
.sym 51928 fifo.fifo_mem[56][1]
.sym 51930 fifo.fifo_mem[56][5]
.sym 51933 fifo.fifo_mem[56][4]
.sym 52000 fifo.rd_addr[2]
.sym 52001 fifo.rd_addr[0]
.sym 52002 fifo.fifo_mem[92][2]
.sym 52003 fifo.fifo_mem[88][2]
.sym 52024 $false
.sym 52025 transmitter.counter[4]
.sym 52026 $false
.sym 52027 $auto$alumacc.cc:474:replace_alu$364.C[4]
.sym 52036 receiver.o_data[2]
.sym 52037 $false
.sym 52038 $false
.sym 52039 $false
.sym 52042 receiver.o_data[7]
.sym 52043 $false
.sym 52044 $false
.sym 52045 $false
.sym 52046 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065
.sym 52047 i_clk$2$2
.sym 52048 $false
.sym 52050 fifo.fifo_mem[83][0]
.sym 52053 fifo.fifo_mem[83][3]
.sym 52056 fifo.fifo_mem[83][5]
.sym 52141 receiver.o_data[7]
.sym 52142 $false
.sym 52143 $false
.sym 52144 $false
.sym 52169 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627
.sym 52170 i_clk$2$2
.sym 52171 $false
.sym 52173 fifo.fifo_mem[31][4]
.sym 52178 fifo.fifo_mem[31][2]
.sym 52252 receiver.o_data[2]
.sym 52253 $false
.sym 52254 $false
.sym 52255 $false
.sym 52292 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363
.sym 52293 i_clk$2$2
.sym 52294 $false
.sym 52400 fifo.fifo_mem[81][6]
.sym 52401 fifo.fifo_mem[81][5]
.sym 52525 $abc$27458$new_n3756_
.sym 52526 fifo.fifo_mem[249][4]
.sym 52529 fifo.fifo_mem[249][5]
.sym 52651 receiver.o_data[5]
.sym 52652 $false
.sym 52653 $false
.sym 52654 $false
.sym 52679 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017
.sym 52680 i_clk$2$2
.sym 52681 $false
.sym 52682 $abc$27458$new_n2649_
.sym 52683 fifo.fifo_mem[173][4]
.sym 52756 fifo.rd_addr[2]
.sym 52757 fifo.rd_addr[0]
.sym 52758 fifo.fifo_mem[252][6]
.sym 52759 fifo.fifo_mem[248][6]
.sym 52768 receiver.o_data[1]
.sym 52769 $false
.sym 52770 $false
.sym 52771 $false
.sym 52774 receiver.o_data[6]
.sym 52775 $false
.sym 52776 $false
.sym 52777 $false
.sym 52798 receiver.o_data[7]
.sym 52799 $false
.sym 52800 $false
.sym 52801 $false
.sym 52802 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625
.sym 52803 i_clk$2$2
.sym 52804 $false
.sym 52805 $abc$27458$new_n3570_
.sym 52806 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[4]_new_inv_
.sym 52808 $abc$27458$new_n3586_
.sym 52809 $abc$27458$new_n3634_
.sym 52810 fifo.fifo_mem[178][0]
.sym 52811 fifo.fifo_mem[178][5]
.sym 52812 fifo.fifo_mem[178][4]
.sym 52891 fifo.rd_addr[2]
.sym 52892 fifo.rd_addr[0]
.sym 52893 fifo.fifo_mem[228][6]
.sym 52894 fifo.fifo_mem[224][6]
.sym 52909 receiver.o_data[4]
.sym 52910 $false
.sym 52911 $false
.sym 52912 $false
.sym 52925 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328
.sym 52926 i_clk$2$2
.sym 52927 $false
.sym 52928 $abc$27458$new_n3710_
.sym 52930 $abc$27458$new_n4886_
.sym 52933 $abc$27458$new_n3712_
.sym 52934 fifo.fifo_mem[6][4]
.sym 52935 fifo.fifo_mem[6][7]
.sym 53002 fifo.rd_addr[0]
.sym 53003 fifo.rd_addr[2]
.sym 53004 fifo.fifo_mem[5][1]
.sym 53005 fifo.fifo_mem[1][1]
.sym 53014 fifo.rd_addr[0]
.sym 53015 fifo.rd_addr[2]
.sym 53016 fifo.fifo_mem[5][6]
.sym 53017 fifo.fifo_mem[1][6]
.sym 53032 receiver.o_data[0]
.sym 53033 $false
.sym 53034 $false
.sym 53035 $false
.sym 53044 receiver.o_data[6]
.sym 53045 $false
.sym 53046 $false
.sym 53047 $false
.sym 53048 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177
.sym 53049 i_clk$2$2
.sym 53050 $false
.sym 53051 $abc$27458$new_n3950_
.sym 53052 fifo.fifo_mem[149][3]
.sym 53055 fifo.fifo_mem[149][5]
.sym 53056 fifo.fifo_mem[149][2]
.sym 53125 $false
.sym 53126 fifo.rd_addr[2]
.sym 53127 fifo.fifo_mem[126][7]
.sym 53128 fifo.fifo_mem[122][7]
.sym 53137 fifo.rd_addr[1]
.sym 53138 fifo.rd_addr[2]
.sym 53139 fifo.fifo_mem[174][0]
.sym 53140 fifo.fifo_mem[172][0]
.sym 53149 fifo.rd_addr[1]
.sym 53150 fifo.rd_addr[2]
.sym 53151 fifo.fifo_mem[243][7]
.sym 53152 fifo.fifo_mem[241][7]
.sym 53161 fifo.rd_addr[0]
.sym 53162 fifo.rd_addr[2]
.sym 53163 fifo.fifo_mem[173][6]
.sym 53164 fifo.fifo_mem[169][6]
.sym 53167 receiver.o_data[7]
.sym 53168 $false
.sym 53169 $false
.sym 53170 $false
.sym 53171 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729
.sym 53172 i_clk$2$2
.sym 53173 $false
.sym 53174 $abc$27458$new_n3564_
.sym 53175 $abc$27458$new_n3565_
.sym 53176 $abc$27458$new_n3138_
.sym 53177 $abc$27458$new_n2782_
.sym 53178 $abc$27458$new_n3133_
.sym 53179 fifo.fifo_mem[132][2]
.sym 53181 fifo.fifo_mem[132][6]
.sym 53254 $abc$27458$new_n3003_
.sym 53255 $abc$27458$new_n3000_
.sym 53256 $abc$27458$new_n3009_
.sym 53257 $abc$27458$new_n3006_
.sym 53266 $false
.sym 53267 fifo.rd_addr[1]
.sym 53268 $abc$27458$new_n3002_
.sym 53269 $abc$27458$new_n3001_
.sym 53278 receiver.o_data[4]
.sym 53279 $false
.sym 53280 $false
.sym 53281 $false
.sym 53284 receiver.o_data[0]
.sym 53285 $false
.sym 53286 $false
.sym 53287 $false
.sym 53294 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377
.sym 53295 i_clk$2$2
.sym 53296 $false
.sym 53297 $abc$27458$new_n3706_
.sym 53298 $abc$27458$new_n5135_
.sym 53300 $abc$27458$new_n2802_
.sym 53301 $abc$27458$new_n2777_
.sym 53302 $abc$27458$new_n2800_
.sym 53303 fifo.fifo_mem[6][0]
.sym 53304 fifo.fifo_mem[6][6]
.sym 53371 $false
.sym 53372 $false
.sym 53373 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 53374 $abc$27458$new_n4597_
.sym 53377 fifo.rd_addr[0]
.sym 53378 fifo.rd_addr[2]
.sym 53379 fifo.fifo_mem[189][3]
.sym 53380 fifo.fifo_mem[185][3]
.sym 53401 $false
.sym 53402 $false
.sym 53403 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 53404 $abc$27458$new_n4597_
.sym 53407 $false
.sym 53408 $false
.sym 53409 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 53410 $abc$27458$new_n4529_
.sym 53413 receiver.o_data[3]
.sym 53414 $false
.sym 53415 $false
.sym 53416 $false
.sym 53417 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945
.sym 53418 i_clk$2$2
.sym 53419 $false
.sym 53420 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$b$975[4]_new_inv_
.sym 53421 $abc$27458$new_n3593_
.sym 53422 $abc$27458$new_n2968_
.sym 53423 $abc$27458$new_n3143_
.sym 53424 $abc$27458$new_n4292_
.sym 53425 $abc$27458$new_n3789_
.sym 53426 $abc$27458$new_n3581_
.sym 53427 fifo.fifo_mem[132][1]
.sym 53494 receiver.o_data[4]
.sym 53495 $false
.sym 53496 $false
.sym 53497 $false
.sym 53500 receiver.o_data[6]
.sym 53501 $false
.sym 53502 $false
.sym 53503 $false
.sym 53506 receiver.o_data[0]
.sym 53507 $false
.sym 53508 $false
.sym 53509 $false
.sym 53518 receiver.o_data[5]
.sym 53519 $false
.sym 53520 $false
.sym 53521 $false
.sym 53530 receiver.o_data[2]
.sym 53531 $false
.sym 53532 $false
.sym 53533 $false
.sym 53536 receiver.o_data[1]
.sym 53537 $false
.sym 53538 $false
.sym 53539 $false
.sym 53540 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843
.sym 53541 i_clk$2$2
.sym 53542 $false
.sym 53543 $abc$27458$new_n5186_
.sym 53544 $abc$27458$new_n5192_
.sym 53545 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$a$899[2]_new_
.sym 53546 $abc$27458$new_n3141_
.sym 53547 $abc$27458$new_n5193_
.sym 53548 $abc$27458$new_n5187_
.sym 53549 $abc$27458$new_n5188_
.sym 53550 fifo.fifo_mem[253][4]
.sym 53617 fifo.rd_addr[3]
.sym 53618 $abc$27458$new_n2920_
.sym 53619 $abc$27458$new_n2921_
.sym 53620 fifo.rd_addr[1]
.sym 53623 fifo.rd_addr[3]
.sym 53624 fifo.rd_addr[0]
.sym 53625 $abc$27458$new_n2824_
.sym 53626 $abc$27458$new_n2823_
.sym 53629 fifo.rd_addr[2]
.sym 53630 fifo.rd_addr[0]
.sym 53631 fifo.fifo_mem[172][5]
.sym 53632 fifo.fifo_mem[168][5]
.sym 53635 receiver.o_data[1]
.sym 53636 $false
.sym 53637 $false
.sym 53638 $false
.sym 53647 receiver.o_data[4]
.sym 53648 $false
.sym 53649 $false
.sym 53650 $false
.sym 53653 receiver.o_data[3]
.sym 53654 $false
.sym 53655 $false
.sym 53656 $false
.sym 53659 receiver.o_data[2]
.sym 53660 $false
.sym 53661 $false
.sym 53662 $false
.sym 53663 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169
.sym 53664 i_clk$2$2
.sym 53665 $false
.sym 53666 $abc$27458$new_n3576_
.sym 53667 $abc$27458$new_n3553_
.sym 53669 $abc$27458$new_n3574_
.sym 53670 $abc$27458$new_n4301_
.sym 53671 $abc$27458$new_n3580_
.sym 53672 fifo.fifo_mem[180][7]
.sym 53673 fifo.fifo_mem[180][4]
.sym 53740 fifo.rd_addr[2]
.sym 53741 fifo.rd_addr[0]
.sym 53742 fifo.fifo_mem[228][1]
.sym 53743 fifo.fifo_mem[224][1]
.sym 53746 fifo.rd_addr[3]
.sym 53747 $abc$27458$new_n3050_
.sym 53748 $abc$27458$new_n3051_
.sym 53749 fifo.rd_addr[1]
.sym 53752 fifo.rd_addr[2]
.sym 53753 fifo.rd_addr[0]
.sym 53754 fifo.fifo_mem[172][4]
.sym 53755 fifo.fifo_mem[168][4]
.sym 53764 $abc$27458$new_n3577_
.sym 53765 $abc$27458$new_n3568_
.sym 53766 $abc$27458$new_n3574_
.sym 53767 $abc$27458$new_n3571_
.sym 53770 $false
.sym 53771 fifo.rd_addr[3]
.sym 53772 $abc$27458$new_n3570_
.sym 53773 $abc$27458$new_n3569_
.sym 53776 fifo.rd_addr[0]
.sym 53777 fifo.rd_addr[2]
.sym 53778 fifo.fifo_mem[239][3]
.sym 53779 fifo.fifo_mem[235][3]
.sym 53782 receiver.o_data[7]
.sym 53783 $false
.sym 53784 $false
.sym 53785 $false
.sym 53786 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129
.sym 53787 i_clk$2$2
.sym 53788 $false
.sym 53789 $abc$27458$new_n3554_
.sym 53790 $abc$27458$new_n3555_
.sym 53791 $abc$27458$new_n2640_
.sym 53792 $abc$27458$new_n3127_
.sym 53793 $abc$27458$new_n3131_
.sym 53794 $abc$27458$new_n2639_
.sym 53795 $abc$27458$new_n3561_
.sym 53796 fifo.fifo_mem[168][7]
.sym 53863 $false
.sym 53864 fifo.rd_addr[1]
.sym 53865 $abc$27458$new_n4030_
.sym 53866 $abc$27458$new_n4029_
.sym 53869 $false
.sym 53870 $false
.sym 53871 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 53872 $abc$27458$new_n4649_
.sym 53875 $abc$27458$new_n4925_
.sym 53876 fifo.rd_addr[0]
.sym 53877 fifo.fifo_mem[222][1]
.sym 53878 fifo.fifo_mem[218][1]
.sym 53881 receiver.o_data[3]
.sym 53882 $false
.sym 53883 $false
.sym 53884 $false
.sym 53887 receiver.o_data[5]
.sym 53888 $false
.sym 53889 $false
.sym 53890 $false
.sym 53899 receiver.o_data[0]
.sym 53900 $false
.sym 53901 $false
.sym 53902 $false
.sym 53905 receiver.o_data[6]
.sym 53906 $false
.sym 53907 $false
.sym 53908 $false
.sym 53909 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249
.sym 53910 i_clk$2$2
.sym 53911 $false
.sym 53912 $abc$27458$new_n5166_
.sym 53913 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[3]_new_
.sym 53914 $abc$27458$new_n3132_
.sym 53916 $abc$27458$new_n2763_
.sym 53917 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729
.sym 53918 $abc$27458$new_n2776_
.sym 53919 fifo.fifo_mem[129][2]
.sym 53986 $abc$27458$new_n4887_
.sym 53987 fifo.rd_addr[2]
.sym 53988 fifo.fifo_mem[170][0]
.sym 53989 fifo.fifo_mem[168][0]
.sym 53992 fifo.rd_addr[4]
.sym 53993 $abc$27458$new_n5121_
.sym 53994 $abc$27458$new_n4158_
.sym 53995 $abc$27458$new_n4157_
.sym 53998 fifo.rd_addr[3]
.sym 53999 $abc$27458$new_n4154_
.sym 54000 $abc$27458$new_n4153_
.sym 54001 $abc$27458$new_n4152_
.sym 54004 fifo.rd_addr[0]
.sym 54005 fifo.rd_addr[2]
.sym 54006 fifo.fifo_mem[237][6]
.sym 54007 fifo.fifo_mem[233][6]
.sym 54010 receiver.o_data[4]
.sym 54011 $false
.sym 54012 $false
.sym 54013 $false
.sym 54016 receiver.o_data[0]
.sym 54017 $false
.sym 54018 $false
.sym 54019 $false
.sym 54022 receiver.o_data[5]
.sym 54023 $false
.sym 54024 $false
.sym 54025 $false
.sym 54032 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937
.sym 54033 i_clk$2$2
.sym 54034 $false
.sym 54035 $abc$27458$new_n2644_
.sym 54036 $abc$27458$new_n4858_
.sym 54037 $abc$27458$new_n2642_
.sym 54038 $abc$27458$new_n2638_
.sym 54039 $abc$27458$new_n2625_
.sym 54040 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[0]_new_
.sym 54041 fifo.fifo_mem[163][2]
.sym 54042 fifo.fifo_mem[163][6]
.sym 54109 fifo.rd_addr[2]
.sym 54110 fifo.rd_addr[0]
.sym 54111 fifo.fifo_mem[222][6]
.sym 54112 fifo.fifo_mem[218][6]
.sym 54115 fifo.rd_addr[1]
.sym 54116 fifo.rd_addr[3]
.sym 54117 $abc$27458$new_n5182_
.sym 54118 $abc$27458$new_n5183_
.sym 54121 fifo.rd_addr[2]
.sym 54122 fifo.rd_addr[0]
.sym 54123 fifo.fifo_mem[222][2]
.sym 54124 fifo.fifo_mem[218][2]
.sym 54127 receiver.o_data[3]
.sym 54128 $false
.sym 54129 $false
.sym 54130 $false
.sym 54133 receiver.o_data[1]
.sym 54134 $false
.sym 54135 $false
.sym 54136 $false
.sym 54139 receiver.o_data[4]
.sym 54140 $false
.sym 54141 $false
.sym 54142 $false
.sym 54145 receiver.o_data[2]
.sym 54146 $false
.sym 54147 $false
.sym 54148 $false
.sym 54151 receiver.o_data[6]
.sym 54152 $false
.sym 54153 $false
.sym 54154 $false
.sym 54155 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337
.sym 54156 i_clk$2$2
.sym 54157 $false
.sym 54158 $abc$27458$new_n4287_
.sym 54159 $abc$27458$new_n5171_
.sym 54160 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[5]_new_inv_
.sym 54161 $abc$27458$new_n3541_
.sym 54162 $abc$27458$new_n2783_
.sym 54163 $abc$27458$new_n5040_
.sym 54164 $abc$27458$new_n3542_
.sym 54165 fifo.fifo_mem[222][4]
.sym 54232 fifo.rd_addr[1]
.sym 54233 fifo.rd_addr[0]
.sym 54234 $abc$27458$new_n3766_
.sym 54235 $abc$27458$new_n3767_
.sym 54238 $false
.sym 54239 fifo.rd_addr[2]
.sym 54240 fifo.fifo_mem[238][5]
.sym 54241 fifo.fifo_mem[234][5]
.sym 54244 $abc$27458$new_n4031_
.sym 54245 $abc$27458$new_n4028_
.sym 54246 $abc$27458$new_n4037_
.sym 54247 $abc$27458$new_n4034_
.sym 54250 $false
.sym 54251 $false
.sym 54252 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 54253 $abc$27458$new_n4615_
.sym 54256 fifo.rd_addr[2]
.sym 54257 fifo.rd_addr[0]
.sym 54258 fifo.fifo_mem[86][0]
.sym 54259 fifo.fifo_mem[82][0]
.sym 54262 fifo.rd_addr[2]
.sym 54263 fifo.rd_addr[0]
.sym 54264 fifo.fifo_mem[22][0]
.sym 54265 fifo.fifo_mem[18][0]
.sym 54268 receiver.o_data[2]
.sym 54269 $false
.sym 54270 $false
.sym 54271 $false
.sym 54274 receiver.o_data[0]
.sym 54275 $false
.sym 54276 $false
.sym 54277 $false
.sym 54278 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491
.sym 54279 i_clk$2$2
.sym 54280 $false
.sym 54281 $abc$27458$new_n4861_
.sym 54282 $abc$27458$new_n3629_
.sym 54283 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[3]_new_
.sym 54284 $abc$27458$new_n4099_
.sym 54285 $abc$27458$new_n3599_
.sym 54286 $abc$27458$new_n3745_
.sym 54287 fifo.fifo_mem[107][6]
.sym 54288 fifo.fifo_mem[107][4]
.sym 54361 fifo.rd_addr[1]
.sym 54362 fifo.rd_addr[3]
.sym 54363 $abc$27458$new_n3352_
.sym 54364 $abc$27458$new_n3353_
.sym 54367 fifo.rd_addr[2]
.sym 54368 fifo.rd_addr[0]
.sym 54369 fifo.fifo_mem[238][3]
.sym 54370 fifo.fifo_mem[234][3]
.sym 54373 fifo.rd_addr[4]
.sym 54374 fifo.rd_addr[1]
.sym 54375 $abc$27458$new_n4038_
.sym 54376 $abc$27458$new_n4039_
.sym 54379 fifo.rd_addr[2]
.sym 54380 fifo.rd_addr[0]
.sym 54381 fifo.fifo_mem[22][6]
.sym 54382 fifo.fifo_mem[18][6]
.sym 54391 $false
.sym 54392 $false
.sym 54393 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 54394 $abc$27458$new_n4529_
.sym 54397 receiver.o_data[6]
.sym 54398 $false
.sym 54399 $false
.sym 54400 $false
.sym 54401 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057
.sym 54402 i_clk$2$2
.sym 54403 $false
.sym 54404 $abc$27458$new_n3774_
.sym 54405 $abc$27458$new_n4064_
.sym 54406 $abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$a$884[2]_new_
.sym 54407 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[5]_new_inv_
.sym 54408 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[2]_new_inv_
.sym 54409 $abc$27458$new_n5197_
.sym 54410 fifo.fifo_mem[109][3]
.sym 54411 fifo.fifo_mem[109][1]
.sym 54478 $false
.sym 54479 $false
.sym 54480 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 54481 $abc$27458$new_n4700_
.sym 54490 $false
.sym 54491 $false
.sym 54492 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 54493 $abc$27458$new_n4700_
.sym 54496 fifo.rd_addr[5]
.sym 54497 $abc$27458$new_n4027_
.sym 54498 $abc$27458$new_n5108_
.sym 54499 $abc$27458$new_n4040_
.sym 54502 $abc$27458$new_n5179_
.sym 54503 fifo.rd_addr[0]
.sym 54504 fifo.fifo_mem[22][1]
.sym 54505 fifo.fifo_mem[18][1]
.sym 54508 $abc$27458$new_n2822_
.sym 54509 $abc$27458$new_n2819_
.sym 54510 $abc$27458$new_n2828_
.sym 54511 $abc$27458$new_n2825_
.sym 54514 $false
.sym 54515 $false
.sym 54516 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 54517 $abc$27458$new_n4597_
.sym 54520 receiver.o_data[2]
.sym 54521 $false
.sym 54522 $false
.sym 54523 $false
.sym 54524 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873
.sym 54525 i_clk$2$2
.sym 54526 $false
.sym 54527 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297
.sym 54528 $abc$27458$new_n3633_
.sym 54529 $abc$27458$new_n5035_
.sym 54530 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281
.sym 54531 $abc$27458$new_n4183_
.sym 54532 fifo.fifo_mem[228][2]
.sym 54533 fifo.fifo_mem[228][4]
.sym 54534 fifo.fifo_mem[228][7]
.sym 54601 fifo.rd_addr[3]
.sym 54602 fifo.rd_addr[0]
.sym 54603 $abc$27458$new_n4207_
.sym 54604 $abc$27458$new_n4208_
.sym 54607 fifo.rd_addr[2]
.sym 54608 fifo.rd_addr[0]
.sym 54609 fifo.fifo_mem[228][7]
.sym 54610 fifo.fifo_mem[224][7]
.sym 54613 fifo.rd_addr[3]
.sym 54614 fifo.rd_addr[1]
.sym 54615 $abc$27458$new_n4213_
.sym 54616 $abc$27458$new_n4214_
.sym 54619 fifo.rd_addr[2]
.sym 54620 fifo.rd_addr[0]
.sym 54621 fifo.fifo_mem[254][7]
.sym 54622 fifo.fifo_mem[250][7]
.sym 54625 fifo.rd_addr[3]
.sym 54626 $abc$27458$new_n4220_
.sym 54627 $abc$27458$new_n4221_
.sym 54628 fifo.rd_addr[1]
.sym 54631 $false
.sym 54632 $false
.sym 54633 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 54634 $abc$27458$new_n4615_
.sym 54637 receiver.o_data[5]
.sym 54638 $false
.sym 54639 $false
.sym 54640 $false
.sym 54643 receiver.o_data[3]
.sym 54644 $false
.sym 54645 $false
.sym 54646 $false
.sym 54647 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297
.sym 54648 i_clk$2$2
.sym 54649 $false
.sym 54650 $abc$27458$new_n3818_
.sym 54651 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721
.sym 54652 $abc$27458$new_n3128_
.sym 54653 $abc$27458$new_n4946_
.sym 54654 $abc$27458$new_n4942_
.sym 54656 fifo.fifo_mem[124][7]
.sym 54657 fifo.fifo_mem[124][4]
.sym 54724 fifo.rd_addr[1]
.sym 54725 $abc$27458$new_n3110_
.sym 54726 $abc$27458$new_n3107_
.sym 54727 $abc$27458$new_n3106_
.sym 54730 $false
.sym 54731 fifo.rd_addr[0]
.sym 54732 fifo.fifo_mem[199][4]
.sym 54733 fifo.fifo_mem[198][4]
.sym 54742 $false
.sym 54743 $false
.sym 54744 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 54745 $abc$27458$new_n4529_
.sym 54754 receiver.o_data[1]
.sym 54755 $false
.sym 54756 $false
.sym 54757 $false
.sym 54760 receiver.o_data[6]
.sym 54761 $false
.sym 54762 $false
.sym 54763 $false
.sym 54770 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787
.sym 54771 i_clk$2$2
.sym 54772 $false
.sym 54773 $abc$27458$new_n2648_
.sym 54774 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825
.sym 54775 fifo.fifo_mem[249][2]
.sym 54776 fifo.fifo_mem[249][0]
.sym 54777 fifo.fifo_mem[249][7]
.sym 54778 fifo.fifo_mem[249][6]
.sym 54779 fifo.fifo_mem[249][1]
.sym 54780 fifo.fifo_mem[249][3]
.sym 54847 $abc$27458$new_n4939_
.sym 54848 fifo.rd_addr[1]
.sym 54849 fifo.rd_addr[3]
.sym 54850 $abc$27458$new_n3109_
.sym 54853 $false
.sym 54854 $false
.sym 54855 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 54856 $abc$27458$new_n4615_
.sym 54859 fifo.rd_addr[0]
.sym 54860 fifo.rd_addr[2]
.sym 54861 fifo.fifo_mem[221][2]
.sym 54862 fifo.fifo_mem[217][2]
.sym 54865 $false
.sym 54866 $false
.sym 54867 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 54868 $abc$27458$new_n4597_
.sym 54871 fifo.rd_addr[0]
.sym 54872 fifo.rd_addr[2]
.sym 54873 fifo.fifo_mem[253][6]
.sym 54874 fifo.fifo_mem[249][6]
.sym 54883 receiver.o_data[2]
.sym 54884 $false
.sym 54885 $false
.sym 54886 $false
.sym 54889 receiver.o_data[0]
.sym 54890 $false
.sym 54891 $false
.sym 54892 $false
.sym 54893 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481
.sym 54894 i_clk$2$2
.sym 54895 $false
.sym 54896 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[5]_new_
.sym 54897 $abc$27458$new_n4184_
.sym 54898 $abc$27458$new_n4851_
.sym 54899 $abc$27458$new_n2630_
.sym 54901 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$b$927[2]_new_inv_
.sym 54902 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[0]_new_
.sym 54903 fifo.fifo_mem[207][6]
.sym 54970 fifo.rd_addr[2]
.sym 54971 fifo.rd_addr[0]
.sym 54972 fifo.fifo_mem[156][1]
.sym 54973 fifo.fifo_mem[152][1]
.sym 54976 $false
.sym 54977 fifo.rd_addr[2]
.sym 54978 fifo.fifo_mem[87][5]
.sym 54979 fifo.fifo_mem[83][5]
.sym 54988 $false
.sym 54989 $false
.sym 54990 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 54991 $abc$27458$new_n4597_
.sym 54994 $false
.sym 54995 $false
.sym 54996 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 54997 $abc$27458$new_n4597_
.sym 55000 fifo.rd_addr[2]
.sym 55001 fifo.rd_addr[0]
.sym 55002 fifo.fifo_mem[100][4]
.sym 55003 fifo.fifo_mem[96][4]
.sym 55006 fifo.rd_addr[0]
.sym 55007 fifo.rd_addr[2]
.sym 55008 fifo.fifo_mem[87][0]
.sym 55009 fifo.fifo_mem[83][0]
.sym 55012 receiver.o_data[6]
.sym 55013 $false
.sym 55014 $false
.sym 55015 $false
.sym 55016 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017
.sym 55017 i_clk$2$2
.sym 55018 $false
.sym 55019 $abc$27458$new_n2784_
.sym 55020 $abc$27458$new_n3848_
.sym 55021 $abc$27458$new_n2786_
.sym 55022 $abc$27458$new_n3499_
.sym 55023 fifo.fifo_mem[29][1]
.sym 55024 fifo.fifo_mem[29][5]
.sym 55025 fifo.fifo_mem[29][3]
.sym 55026 fifo.fifo_mem[29][4]
.sym 55093 $false
.sym 55094 $false
.sym 55095 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 55096 $abc$27458$new_n4717_
.sym 55099 fifo.rd_addr[0]
.sym 55100 fifo.rd_addr[2]
.sym 55101 fifo.fifo_mem[221][0]
.sym 55102 fifo.fifo_mem[217][0]
.sym 55111 fifo.rd_addr[3]
.sym 55112 $abc$27458$new_n4962_
.sym 55113 $abc$27458$new_n3189_
.sym 55114 $abc$27458$new_n3188_
.sym 55117 fifo.rd_addr[4]
.sym 55118 fifo.rd_addr[1]
.sym 55119 $abc$27458$new_n2673_
.sym 55120 $abc$27458$new_n2674_
.sym 55123 $abc$27458$new_n2672_
.sym 55124 $abc$27458$new_n2676_
.sym 55125 $abc$27458$new_n2675_
.sym 55126 fifo.rd_addr[1]
.sym 55129 $false
.sym 55130 $false
.sym 55131 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 55132 $abc$27458$new_n4615_
.sym 55135 receiver.o_data[4]
.sym 55136 $false
.sym 55137 $false
.sym 55138 $false
.sym 55139 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715
.sym 55140 i_clk$2$2
.sym 55141 $false
.sym 55142 $abc$27458$new_n2663_
.sym 55143 $abc$27458$new_n4867_
.sym 55144 $abc$27458$new_n3775_
.sym 55145 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[0]_new_inv_
.sym 55146 $abc$27458$new_n2702_
.sym 55147 $abc$27458$new_n2785_
.sym 55148 $abc$27458$new_n4866_
.sym 55149 fifo.fifo_mem[210][0]
.sym 55216 fifo.rd_addr[0]
.sym 55217 fifo.rd_addr[2]
.sym 55218 fifo.fifo_mem[31][2]
.sym 55219 fifo.fifo_mem[27][2]
.sym 55222 fifo.rd_addr[0]
.sym 55223 fifo.rd_addr[2]
.sym 55224 fifo.fifo_mem[229][2]
.sym 55225 fifo.fifo_mem[225][2]
.sym 55228 fifo.rd_addr[1]
.sym 55229 fifo.rd_addr[4]
.sym 55230 $abc$27458$new_n2654_
.sym 55231 $abc$27458$new_n2656_
.sym 55234 fifo.rd_addr[0]
.sym 55235 fifo.rd_addr[2]
.sym 55236 fifo.fifo_mem[229][7]
.sym 55237 fifo.fifo_mem[225][7]
.sym 55240 fifo.rd_addr[0]
.sym 55241 fifo.rd_addr[2]
.sym 55242 fifo.fifo_mem[229][1]
.sym 55243 fifo.fifo_mem[225][1]
.sym 55246 receiver.o_data[7]
.sym 55247 $false
.sym 55248 $false
.sym 55249 $false
.sym 55252 receiver.o_data[1]
.sym 55253 $false
.sym 55254 $false
.sym 55255 $false
.sym 55258 receiver.o_data[2]
.sym 55259 $false
.sym 55260 $false
.sym 55261 $false
.sym 55262 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673
.sym 55263 i_clk$2$2
.sym 55264 $false
.sym 55265 $abc$27458$new_n3078_
.sym 55266 $abc$27458$new_n3502_
.sym 55267 fifo.fifo_mem[225][3]
.sym 55268 fifo.fifo_mem[225][5]
.sym 55269 fifo.fifo_mem[225][0]
.sym 55270 fifo.fifo_mem[225][4]
.sym 55272 fifo.fifo_mem[225][6]
.sym 55339 fifo.rd_addr[2]
.sym 55340 fifo.rd_addr[1]
.sym 55341 fifo.fifo_mem[214][0]
.sym 55342 fifo.fifo_mem[212][0]
.sym 55345 $false
.sym 55346 fifo.rd_addr[2]
.sym 55347 fifo.fifo_mem[254][2]
.sym 55348 fifo.fifo_mem[250][2]
.sym 55351 fifo.rd_addr[0]
.sym 55352 fifo.rd_addr[2]
.sym 55353 fifo.fifo_mem[197][0]
.sym 55354 fifo.fifo_mem[193][0]
.sym 55357 receiver.o_data[2]
.sym 55358 $false
.sym 55359 $false
.sym 55360 $false
.sym 55363 receiver.o_data[3]
.sym 55364 $false
.sym 55365 $false
.sym 55366 $false
.sym 55369 receiver.o_data[0]
.sym 55370 $false
.sym 55371 $false
.sym 55372 $false
.sym 55375 receiver.o_data[1]
.sym 55376 $false
.sym 55377 $false
.sym 55378 $false
.sym 55381 receiver.o_data[4]
.sym 55382 $false
.sym 55383 $false
.sym 55384 $false
.sym 55385 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145
.sym 55386 i_clk$2$2
.sym 55387 $false
.sym 55388 $abc$27458$new_n2888_
.sym 55390 $abc$27458$new_n3171_
.sym 55391 $abc$27458$new_n2889_
.sym 55393 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059
.sym 55394 $abc$27458$new_n5043_
.sym 55395 fifo.fifo_mem[102][0]
.sym 55462 fifo.rd_addr[2]
.sym 55463 fifo.rd_addr[0]
.sym 55464 fifo.fifo_mem[222][0]
.sym 55465 fifo.fifo_mem[218][0]
.sym 55480 $false
.sym 55481 $false
.sym 55482 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 55483 $abc$27458$new_n4666_
.sym 55486 receiver.o_data[4]
.sym 55487 $false
.sym 55488 $false
.sym 55489 $false
.sym 55498 receiver.o_data[1]
.sym 55499 $false
.sym 55500 $false
.sym 55501 $false
.sym 55508 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627
.sym 55509 i_clk$2$2
.sym 55510 $false
.sym 55515 fifo.fifo_mem[78][3]
.sym 55585 fifo.rd_addr[2]
.sym 55586 fifo.rd_addr[1]
.sym 55587 fifo.fifo_mem[247][7]
.sym 55588 fifo.fifo_mem[245][7]
.sym 55591 fifo.rd_addr[0]
.sym 55592 fifo.rd_addr[2]
.sym 55593 fifo.fifo_mem[61][2]
.sym 55594 fifo.fifo_mem[57][2]
.sym 55597 receiver.o_data[5]
.sym 55598 $false
.sym 55599 $false
.sym 55600 $false
.sym 55603 receiver.o_data[6]
.sym 55604 $false
.sym 55605 $false
.sym 55606 $false
.sym 55609 receiver.o_data[2]
.sym 55610 $false
.sym 55611 $false
.sym 55612 $false
.sym 55615 receiver.o_data[4]
.sym 55616 $false
.sym 55617 $false
.sym 55618 $false
.sym 55621 receiver.o_data[0]
.sym 55622 $false
.sym 55623 $false
.sym 55624 $false
.sym 55627 receiver.o_data[7]
.sym 55628 $false
.sym 55629 $false
.sym 55630 $false
.sym 55631 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051
.sym 55632 i_clk$2$2
.sym 55633 $false
.sym 55634 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][3]$b$939[0]_new_inv_
.sym 55635 $abc$27458$new_n2739_
.sym 55636 $abc$27458$new_n3727_
.sym 55637 $abc$27458$new_n3728_
.sym 55639 fifo.fifo_mem[61][7]
.sym 55708 fifo.rd_addr[0]
.sym 55709 fifo.rd_addr[2]
.sym 55710 fifo.fifo_mem[55][4]
.sym 55711 fifo.fifo_mem[51][4]
.sym 55714 fifo.rd_addr[4]
.sym 55715 fifo.rd_addr[3]
.sym 55716 $abc$27458$new_n4421_
.sym 55717 $abc$27458$new_n4422_
.sym 55732 $abc$27458$new_n4041_
.sym 55733 fifo.rd_addr[1]
.sym 55734 $abc$27458$new_n4045_
.sym 55735 $abc$27458$new_n4044_
.sym 55738 fifo.rd_addr[0]
.sym 55739 fifo.rd_addr[2]
.sym 55740 fifo.fifo_mem[61][7]
.sym 55741 fifo.fifo_mem[57][7]
.sym 55744 receiver.o_data[4]
.sym 55745 $false
.sym 55746 $false
.sym 55747 $false
.sym 55754 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451
.sym 55755 i_clk$2$2
.sym 55756 $false
.sym 55757 $abc$27458$new_n3890_
.sym 55758 fifo.fifo_mem[31][3]
.sym 55759 fifo.fifo_mem[31][5]
.sym 55761 fifo.fifo_mem[31][7]
.sym 55762 fifo.fifo_mem[31][1]
.sym 55763 fifo.fifo_mem[31][0]
.sym 55764 fifo.fifo_mem[31][6]
.sym 55831 fifo.rd_addr[0]
.sym 55832 fifo.rd_addr[2]
.sym 55833 fifo.fifo_mem[167][5]
.sym 55834 fifo.fifo_mem[163][5]
.sym 55837 $false
.sym 55838 fifo.rd_addr[2]
.sym 55839 fifo.fifo_mem[167][3]
.sym 55840 fifo.fifo_mem[163][3]
.sym 55855 receiver.o_data[3]
.sym 55856 $false
.sym 55857 $false
.sym 55858 $false
.sym 55861 receiver.o_data[5]
.sym 55862 $false
.sym 55863 $false
.sym 55864 $false
.sym 55867 receiver.o_data[0]
.sym 55868 $false
.sym 55869 $false
.sym 55870 $false
.sym 55877 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889
.sym 55878 i_clk$2$2
.sym 55879 $false
.sym 55880 $abc$27458$new_n3729_
.sym 55883 fifo.fifo_mem[228][0]
.sym 55884 fifo.fifo_mem[228][5]
.sym 55887 fifo.fifo_mem[228][1]
.sym 55954 fifo.rd_addr[2]
.sym 55955 fifo.rd_addr[0]
.sym 55956 fifo.fifo_mem[60][1]
.sym 55957 fifo.fifo_mem[56][1]
.sym 55960 receiver.o_data[1]
.sym 55961 $false
.sym 55962 $false
.sym 55963 $false
.sym 55966 receiver.o_data[3]
.sym 55967 $false
.sym 55968 $false
.sym 55969 $false
.sym 55984 receiver.o_data[5]
.sym 55985 $false
.sym 55986 $false
.sym 55987 $false
.sym 56000 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697
.sym 56001 i_clk$2$2
.sym 56002 $false
.sym 56004 fifo.fifo_mem[138][4]
.sym 56006 fifo.fifo_mem[138][0]
.sym 56007 fifo.fifo_mem[138][1]
.sym 56009 fifo.fifo_mem[138][5]
.sym 56089 receiver.o_data[1]
.sym 56090 $false
.sym 56091 $false
.sym 56092 $false
.sym 56101 receiver.o_data[5]
.sym 56102 $false
.sym 56103 $false
.sym 56104 $false
.sym 56119 receiver.o_data[4]
.sym 56120 $false
.sym 56121 $false
.sym 56122 $false
.sym 56123 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099
.sym 56124 i_clk$2$2
.sym 56125 $false
.sym 56126 $abc$27458$new_n4065_
.sym 56130 fifo.fifo_mem[63][6]
.sym 56132 fifo.fifo_mem[63][0]
.sym 56133 fifo.fifo_mem[63][5]
.sym 56206 receiver.o_data[0]
.sym 56207 $false
.sym 56208 $false
.sym 56209 $false
.sym 56224 receiver.o_data[3]
.sym 56225 $false
.sym 56226 $false
.sym 56227 $false
.sym 56242 receiver.o_data[5]
.sym 56243 $false
.sym 56244 $false
.sym 56245 $false
.sym 56246 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731
.sym 56247 i_clk$2$2
.sym 56248 $false
.sym 56254 fifo.fifo_mem[59][6]
.sym 56329 receiver.o_data[4]
.sym 56330 $false
.sym 56331 $false
.sym 56332 $false
.sym 56359 receiver.o_data[2]
.sym 56360 $false
.sym 56361 $false
.sym 56362 $false
.sym 56369 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019
.sym 56370 i_clk$2$2
.sym 56371 $false
.sym 56472 receiver.o_data[0]
.sym 56479 receiver.o_data[2]
.sym 56577 receiver.o_data[6]
.sym 56578 $false
.sym 56579 $false
.sym 56580 $false
.sym 56583 receiver.o_data[5]
.sym 56584 $false
.sym 56585 $false
.sym 56586 $false
.sym 56593 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739
.sym 56594 i_clk$2$2
.sym 56595 $false
.sym 56606 fifo.fifo_mem[179][0]
.sym 56607 fifo.fifo_mem[179][7]
.sym 56722 fifo.rd_addr[0]
.sym 56723 fifo.rd_addr[2]
.sym 56724 fifo.fifo_mem[253][5]
.sym 56725 fifo.fifo_mem[249][5]
.sym 56728 receiver.o_data[4]
.sym 56729 $false
.sym 56730 $false
.sym 56731 $false
.sym 56746 receiver.o_data[5]
.sym 56747 $false
.sym 56748 $false
.sym 56749 $false
.sym 56756 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825
.sym 56757 i_clk$2$2
.sym 56758 $false
.sym 56762 fifo.fifo_mem[17][0]
.sym 56764 fifo.fifo_mem[17][2]
.sym 56833 fifo.rd_addr[2]
.sym 56834 fifo.rd_addr[0]
.sym 56835 fifo.fifo_mem[252][0]
.sym 56836 fifo.fifo_mem[248][0]
.sym 56839 receiver.o_data[4]
.sym 56840 $false
.sym 56841 $false
.sym 56842 $false
.sym 56879 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177
.sym 56880 i_clk$2$2
.sym 56881 $false
.sym 56882 $abc$27458$new_n4186_
.sym 56884 fifo.fifo_mem[181][7]
.sym 56886 fifo.fifo_mem[181][1]
.sym 56956 fifo.rd_addr[0]
.sym 56957 fifo.rd_addr[2]
.sym 56958 fifo.fifo_mem[173][4]
.sym 56959 fifo.fifo_mem[169][4]
.sym 56962 $abc$27458$new_n3583_
.sym 56963 $abc$27458$new_n3587_
.sym 56964 $abc$27458$new_n3586_
.sym 56965 fifo.rd_addr[1]
.sym 56974 fifo.rd_addr[2]
.sym 56975 fifo.rd_addr[0]
.sym 56976 fifo.fifo_mem[244][4]
.sym 56977 fifo.fifo_mem[240][4]
.sym 56980 fifo.rd_addr[0]
.sym 56981 fifo.rd_addr[2]
.sym 56982 fifo.fifo_mem[215][4]
.sym 56983 fifo.fifo_mem[211][4]
.sym 56986 receiver.o_data[0]
.sym 56987 $false
.sym 56988 $false
.sym 56989 $false
.sym 56992 receiver.o_data[5]
.sym 56993 $false
.sym 56994 $false
.sym 56995 $false
.sym 56998 receiver.o_data[4]
.sym 56999 $false
.sym 57000 $false
.sym 57001 $false
.sym 57002 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417
.sym 57003 i_clk$2$2
.sym 57004 $false
.sym 57005 $abc$27458$new_n4885_
.sym 57007 $abc$27458$new_n4294_
.sym 57011 fifo.fifo_mem[123][7]
.sym 57012 fifo.fifo_mem[123][6]
.sym 57079 fifo.rd_addr[4]
.sym 57080 fifo.rd_addr[1]
.sym 57081 $abc$27458$new_n3711_
.sym 57082 $abc$27458$new_n3712_
.sym 57091 $abc$27458$new_n4885_
.sym 57092 fifo.rd_addr[0]
.sym 57093 fifo.fifo_mem[182][0]
.sym 57094 fifo.fifo_mem[178][0]
.sym 57109 fifo.rd_addr[2]
.sym 57110 fifo.rd_addr[0]
.sym 57111 fifo.fifo_mem[6][4]
.sym 57112 fifo.fifo_mem[2][4]
.sym 57115 receiver.o_data[4]
.sym 57116 $false
.sym 57117 $false
.sym 57118 $false
.sym 57121 receiver.o_data[7]
.sym 57122 $false
.sym 57123 $false
.sym 57124 $false
.sym 57125 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971
.sym 57126 i_clk$2$2
.sym 57127 $false
.sym 57129 $abc$27458$new_n4291_
.sym 57130 $abc$27458$new_n4320_
.sym 57131 $abc$27458$new_n2797_
.sym 57132 $abc$27458$new_n5136_
.sym 57133 $abc$27458$new_n4319_
.sym 57134 $abc$27458$new_n5137_
.sym 57135 fifo.fifo_mem[246][3]
.sym 57202 fifo.rd_addr[0]
.sym 57203 fifo.rd_addr[2]
.sym 57204 fifo.fifo_mem[149][5]
.sym 57205 fifo.fifo_mem[145][5]
.sym 57208 receiver.o_data[3]
.sym 57209 $false
.sym 57210 $false
.sym 57211 $false
.sym 57226 receiver.o_data[5]
.sym 57227 $false
.sym 57228 $false
.sym 57229 $false
.sym 57232 receiver.o_data[2]
.sym 57233 $false
.sym 57234 $false
.sym 57235 $false
.sym 57248 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025
.sym 57249 i_clk$2$2
.sym 57250 $false
.sym 57251 $abc$27458$new_n3191_
.sym 57254 fifo.fifo_mem[244][6]
.sym 57325 fifo.rd_addr[4]
.sym 57326 $abc$27458$new_n3565_
.sym 57327 $abc$27458$new_n3566_
.sym 57328 fifo.rd_addr[3]
.sym 57331 fifo.rd_addr[2]
.sym 57332 fifo.rd_addr[0]
.sym 57333 fifo.fifo_mem[182][4]
.sym 57334 fifo.fifo_mem[178][4]
.sym 57337 fifo.rd_addr[0]
.sym 57338 fifo.rd_addr[2]
.sym 57339 fifo.fifo_mem[149][2]
.sym 57340 fifo.fifo_mem[145][2]
.sym 57343 fifo.rd_addr[0]
.sym 57344 fifo.rd_addr[2]
.sym 57345 fifo.fifo_mem[21][0]
.sym 57346 fifo.fifo_mem[17][0]
.sym 57349 $abc$27458$new_n3134_
.sym 57350 $abc$27458$new_n3138_
.sym 57351 $abc$27458$new_n3137_
.sym 57352 fifo.rd_addr[3]
.sym 57355 receiver.o_data[2]
.sym 57356 $false
.sym 57357 $false
.sym 57358 $false
.sym 57367 receiver.o_data[6]
.sym 57368 $false
.sym 57369 $false
.sym 57370 $false
.sym 57371 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209
.sym 57372 i_clk$2$2
.sym 57373 $false
.sym 57374 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[0]_new_
.sym 57375 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[7]_new_inv_
.sym 57378 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[0]_new_
.sym 57379 fifo.fifo_mem[188][2]
.sym 57380 fifo.fifo_mem[188][1]
.sym 57381 fifo.fifo_mem[188][0]
.sym 57448 $abc$27458$new_n3710_
.sym 57449 $abc$27458$new_n3707_
.sym 57450 $abc$27458$new_n3716_
.sym 57451 $abc$27458$new_n3713_
.sym 57454 fifo.rd_addr[3]
.sym 57455 $abc$27458$new_n4292_
.sym 57456 $abc$27458$new_n4287_
.sym 57457 $abc$27458$new_n4286_
.sym 57466 fifo.rd_addr[2]
.sym 57467 fifo.rd_addr[0]
.sym 57468 fifo.fifo_mem[188][0]
.sym 57469 fifo.fifo_mem[184][0]
.sym 57472 fifo.rd_addr[3]
.sym 57473 $abc$27458$new_n4884_
.sym 57474 $abc$27458$new_n2782_
.sym 57475 $abc$27458$new_n2781_
.sym 57478 $false
.sym 57479 fifo.rd_addr[1]
.sym 57480 $abc$27458$new_n2802_
.sym 57481 $abc$27458$new_n2801_
.sym 57484 receiver.o_data[0]
.sym 57485 $false
.sym 57486 $false
.sym 57487 $false
.sym 57490 receiver.o_data[6]
.sym 57491 $false
.sym 57492 $false
.sym 57493 $false
.sym 57494 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971
.sym 57495 i_clk$2$2
.sym 57496 $false
.sym 57497 $abc$27458$new_n2977_
.sym 57498 $abc$27458$new_n2962_
.sym 57499 $abc$27458$new_n2796_
.sym 57500 $abc$27458$new_n4912_
.sym 57501 $abc$27458$new_n3195_
.sym 57502 $abc$27458$new_n2976_
.sym 57503 $abc$27458$new_n2978_
.sym 57504 fifo.fifo_mem[180][0]
.sym 57571 $abc$27458$new_n3589_
.sym 57572 $abc$27458$new_n3593_
.sym 57573 $abc$27458$new_n3592_
.sym 57574 fifo.rd_addr[1]
.sym 57577 fifo.rd_addr[0]
.sym 57578 fifo.rd_addr[2]
.sym 57579 fifo.fifo_mem[253][4]
.sym 57580 fifo.fifo_mem[249][4]
.sym 57583 fifo.rd_addr[2]
.sym 57584 fifo.rd_addr[0]
.sym 57585 fifo.fifo_mem[132][1]
.sym 57586 fifo.fifo_mem[128][1]
.sym 57589 fifo.rd_addr[2]
.sym 57590 fifo.rd_addr[0]
.sym 57591 fifo.fifo_mem[150][2]
.sym 57592 fifo.fifo_mem[146][2]
.sym 57595 fifo.rd_addr[2]
.sym 57596 fifo.rd_addr[0]
.sym 57597 fifo.fifo_mem[180][7]
.sym 57598 fifo.fifo_mem[176][7]
.sym 57601 fifo.rd_addr[2]
.sym 57602 fifo.rd_addr[0]
.sym 57603 fifo.fifo_mem[182][5]
.sym 57604 fifo.fifo_mem[178][5]
.sym 57607 fifo.rd_addr[4]
.sym 57608 fifo.rd_addr[3]
.sym 57609 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[4]_new_inv_
.sym 57610 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$b$975[4]_new_inv_
.sym 57613 receiver.o_data[1]
.sym 57614 $false
.sym 57615 $false
.sym 57616 $false
.sym 57617 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209
.sym 57618 i_clk$2$2
.sym 57619 $false
.sym 57620 $abc$27458$new_n2973_
.sym 57621 $abc$27458$new_n4891_
.sym 57622 $abc$27458$new_n2972_
.sym 57623 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171
.sym 57624 $abc$27458$new_n2795_
.sym 57625 fifo.fifo_mem[181][0]
.sym 57626 fifo.fifo_mem[181][4]
.sym 57627 fifo.fifo_mem[181][3]
.sym 57694 fifo.rd_addr[4]
.sym 57695 $abc$27458$new_n5185_
.sym 57696 $abc$27458$new_n3142_
.sym 57697 $abc$27458$new_n3141_
.sym 57700 $abc$27458$new_n3167_
.sym 57701 fifo.rd_addr[6]
.sym 57702 fifo.rd_addr[4]
.sym 57703 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[2]_new_
.sym 57706 fifo.rd_addr[1]
.sym 57707 $abc$27458$new_n5188_
.sym 57708 $abc$27458$new_n3133_
.sym 57709 $abc$27458$new_n3127_
.sym 57712 fifo.rd_addr[2]
.sym 57713 fifo.rd_addr[0]
.sym 57714 fifo.fifo_mem[158][2]
.sym 57715 fifo.fifo_mem[154][2]
.sym 57718 fifo.rd_addr[5]
.sym 57719 $abc$27458$new_n5192_
.sym 57720 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$a$899[2]_new_
.sym 57721 fifo.rd_addr[6]
.sym 57724 fifo.rd_addr[4]
.sym 57725 $abc$27458$new_n3148_
.sym 57726 $abc$27458$new_n3144_
.sym 57727 $abc$27458$new_n3143_
.sym 57730 $abc$27458$new_n5186_
.sym 57731 $abc$27458$new_n5187_
.sym 57732 fifo.rd_addr[3]
.sym 57733 fifo.rd_addr[4]
.sym 57736 receiver.o_data[4]
.sym 57737 $false
.sym 57738 $false
.sym 57739 $false
.sym 57740 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017
.sym 57741 i_clk$2$2
.sym 57742 $false
.sym 57743 $abc$27458$new_n3524_
.sym 57744 $abc$27458$new_n3525_
.sym 57745 $abc$27458$new_n3575_
.sym 57747 $abc$27458$new_n3539_
.sym 57748 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747
.sym 57749 fifo.fifo_mem[141][6]
.sym 57750 fifo.fifo_mem[141][4]
.sym 57817 fifo.rd_addr[2]
.sym 57818 fifo.rd_addr[0]
.sym 57819 fifo.fifo_mem[180][4]
.sym 57820 fifo.fifo_mem[176][4]
.sym 57823 fifo.rd_addr[5]
.sym 57824 fifo.rd_addr[1]
.sym 57825 $abc$27458$new_n3554_
.sym 57826 $abc$27458$new_n3567_
.sym 57835 fifo.rd_addr[4]
.sym 57836 $abc$27458$new_n3575_
.sym 57837 $abc$27458$new_n3576_
.sym 57838 fifo.rd_addr[3]
.sym 57841 fifo.rd_addr[2]
.sym 57842 fifo.rd_addr[0]
.sym 57843 fifo.fifo_mem[172][7]
.sym 57844 fifo.fifo_mem[168][7]
.sym 57847 $false
.sym 57848 fifo.rd_addr[5]
.sym 57849 $abc$27458$new_n3594_
.sym 57850 $abc$27458$new_n3581_
.sym 57853 receiver.o_data[7]
.sym 57854 $false
.sym 57855 $false
.sym 57856 $false
.sym 57859 receiver.o_data[4]
.sym 57860 $false
.sym 57861 $false
.sym 57862 $false
.sym 57863 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513
.sym 57864 i_clk$2$2
.sym 57865 $false
.sym 57866 $abc$27458$new_n5080_
.sym 57867 $abc$27458$new_n4914_
.sym 57868 $abc$27458$new_n5104_
.sym 57869 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907
.sym 57870 $abc$27458$new_n3329_
.sym 57871 $abc$27458$new_n2964_
.sym 57872 $abc$27458$new_n4915_
.sym 57873 fifo.fifo_mem[176][4]
.sym 57940 $abc$27458$new_n3558_
.sym 57941 $abc$27458$new_n3555_
.sym 57942 $abc$27458$new_n3564_
.sym 57943 $abc$27458$new_n3561_
.sym 57946 $false
.sym 57947 fifo.rd_addr[3]
.sym 57948 $abc$27458$new_n3557_
.sym 57949 $abc$27458$new_n3556_
.sym 57952 fifo.rd_addr[2]
.sym 57953 fifo.rd_addr[1]
.sym 57954 fifo.fifo_mem[239][0]
.sym 57955 fifo.fifo_mem[237][0]
.sym 57958 $abc$27458$new_n3128_
.sym 57959 $abc$27458$new_n3132_
.sym 57960 $abc$27458$new_n3131_
.sym 57961 fifo.rd_addr[3]
.sym 57964 fifo.rd_addr[2]
.sym 57965 fifo.rd_addr[0]
.sym 57966 fifo.fifo_mem[132][2]
.sym 57967 fifo.fifo_mem[128][2]
.sym 57970 fifo.rd_addr[4]
.sym 57971 fifo.rd_addr[0]
.sym 57972 $abc$27458$new_n2640_
.sym 57973 $abc$27458$new_n2641_
.sym 57976 $false
.sym 57977 fifo.rd_addr[3]
.sym 57978 $abc$27458$new_n3563_
.sym 57979 $abc$27458$new_n3562_
.sym 57982 receiver.o_data[7]
.sym 57983 $false
.sym 57984 $false
.sym 57985 $false
.sym 57986 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937
.sym 57987 i_clk$2$2
.sym 57988 $false
.sym 57989 $abc$27458$new_n4993_
.sym 57990 $abc$27458$new_n4992_
.sym 57991 $abc$27458$new_n4126_
.sym 57992 fifo.fifo_mem[79][6]
.sym 57993 fifo.fifo_mem[79][3]
.sym 57994 fifo.fifo_mem[79][4]
.sym 57995 fifo.fifo_mem[79][2]
.sym 57996 fifo.fifo_mem[79][0]
.sym 58063 fifo.rd_addr[5]
.sym 58064 fifo.rd_addr[7]
.sym 58065 $abc$27458$new_n2776_
.sym 58066 $abc$27458$new_n2763_
.sym 58069 fifo.rd_addr[4]
.sym 58070 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[3]_new_
.sym 58071 $abc$27458$new_n4993_
.sym 58072 $abc$27458$new_n5202_
.sym 58075 fifo.rd_addr[0]
.sym 58076 fifo.rd_addr[2]
.sym 58077 fifo.fifo_mem[133][2]
.sym 58078 fifo.fifo_mem[129][2]
.sym 58087 $false
.sym 58088 fifo.rd_addr[4]
.sym 58089 $abc$27458$new_n2770_
.sym 58090 $abc$27458$new_n2764_
.sym 58093 $false
.sym 58094 $false
.sym 58095 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 58096 $abc$27458$new_n4632_
.sym 58099 fifo.rd_addr[4]
.sym 58100 $abc$27458$new_n2783_
.sym 58101 $abc$27458$new_n2777_
.sym 58102 fifo.rd_addr[1]
.sym 58105 receiver.o_data[2]
.sym 58106 $false
.sym 58107 $false
.sym 58108 $false
.sym 58109 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065
.sym 58110 i_clk$2$2
.sym 58111 $false
.sym 58112 $abc$27458$new_n5123_
.sym 58113 $abc$27458$new_n4134_
.sym 58114 $abc$27458$new_n4962_
.sym 58115 $abc$27458$new_n5124_
.sym 58116 $abc$27458$new_n4161_
.sym 58117 $abc$27458$new_n4135_
.sym 58118 $abc$27458$new_n4162_
.sym 58119 fifo.fifo_mem[117][0]
.sym 58186 $abc$27458$new_n2645_
.sym 58187 $abc$27458$new_n2649_
.sym 58188 $abc$27458$new_n2648_
.sym 58189 fifo.rd_addr[1]
.sym 58192 fifo.rd_addr[7]
.sym 58193 fifo.rd_addr[5]
.sym 58194 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[0]_new_
.sym 58195 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[0]_new_inv_
.sym 58198 fifo.rd_addr[2]
.sym 58199 fifo.rd_addr[1]
.sym 58200 fifo.fifo_mem[238][0]
.sym 58201 fifo.fifo_mem[236][0]
.sym 58204 $abc$27458$new_n2639_
.sym 58205 fifo.rd_addr[0]
.sym 58206 $abc$27458$new_n2643_
.sym 58207 $abc$27458$new_n2642_
.sym 58210 $false
.sym 58211 fifo.rd_addr[4]
.sym 58212 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[0]_new_
.sym 58213 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[0]_new_
.sym 58216 fifo.rd_addr[3]
.sym 58217 $abc$27458$new_n2625_
.sym 58218 $abc$27458$new_n2644_
.sym 58219 $abc$27458$new_n2638_
.sym 58222 receiver.o_data[2]
.sym 58223 $false
.sym 58224 $false
.sym 58225 $false
.sym 58228 receiver.o_data[6]
.sym 58229 $false
.sym 58230 $false
.sym 58231 $false
.sym 58232 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697
.sym 58233 i_clk$2$2
.sym 58234 $false
.sym 58235 $abc$27458$new_n3252_
.sym 58236 $abc$27458$new_n3333_
.sym 58237 fifo.fifo_mem[255][0]
.sym 58238 fifo.fifo_mem[255][1]
.sym 58239 fifo.fifo_mem[255][7]
.sym 58240 fifo.fifo_mem[255][2]
.sym 58241 fifo.fifo_mem[255][4]
.sym 58242 fifo.fifo_mem[255][3]
.sym 58309 fifo.rd_addr[2]
.sym 58310 fifo.rd_addr[0]
.sym 58311 fifo.fifo_mem[188][7]
.sym 58312 fifo.fifo_mem[184][7]
.sym 58315 fifo.rd_addr[1]
.sym 58316 $abc$27458$new_n2727_
.sym 58317 $abc$27458$new_n2725_
.sym 58318 $abc$27458$new_n2724_
.sym 58321 $abc$27458$new_n5056_
.sym 58322 fifo.rd_addr[4]
.sym 58323 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$b$972[5]_new_inv_
.sym 58324 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[5]_new_inv_
.sym 58327 $false
.sym 58328 fifo.rd_addr[3]
.sym 58329 $abc$27458$new_n3543_
.sym 58330 $abc$27458$new_n3542_
.sym 58333 $abc$27458$new_n2784_
.sym 58334 $abc$27458$new_n2788_
.sym 58335 $abc$27458$new_n2787_
.sym 58336 fifo.rd_addr[3]
.sym 58339 $abc$27458$new_n5039_
.sym 58340 fifo.rd_addr[0]
.sym 58341 fifo.fifo_mem[222][4]
.sym 58342 fifo.fifo_mem[218][4]
.sym 58345 fifo.rd_addr[2]
.sym 58346 fifo.rd_addr[0]
.sym 58347 fifo.fifo_mem[134][4]
.sym 58348 fifo.fifo_mem[130][4]
.sym 58351 receiver.o_data[4]
.sym 58352 $false
.sym 58353 $false
.sym 58354 $false
.sym 58355 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529
.sym 58356 i_clk$2$2
.sym 58357 $false
.sym 58358 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315
.sym 58359 $abc$27458$new_n3691_
.sym 58360 $abc$27458$new_n3719_
.sym 58361 $abc$27458$new_n3720_
.sym 58362 $abc$27458$new_n3692_
.sym 58364 fifo.fifo_mem[244][0]
.sym 58432 fifo.rd_addr[2]
.sym 58433 fifo.rd_addr[0]
.sym 58434 fifo.fifo_mem[229][0]
.sym 58435 fifo.fifo_mem[225][0]
.sym 58438 fifo.rd_addr[3]
.sym 58439 $abc$27458$new_n5040_
.sym 58440 $abc$27458$new_n3634_
.sym 58441 $abc$27458$new_n3633_
.sym 58444 $abc$27458$new_n3351_
.sym 58445 $abc$27458$new_n3342_
.sym 58446 $abc$27458$new_n3348_
.sym 58447 $abc$27458$new_n3345_
.sym 58450 fifo.rd_addr[0]
.sym 58451 fifo.rd_addr[2]
.sym 58452 fifo.fifo_mem[111][6]
.sym 58453 fifo.fifo_mem[107][6]
.sym 58456 fifo.rd_addr[0]
.sym 58457 fifo.rd_addr[2]
.sym 58458 fifo.fifo_mem[229][4]
.sym 58459 fifo.fifo_mem[225][4]
.sym 58462 fifo.rd_addr[0]
.sym 58463 fifo.rd_addr[2]
.sym 58464 fifo.fifo_mem[29][4]
.sym 58465 fifo.fifo_mem[25][4]
.sym 58468 receiver.o_data[6]
.sym 58469 $false
.sym 58470 $false
.sym 58471 $false
.sym 58474 receiver.o_data[4]
.sym 58475 $false
.sym 58476 $false
.sym 58477 $false
.sym 58478 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227
.sym 58479 i_clk$2$2
.sym 58480 $false
.sym 58481 $abc$27458$new_n5081_
.sym 58482 $abc$27458$new_n4905_
.sym 58484 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[2]_new_inv_
.sym 58485 $abc$27458$new_n3182_
.sym 58486 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$b$906[1]_new_inv_
.sym 58487 fifo.fifo_mem[52][5]
.sym 58488 fifo.fifo_mem[52][0]
.sym 58555 fifo.rd_addr[2]
.sym 58556 fifo.rd_addr[0]
.sym 58557 fifo.fifo_mem[228][5]
.sym 58558 fifo.fifo_mem[224][5]
.sym 58561 fifo.rd_addr[4]
.sym 58562 fifo.rd_addr[1]
.sym 58563 $abc$27458$new_n4065_
.sym 58564 $abc$27458$new_n4066_
.sym 58567 $abc$27458$memory\fifo.fifo_mem$rdmux[0][1][0]$b$888[2]_new_inv_
.sym 58568 fifo.rd_addr[6]
.sym 58569 $abc$27458$new_n5197_
.sym 58570 $abc$27458$new_n3182_
.sym 58573 $abc$27458$new_n3771_
.sym 58574 $abc$27458$new_n3775_
.sym 58575 $abc$27458$new_n3774_
.sym 58576 fifo.rd_addr[1]
.sym 58579 fifo.rd_addr[7]
.sym 58580 $abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$a$884[2]_new_
.sym 58581 $abc$27458$new_n5193_
.sym 58582 $abc$27458$new_n4942_
.sym 58585 fifo.rd_addr[6]
.sym 58586 fifo.rd_addr[5]
.sym 58587 $abc$27458$new_n4972_
.sym 58588 $abc$27458$new_n5196_
.sym 58591 receiver.o_data[3]
.sym 58592 $false
.sym 58593 $false
.sym 58594 $false
.sym 58597 receiver.o_data[1]
.sym 58598 $false
.sym 58599 $false
.sym 58600 $false
.sym 58601 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195
.sym 58602 i_clk$2$2
.sym 58603 $false
.sym 58604 $abc$27458$new_n5036_
.sym 58605 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979
.sym 58606 $abc$27458$new_n4182_
.sym 58607 $abc$27458$new_n4175_
.sym 58608 $abc$27458$new_n4213_
.sym 58609 $abc$27458$new_n4981_
.sym 58610 fifo.fifo_mem[238][6]
.sym 58611 fifo.fifo_mem[238][0]
.sym 58678 $false
.sym 58679 $false
.sym 58680 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 58681 $abc$27458$new_n4615_
.sym 58684 fifo.rd_addr[2]
.sym 58685 fifo.rd_addr[0]
.sym 58686 fifo.fifo_mem[214][4]
.sym 58687 fifo.fifo_mem[210][4]
.sym 58690 fifo.rd_addr[4]
.sym 58691 fifo.rd_addr[1]
.sym 58692 $abc$27458$new_n5034_
.sym 58693 $abc$27458$new_n3629_
.sym 58696 $false
.sym 58697 $false
.sym 58698 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 58699 $abc$27458$new_n4579_
.sym 58702 fifo.rd_addr[4]
.sym 58703 fifo.rd_addr[3]
.sym 58704 $abc$27458$new_n4184_
.sym 58705 $abc$27458$new_n4185_
.sym 58708 receiver.o_data[2]
.sym 58709 $false
.sym 58710 $false
.sym 58711 $false
.sym 58714 receiver.o_data[4]
.sym 58715 $false
.sym 58716 $false
.sym 58717 $false
.sym 58720 receiver.o_data[7]
.sym 58721 $false
.sym 58722 $false
.sym 58723 $false
.sym 58724 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817
.sym 58725 i_clk$2$2
.sym 58726 $false
.sym 58727 $abc$27458$new_n4180_
.sym 58728 $abc$27458$new_n3608_
.sym 58729 $abc$27458$new_n3686_
.sym 58730 $abc$27458$new_n3688_
.sym 58731 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363
.sym 58732 $abc$27458$new_n4176_
.sym 58733 $abc$27458$new_n3616_
.sym 58734 fifo.fifo_mem[246][1]
.sym 58801 $abc$27458$new_n3819_
.sym 58802 $abc$27458$new_n3823_
.sym 58803 $abc$27458$new_n3822_
.sym 58804 fifo.rd_addr[1]
.sym 58807 $false
.sym 58808 $false
.sym 58809 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 58810 $abc$27458$new_n4615_
.sym 58813 fifo.rd_addr[4]
.sym 58814 fifo.rd_addr[3]
.sym 58815 $abc$27458$new_n3129_
.sym 58816 $abc$27458$new_n3130_
.sym 58819 fifo.rd_addr[5]
.sym 58820 fifo.rd_addr[4]
.sym 58821 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[2]_new_
.sym 58822 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$b$927[2]_new_inv_
.sym 58825 fifo.rd_addr[6]
.sym 58826 $abc$27458$new_n4946_
.sym 58827 fifo.rd_addr[5]
.sym 58828 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[2]_new_
.sym 58837 receiver.o_data[7]
.sym 58838 $false
.sym 58839 $false
.sym 58840 $false
.sym 58843 receiver.o_data[4]
.sym 58844 $false
.sym 58845 $false
.sym 58846 $false
.sym 58847 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825
.sym 58848 i_clk$2$2
.sym 58849 $false
.sym 58850 $abc$27458$new_n3025_
.sym 58851 $abc$27458$new_n4864_
.sym 58852 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][48]$b$1218[4]_new_inv_
.sym 58853 fifo.fifo_mem[194][7]
.sym 58854 fifo.fifo_mem[194][4]
.sym 58855 fifo.fifo_mem[194][1]
.sym 58856 fifo.fifo_mem[194][3]
.sym 58857 fifo.fifo_mem[194][6]
.sym 58924 fifo.rd_addr[0]
.sym 58925 fifo.rd_addr[2]
.sym 58926 fifo.fifo_mem[253][0]
.sym 58927 fifo.fifo_mem[249][0]
.sym 58930 $false
.sym 58931 $false
.sym 58932 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 58933 $abc$27458$new_n4632_
.sym 58936 receiver.o_data[2]
.sym 58937 $false
.sym 58938 $false
.sym 58939 $false
.sym 58942 receiver.o_data[0]
.sym 58943 $false
.sym 58944 $false
.sym 58945 $false
.sym 58948 receiver.o_data[7]
.sym 58949 $false
.sym 58950 $false
.sym 58951 $false
.sym 58954 receiver.o_data[6]
.sym 58955 $false
.sym 58956 $false
.sym 58957 $false
.sym 58960 receiver.o_data[1]
.sym 58961 $false
.sym 58962 $false
.sym 58963 $false
.sym 58966 receiver.o_data[3]
.sym 58967 $false
.sym 58968 $false
.sym 58969 $false
.sym 58970 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825
.sym 58971 i_clk$2$2
.sym 58972 $false
.sym 58974 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][51]$b$1227[3]_new_
.sym 58975 $abc$27458$new_n3725_
.sym 58977 $abc$27458$new_n4920_
.sym 58978 $abc$27458$new_n3724_
.sym 58979 fifo.fifo_mem[206][6]
.sym 58980 fifo.fifo_mem[206][3]
.sym 59047 fifo.rd_addr[1]
.sym 59048 $abc$27458$new_n5071_
.sym 59049 $abc$27458$new_n3811_
.sym 59050 $abc$27458$new_n3810_
.sym 59053 fifo.rd_addr[0]
.sym 59054 fifo.rd_addr[2]
.sym 59055 fifo.fifo_mem[223][6]
.sym 59056 fifo.fifo_mem[219][6]
.sym 59059 fifo.rd_addr[5]
.sym 59060 $abc$27458$new_n4880_
.sym 59061 fifo.rd_addr[3]
.sym 59062 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][3]$b$939[0]_new_inv_
.sym 59065 fifo.rd_addr[2]
.sym 59066 fifo.rd_addr[1]
.sym 59067 fifo.fifo_mem[245][0]
.sym 59068 fifo.fifo_mem[241][0]
.sym 59077 fifo.rd_addr[3]
.sym 59078 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[2]_new_
.sym 59079 $abc$27458$new_n3081_
.sym 59080 $abc$27458$new_n3078_
.sym 59083 fifo.rd_addr[0]
.sym 59084 $abc$27458$new_n4860_
.sym 59085 $abc$27458$new_n2631_
.sym 59086 $abc$27458$new_n2630_
.sym 59089 receiver.o_data[6]
.sym 59090 $false
.sym 59091 $false
.sym 59092 $false
.sym 59093 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809
.sym 59094 i_clk$2$2
.sym 59095 $false
.sym 59096 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393
.sym 59097 $abc$27458$new_n2908_
.sym 59098 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$b$906[2]_new_inv_
.sym 59099 $abc$27458$new_n3475_
.sym 59100 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987
.sym 59101 $abc$27458$new_n3476_
.sym 59102 fifo.fifo_mem[58][5]
.sym 59103 fifo.fifo_mem[58][4]
.sym 59170 fifo.rd_addr[1]
.sym 59171 fifo.rd_addr[3]
.sym 59172 $abc$27458$new_n2785_
.sym 59173 $abc$27458$new_n2786_
.sym 59176 fifo.rd_addr[0]
.sym 59177 fifo.rd_addr[2]
.sym 59178 fifo.fifo_mem[63][5]
.sym 59179 fifo.fifo_mem[59][5]
.sym 59182 fifo.rd_addr[2]
.sym 59183 fifo.rd_addr[0]
.sym 59184 fifo.fifo_mem[30][0]
.sym 59185 fifo.fifo_mem[26][0]
.sym 59188 fifo.rd_addr[0]
.sym 59189 fifo.rd_addr[2]
.sym 59190 fifo.fifo_mem[29][3]
.sym 59191 fifo.fifo_mem[25][3]
.sym 59194 receiver.o_data[1]
.sym 59195 $false
.sym 59196 $false
.sym 59197 $false
.sym 59200 receiver.o_data[5]
.sym 59201 $false
.sym 59202 $false
.sym 59203 $false
.sym 59206 receiver.o_data[3]
.sym 59207 $false
.sym 59208 $false
.sym 59209 $false
.sym 59212 receiver.o_data[4]
.sym 59213 $false
.sym 59214 $false
.sym 59215 $false
.sym 59216 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115
.sym 59217 i_clk$2$2
.sym 59218 $false
.sym 59219 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065
.sym 59220 $abc$27458$new_n3174_
.sym 59221 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691
.sym 59222 fifo.fifo_mem[161][7]
.sym 59224 fifo.fifo_mem[161][5]
.sym 59225 fifo.fifo_mem[161][3]
.sym 59226 fifo.fifo_mem[161][2]
.sym 59293 fifo.rd_addr[1]
.sym 59294 fifo.rd_addr[2]
.sym 59295 fifo.fifo_mem[210][0]
.sym 59296 fifo.fifo_mem[208][0]
.sym 59299 $abc$27458$new_n4866_
.sym 59300 $abc$27458$new_n4863_
.sym 59301 $abc$27458$new_n4865_
.sym 59302 fifo.rd_addr[0]
.sym 59305 fifo.rd_addr[0]
.sym 59306 fifo.rd_addr[2]
.sym 59307 fifo.fifo_mem[229][5]
.sym 59308 fifo.fifo_mem[225][5]
.sym 59311 fifo.rd_addr[3]
.sym 59312 $abc$27458$new_n4867_
.sym 59313 $abc$27458$new_n4856_
.sym 59314 $abc$27458$new_n2671_
.sym 59317 fifo.rd_addr[2]
.sym 59318 fifo.rd_addr[0]
.sym 59319 fifo.fifo_mem[103][0]
.sym 59320 fifo.fifo_mem[102][0]
.sym 59323 fifo.rd_addr[0]
.sym 59324 fifo.rd_addr[2]
.sym 59325 fifo.fifo_mem[31][0]
.sym 59326 fifo.fifo_mem[27][0]
.sym 59329 $abc$27458$new_n2659_
.sym 59330 $abc$27458$new_n2663_
.sym 59331 $abc$27458$new_n2662_
.sym 59332 fifo.rd_addr[0]
.sym 59335 receiver.o_data[0]
.sym 59336 $false
.sym 59337 $false
.sym 59338 $false
.sym 59339 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953
.sym 59340 i_clk$2$2
.sym 59341 $false
.sym 59343 $abc$27458$new_n3079_
.sym 59344 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][19]$b$1131[3]_new_inv_
.sym 59345 fifo.fifo_mem[79][5]
.sym 59346 fifo.fifo_mem[79][7]
.sym 59349 fifo.fifo_mem[79][1]
.sym 59416 fifo.rd_addr[1]
.sym 59417 fifo.rd_addr[0]
.sym 59418 $abc$27458$new_n3079_
.sym 59419 $abc$27458$new_n3080_
.sym 59422 fifo.rd_addr[0]
.sym 59423 fifo.rd_addr[2]
.sym 59424 fifo.fifo_mem[31][3]
.sym 59425 fifo.fifo_mem[27][3]
.sym 59428 receiver.o_data[3]
.sym 59429 $false
.sym 59430 $false
.sym 59431 $false
.sym 59434 receiver.o_data[5]
.sym 59435 $false
.sym 59436 $false
.sym 59437 $false
.sym 59440 receiver.o_data[0]
.sym 59441 $false
.sym 59442 $false
.sym 59443 $false
.sym 59446 receiver.o_data[4]
.sym 59447 $false
.sym 59448 $false
.sym 59449 $false
.sym 59458 receiver.o_data[6]
.sym 59459 $false
.sym 59460 $false
.sym 59461 $false
.sym 59462 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673
.sym 59463 i_clk$2$2
.sym 59464 $false
.sym 59465 $abc$27458$new_n3251_
.sym 59466 $abc$27458$new_n2703_
.sym 59468 $abc$27458$new_n4337_
.sym 59469 $abc$27458$new_n3644_
.sym 59470 fifo.fifo_mem[98][7]
.sym 59471 fifo.fifo_mem[98][0]
.sym 59539 fifo.rd_addr[3]
.sym 59540 $abc$27458$new_n2889_
.sym 59541 $abc$27458$new_n2890_
.sym 59542 fifo.rd_addr[1]
.sym 59551 $false
.sym 59552 fifo.rd_addr[2]
.sym 59553 fifo.fifo_mem[167][2]
.sym 59554 fifo.fifo_mem[163][2]
.sym 59557 fifo.rd_addr[0]
.sym 59558 fifo.rd_addr[2]
.sym 59559 fifo.fifo_mem[117][1]
.sym 59560 fifo.fifo_mem[113][1]
.sym 59569 $false
.sym 59570 $false
.sym 59571 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 59572 $abc$27458$new_n4700_
.sym 59575 fifo.rd_addr[5]
.sym 59576 $abc$27458$new_n5049_
.sym 59577 $abc$27458$new_n3644_
.sym 59578 $abc$27458$new_n3643_
.sym 59581 receiver.o_data[0]
.sym 59582 $false
.sym 59583 $false
.sym 59584 $false
.sym 59585 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699
.sym 59586 i_clk$2$2
.sym 59587 $false
.sym 59588 $abc$27458$new_n4018_
.sym 59590 $abc$27458$new_n3558_
.sym 59592 $abc$27458$new_n3559_
.sym 59593 fifo.fifo_mem[139][1]
.sym 59594 fifo.fifo_mem[139][6]
.sym 59595 fifo.fifo_mem[139][7]
.sym 59686 receiver.o_data[3]
.sym 59687 $false
.sym 59688 $false
.sym 59689 $false
.sym 59708 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075
.sym 59709 i_clk$2$2
.sym 59710 $false
.sym 59711 $abc$27458$new_n4865_
.sym 59713 $abc$27458$new_n3614_
.sym 59714 $abc$27458$new_n3609_
.sym 59715 $abc$27458$new_n4045_
.sym 59717 fifo.fifo_mem[54][6]
.sym 59785 fifo.rd_addr[1]
.sym 59786 $abc$27458$new_n4877_
.sym 59787 $abc$27458$new_n2740_
.sym 59788 $abc$27458$new_n2739_
.sym 59791 fifo.rd_addr[0]
.sym 59792 fifo.rd_addr[2]
.sym 59793 fifo.fifo_mem[63][0]
.sym 59794 fifo.fifo_mem[59][0]
.sym 59797 fifo.rd_addr[4]
.sym 59798 $abc$27458$new_n3728_
.sym 59799 $abc$27458$new_n3729_
.sym 59800 fifo.rd_addr[1]
.sym 59803 fifo.rd_addr[0]
.sym 59804 fifo.rd_addr[2]
.sym 59805 fifo.fifo_mem[61][4]
.sym 59806 fifo.fifo_mem[57][4]
.sym 59815 receiver.o_data[7]
.sym 59816 $false
.sym 59817 $false
.sym 59818 $false
.sym 59831 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443
.sym 59832 i_clk$2$2
.sym 59833 $false
.sym 59834 $abc$27458$new_n4877_
.sym 59835 $abc$27458$new_n3115_
.sym 59836 $abc$27458$new_n4876_
.sym 59837 $abc$27458$new_n3613_
.sym 59838 fifo.fifo_mem[196][2]
.sym 59839 fifo.fifo_mem[196][0]
.sym 59840 fifo.fifo_mem[196][5]
.sym 59841 fifo.fifo_mem[196][4]
.sym 59908 fifo.rd_addr[0]
.sym 59909 fifo.rd_addr[2]
.sym 59910 fifo.fifo_mem[31][5]
.sym 59911 fifo.fifo_mem[27][5]
.sym 59914 receiver.o_data[3]
.sym 59915 $false
.sym 59916 $false
.sym 59917 $false
.sym 59920 receiver.o_data[5]
.sym 59921 $false
.sym 59922 $false
.sym 59923 $false
.sym 59932 receiver.o_data[7]
.sym 59933 $false
.sym 59934 $false
.sym 59935 $false
.sym 59938 receiver.o_data[1]
.sym 59939 $false
.sym 59940 $false
.sym 59941 $false
.sym 59944 receiver.o_data[0]
.sym 59945 $false
.sym 59946 $false
.sym 59947 $false
.sym 59950 receiver.o_data[6]
.sym 59951 $false
.sym 59952 $false
.sym 59953 $false
.sym 59954 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019
.sym 59955 i_clk$2$2
.sym 59956 $false
.sym 59958 $abc$27458$new_n3216_
.sym 59959 $abc$27458$new_n4422_
.sym 59960 fifo.fifo_mem[60][4]
.sym 59961 fifo.fifo_mem[60][0]
.sym 59962 fifo.fifo_mem[60][1]
.sym 59963 fifo.fifo_mem[60][2]
.sym 59964 fifo.fifo_mem[60][7]
.sym 60031 fifo.rd_addr[2]
.sym 60032 fifo.rd_addr[0]
.sym 60033 fifo.fifo_mem[60][4]
.sym 60034 fifo.fifo_mem[56][4]
.sym 60049 receiver.o_data[0]
.sym 60050 $false
.sym 60051 $false
.sym 60052 $false
.sym 60055 receiver.o_data[5]
.sym 60056 $false
.sym 60057 $false
.sym 60058 $false
.sym 60073 receiver.o_data[1]
.sym 60074 $false
.sym 60075 $false
.sym 60076 $false
.sym 60077 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817
.sym 60078 i_clk$2$2
.sym 60079 $false
.sym 60080 $abc$27458$new_n3560_
.sym 60081 $abc$27458$new_n3965_
.sym 60084 $abc$27458$new_n3967_
.sym 60085 fifo.fifo_mem[50][6]
.sym 60086 fifo.fifo_mem[50][1]
.sym 60087 fifo.fifo_mem[50][3]
.sym 60160 receiver.o_data[4]
.sym 60161 $false
.sym 60162 $false
.sym 60163 $false
.sym 60172 receiver.o_data[0]
.sym 60173 $false
.sym 60174 $false
.sym 60175 $false
.sym 60178 receiver.o_data[1]
.sym 60179 $false
.sym 60180 $false
.sym 60181 $false
.sym 60190 receiver.o_data[5]
.sym 60191 $false
.sym 60192 $false
.sym 60193 $false
.sym 60200 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497
.sym 60201 i_clk$2$2
.sym 60202 $false
.sym 60206 fifo.fifo_mem[102][4]
.sym 60207 fifo.fifo_mem[102][7]
.sym 60277 fifo.rd_addr[0]
.sym 60278 fifo.rd_addr[2]
.sym 60279 fifo.fifo_mem[63][6]
.sym 60280 fifo.fifo_mem[59][6]
.sym 60301 receiver.o_data[6]
.sym 60302 $false
.sym 60303 $false
.sym 60304 $false
.sym 60313 receiver.o_data[0]
.sym 60314 $false
.sym 60315 $false
.sym 60316 $false
.sym 60319 receiver.o_data[5]
.sym 60320 $false
.sym 60321 $false
.sym 60322 $false
.sym 60323 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059
.sym 60324 i_clk$2$2
.sym 60325 $false
.sym 60329 fifo.fifo_mem[83][2]
.sym 60430 receiver.o_data[6]
.sym 60431 $false
.sym 60432 $false
.sym 60433 $false
.sym 60446 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371
.sym 60447 i_clk$2$2
.sym 60448 $false
.sym 60549 fifo.fifo_mem[133][5]
.sym 60553 fifo.fifo_mem[133][3]
.sym 60624 receiver.o_data[1]
.sym 60625 $false
.sym 60626 $false
.sym 60627 $false
.sym 60666 receiver.o_data[3]
.sym 60667 $false
.sym 60668 $false
.sym 60669 $false
.sym 60670 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763
.sym 60671 i_clk$2$2
.sym 60672 $false
.sym 60678 $abc$27458$new_n3500_
.sym 60682 fifo.fifo_mem[28][3]
.sym 60823 receiver.o_data[0]
.sym 60824 $false
.sym 60825 $false
.sym 60826 $false
.sym 60829 receiver.o_data[7]
.sym 60830 $false
.sym 60831 $false
.sym 60832 $false
.sym 60833 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465
.sym 60834 i_clk$2$2
.sym 60835 $false
.sym 60836 $abc$27458$new_n3179_
.sym 60837 $abc$27458$new_n4231_
.sym 60838 $abc$27458$new_n3755_
.sym 60839 fifo.fifo_mem[173][1]
.sym 60842 fifo.fifo_mem[173][2]
.sym 60928 receiver.o_data[0]
.sym 60929 $false
.sym 60930 $false
.sym 60931 $false
.sym 60940 receiver.o_data[2]
.sym 60941 $false
.sym 60942 $false
.sym 60943 $false
.sym 60956 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214
.sym 60957 i_clk$2$2
.sym 60958 $false
.sym 60959 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[5]_new_inv_
.sym 60960 $abc$27458$new_n3178_
.sym 60961 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$b$975[5]_new_inv_
.sym 60962 $abc$27458$new_n3762_
.sym 60963 $abc$27458$new_n3180_
.sym 60964 fifo.fifo_mem[128][5]
.sym 60966 fifo.fifo_mem[128][4]
.sym 61033 fifo.rd_addr[0]
.sym 61034 fifo.rd_addr[2]
.sym 61035 fifo.fifo_mem[215][6]
.sym 61036 fifo.fifo_mem[211][6]
.sym 61045 receiver.o_data[7]
.sym 61046 $false
.sym 61047 $false
.sym 61048 $false
.sym 61057 receiver.o_data[1]
.sym 61058 $false
.sym 61059 $false
.sym 61060 $false
.sym 61079 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561
.sym 61080 i_clk$2$2
.sym 61081 $false
.sym 61082 $abc$27458$new_n5056_
.sym 61083 $abc$27458$new_n3961_
.sym 61084 fifo.fifo_mem[183][0]
.sym 61086 fifo.fifo_mem[183][4]
.sym 61087 fifo.fifo_mem[183][3]
.sym 61088 fifo.fifo_mem[183][7]
.sym 61156 fifo.rd_addr[2]
.sym 61157 fifo.rd_addr[0]
.sym 61158 fifo.fifo_mem[183][0]
.sym 61159 fifo.fifo_mem[179][0]
.sym 61168 fifo.rd_addr[0]
.sym 61169 fifo.rd_addr[2]
.sym 61170 fifo.fifo_mem[183][7]
.sym 61171 fifo.fifo_mem[179][7]
.sym 61192 receiver.o_data[7]
.sym 61193 $false
.sym 61194 $false
.sym 61195 $false
.sym 61198 receiver.o_data[6]
.sym 61199 $false
.sym 61200 $false
.sym 61201 $false
.sym 61202 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777
.sym 61203 i_clk$2$2
.sym 61204 $false
.sym 61205 $abc$27458$new_n3960_
.sym 61209 $abc$27458$new_n3959_
.sym 61210 fifo.fifo_mem[148][1]
.sym 61285 fifo.rd_addr[0]
.sym 61286 fifo.rd_addr[2]
.sym 61287 fifo.fifo_mem[181][7]
.sym 61288 fifo.fifo_mem[177][7]
.sym 61291 $false
.sym 61292 fifo.rd_addr[2]
.sym 61293 fifo.fifo_mem[127][7]
.sym 61294 fifo.fifo_mem[123][7]
.sym 61297 $false
.sym 61298 fifo.rd_addr[1]
.sym 61299 $abc$27458$new_n2799_
.sym 61300 $abc$27458$new_n2798_
.sym 61303 fifo.rd_addr[1]
.sym 61304 $abc$27458$new_n4291_
.sym 61305 $abc$27458$new_n4295_
.sym 61306 $abc$27458$new_n4294_
.sym 61309 fifo.rd_addr[1]
.sym 61310 fifo.rd_addr[0]
.sym 61311 $abc$27458$new_n4320_
.sym 61312 $abc$27458$new_n4321_
.sym 61315 fifo.rd_addr[3]
.sym 61316 $abc$27458$new_n5136_
.sym 61317 $abc$27458$new_n4289_
.sym 61318 $abc$27458$new_n4288_
.sym 61321 receiver.o_data[3]
.sym 61322 $false
.sym 61323 $false
.sym 61324 $false
.sym 61325 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681
.sym 61326 i_clk$2$2
.sym 61327 $false
.sym 61330 $abc$27458$new_n3566_
.sym 61331 fifo.fifo_mem[134][4]
.sym 61332 fifo.fifo_mem[134][5]
.sym 61333 fifo.fifo_mem[134][3]
.sym 61334 fifo.fifo_mem[134][1]
.sym 61402 fifo.rd_addr[0]
.sym 61403 fifo.rd_addr[2]
.sym 61404 fifo.fifo_mem[21][2]
.sym 61405 fifo.fifo_mem[17][2]
.sym 61420 receiver.o_data[6]
.sym 61421 $false
.sym 61422 $false
.sym 61423 $false
.sym 61448 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585
.sym 61449 i_clk$2$2
.sym 61450 $false
.sym 61451 $abc$27458$new_n4966_
.sym 61452 $abc$27458$new_n3386_
.sym 61454 $abc$27458$new_n5003_
.sym 61455 $abc$27458$new_n3208_
.sym 61456 fifo.fifo_mem[90][6]
.sym 61457 fifo.fifo_mem[90][3]
.sym 61458 fifo.fifo_mem[90][0]
.sym 61525 fifo.rd_addr[3]
.sym 61526 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[0]_new_
.sym 61527 $abc$27458$new_n2800_
.sym 61528 $abc$27458$new_n2797_
.sym 61531 $abc$27458$new_n5137_
.sym 61532 $abc$27458$new_n5135_
.sym 61533 fifo.rd_addr[1]
.sym 61534 fifo.rd_addr[3]
.sym 61549 fifo.rd_addr[1]
.sym 61550 $abc$27458$new_n4886_
.sym 61551 $abc$27458$new_n2796_
.sym 61552 $abc$27458$new_n2795_
.sym 61555 receiver.o_data[2]
.sym 61556 $false
.sym 61557 $false
.sym 61558 $false
.sym 61561 receiver.o_data[1]
.sym 61562 $false
.sym 61563 $false
.sym 61564 $false
.sym 61567 receiver.o_data[0]
.sym 61568 $false
.sym 61569 $false
.sym 61570 $false
.sym 61571 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897
.sym 61572 i_clk$2$2
.sym 61573 $false
.sym 61574 $abc$27458$new_n5101_
.sym 61575 $abc$27458$new_n3387_
.sym 61576 fifo.fifo_mem[176][1]
.sym 61577 fifo.fifo_mem[176][7]
.sym 61578 fifo.fifo_mem[176][6]
.sym 61579 fifo.fifo_mem[176][3]
.sym 61580 fifo.fifo_mem[176][0]
.sym 61581 fifo.fifo_mem[176][5]
.sym 61648 fifo.rd_addr[0]
.sym 61649 fifo.rd_addr[2]
.sym 61650 fifo.fifo_mem[181][1]
.sym 61651 fifo.fifo_mem[177][1]
.sym 61654 fifo.rd_addr[2]
.sym 61655 fifo.rd_addr[0]
.sym 61656 fifo.fifo_mem[148][1]
.sym 61657 fifo.fifo_mem[144][1]
.sym 61660 fifo.rd_addr[2]
.sym 61661 fifo.rd_addr[0]
.sym 61662 fifo.fifo_mem[180][0]
.sym 61663 fifo.fifo_mem[176][0]
.sym 61666 fifo.rd_addr[4]
.sym 61667 $abc$27458$new_n2968_
.sym 61668 $abc$27458$new_n2962_
.sym 61669 $abc$27458$new_n2961_
.sym 61672 fifo.rd_addr[2]
.sym 61673 fifo.rd_addr[0]
.sym 61674 fifo.fifo_mem[22][2]
.sym 61675 fifo.fifo_mem[18][2]
.sym 61678 fifo.rd_addr[4]
.sym 61679 $abc$27458$new_n2977_
.sym 61680 $abc$27458$new_n2978_
.sym 61681 fifo.rd_addr[1]
.sym 61684 fifo.rd_addr[2]
.sym 61685 fifo.rd_addr[0]
.sym 61686 fifo.fifo_mem[180][1]
.sym 61687 fifo.fifo_mem[176][1]
.sym 61690 receiver.o_data[0]
.sym 61691 $false
.sym 61692 $false
.sym 61693 $false
.sym 61694 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513
.sym 61695 i_clk$2$2
.sym 61696 $false
.sym 61697 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[6]_new_
.sym 61698 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897
.sym 61699 $abc$27458$new_n3167_
.sym 61700 $abc$27458$new_n3898_
.sym 61701 $abc$27458$new_n3972_
.sym 61702 $abc$27458$new_n3175_
.sym 61704 fifo.fifo_mem[22][5]
.sym 61771 $false
.sym 61772 fifo.rd_addr[1]
.sym 61773 $abc$27458$new_n2975_
.sym 61774 $abc$27458$new_n2974_
.sym 61777 fifo.rd_addr[3]
.sym 61778 fifo.rd_addr[5]
.sym 61779 $abc$27458$new_n2999_
.sym 61780 $abc$27458$new_n2972_
.sym 61783 $abc$27458$new_n2976_
.sym 61784 $abc$27458$new_n2973_
.sym 61785 $abc$27458$new_n2982_
.sym 61786 $abc$27458$new_n2979_
.sym 61789 $false
.sym 61790 $false
.sym 61791 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 61792 $abc$27458$new_n4734_
.sym 61795 fifo.rd_addr[0]
.sym 61796 fifo.rd_addr[2]
.sym 61797 fifo.fifo_mem[181][0]
.sym 61798 fifo.fifo_mem[177][0]
.sym 61801 receiver.o_data[0]
.sym 61802 $false
.sym 61803 $false
.sym 61804 $false
.sym 61807 receiver.o_data[4]
.sym 61808 $false
.sym 61809 $false
.sym 61810 $false
.sym 61813 receiver.o_data[3]
.sym 61814 $false
.sym 61815 $false
.sym 61816 $false
.sym 61817 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561
.sym 61818 i_clk$2$2
.sym 61819 $false
.sym 61820 $abc$27458$new_n4298_
.sym 61821 $abc$27458$new_n2721_
.sym 61822 $abc$27458$new_n5139_
.sym 61823 $abc$27458$new_n5144_
.sym 61824 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[1]_new_inv_
.sym 61825 $abc$27458$new_n4297_
.sym 61826 fifo.fifo_mem[53][0]
.sym 61827 fifo.fifo_mem[53][5]
.sym 61894 fifo.rd_addr[7]
.sym 61895 $abc$27458$new_n3525_
.sym 61896 $abc$27458$new_n5036_
.sym 61897 $abc$27458$new_n3580_
.sym 61900 $false
.sym 61901 fifo.rd_addr[6]
.sym 61902 $abc$27458$new_n3553_
.sym 61903 $abc$27458$new_n3526_
.sym 61906 fifo.rd_addr[0]
.sym 61907 fifo.rd_addr[2]
.sym 61908 fifo.fifo_mem[181][4]
.sym 61909 fifo.fifo_mem[177][4]
.sym 61918 fifo.rd_addr[0]
.sym 61919 fifo.rd_addr[2]
.sym 61920 fifo.fifo_mem[141][4]
.sym 61921 fifo.fifo_mem[137][4]
.sym 61924 $false
.sym 61925 $false
.sym 61926 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 61927 $abc$27458$new_n4768_
.sym 61930 receiver.o_data[6]
.sym 61931 $false
.sym 61932 $false
.sym 61933 $false
.sym 61936 receiver.o_data[4]
.sym 61937 $false
.sym 61938 $false
.sym 61939 $false
.sym 61940 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641
.sym 61941 i_clk$2$2
.sym 61942 $false
.sym 61943 $abc$27458$transmitter.i_data[1]_new_
.sym 61944 $abc$27458$new_n4902_
.sym 61945 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17520
.sym 61946 $abc$27458$memory\fifo.fifo_mem$rdmux[0][1][1]$a$890[1]_new_
.sym 61947 $abc$27458$new_n2900_
.sym 61948 $abc$27458$new_n4903_
.sym 61949 $abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$b$885[1]_new_
.sym 61950 fifo.fifo_mem[129][5]
.sym 62017 fifo.rd_addr[2]
.sym 62018 fifo.rd_addr[0]
.sym 62019 fifo.fifo_mem[53][5]
.sym 62020 fifo.fifo_mem[49][5]
.sym 62023 fifo.rd_addr[4]
.sym 62024 $abc$27458$new_n4913_
.sym 62025 $abc$27458$new_n2965_
.sym 62026 $abc$27458$new_n2964_
.sym 62029 fifo.rd_addr[2]
.sym 62030 fifo.rd_addr[0]
.sym 62031 fifo.fifo_mem[141][6]
.sym 62032 fifo.fifo_mem[137][6]
.sym 62035 $false
.sym 62036 $false
.sym 62037 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 62038 $abc$27458$new_n4768_
.sym 62041 fifo.rd_addr[2]
.sym 62042 fifo.rd_addr[0]
.sym 62043 fifo.fifo_mem[246][3]
.sym 62044 fifo.fifo_mem[242][3]
.sym 62047 fifo.rd_addr[2]
.sym 62048 fifo.rd_addr[0]
.sym 62049 fifo.fifo_mem[150][1]
.sym 62050 fifo.fifo_mem[146][1]
.sym 62053 $abc$27458$new_n4914_
.sym 62054 $abc$27458$new_n4912_
.sym 62055 fifo.rd_addr[1]
.sym 62056 fifo.rd_addr[4]
.sym 62059 receiver.o_data[4]
.sym 62060 $false
.sym 62061 $false
.sym 62062 $false
.sym 62063 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321
.sym 62064 i_clk$2$2
.sym 62065 $false
.sym 62066 $abc$27458$new_n3513_
.sym 62067 $abc$27458$new_n3332_
.sym 62068 $abc$27458$new_n5066_
.sym 62069 $abc$27458$new_n5065_
.sym 62070 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113
.sym 62071 $abc$27458$new_n5172_
.sym 62072 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[0]_new_
.sym 62073 fifo.fifo_mem[250][3]
.sym 62140 $abc$27458$new_n4992_
.sym 62141 fifo.rd_addr[1]
.sym 62142 fifo.rd_addr[3]
.sym 62143 $abc$27458$new_n3329_
.sym 62146 fifo.rd_addr[3]
.sym 62147 $abc$27458$new_n3330_
.sym 62148 $abc$27458$new_n3333_
.sym 62149 $abc$27458$new_n3332_
.sym 62152 fifo.rd_addr[2]
.sym 62153 fifo.rd_addr[1]
.sym 62154 fifo.fifo_mem[79][6]
.sym 62155 fifo.fifo_mem[77][6]
.sym 62158 receiver.o_data[6]
.sym 62159 $false
.sym 62160 $false
.sym 62161 $false
.sym 62164 receiver.o_data[3]
.sym 62165 $false
.sym 62166 $false
.sym 62167 $false
.sym 62170 receiver.o_data[4]
.sym 62171 $false
.sym 62172 $false
.sym 62173 $false
.sym 62176 receiver.o_data[2]
.sym 62177 $false
.sym 62178 $false
.sym 62179 $false
.sym 62182 receiver.o_data[0]
.sym 62183 $false
.sym 62184 $false
.sym 62185 $false
.sym 62186 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979
.sym 62187 i_clk$2$2
.sym 62188 $false
.sym 62189 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[5]_new_inv_
.sym 62190 $abc$27458$new_n3962_
.sym 62191 $abc$27458$new_n4155_
.sym 62192 $abc$27458$new_n5097_
.sym 62193 $abc$27458$new_n4317_
.sym 62194 $abc$27458$new_n4967_
.sym 62195 fifo.fifo_mem[47][4]
.sym 62196 fifo.fifo_mem[47][7]
.sym 62263 fifo.rd_addr[4]
.sym 62264 $abc$27458$new_n4155_
.sym 62265 $abc$27458$new_n4161_
.sym 62266 $abc$27458$new_n4160_
.sym 62269 fifo.rd_addr[7]
.sym 62270 $abc$27458$new_n4135_
.sym 62271 $abc$27458$new_n4162_
.sym 62272 $abc$27458$new_n4175_
.sym 62275 fifo.rd_addr[1]
.sym 62276 $abc$27458$new_n3191_
.sym 62277 $abc$27458$new_n3195_
.sym 62278 $abc$27458$new_n3194_
.sym 62281 $abc$27458$new_n5122_
.sym 62282 $abc$27458$new_n5123_
.sym 62283 fifo.rd_addr[3]
.sym 62284 fifo.rd_addr[4]
.sym 62287 fifo.rd_addr[2]
.sym 62288 fifo.rd_addr[0]
.sym 62289 fifo.fifo_mem[244][6]
.sym 62290 fifo.fifo_mem[240][6]
.sym 62293 fifo.rd_addr[5]
.sym 62294 fifo.rd_addr[1]
.sym 62295 $abc$27458$new_n5120_
.sym 62296 $abc$27458$new_n5124_
.sym 62299 fifo.rd_addr[5]
.sym 62300 $abc$27458$new_n4169_
.sym 62301 $abc$27458$new_n4163_
.sym 62302 fifo.rd_addr[4]
.sym 62305 receiver.o_data[0]
.sym 62306 $false
.sym 62307 $false
.sym 62308 $false
.sym 62309 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907
.sym 62310 i_clk$2$2
.sym 62311 $false
.sym 62312 $abc$27458$new_n3168_
.sym 62313 $abc$27458$transmitter.i_data[5]_new_
.sym 62314 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$b$900[5]_new_inv_
.sym 62315 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[7]_new_
.sym 62316 $abc$27458$new_n3172_
.sym 62317 $abc$27458$new_n5058_
.sym 62318 fifo.fifo_mem[158][6]
.sym 62319 fifo.fifo_mem[158][5]
.sym 62386 fifo.rd_addr[2]
.sym 62387 fifo.rd_addr[0]
.sym 62388 fifo.fifo_mem[86][2]
.sym 62389 fifo.fifo_mem[82][2]
.sym 62392 fifo.rd_addr[0]
.sym 62393 fifo.rd_addr[2]
.sym 62394 fifo.fifo_mem[255][3]
.sym 62395 fifo.fifo_mem[251][3]
.sym 62398 receiver.o_data[0]
.sym 62399 $false
.sym 62400 $false
.sym 62401 $false
.sym 62404 receiver.o_data[1]
.sym 62405 $false
.sym 62406 $false
.sym 62407 $false
.sym 62410 receiver.o_data[7]
.sym 62411 $false
.sym 62412 $false
.sym 62413 $false
.sym 62416 receiver.o_data[2]
.sym 62417 $false
.sym 62418 $false
.sym 62419 $false
.sym 62422 receiver.o_data[4]
.sym 62423 $false
.sym 62424 $false
.sym 62425 $false
.sym 62428 receiver.o_data[3]
.sym 62429 $false
.sym 62430 $false
.sym 62431 $false
.sym 62432 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113
.sym 62433 i_clk$2$2
.sym 62434 $false
.sym 62436 $abc$27458$new_n3349_
.sym 62437 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[0]_new_
.sym 62438 $abc$27458$new_n3348_
.sym 62439 $abc$27458$new_n3342_
.sym 62441 $abc$27458$new_n2709_
.sym 62442 fifo.fifo_mem[89][4]
.sym 62509 $false
.sym 62510 $false
.sym 62511 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 62512 $abc$27458$new_n4666_
.sym 62515 $false
.sym 62516 fifo.rd_addr[6]
.sym 62517 $abc$27458$new_n3719_
.sym 62518 $abc$27458$new_n3692_
.sym 62521 fifo.rd_addr[3]
.sym 62522 fifo.rd_addr[5]
.sym 62523 $abc$27458$new_n3720_
.sym 62524 $abc$27458$new_n3733_
.sym 62527 $abc$27458$new_n3730_
.sym 62528 $abc$27458$new_n3721_
.sym 62529 $abc$27458$new_n3727_
.sym 62530 $abc$27458$new_n3724_
.sym 62533 fifo.rd_addr[5]
.sym 62534 fifo.rd_addr[3]
.sym 62535 $abc$27458$new_n3693_
.sym 62536 $abc$27458$new_n3706_
.sym 62545 receiver.o_data[0]
.sym 62546 $false
.sym 62547 $false
.sym 62548 $false
.sym 62555 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585
.sym 62556 i_clk$2$2
.sym 62557 $false
.sym 62558 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083
.sym 62559 $abc$27458$new_n3517_
.sym 62560 $abc$27458$new_n5073_
.sym 62561 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[3]_new_inv_
.sym 62562 $abc$27458$new_n3511_
.sym 62563 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865
.sym 62564 $abc$27458$new_n5074_
.sym 62565 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$a$893[3]_new_
.sym 62632 $abc$27458$new_n5080_
.sym 62633 fifo.rd_addr[0]
.sym 62634 fifo.fifo_mem[52][5]
.sym 62635 fifo.fifo_mem[48][5]
.sym 62638 fifo.rd_addr[3]
.sym 62639 $abc$27458$new_n5180_
.sym 62640 $abc$27458$new_n2908_
.sym 62641 $abc$27458$new_n2907_
.sym 62650 $abc$27458$new_n4967_
.sym 62651 $abc$27458$new_n4965_
.sym 62652 fifo.rd_addr[1]
.sym 62653 fifo.rd_addr[3]
.sym 62656 fifo.rd_addr[4]
.sym 62657 fifo.rd_addr[5]
.sym 62658 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$b$906[2]_new_inv_
.sym 62659 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[2]_new_inv_
.sym 62662 $abc$27458$new_n4906_
.sym 62663 $abc$27458$new_n4905_
.sym 62664 fifo.rd_addr[1]
.sym 62665 fifo.rd_addr[3]
.sym 62668 receiver.o_data[5]
.sym 62669 $false
.sym 62670 $false
.sym 62671 $false
.sym 62674 receiver.o_data[0]
.sym 62675 $false
.sym 62676 $false
.sym 62677 $false
.sym 62678 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627
.sym 62679 i_clk$2$2
.sym 62680 $false
.sym 62681 $abc$27458$new_n3803_
.sym 62682 $abc$27458$new_n3343_
.sym 62683 $abc$27458$new_n4253_
.sym 62684 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817
.sym 62685 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$b$894[5]_new_
.sym 62686 fifo.fifo_mem[196][1]
.sym 62687 fifo.fifo_mem[196][7]
.sym 62688 fifo.fifo_mem[196][6]
.sym 62755 fifo.rd_addr[6]
.sym 62756 $abc$27458$new_n5035_
.sym 62757 $abc$27458$new_n3608_
.sym 62758 fifo.rd_addr[5]
.sym 62761 $false
.sym 62762 $false
.sym 62763 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 62764 $abc$27458$new_n4717_
.sym 62767 $abc$27458$new_n4183_
.sym 62768 $abc$27458$new_n4187_
.sym 62769 $abc$27458$new_n4186_
.sym 62770 fifo.rd_addr[3]
.sym 62773 fifo.rd_addr[1]
.sym 62774 fifo.rd_addr[5]
.sym 62775 $abc$27458$new_n4182_
.sym 62776 $abc$27458$new_n4176_
.sym 62779 fifo.rd_addr[0]
.sym 62780 fifo.rd_addr[2]
.sym 62781 fifo.fifo_mem[255][7]
.sym 62782 fifo.fifo_mem[251][7]
.sym 62785 fifo.rd_addr[1]
.sym 62786 $abc$27458$new_n3248_
.sym 62787 $abc$27458$new_n3252_
.sym 62788 $abc$27458$new_n3251_
.sym 62791 receiver.o_data[6]
.sym 62792 $false
.sym 62793 $false
.sym 62794 $false
.sym 62797 receiver.o_data[0]
.sym 62798 $false
.sym 62799 $false
.sym 62800 $false
.sym 62801 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297
.sym 62802 i_clk$2$2
.sym 62803 $false
.sym 62804 $abc$27458$new_n3615_
.sym 62805 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953
.sym 62806 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[5]_new_
.sym 62807 $abc$27458$new_n3620_
.sym 62808 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[7]_new_
.sym 62809 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169
.sym 62810 $abc$27458$new_n4230_
.sym 62811 fifo.fifo_mem[207][4]
.sym 62878 fifo.rd_addr[2]
.sym 62879 fifo.rd_addr[0]
.sym 62880 fifo.fifo_mem[198][6]
.sym 62881 fifo.fifo_mem[194][6]
.sym 62884 fifo.rd_addr[1]
.sym 62885 fifo.rd_addr[4]
.sym 62886 $abc$27458$new_n3609_
.sym 62887 $abc$27458$new_n3615_
.sym 62890 fifo.rd_addr[4]
.sym 62891 fifo.rd_addr[3]
.sym 62892 $abc$27458$new_n3687_
.sym 62893 $abc$27458$new_n3688_
.sym 62896 fifo.rd_addr[2]
.sym 62897 fifo.rd_addr[0]
.sym 62898 fifo.fifo_mem[124][4]
.sym 62899 fifo.fifo_mem[120][4]
.sym 62902 $false
.sym 62903 $false
.sym 62904 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 62905 $abc$27458$new_n4734_
.sym 62908 $abc$27458$new_n4177_
.sym 62909 $abc$27458$new_n4181_
.sym 62910 $abc$27458$new_n4180_
.sym 62911 fifo.rd_addr[3]
.sym 62914 fifo.rd_addr[2]
.sym 62915 fifo.rd_addr[3]
.sym 62916 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][48]$b$1218[4]_new_inv_
.sym 62917 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][49]$b$1221[4]_new_inv_
.sym 62920 receiver.o_data[1]
.sym 62921 $false
.sym 62922 $false
.sym 62923 $false
.sym 62924 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681
.sym 62925 i_clk$2$2
.sym 62926 $false
.sym 62927 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[2]_new_
.sym 62928 $abc$27458$new_n3099_
.sym 62929 $abc$27458$new_n4254_
.sym 62930 $abc$27458$new_n3104_
.sym 62931 $abc$27458$new_n4252_
.sym 62932 $abc$27458$new_n3805_
.sym 62933 fifo.fifo_mem[226][3]
.sym 62934 fifo.fifo_mem[226][7]
.sym 63001 fifo.rd_addr[2]
.sym 63002 fifo.rd_addr[0]
.sym 63003 fifo.fifo_mem[198][1]
.sym 63004 fifo.fifo_mem[194][1]
.sym 63007 fifo.rd_addr[2]
.sym 63008 fifo.rd_addr[1]
.sym 63009 fifo.fifo_mem[198][0]
.sym 63010 fifo.fifo_mem[194][0]
.sym 63013 $false
.sym 63014 fifo.rd_addr[0]
.sym 63015 fifo.fifo_mem[195][4]
.sym 63016 fifo.fifo_mem[194][4]
.sym 63019 receiver.o_data[7]
.sym 63020 $false
.sym 63021 $false
.sym 63022 $false
.sym 63025 receiver.o_data[4]
.sym 63026 $false
.sym 63027 $false
.sym 63028 $false
.sym 63031 receiver.o_data[1]
.sym 63032 $false
.sym 63033 $false
.sym 63034 $false
.sym 63037 receiver.o_data[3]
.sym 63038 $false
.sym 63039 $false
.sym 63040 $false
.sym 63043 receiver.o_data[6]
.sym 63044 $false
.sym 63045 $false
.sym 63046 $false
.sym 63047 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185
.sym 63048 i_clk$2$2
.sym 63049 $false
.sym 63050 $abc$27458$new_n5064_
.sym 63051 $abc$27458$new_n5071_
.sym 63052 $abc$27458$new_n4177_
.sym 63053 $abc$27458$new_n4178_
.sym 63054 $abc$27458$new_n4318_
.sym 63055 $abc$27458$new_n4179_
.sym 63056 fifo.fifo_mem[118][7]
.sym 63057 fifo.fifo_mem[118][5]
.sym 63130 $false
.sym 63131 fifo.rd_addr[0]
.sym 63132 fifo.fifo_mem[207][3]
.sym 63133 fifo.fifo_mem[206][3]
.sym 63136 fifo.rd_addr[2]
.sym 63137 fifo.rd_addr[0]
.sym 63138 fifo.fifo_mem[62][4]
.sym 63139 fifo.fifo_mem[58][4]
.sym 63148 fifo.rd_addr[1]
.sym 63149 $abc$27458$new_n3022_
.sym 63150 $abc$27458$new_n3025_
.sym 63151 $abc$27458$new_n3024_
.sym 63154 $false
.sym 63155 fifo.rd_addr[1]
.sym 63156 $abc$27458$new_n3726_
.sym 63157 $abc$27458$new_n3725_
.sym 63160 receiver.o_data[6]
.sym 63161 $false
.sym 63162 $false
.sym 63163 $false
.sym 63166 receiver.o_data[3]
.sym 63167 $false
.sym 63168 $false
.sym 63169 $false
.sym 63170 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761
.sym 63171 i_clk$2$2
.sym 63172 $false
.sym 63173 $abc$27458$new_n4961_
.sym 63174 $abc$27458$new_n3847_
.sym 63175 $abc$27458$new_n3498_
.sym 63176 $abc$27458$new_n3187_
.sym 63177 $abc$27458$new_n3845_
.sym 63178 $abc$27458$new_n3849_
.sym 63179 $abc$27458$new_n3844_
.sym 63180 fifo.fifo_mem[114][5]
.sym 63247 $false
.sym 63248 $false
.sym 63249 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 63250 $abc$27458$new_n4632_
.sym 63253 fifo.rd_addr[0]
.sym 63254 fifo.rd_addr[2]
.sym 63255 fifo.fifo_mem[29][1]
.sym 63256 fifo.fifo_mem[25][1]
.sym 63259 $abc$27458$new_n4963_
.sym 63260 $abc$27458$new_n4961_
.sym 63261 fifo.rd_addr[1]
.sym 63262 fifo.rd_addr[3]
.sym 63265 fifo.rd_addr[1]
.sym 63266 fifo.rd_addr[4]
.sym 63267 $abc$27458$new_n3476_
.sym 63268 $abc$27458$new_n3479_
.sym 63271 $false
.sym 63272 $false
.sym 63273 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 63274 $abc$27458$new_n4751_
.sym 63277 $false
.sym 63278 fifo.rd_addr[3]
.sym 63279 $abc$27458$new_n3477_
.sym 63280 $abc$27458$new_n3478_
.sym 63283 receiver.o_data[5]
.sym 63284 $false
.sym 63285 $false
.sym 63286 $false
.sym 63289 receiver.o_data[4]
.sym 63290 $false
.sym 63291 $false
.sym 63292 $false
.sym 63293 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419
.sym 63294 i_clk$2$2
.sym 63295 $false
.sym 63296 $abc$27458$new_n3798_
.sym 63297 $abc$27458$new_n3497_
.sym 63298 $abc$27458$new_n3350_
.sym 63299 fifo.fifo_mem[229][1]
.sym 63300 fifo.fifo_mem[229][5]
.sym 63301 fifo.fifo_mem[229][2]
.sym 63302 fifo.fifo_mem[229][7]
.sym 63303 fifo.fifo_mem[229][3]
.sym 63370 $false
.sym 63371 $false
.sym 63372 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 63373 $abc$27458$new_n4632_
.sym 63376 $false
.sym 63377 fifo.rd_addr[2]
.sym 63378 fifo.fifo_mem[165][2]
.sym 63379 fifo.fifo_mem[161][2]
.sym 63382 $false
.sym 63383 $false
.sym 63384 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 63385 $abc$27458$new_n4700_
.sym 63388 receiver.o_data[7]
.sym 63389 $false
.sym 63390 $false
.sym 63391 $false
.sym 63400 receiver.o_data[5]
.sym 63401 $false
.sym 63402 $false
.sym 63403 $false
.sym 63406 receiver.o_data[3]
.sym 63407 $false
.sym 63408 $false
.sym 63409 $false
.sym 63412 receiver.o_data[2]
.sym 63413 $false
.sym 63414 $false
.sym 63415 $false
.sym 63416 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601
.sym 63417 i_clk$2$2
.sym 63418 $false
.sym 63419 $abc$27458$new_n3192_
.sym 63420 $abc$27458$new_n3259_
.sym 63421 fifo.fifo_mem[16][2]
.sym 63423 fifo.fifo_mem[16][4]
.sym 63424 fifo.fifo_mem[16][6]
.sym 63425 fifo.fifo_mem[16][3]
.sym 63426 fifo.fifo_mem[16][1]
.sym 63499 $false
.sym 63500 fifo.rd_addr[2]
.sym 63501 fifo.fifo_mem[255][2]
.sym 63502 fifo.fifo_mem[251][2]
.sym 63505 $false
.sym 63506 fifo.rd_addr[0]
.sym 63507 fifo.fifo_mem[79][3]
.sym 63508 fifo.fifo_mem[78][3]
.sym 63511 receiver.o_data[5]
.sym 63512 $false
.sym 63513 $false
.sym 63514 $false
.sym 63517 receiver.o_data[7]
.sym 63518 $false
.sym 63519 $false
.sym 63520 $false
.sym 63535 receiver.o_data[1]
.sym 63536 $false
.sym 63537 $false
.sym 63538 $false
.sym 63539 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979
.sym 63540 i_clk$2$2
.sym 63541 $false
.sym 63542 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737
.sym 63543 $abc$27458$new_n3978_
.sym 63544 $abc$27458$new_n2858_
.sym 63545 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329
.sym 63546 $abc$27458$new_n2859_
.sym 63547 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14163
.sym 63548 $abc$27458$new_n3169_
.sym 63549 fifo.fifo_mem[103][4]
.sym 63616 fifo.rd_addr[0]
.sym 63617 fifo.rd_addr[2]
.sym 63618 fifo.fifo_mem[87][2]
.sym 63619 fifo.fifo_mem[83][2]
.sym 63622 fifo.rd_addr[0]
.sym 63623 fifo.rd_addr[2]
.sym 63624 fifo.fifo_mem[99][0]
.sym 63625 fifo.fifo_mem[98][0]
.sym 63634 fifo.rd_addr[2]
.sym 63635 fifo.rd_addr[0]
.sym 63636 fifo.fifo_mem[102][7]
.sym 63637 fifo.fifo_mem[98][7]
.sym 63640 fifo.rd_addr[0]
.sym 63641 fifo.rd_addr[2]
.sym 63642 fifo.fifo_mem[79][4]
.sym 63643 fifo.fifo_mem[75][4]
.sym 63646 receiver.o_data[7]
.sym 63647 $false
.sym 63648 $false
.sym 63649 $false
.sym 63652 receiver.o_data[0]
.sym 63653 $false
.sym 63654 $false
.sym 63655 $false
.sym 63662 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987
.sym 63663 i_clk$2$2
.sym 63664 $false
.sym 63665 $abc$27458$new_n3868_
.sym 63666 $abc$27458$new_n4127_
.sym 63667 $abc$27458$new_n3846_
.sym 63668 $abc$27458$new_n3871_
.sym 63669 $abc$27458$new_n4364_
.sym 63670 fifo.fifo_mem[73][6]
.sym 63671 fifo.fifo_mem[73][3]
.sym 63672 fifo.fifo_mem[73][5]
.sym 63739 fifo.rd_addr[0]
.sym 63740 fifo.rd_addr[2]
.sym 63741 fifo.fifo_mem[143][6]
.sym 63742 fifo.fifo_mem[139][6]
.sym 63751 fifo.rd_addr[4]
.sym 63752 $abc$27458$new_n3559_
.sym 63753 $abc$27458$new_n3560_
.sym 63754 fifo.rd_addr[3]
.sym 63763 fifo.rd_addr[2]
.sym 63764 fifo.rd_addr[0]
.sym 63765 fifo.fifo_mem[166][4]
.sym 63766 fifo.fifo_mem[162][4]
.sym 63769 receiver.o_data[1]
.sym 63770 $false
.sym 63771 $false
.sym 63772 $false
.sym 63775 receiver.o_data[6]
.sym 63776 $false
.sym 63777 $false
.sym 63778 $false
.sym 63781 receiver.o_data[7]
.sym 63782 $false
.sym 63783 $false
.sym 63784 $false
.sym 63785 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545
.sym 63786 i_clk$2$2
.sym 63787 $false
.sym 63791 $abc$27458$new_n3501_
.sym 63793 $abc$27458$new_n5046_
.sym 63794 fifo.fifo_mem[26][3]
.sym 63862 $abc$27458$new_n4864_
.sym 63863 fifo.rd_addr[1]
.sym 63864 fifo.fifo_mem[196][0]
.sym 63865 fifo.fifo_mem[192][0]
.sym 63874 fifo.rd_addr[0]
.sym 63875 fifo.rd_addr[2]
.sym 63876 fifo.fifo_mem[197][4]
.sym 63877 fifo.fifo_mem[193][4]
.sym 63880 fifo.rd_addr[3]
.sym 63881 $abc$27458$new_n5038_
.sym 63882 $abc$27458$new_n3614_
.sym 63883 $abc$27458$new_n3613_
.sym 63886 fifo.rd_addr[2]
.sym 63887 fifo.rd_addr[0]
.sym 63888 fifo.fifo_mem[54][6]
.sym 63889 fifo.fifo_mem[50][6]
.sym 63898 receiver.o_data[6]
.sym 63899 $false
.sym 63900 $false
.sym 63901 $false
.sym 63908 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307
.sym 63909 i_clk$2$2
.sym 63910 $false
.sym 63911 $abc$27458$new_n3428_
.sym 63912 $abc$27458$new_n3800_
.sym 63914 fifo.fifo_mem[178][6]
.sym 63916 fifo.fifo_mem[178][2]
.sym 63985 $abc$27458$new_n4876_
.sym 63986 fifo.rd_addr[0]
.sym 63987 fifo.fifo_mem[60][0]
.sym 63988 fifo.fifo_mem[56][0]
.sym 63991 fifo.rd_addr[2]
.sym 63992 fifo.rd_addr[0]
.sym 63993 fifo.fifo_mem[196][2]
.sym 63994 fifo.fifo_mem[192][2]
.sym 63997 fifo.rd_addr[2]
.sym 63998 fifo.rd_addr[0]
.sym 63999 fifo.fifo_mem[61][0]
.sym 64000 fifo.fifo_mem[57][0]
.sym 64003 fifo.rd_addr[2]
.sym 64004 fifo.rd_addr[0]
.sym 64005 fifo.fifo_mem[196][4]
.sym 64006 fifo.fifo_mem[192][4]
.sym 64009 receiver.o_data[2]
.sym 64010 $false
.sym 64011 $false
.sym 64012 $false
.sym 64015 receiver.o_data[0]
.sym 64016 $false
.sym 64017 $false
.sym 64018 $false
.sym 64021 receiver.o_data[5]
.sym 64022 $false
.sym 64023 $false
.sym 64024 $false
.sym 64027 receiver.o_data[4]
.sym 64028 $false
.sym 64029 $false
.sym 64030 $false
.sym 64031 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281
.sym 64032 i_clk$2$2
.sym 64033 $false
.sym 64034 fifo.fifo_mem[75][5]
.sym 64035 fifo.fifo_mem[75][7]
.sym 64036 fifo.fifo_mem[75][2]
.sym 64037 fifo.fifo_mem[75][6]
.sym 64038 fifo.fifo_mem[75][3]
.sym 64039 fifo.fifo_mem[75][4]
.sym 64040 fifo.fifo_mem[75][1]
.sym 64041 fifo.fifo_mem[75][0]
.sym 64114 fifo.rd_addr[2]
.sym 64115 fifo.rd_addr[0]
.sym 64116 fifo.fifo_mem[60][2]
.sym 64117 fifo.fifo_mem[56][2]
.sym 64120 fifo.rd_addr[2]
.sym 64121 fifo.rd_addr[0]
.sym 64122 fifo.fifo_mem[60][7]
.sym 64123 fifo.fifo_mem[56][7]
.sym 64126 receiver.o_data[4]
.sym 64127 $false
.sym 64128 $false
.sym 64129 $false
.sym 64132 receiver.o_data[0]
.sym 64133 $false
.sym 64134 $false
.sym 64135 $false
.sym 64138 receiver.o_data[1]
.sym 64139 $false
.sym 64140 $false
.sym 64141 $false
.sym 64144 receiver.o_data[2]
.sym 64145 $false
.sym 64146 $false
.sym 64147 $false
.sym 64150 receiver.o_data[7]
.sym 64151 $false
.sym 64152 $false
.sym 64153 $false
.sym 64154 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347
.sym 64155 i_clk$2$2
.sym 64156 $false
.sym 64160 fifo.fifo_mem[6][2]
.sym 64231 fifo.rd_addr[0]
.sym 64232 fifo.rd_addr[2]
.sym 64233 fifo.fifo_mem[167][4]
.sym 64234 fifo.fifo_mem[163][4]
.sym 64237 fifo.rd_addr[3]
.sym 64238 fifo.rd_addr[1]
.sym 64239 $abc$27458$new_n3966_
.sym 64240 $abc$27458$new_n3967_
.sym 64255 fifo.rd_addr[2]
.sym 64256 fifo.rd_addr[0]
.sym 64257 fifo.fifo_mem[142][5]
.sym 64258 fifo.fifo_mem[138][5]
.sym 64261 receiver.o_data[6]
.sym 64262 $false
.sym 64263 $false
.sym 64264 $false
.sym 64267 receiver.o_data[1]
.sym 64268 $false
.sym 64269 $false
.sym 64270 $false
.sym 64273 receiver.o_data[3]
.sym 64274 $false
.sym 64275 $false
.sym 64276 $false
.sym 64277 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691
.sym 64278 i_clk$2$2
.sym 64279 $false
.sym 64283 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182
.sym 64284 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 64372 receiver.o_data[4]
.sym 64373 $false
.sym 64374 $false
.sym 64375 $false
.sym 64378 receiver.o_data[7]
.sym 64379 $false
.sym 64380 $false
.sym 64381 $false
.sym 64400 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699
.sym 64401 i_clk$2$2
.sym 64402 $false
.sym 64495 receiver.o_data[2]
.sym 64496 $false
.sym 64497 $false
.sym 64498 $false
.sym 64523 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731
.sym 64524 i_clk$2$2
.sym 64525 $false
.sym 64599 i_clk$2
.sym 64631 fifo.fifo_mem[24][0]
.sym 64700 receiver.o_data[5]
.sym 64701 $false
.sym 64702 $false
.sym 64703 $false
.sym 64724 receiver.o_data[3]
.sym 64725 $false
.sym 64726 $false
.sym 64727 $false
.sym 64746 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257
.sym 64747 i_clk$2$2
.sym 64748 $false
.sym 64754 $abc$27458$new_n4352_
.sym 64755 fifo.fifo_mem[215][3]
.sym 64758 fifo.fifo_mem[215][7]
.sym 64759 fifo.fifo_mem[215][1]
.sym 64869 fifo.rd_addr[2]
.sym 64870 fifo.rd_addr[0]
.sym 64871 fifo.fifo_mem[28][3]
.sym 64872 fifo.fifo_mem[24][3]
.sym 64893 receiver.o_data[3]
.sym 64894 $false
.sym 64895 $false
.sym 64896 $false
.sym 64909 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779
.sym 64910 i_clk$2$2
.sym 64911 $false
.sym 64914 $abc$27458$new_n4148_
.sym 64916 $abc$27458$new_n3035_
.sym 64919 fifo.fifo_mem[125][6]
.sym 64986 $false
.sym 64987 fifo.rd_addr[2]
.sym 64988 fifo.fifo_mem[172][2]
.sym 64989 fifo.fifo_mem[168][2]
.sym 64992 fifo.rd_addr[0]
.sym 64993 fifo.rd_addr[2]
.sym 64994 fifo.fifo_mem[215][7]
.sym 64995 fifo.fifo_mem[211][7]
.sym 64998 fifo.rd_addr[2]
.sym 64999 fifo.rd_addr[0]
.sym 65000 fifo.fifo_mem[252][5]
.sym 65001 fifo.fifo_mem[248][5]
.sym 65004 receiver.o_data[1]
.sym 65005 $false
.sym 65006 $false
.sym 65007 $false
.sym 65022 receiver.o_data[2]
.sym 65023 $false
.sym 65024 $false
.sym 65025 $false
.sym 65032 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177
.sym 65033 i_clk$2$2
.sym 65034 $false
.sym 65035 $abc$27458$new_n3584_
.sym 65038 $abc$27458$new_n4350_
.sym 65039 $abc$27458$new_n3583_
.sym 65040 fifo.fifo_mem[255][6]
.sym 65041 fifo.fifo_mem[255][5]
.sym 65109 fifo.rd_addr[1]
.sym 65110 $abc$27458$new_n5062_
.sym 65111 $abc$27458$new_n3762_
.sym 65112 $abc$27458$new_n3761_
.sym 65115 fifo.rd_addr[0]
.sym 65116 fifo.rd_addr[1]
.sym 65117 $abc$27458$new_n3179_
.sym 65118 $abc$27458$new_n3180_
.sym 65121 fifo.rd_addr[1]
.sym 65122 $abc$27458$new_n5060_
.sym 65123 $abc$27458$new_n3756_
.sym 65124 $abc$27458$new_n3755_
.sym 65127 fifo.rd_addr[0]
.sym 65128 fifo.rd_addr[2]
.sym 65129 fifo.fifo_mem[247][5]
.sym 65130 fifo.fifo_mem[243][5]
.sym 65133 $false
.sym 65134 fifo.rd_addr[2]
.sym 65135 fifo.fifo_mem[173][2]
.sym 65136 fifo.fifo_mem[169][2]
.sym 65139 receiver.o_data[5]
.sym 65140 $false
.sym 65141 $false
.sym 65142 $false
.sym 65151 receiver.o_data[4]
.sym 65152 $false
.sym 65153 $false
.sym 65154 $false
.sym 65155 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017
.sym 65156 i_clk$2$2
.sym 65157 $false
.sym 65158 $abc$27458$new_n2894_
.sym 65159 $abc$27458$new_n2895_
.sym 65160 $abc$27458$new_n4884_
.sym 65161 $abc$27458$new_n2896_
.sym 65162 $abc$27458$new_n3442_
.sym 65163 $abc$27458$new_n5206_
.sym 65164 $abc$27458$new_n3441_
.sym 65165 fifo.fifo_mem[120][1]
.sym 65232 fifo.rd_addr[3]
.sym 65233 fifo.rd_addr[4]
.sym 65234 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$b$975[5]_new_inv_
.sym 65235 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[5]_new_inv_
.sym 65238 fifo.rd_addr[2]
.sym 65239 fifo.rd_addr[0]
.sym 65240 fifo.fifo_mem[132][5]
.sym 65241 fifo.fifo_mem[128][5]
.sym 65244 receiver.o_data[0]
.sym 65245 $false
.sym 65246 $false
.sym 65247 $false
.sym 65256 receiver.o_data[4]
.sym 65257 $false
.sym 65258 $false
.sym 65259 $false
.sym 65262 receiver.o_data[3]
.sym 65263 $false
.sym 65264 $false
.sym 65265 $false
.sym 65268 receiver.o_data[7]
.sym 65269 $false
.sym 65270 $false
.sym 65271 $false
.sym 65278 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657
.sym 65279 i_clk$2$2
.sym 65280 $false
.sym 65281 $abc$27458$new_n4103_
.sym 65282 $abc$27458$new_n4106_
.sym 65283 $abc$27458$new_n4101_
.sym 65285 $abc$27458$new_n4102_
.sym 65288 fifo.fifo_mem[169][6]
.sym 65355 fifo.rd_addr[0]
.sym 65356 fifo.rd_addr[2]
.sym 65357 fifo.fifo_mem[133][5]
.sym 65358 fifo.fifo_mem[129][5]
.sym 65379 fifo.rd_addr[3]
.sym 65380 $abc$27458$new_n3960_
.sym 65381 $abc$27458$new_n3961_
.sym 65382 fifo.rd_addr[1]
.sym 65385 receiver.o_data[1]
.sym 65386 $false
.sym 65387 $false
.sym 65388 $false
.sym 65401 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977
.sym 65402 i_clk$2$2
.sym 65403 $false
.sym 65404 $abc$27458$new_n4021_
.sym 65405 $abc$27458$new_n2842_
.sym 65406 $abc$27458$new_n3006_
.sym 65407 $abc$27458$new_n3366_
.sym 65408 $abc$27458$new_n3008_
.sym 65409 fifo.fifo_mem[159][6]
.sym 65410 fifo.fifo_mem[159][3]
.sym 65411 fifo.fifo_mem[159][0]
.sym 65490 fifo.rd_addr[0]
.sym 65491 fifo.rd_addr[2]
.sym 65492 fifo.fifo_mem[183][4]
.sym 65493 fifo.fifo_mem[179][4]
.sym 65496 receiver.o_data[4]
.sym 65497 $false
.sym 65498 $false
.sym 65499 $false
.sym 65502 receiver.o_data[5]
.sym 65503 $false
.sym 65504 $false
.sym 65505 $false
.sym 65508 receiver.o_data[3]
.sym 65509 $false
.sym 65510 $false
.sym 65511 $false
.sym 65514 receiver.o_data[1]
.sym 65515 $false
.sym 65516 $false
.sym 65517 $false
.sym 65524 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305
.sym 65525 i_clk$2$2
.sym 65526 $false
.sym 65528 $abc$27458$new_n3717_
.sym 65529 $abc$27458$new_n5004_
.sym 65530 $abc$27458$new_n4033_
.sym 65531 $abc$27458$new_n3716_
.sym 65532 fifo.fifo_mem[124][6]
.sym 65533 fifo.fifo_mem[124][2]
.sym 65601 fifo.rd_addr[1]
.sym 65602 $abc$27458$new_n3204_
.sym 65603 $abc$27458$new_n3208_
.sym 65604 $abc$27458$new_n3207_
.sym 65607 fifo.rd_addr[0]
.sym 65608 fifo.rd_addr[2]
.sym 65609 fifo.fifo_mem[183][3]
.sym 65610 fifo.fifo_mem[179][3]
.sym 65619 fifo.rd_addr[1]
.sym 65620 $abc$27458$new_n3387_
.sym 65621 $abc$27458$new_n3386_
.sym 65622 $abc$27458$new_n3385_
.sym 65625 fifo.rd_addr[2]
.sym 65626 fifo.rd_addr[0]
.sym 65627 fifo.fifo_mem[6][2]
.sym 65628 fifo.fifo_mem[2][2]
.sym 65631 receiver.o_data[6]
.sym 65632 $false
.sym 65633 $false
.sym 65634 $false
.sym 65637 receiver.o_data[3]
.sym 65638 $false
.sym 65639 $false
.sym 65640 $false
.sym 65643 receiver.o_data[0]
.sym 65644 $false
.sym 65645 $false
.sym 65646 $false
.sym 65647 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171
.sym 65648 i_clk$2$2
.sym 65649 $false
.sym 65650 $abc$27458$new_n5005_
.sym 65651 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483
.sym 65652 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[5]_new_
.sym 65653 $abc$27458$new_n3106_
.sym 65654 $abc$27458$new_n5069_
.sym 65655 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[3]_new_
.sym 65656 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[7]_new_inv_
.sym 65657 fifo.fifo_mem[219][2]
.sym 65724 $abc$27458$new_n5100_
.sym 65725 fifo.rd_addr[0]
.sym 65726 fifo.fifo_mem[180][6]
.sym 65727 fifo.fifo_mem[176][6]
.sym 65730 fifo.rd_addr[2]
.sym 65731 fifo.rd_addr[0]
.sym 65732 fifo.fifo_mem[180][3]
.sym 65733 fifo.fifo_mem[176][3]
.sym 65736 receiver.o_data[1]
.sym 65737 $false
.sym 65738 $false
.sym 65739 $false
.sym 65742 receiver.o_data[7]
.sym 65743 $false
.sym 65744 $false
.sym 65745 $false
.sym 65748 receiver.o_data[6]
.sym 65749 $false
.sym 65750 $false
.sym 65751 $false
.sym 65754 receiver.o_data[3]
.sym 65755 $false
.sym 65756 $false
.sym 65757 $false
.sym 65760 receiver.o_data[0]
.sym 65761 $false
.sym 65762 $false
.sym 65763 $false
.sym 65766 receiver.o_data[5]
.sym 65767 $false
.sym 65768 $false
.sym 65769 $false
.sym 65770 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321
.sym 65771 i_clk$2$2
.sym 65772 $false
.sym 65773 $abc$27458$new_n3388_
.sym 65774 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[7]_new_inv_
.sym 65775 $abc$27458$new_n3985_
.sym 65776 $abc$27458$new_n3533_
.sym 65777 $abc$27458$new_n4347_
.sym 65778 $abc$27458$new_n5096_
.sym 65779 $abc$27458$new_n3390_
.sym 65780 fifo.fifo_mem[156][4]
.sym 65847 fifo.rd_addr[1]
.sym 65848 $abc$27458$new_n5101_
.sym 65849 $abc$27458$new_n3978_
.sym 65850 $abc$27458$new_n3977_
.sym 65853 $false
.sym 65854 $false
.sym 65855 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 65856 $abc$27458$new_n4559_
.sym 65859 $abc$27458$new_n3168_
.sym 65860 fifo.rd_addr[3]
.sym 65861 $abc$27458$new_n3178_
.sym 65862 $abc$27458$new_n3175_
.sym 65865 fifo.rd_addr[2]
.sym 65866 fifo.rd_addr[0]
.sym 65867 fifo.fifo_mem[22][5]
.sym 65868 fifo.fifo_mem[18][5]
.sym 65871 fifo.rd_addr[5]
.sym 65872 fifo.rd_addr[4]
.sym 65873 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[6]_new_
.sym 65874 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$a$959[6]_new_
.sym 65877 fifo.rd_addr[1]
.sym 65878 fifo.rd_addr[0]
.sym 65879 $abc$27458$new_n3176_
.sym 65880 $abc$27458$new_n3177_
.sym 65889 receiver.o_data[5]
.sym 65890 $false
.sym 65891 $false
.sym 65892 $false
.sym 65893 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787
.sym 65894 i_clk$2$2
.sym 65895 $false
.sym 65896 $abc$27458$new_n4199_
.sym 65897 $abc$27458$new_n4431_
.sym 65898 $abc$27458$new_n5130_
.sym 65899 $abc$27458$new_n4429_
.sym 65900 $abc$27458$auto$ice40_ffinit.cc:141:execute$27388
.sym 65901 $abc$27458$auto$ice40_ffinit.cc:141:execute$27400
.sym 65902 $abc$27458$auto$ice40_ffinit.cc:141:execute$27408
.sym 65903 $abc$27458$auto$ice40_ffinit.cc:141:execute$27404
.sym 65970 fifo.rd_addr[3]
.sym 65971 fifo.rd_addr[1]
.sym 65972 $abc$27458$new_n4299_
.sym 65973 $abc$27458$new_n4300_
.sym 65976 fifo.rd_addr[2]
.sym 65977 fifo.rd_addr[0]
.sym 65978 fifo.fifo_mem[94][0]
.sym 65979 fifo.fifo_mem[90][0]
.sym 65982 fifo.rd_addr[6]
.sym 65983 $abc$27458$new_n5144_
.sym 65984 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[7]_new_inv_
.sym 65985 fifo.rd_addr[4]
.sym 65988 fifo.rd_addr[5]
.sym 65989 $abc$27458$new_n5231_
.sym 65990 $abc$27458$new_n4297_
.sym 65991 fifo.rd_addr[4]
.sym 65994 $abc$27458$new_n2919_
.sym 65995 $abc$27458$new_n2916_
.sym 65996 $abc$27458$new_n2925_
.sym 65997 $abc$27458$new_n2922_
.sym 66000 $abc$27458$new_n4298_
.sym 66001 $abc$27458$new_n4302_
.sym 66002 $abc$27458$new_n4301_
.sym 66003 fifo.rd_addr[1]
.sym 66006 receiver.o_data[0]
.sym 66007 $false
.sym 66008 $false
.sym 66009 $false
.sym 66012 receiver.o_data[5]
.sym 66013 $false
.sym 66014 $false
.sym 66015 $false
.sym 66016 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579
.sym 66017 i_clk$2$2
.sym 66018 $false
.sym 66019 fifo.fifo_mem[14][2]
.sym 66020 fifo.fifo_mem[14][5]
.sym 66021 fifo.fifo_mem[14][4]
.sym 66022 fifo.fifo_mem[14][0]
.sym 66023 fifo.fifo_mem[14][6]
.sym 66024 fifo.fifo_mem[14][1]
.sym 66025 fifo.fifo_mem[14][7]
.sym 66026 fifo.fifo_mem[14][3]
.sym 66093 fifo.rd_addr[7]
.sym 66094 $abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$b$885[1]_new_
.sym 66095 $abc$27458$new_n4903_
.sym 66096 $abc$27458$new_n2846_
.sym 66099 fifo.rd_addr[5]
.sym 66100 fifo.rd_addr[4]
.sym 66101 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$b$909[1]_new_inv_
.sym 66102 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[1]_new_inv_
.sym 66105 $false
.sym 66106 $false
.sym 66107 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 66108 $abc$27458$new_n4649_
.sym 66111 $abc$27458$new_n4891_
.sym 66112 fifo.rd_addr[5]
.sym 66113 $abc$27458$new_n4919_
.sym 66114 $abc$27458$new_n4915_
.sym 66117 fifo.rd_addr[4]
.sym 66118 fifo.rd_addr[5]
.sym 66119 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$b$906[1]_new_inv_
.sym 66120 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[1]_new_inv_
.sym 66123 $false
.sym 66124 $abc$27458$new_n4902_
.sym 66125 $abc$27458$new_n2900_
.sym 66126 fifo.rd_addr[6]
.sym 66129 fifo.rd_addr[6]
.sym 66130 $abc$27458$memory\fifo.fifo_mem$rdmux[0][1][1]$a$890[1]_new_
.sym 66131 $abc$27458$new_n3040_
.sym 66132 $abc$27458$new_n5241_
.sym 66135 receiver.o_data[5]
.sym 66136 $false
.sym 66137 $false
.sym 66138 $false
.sym 66139 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065
.sym 66140 i_clk$2$2
.sym 66141 $false
.sym 66142 $abc$27458$new_n5147_
.sym 66143 $abc$27458$new_n4366_
.sym 66144 $abc$27458$memory\fifo.fifo_mem$rdmux[0][1][0]$b$888[7]_new_inv_
.sym 66145 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971
.sym 66146 $abc$27458$new_n5145_
.sym 66147 $abc$27458$new_n3038_
.sym 66148 fifo.fifo_mem[89][5]
.sym 66149 fifo.fifo_mem[89][2]
.sym 66216 fifo.rd_addr[2]
.sym 66217 fifo.rd_addr[0]
.sym 66218 fifo.fifo_mem[6][3]
.sym 66219 fifo.fifo_mem[2][3]
.sym 66222 fifo.rd_addr[2]
.sym 66223 fifo.rd_addr[0]
.sym 66224 fifo.fifo_mem[254][3]
.sym 66225 fifo.fifo_mem[250][3]
.sym 66228 fifo.rd_addr[4]
.sym 66229 fifo.rd_addr[3]
.sym 66230 $abc$27458$new_n5065_
.sym 66231 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[5]_new_
.sym 66234 fifo.rd_addr[4]
.sym 66235 fifo.rd_addr[1]
.sym 66236 $abc$27458$new_n5063_
.sym 66237 $abc$27458$new_n5064_
.sym 66240 $false
.sym 66241 $false
.sym 66242 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 66243 $abc$27458$new_n4632_
.sym 66246 fifo.rd_addr[3]
.sym 66247 $abc$27458$new_n5171_
.sym 66248 $abc$27458$new_n2722_
.sym 66249 $abc$27458$new_n2721_
.sym 66252 fifo.rd_addr[1]
.sym 66253 $abc$27458$new_n5172_
.sym 66254 $abc$27458$new_n5173_
.sym 66255 fifo.rd_addr[3]
.sym 66258 receiver.o_data[3]
.sym 66259 $false
.sym 66260 $false
.sym 66261 $false
.sym 66262 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873
.sym 66263 i_clk$2$2
.sym 66264 $false
.sym 66265 $abc$27458$new_n3201_
.sym 66266 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107
.sym 66267 $abc$27458$new_n4432_
.sym 66268 $abc$27458$new_n5241_
.sym 66269 $abc$27458$new_n5098_
.sym 66270 $abc$27458$transmitter.i_data[6]_new_
.sym 66271 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[1]_new_
.sym 66272 fifo.fifo_mem[213][0]
.sym 66339 $abc$27458$new_n3959_
.sym 66340 $abc$27458$new_n3956_
.sym 66341 $abc$27458$new_n3965_
.sym 66342 $abc$27458$new_n3962_
.sym 66345 $false
.sym 66346 fifo.rd_addr[1]
.sym 66347 $abc$27458$new_n3964_
.sym 66348 $abc$27458$new_n3963_
.sym 66351 fifo.rd_addr[0]
.sym 66352 fifo.rd_addr[2]
.sym 66353 fifo.fifo_mem[229][6]
.sym 66354 fifo.fifo_mem[225][6]
.sym 66357 fifo.rd_addr[3]
.sym 66358 $abc$27458$new_n5109_
.sym 66359 $abc$27458$new_n4012_
.sym 66360 $abc$27458$new_n3999_
.sym 66363 fifo.rd_addr[0]
.sym 66364 fifo.rd_addr[2]
.sym 66365 fifo.fifo_mem[119][7]
.sym 66366 fifo.fifo_mem[115][7]
.sym 66369 fifo.rd_addr[3]
.sym 66370 $abc$27458$new_n4966_
.sym 66371 $abc$27458$new_n3202_
.sym 66372 $abc$27458$new_n3201_
.sym 66375 receiver.o_data[4]
.sym 66376 $false
.sym 66377 $false
.sym 66378 $false
.sym 66381 receiver.o_data[7]
.sym 66382 $false
.sym 66383 $false
.sym 66384 $false
.sym 66385 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771
.sym 66386 i_clk$2$2
.sym 66387 $false
.sym 66388 $abc$27458$new_n5084_
.sym 66389 $abc$27458$new_n3899_
.sym 66390 $abc$27458$new_n3039_
.sym 66391 $abc$27458$new_n4031_
.sym 66392 $abc$27458$new_n5239_
.sym 66393 fifo.fifo_mem[124][0]
.sym 66394 fifo.fifo_mem[124][1]
.sym 66395 fifo.fifo_mem[124][3]
.sym 66462 fifo.rd_addr[4]
.sym 66463 $abc$27458$new_n3169_
.sym 66464 $abc$27458$new_n3172_
.sym 66465 fifo.rd_addr[3]
.sym 66468 fifo.rd_addr[5]
.sym 66469 $abc$27458$new_n5054_
.sym 66470 $abc$27458$new_n3803_
.sym 66471 $abc$27458$new_n5058_
.sym 66474 $abc$27458$new_n5066_
.sym 66475 $abc$27458$new_n3790_
.sym 66476 fifo.rd_addr[4]
.sym 66477 $abc$27458$new_n3800_
.sym 66480 fifo.rd_addr[1]
.sym 66481 $abc$27458$new_n5149_
.sym 66482 $abc$27458$new_n4318_
.sym 66483 $abc$27458$new_n4317_
.sym 66486 fifo.rd_addr[0]
.sym 66487 fifo.rd_addr[1]
.sym 66488 $abc$27458$new_n3173_
.sym 66489 $abc$27458$new_n3174_
.sym 66492 fifo.rd_addr[7]
.sym 66493 fifo.rd_addr[6]
.sym 66494 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[5]_new_inv_
.sym 66495 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$b$900[5]_new_inv_
.sym 66498 receiver.o_data[6]
.sym 66499 $false
.sym 66500 $false
.sym 66501 $false
.sym 66504 receiver.o_data[5]
.sym 66505 $false
.sym 66506 $false
.sym 66507 $false
.sym 66508 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457
.sym 66509 i_clk$2$2
.sym 66510 $false
.sym 66511 $abc$27458$new_n3635_
.sym 66512 $abc$27458$new_n3886_
.sym 66513 $abc$27458$new_n5224_
.sym 66514 $abc$27458$new_n3243_
.sym 66515 $abc$27458$new_n5243_
.sym 66516 $abc$27458$new_n5054_
.sym 66517 $abc$27458$new_n5085_
.sym 66518 fifo.fifo_mem[93][2]
.sym 66591 fifo.rd_addr[2]
.sym 66592 fifo.rd_addr[0]
.sym 66593 fifo.fifo_mem[228][3]
.sym 66594 fifo.fifo_mem[224][3]
.sym 66597 fifo.rd_addr[4]
.sym 66598 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[0]_new_
.sym 66599 $abc$27458$new_n2712_
.sym 66600 $abc$27458$new_n2706_
.sym 66603 fifo.rd_addr[1]
.sym 66604 fifo.rd_addr[3]
.sym 66605 $abc$27458$new_n3350_
.sym 66606 $abc$27458$new_n3349_
.sym 66609 fifo.rd_addr[0]
.sym 66610 fifo.rd_addr[3]
.sym 66611 $abc$27458$new_n3343_
.sym 66612 $abc$27458$new_n3344_
.sym 66621 fifo.rd_addr[0]
.sym 66622 fifo.rd_addr[2]
.sym 66623 fifo.fifo_mem[79][0]
.sym 66624 fifo.fifo_mem[75][0]
.sym 66627 receiver.o_data[4]
.sym 66628 $false
.sym 66629 $false
.sym 66630 $false
.sym 66631 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267
.sym 66632 i_clk$2$2
.sym 66633 $false
.sym 66634 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[6]_new_
.sym 66635 $abc$27458$new_n4080_
.sym 66636 $abc$27458$new_n4095_
.sym 66637 $abc$27458$new_n4100_
.sym 66638 $abc$27458$new_n4082_
.sym 66639 fifo.fifo_mem[107][5]
.sym 66640 fifo.fifo_mem[107][2]
.sym 66641 fifo.fifo_mem[107][1]
.sym 66708 $false
.sym 66709 $false
.sym 66710 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 66711 $abc$27458$new_n4751_
.sym 66714 $false
.sym 66715 fifo.rd_addr[1]
.sym 66716 $abc$27458$new_n3519_
.sym 66717 $abc$27458$new_n3518_
.sym 66720 $abc$27458$new_n5072_
.sym 66721 fifo.rd_addr[0]
.sym 66722 fifo.fifo_mem[54][5]
.sym 66723 fifo.fifo_mem[50][5]
.sym 66726 $abc$27458$new_n3514_
.sym 66727 $abc$27458$new_n3511_
.sym 66728 $abc$27458$new_n3520_
.sym 66729 $abc$27458$new_n3517_
.sym 66732 $false
.sym 66733 fifo.rd_addr[1]
.sym 66734 $abc$27458$new_n3513_
.sym 66735 $abc$27458$new_n3512_
.sym 66738 $false
.sym 66739 $false
.sym 66740 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 66741 $abc$27458$new_n4615_
.sym 66744 fifo.rd_addr[1]
.sym 66745 fifo.rd_addr[3]
.sym 66746 $abc$27458$new_n5073_
.sym 66747 $abc$27458$new_n5081_
.sym 66750 fifo.rd_addr[4]
.sym 66751 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[3]_new_inv_
.sym 66752 $abc$27458$new_n5219_
.sym 66753 $abc$27458$new_n3497_
.sym 66757 $abc$27458$memory\fifo.fifo_mem$rdmux[0][1][0]$b$888[2]_new_inv_
.sym 66758 $abc$27458$new_n5244_
.sym 66759 $abc$27458$new_n4982_
.sym 66760 $abc$27458$new_n4200_
.sym 66761 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[6]_new_
.sym 66762 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[2]_new_inv_
.sym 66763 $abc$27458$new_n4980_
.sym 66764 fifo.fifo_mem[124][5]
.sym 66831 fifo.rd_addr[6]
.sym 66832 fifo.rd_addr[7]
.sym 66833 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[5]_new_
.sym 66834 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$b$894[5]_new_
.sym 66837 $false
.sym 66838 fifo.rd_addr[2]
.sym 66839 fifo.fifo_mem[230][3]
.sym 66840 fifo.fifo_mem[226][3]
.sym 66843 fifo.rd_addr[2]
.sym 66844 fifo.rd_addr[1]
.sym 66845 fifo.fifo_mem[198][7]
.sym 66846 fifo.fifo_mem[196][7]
.sym 66849 $false
.sym 66850 $false
.sym 66851 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 66852 $abc$27458$new_n4615_
.sym 66855 fifo.rd_addr[4]
.sym 66856 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[5]_new_inv_
.sym 66857 $abc$27458$new_n5074_
.sym 66858 $abc$27458$new_n3844_
.sym 66861 receiver.o_data[1]
.sym 66862 $false
.sym 66863 $false
.sym 66864 $false
.sym 66867 receiver.o_data[7]
.sym 66868 $false
.sym 66869 $false
.sym 66870 $false
.sym 66873 receiver.o_data[6]
.sym 66874 $false
.sym 66875 $false
.sym 66876 $false
.sym 66877 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281
.sym 66878 i_clk$2$2
.sym 66879 $false
.sym 66880 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681
.sym 66881 $abc$27458$new_n5083_
.sym 66882 $abc$27458$new_n3889_
.sym 66883 $abc$27458$new_n3036_
.sym 66884 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825
.sym 66885 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[7]_new_
.sym 66886 fifo.fifo_mem[26][0]
.sym 66887 fifo.fifo_mem[26][5]
.sym 66954 $abc$27458$new_n3616_
.sym 66955 fifo.rd_addr[3]
.sym 66956 $abc$27458$new_n3620_
.sym 66957 $abc$27458$new_n3619_
.sym 66960 $false
.sym 66961 $false
.sym 66962 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 66963 $abc$27458$new_n4597_
.sym 66966 $abc$27458$new_n3805_
.sym 66967 $abc$27458$new_n3824_
.sym 66968 $abc$27458$new_n3818_
.sym 66969 fifo.rd_addr[4]
.sym 66972 fifo.rd_addr[0]
.sym 66973 fifo.rd_addr[2]
.sym 66974 fifo.fifo_mem[207][4]
.sym 66975 fifo.fifo_mem[203][4]
.sym 66978 $abc$27458$new_n4233_
.sym 66979 $abc$27458$new_n4230_
.sym 66980 $abc$27458$new_n4239_
.sym 66981 $abc$27458$new_n4236_
.sym 66984 $false
.sym 66985 $false
.sym 66986 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 66987 $abc$27458$new_n4802_
.sym 66990 $false
.sym 66991 fifo.rd_addr[1]
.sym 66992 $abc$27458$new_n4232_
.sym 66993 $abc$27458$new_n4231_
.sym 66996 receiver.o_data[4]
.sym 66997 $false
.sym 66998 $false
.sym 66999 $false
.sym 67000 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809
.sym 67001 i_clk$2$2
.sym 67002 $false
.sym 67003 $abc$27458$new_n3675_
.sym 67004 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731
.sym 67005 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185
.sym 67006 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769
.sym 67007 $abc$27458$new_n2828_
.sym 67008 $abc$27458$new_n2698_
.sym 67010 fifo.fifo_mem[93][4]
.sym 67077 fifo.rd_addr[4]
.sym 67078 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[2]_new_inv_
.sym 67079 $abc$27458$new_n4940_
.sym 67080 $abc$27458$new_n3099_
.sym 67083 $abc$27458$new_n3100_
.sym 67084 fifo.rd_addr[1]
.sym 67085 $abc$27458$new_n3104_
.sym 67086 $abc$27458$new_n3103_
.sym 67089 fifo.rd_addr[1]
.sym 67090 fifo.rd_addr[2]
.sym 67091 fifo.fifo_mem[194][7]
.sym 67092 fifo.fifo_mem[192][7]
.sym 67095 fifo.rd_addr[2]
.sym 67096 fifo.rd_addr[0]
.sym 67097 fifo.fifo_mem[214][2]
.sym 67098 fifo.fifo_mem[210][2]
.sym 67101 fifo.rd_addr[3]
.sym 67102 fifo.rd_addr[0]
.sym 67103 $abc$27458$new_n4254_
.sym 67104 $abc$27458$new_n4253_
.sym 67107 fifo.rd_addr[4]
.sym 67108 $abc$27458$new_n3812_
.sym 67109 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[5]_new_
.sym 67110 fifo.rd_addr[3]
.sym 67113 receiver.o_data[3]
.sym 67114 $false
.sym 67115 $false
.sym 67116 $false
.sym 67119 receiver.o_data[7]
.sym 67120 $false
.sym 67121 $false
.sym 67122 $false
.sym 67123 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721
.sym 67124 i_clk$2$2
.sym 67125 $false
.sym 67126 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[5]_new_inv_
.sym 67128 $abc$27458$new_n3920_
.sym 67129 $abc$27458$new_n3913_
.sym 67130 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761
.sym 67131 $abc$27458$new_n3915_
.sym 67132 fifo.fifo_mem[214][5]
.sym 67200 fifo.rd_addr[4]
.sym 67201 $abc$27458$new_n3798_
.sym 67202 $abc$27458$new_n3783_
.sym 67203 $abc$27458$new_n3782_
.sym 67206 $abc$27458$new_n5070_
.sym 67207 fifo.rd_addr[0]
.sym 67208 fifo.fifo_mem[118][5]
.sym 67209 fifo.fifo_mem[114][5]
.sym 67212 fifo.rd_addr[4]
.sym 67213 fifo.rd_addr[3]
.sym 67214 $abc$27458$new_n4178_
.sym 67215 $abc$27458$new_n4179_
.sym 67218 fifo.rd_addr[2]
.sym 67219 fifo.rd_addr[0]
.sym 67220 fifo.fifo_mem[206][6]
.sym 67221 fifo.fifo_mem[202][6]
.sym 67224 fifo.rd_addr[2]
.sym 67225 fifo.rd_addr[0]
.sym 67226 fifo.fifo_mem[118][7]
.sym 67227 fifo.fifo_mem[114][7]
.sym 67230 fifo.rd_addr[0]
.sym 67231 fifo.rd_addr[2]
.sym 67232 fifo.fifo_mem[207][6]
.sym 67233 fifo.fifo_mem[203][6]
.sym 67236 receiver.o_data[7]
.sym 67237 $false
.sym 67238 $false
.sym 67239 $false
.sym 67242 receiver.o_data[5]
.sym 67243 $false
.sym 67244 $false
.sym 67245 $false
.sym 67246 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537
.sym 67247 i_clk$2$2
.sym 67248 $false
.sym 67250 $abc$27458$new_n3477_
.sym 67251 $abc$27458$new_n3246_
.sym 67252 $abc$27458$new_n5242_
.sym 67253 $abc$27458$new_n4916_
.sym 67254 $abc$27458$new_n2991_
.sym 67255 fifo.fifo_mem[91][2]
.sym 67256 fifo.fifo_mem[91][6]
.sym 67323 fifo.rd_addr[3]
.sym 67324 $abc$27458$new_n3192_
.sym 67325 $abc$27458$new_n3187_
.sym 67326 $abc$27458$new_n3186_
.sym 67329 fifo.rd_addr[2]
.sym 67330 fifo.rd_addr[0]
.sym 67331 fifo.fifo_mem[60][5]
.sym 67332 fifo.fifo_mem[56][5]
.sym 67335 fifo.rd_addr[3]
.sym 67336 $abc$27458$new_n3499_
.sym 67337 $abc$27458$new_n3500_
.sym 67338 fifo.rd_addr[1]
.sym 67341 fifo.rd_addr[2]
.sym 67342 fifo.rd_addr[0]
.sym 67343 fifo.fifo_mem[28][2]
.sym 67344 fifo.fifo_mem[24][2]
.sym 67347 fifo.rd_addr[3]
.sym 67348 $abc$27458$new_n3846_
.sym 67349 $abc$27458$new_n3847_
.sym 67350 fifo.rd_addr[1]
.sym 67353 fifo.rd_addr[2]
.sym 67354 fifo.rd_addr[0]
.sym 67355 fifo.fifo_mem[62][5]
.sym 67356 fifo.fifo_mem[58][5]
.sym 67359 $abc$27458$new_n3845_
.sym 67360 fifo.rd_addr[1]
.sym 67361 $abc$27458$new_n3849_
.sym 67362 $abc$27458$new_n3848_
.sym 67365 receiver.o_data[5]
.sym 67366 $false
.sym 67367 $false
.sym 67368 $false
.sym 67369 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603
.sym 67370 i_clk$2$2
.sym 67371 $false
.sym 67372 $abc$27458$new_n5118_
.sym 67374 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][35]$b$1179[3]_new_inv_
.sym 67375 $abc$27458$new_n5120_
.sym 67377 fifo.fifo_mem[95][2]
.sym 67378 fifo.fifo_mem[95][6]
.sym 67446 fifo.rd_addr[0]
.sym 67447 fifo.rd_addr[2]
.sym 67448 fifo.fifo_mem[165][5]
.sym 67449 fifo.fifo_mem[161][5]
.sym 67452 $abc$27458$new_n3498_
.sym 67453 fifo.rd_addr[1]
.sym 67454 $abc$27458$new_n3502_
.sym 67455 $abc$27458$new_n3501_
.sym 67458 fifo.rd_addr[0]
.sym 67459 fifo.rd_addr[2]
.sym 67460 fifo.fifo_mem[229][3]
.sym 67461 fifo.fifo_mem[225][3]
.sym 67464 receiver.o_data[1]
.sym 67465 $false
.sym 67466 $false
.sym 67467 $false
.sym 67470 receiver.o_data[5]
.sym 67471 $false
.sym 67472 $false
.sym 67473 $false
.sym 67476 receiver.o_data[2]
.sym 67477 $false
.sym 67478 $false
.sym 67479 $false
.sym 67482 receiver.o_data[7]
.sym 67483 $false
.sym 67484 $false
.sym 67485 $false
.sym 67488 receiver.o_data[3]
.sym 67489 $false
.sym 67490 $false
.sym 67491 $false
.sym 67492 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865
.sym 67493 i_clk$2$2
.sym 67494 $false
.sym 67495 $abc$27458$new_n3119_
.sym 67496 $abc$27458$new_n3122_
.sym 67497 $abc$27458$new_n4951_
.sym 67498 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809
.sym 67499 $abc$27458$new_n4950_
.sym 67500 $abc$27458$new_n5226_
.sym 67501 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[2]_new_inv_
.sym 67502 fifo.fifo_mem[88][6]
.sym 67569 fifo.rd_addr[2]
.sym 67570 fifo.rd_addr[0]
.sym 67571 fifo.fifo_mem[20][2]
.sym 67572 fifo.fifo_mem[16][2]
.sym 67575 fifo.rd_addr[0]
.sym 67576 fifo.rd_addr[2]
.sym 67577 fifo.fifo_mem[79][2]
.sym 67578 fifo.fifo_mem[75][2]
.sym 67581 receiver.o_data[2]
.sym 67582 $false
.sym 67583 $false
.sym 67584 $false
.sym 67593 receiver.o_data[4]
.sym 67594 $false
.sym 67595 $false
.sym 67596 $false
.sym 67599 receiver.o_data[6]
.sym 67600 $false
.sym 67601 $false
.sym 67602 $false
.sym 67605 receiver.o_data[3]
.sym 67606 $false
.sym 67607 $false
.sym 67608 $false
.sym 67611 receiver.o_data[1]
.sym 67612 $false
.sym 67613 $false
.sym 67614 $false
.sym 67615 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424
.sym 67616 i_clk$2$2
.sym 67617 $false
.sym 67618 $abc$27458$new_n5044_
.sym 67620 fifo.fifo_mem[200][7]
.sym 67621 fifo.fifo_mem[200][4]
.sym 67622 fifo.fifo_mem[200][1]
.sym 67623 fifo.fifo_mem[200][2]
.sym 67692 $false
.sym 67693 $false
.sym 67694 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 67695 $abc$27458$new_n4785_
.sym 67698 fifo.rd_addr[2]
.sym 67699 fifo.rd_addr[0]
.sym 67700 fifo.fifo_mem[182][6]
.sym 67701 fifo.fifo_mem[178][6]
.sym 67704 fifo.rd_addr[0]
.sym 67705 fifo.rd_addr[1]
.sym 67706 $abc$27458$new_n2859_
.sym 67707 $abc$27458$new_n2860_
.sym 67710 $false
.sym 67711 $false
.sym 67712 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 67713 $abc$27458$new_n4579_
.sym 67716 $false
.sym 67717 fifo.rd_addr[2]
.sym 67718 fifo.fifo_mem[79][1]
.sym 67719 fifo.fifo_mem[75][1]
.sym 67722 $false
.sym 67723 $false
.sym 67724 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 67725 $abc$27458$new_n4717_
.sym 67728 fifo.rd_addr[1]
.sym 67729 fifo.rd_addr[0]
.sym 67730 $abc$27458$new_n3170_
.sym 67731 $abc$27458$new_n3171_
.sym 67734 receiver.o_data[4]
.sym 67735 $false
.sym 67736 $false
.sym 67737 $false
.sym 67738 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651
.sym 67739 i_clk$2$2
.sym 67740 $false
.sym 67741 $abc$27458$new_n2992_
.sym 67744 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329
.sym 67745 $abc$27458$new_n4122_
.sym 67746 $abc$27458$new_n4089_
.sym 67747 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][25]$b$1149[6]_new_
.sym 67748 fifo.fifo_mem[50][2]
.sym 67815 fifo.rd_addr[0]
.sym 67816 fifo.rd_addr[2]
.sym 67817 fifo.fifo_mem[79][5]
.sym 67818 fifo.fifo_mem[75][5]
.sym 67821 fifo.rd_addr[1]
.sym 67822 fifo.rd_addr[2]
.sym 67823 fifo.fifo_mem[75][6]
.sym 67824 fifo.fifo_mem[73][6]
.sym 67827 fifo.rd_addr[0]
.sym 67828 fifo.rd_addr[2]
.sym 67829 fifo.fifo_mem[61][5]
.sym 67830 fifo.fifo_mem[57][5]
.sym 67833 fifo.rd_addr[0]
.sym 67834 fifo.rd_addr[2]
.sym 67835 fifo.fifo_mem[77][5]
.sym 67836 fifo.fifo_mem[73][5]
.sym 67839 fifo.rd_addr[0]
.sym 67840 fifo.rd_addr[2]
.sym 67841 fifo.fifo_mem[79][7]
.sym 67842 fifo.fifo_mem[75][7]
.sym 67845 receiver.o_data[6]
.sym 67846 $false
.sym 67847 $false
.sym 67848 $false
.sym 67851 receiver.o_data[3]
.sym 67852 $false
.sym 67853 $false
.sym 67854 $false
.sym 67857 receiver.o_data[5]
.sym 67858 $false
.sym 67859 $false
.sym 67860 $false
.sym 67861 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459
.sym 67862 i_clk$2$2
.sym 67863 $false
.sym 67864 $abc$27458$new_n5047_
.sym 67866 $abc$27458$new_n5163_
.sym 67867 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][24]$b$1146[6]_new_
.sym 67868 fifo.fifo_mem[143][4]
.sym 67870 fifo.fifo_mem[143][1]
.sym 67871 fifo.fifo_mem[143][3]
.sym 67956 fifo.rd_addr[2]
.sym 67957 fifo.rd_addr[0]
.sym 67958 fifo.fifo_mem[30][3]
.sym 67959 fifo.fifo_mem[26][3]
.sym 67968 fifo.rd_addr[2]
.sym 67969 fifo.rd_addr[0]
.sym 67970 fifo.fifo_mem[103][4]
.sym 67971 fifo.fifo_mem[99][4]
.sym 67974 receiver.o_data[3]
.sym 67975 $false
.sym 67976 $false
.sym 67977 $false
.sym 67984 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891
.sym 67985 i_clk$2$2
.sym 67986 $false
.sym 67989 $abc$27458$new_n2829_
.sym 67991 fifo.fifo_mem[56][3]
.sym 68061 fifo.rd_addr[0]
.sym 68062 fifo.rd_addr[2]
.sym 68063 fifo.fifo_mem[77][3]
.sym 68064 fifo.fifo_mem[73][3]
.sym 68067 $false
.sym 68068 fifo.rd_addr[1]
.sym 68069 $abc$27458$new_n3802_
.sym 68070 $abc$27458$new_n3801_
.sym 68079 receiver.o_data[6]
.sym 68080 $false
.sym 68081 $false
.sym 68082 $false
.sym 68091 receiver.o_data[2]
.sym 68092 $false
.sym 68093 $false
.sym 68094 $false
.sym 68107 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417
.sym 68108 i_clk$2$2
.sym 68109 $false
.sym 68110 $abc$27458$new_n2937_
.sym 68113 fifo.fifo_mem[49][7]
.sym 68117 fifo.fifo_mem[49][1]
.sym 68184 receiver.o_data[5]
.sym 68185 $false
.sym 68186 $false
.sym 68187 $false
.sym 68190 receiver.o_data[7]
.sym 68191 $false
.sym 68192 $false
.sym 68193 $false
.sym 68196 receiver.o_data[2]
.sym 68197 $false
.sym 68198 $false
.sym 68199 $false
.sym 68202 receiver.o_data[6]
.sym 68203 $false
.sym 68204 $false
.sym 68205 $false
.sym 68208 receiver.o_data[3]
.sym 68209 $false
.sym 68210 $false
.sym 68211 $false
.sym 68214 receiver.o_data[4]
.sym 68215 $false
.sym 68216 $false
.sym 68217 $false
.sym 68220 receiver.o_data[1]
.sym 68221 $false
.sym 68222 $false
.sym 68223 $false
.sym 68226 receiver.o_data[0]
.sym 68227 $false
.sym 68228 $false
.sym 68229 $false
.sym 68230 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14163
.sym 68231 i_clk$2$2
.sym 68232 $false
.sym 68233 fifo.fifo_mem[98][1]
.sym 68235 fifo.fifo_mem[98][2]
.sym 68237 fifo.fifo_mem[98][4]
.sym 68240 fifo.fifo_mem[98][6]
.sym 68325 receiver.o_data[2]
.sym 68326 $false
.sym 68327 $false
.sym 68328 $false
.sym 68353 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971
.sym 68354 i_clk$2$2
.sym 68355 $false
.sym 68357 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[3]
.sym 68359 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[5]
.sym 68360 transmitter.counter[3]
.sym 68361 transmitter.counter[5]
.sym 68448 $false
.sym 68449 $false
.sym 68450 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 68451 fifo.i_rd$2
.sym 68454 $false
.sym 68455 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329$2
.sym 68456 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182
.sym 68457 $abc$27458$new_n4193_
.sym 68476 $true
.sym 68477 i_clk$2$2
.sym 68478 $false
.sym 68479 $abc$27458$new_n4197_
.sym 68480 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[12]
.sym 68481 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[11]
.sym 68482 transmitter.counter[11]
.sym 68483 transmitter.counter[9]
.sym 68484 transmitter.counter[12]
.sym 68646 fifo.i_rd
.sym 68676 $abc$27458$auto$rtlil.cc:1969:NotGate$27424
.sym 68707 fifo.fifo_mem[94][2]
.sym 68708 fifo.fifo_mem[94][7]
.sym 68813 receiver.o_data[0]
.sym 68814 $false
.sym 68815 $false
.sym 68816 $false
.sym 68823 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499
.sym 68824 i_clk$2$2
.sym 68825 $false
.sym 68831 $abc$27458$new_n4104_
.sym 68832 fifo.fifo_mem[121][4]
.sym 68833 fifo.fifo_mem[121][3]
.sym 68834 fifo.fifo_mem[121][6]
.sym 68835 fifo.fifo_mem[121][2]
.sym 68836 fifo.fifo_mem[121][1]
.sym 68946 fifo.rd_addr[2]
.sym 68947 fifo.rd_addr[0]
.sym 68948 fifo.fifo_mem[94][7]
.sym 68949 fifo.fifo_mem[90][7]
.sym 68952 receiver.o_data[3]
.sym 68953 $false
.sym 68954 $false
.sym 68955 $false
.sym 68970 receiver.o_data[7]
.sym 68971 $false
.sym 68972 $false
.sym 68973 $false
.sym 68976 receiver.o_data[1]
.sym 68977 $false
.sym 68978 $false
.sym 68979 $false
.sym 68986 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193
.sym 68987 i_clk$2$2
.sym 68988 $false
.sym 68989 fifo.fifo_mem[183][1]
.sym 68993 fifo.fifo_mem[183][6]
.sym 68994 fifo.fifo_mem[183][5]
.sym 68996 fifo.fifo_mem[183][2]
.sym 69075 fifo.rd_addr[2]
.sym 69076 fifo.rd_addr[0]
.sym 69077 fifo.fifo_mem[220][6]
.sym 69078 fifo.fifo_mem[216][6]
.sym 69087 fifo.rd_addr[0]
.sym 69088 fifo.rd_addr[2]
.sym 69089 fifo.fifo_mem[215][1]
.sym 69090 fifo.fifo_mem[211][1]
.sym 69105 receiver.o_data[6]
.sym 69106 $false
.sym 69107 $false
.sym 69108 $false
.sym 69109 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873
.sym 69110 i_clk$2$2
.sym 69111 $false
.sym 69112 $abc$27458$new_n3919_
.sym 69119 fifo.fifo_mem[211][5]
.sym 69186 $false
.sym 69187 fifo.rd_addr[2]
.sym 69188 fifo.fifo_mem[247][4]
.sym 69189 fifo.fifo_mem[243][4]
.sym 69204 fifo.rd_addr[3]
.sym 69205 fifo.rd_addr[1]
.sym 69206 $abc$27458$new_n4351_
.sym 69207 $abc$27458$new_n4352_
.sym 69210 fifo.rd_addr[1]
.sym 69211 fifo.rd_addr[0]
.sym 69212 $abc$27458$new_n3584_
.sym 69213 $abc$27458$new_n3585_
.sym 69216 receiver.o_data[6]
.sym 69217 $false
.sym 69218 $false
.sym 69219 $false
.sym 69222 receiver.o_data[5]
.sym 69223 $false
.sym 69224 $false
.sym 69225 $false
.sym 69232 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113
.sym 69233 i_clk$2$2
.sym 69234 $false
.sym 69238 $abc$27458$new_n3245_
.sym 69239 fifo.fifo_mem[3][3]
.sym 69240 fifo.fifo_mem[3][7]
.sym 69241 fifo.fifo_mem[3][5]
.sym 69309 fifo.rd_addr[3]
.sym 69310 $abc$27458$new_n2895_
.sym 69311 $abc$27458$new_n2896_
.sym 69312 fifo.rd_addr[1]
.sym 69315 fifo.rd_addr[0]
.sym 69316 fifo.rd_addr[2]
.sym 69317 fifo.fifo_mem[125][1]
.sym 69318 fifo.fifo_mem[121][1]
.sym 69321 $abc$27458$new_n4883_
.sym 69322 fifo.rd_addr[0]
.sym 69323 fifo.fifo_mem[28][0]
.sym 69324 fifo.fifo_mem[24][0]
.sym 69327 fifo.rd_addr[2]
.sym 69328 fifo.rd_addr[0]
.sym 69329 fifo.fifo_mem[124][1]
.sym 69330 fifo.fifo_mem[120][1]
.sym 69333 fifo.rd_addr[0]
.sym 69334 fifo.rd_addr[2]
.sym 69335 fifo.fifo_mem[125][3]
.sym 69336 fifo.fifo_mem[121][3]
.sym 69339 fifo.rd_addr[3]
.sym 69340 $abc$27458$new_n3449_
.sym 69341 $abc$27458$new_n3442_
.sym 69342 $abc$27458$new_n3441_
.sym 69345 fifo.rd_addr[2]
.sym 69346 fifo.rd_addr[0]
.sym 69347 fifo.fifo_mem[124][3]
.sym 69348 fifo.fifo_mem[120][3]
.sym 69351 receiver.o_data[1]
.sym 69352 $false
.sym 69353 $false
.sym 69354 $false
.sym 69355 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633
.sym 69356 i_clk$2$2
.sym 69357 $false
.sym 69358 $abc$27458$new_n3103_
.sym 69362 $abc$27458$new_n3322_
.sym 69363 fifo.fifo_mem[211][0]
.sym 69364 fifo.fifo_mem[211][3]
.sym 69365 fifo.fifo_mem[211][2]
.sym 69432 fifo.rd_addr[2]
.sym 69433 fifo.rd_addr[0]
.sym 69434 fifo.fifo_mem[125][6]
.sym 69435 fifo.fifo_mem[124][6]
.sym 69438 fifo.rd_addr[0]
.sym 69439 fifo.rd_addr[2]
.sym 69440 fifo.fifo_mem[123][6]
.sym 69441 fifo.fifo_mem[122][6]
.sym 69444 $abc$27458$new_n4102_
.sym 69445 fifo.rd_addr[1]
.sym 69446 $abc$27458$new_n4106_
.sym 69447 $abc$27458$new_n4105_
.sym 69456 fifo.rd_addr[4]
.sym 69457 $abc$27458$new_n4103_
.sym 69458 $abc$27458$new_n4104_
.sym 69459 fifo.rd_addr[1]
.sym 69474 receiver.o_data[6]
.sym 69475 $false
.sym 69476 $false
.sym 69477 $false
.sym 69478 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985
.sym 69479 i_clk$2$2
.sym 69480 $false
.sym 69482 $abc$27458$new_n4324_
.sym 69483 $abc$27458$new_n2916_
.sym 69484 $abc$27458$new_n4322_
.sym 69486 $abc$27458$new_n2918_
.sym 69487 $abc$27458$new_n3788_
.sym 69488 fifo.fifo_mem[179][5]
.sym 69555 fifo.rd_addr[0]
.sym 69556 fifo.rd_addr[2]
.sym 69557 fifo.fifo_mem[159][6]
.sym 69558 fifo.fifo_mem[155][6]
.sym 69561 fifo.rd_addr[0]
.sym 69562 fifo.rd_addr[2]
.sym 69563 fifo.fifo_mem[159][0]
.sym 69564 fifo.fifo_mem[155][0]
.sym 69567 fifo.rd_addr[0]
.sym 69568 fifo.rd_addr[2]
.sym 69569 $abc$27458$new_n3007_
.sym 69570 $abc$27458$new_n3008_
.sym 69573 fifo.rd_addr[0]
.sym 69574 fifo.rd_addr[2]
.sym 69575 fifo.fifo_mem[159][3]
.sym 69576 fifo.fifo_mem[155][3]
.sym 69579 $false
.sym 69580 fifo.rd_addr[1]
.sym 69581 fifo.fifo_mem[175][1]
.sym 69582 fifo.fifo_mem[173][1]
.sym 69585 receiver.o_data[6]
.sym 69586 $false
.sym 69587 $false
.sym 69588 $false
.sym 69591 receiver.o_data[3]
.sym 69592 $false
.sym 69593 $false
.sym 69594 $false
.sym 69597 receiver.o_data[0]
.sym 69598 $false
.sym 69599 $false
.sym 69600 $false
.sym 69601 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505
.sym 69602 i_clk$2$2
.sym 69603 $false
.sym 69604 $abc$27458$new_n2843_
.sym 69606 $abc$27458$new_n2841_
.sym 69607 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833
.sym 69608 $abc$27458$new_n3367_
.sym 69609 $abc$27458$new_n3365_
.sym 69610 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657
.sym 69611 fifo.fifo_mem[158][3]
.sym 69684 fifo.rd_addr[2]
.sym 69685 fifo.rd_addr[0]
.sym 69686 fifo.fifo_mem[22][4]
.sym 69687 fifo.fifo_mem[18][4]
.sym 69690 fifo.rd_addr[3]
.sym 69691 $abc$27458$new_n5003_
.sym 69692 $abc$27458$new_n3394_
.sym 69693 $abc$27458$new_n3393_
.sym 69696 fifo.rd_addr[2]
.sym 69697 fifo.rd_addr[0]
.sym 69698 fifo.fifo_mem[6][6]
.sym 69699 fifo.fifo_mem[2][6]
.sym 69702 fifo.rd_addr[4]
.sym 69703 fifo.rd_addr[1]
.sym 69704 $abc$27458$new_n3717_
.sym 69705 $abc$27458$new_n3718_
.sym 69708 receiver.o_data[6]
.sym 69709 $false
.sym 69710 $false
.sym 69711 $false
.sym 69714 receiver.o_data[2]
.sym 69715 $false
.sym 69716 $false
.sym 69717 $false
.sym 69724 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825
.sym 69725 i_clk$2$2
.sym 69726 $false
.sym 69727 $abc$27458$new_n4345_
.sym 69728 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$a$920[3]_new_
.sym 69729 $abc$27458$new_n3381_
.sym 69730 $abc$27458$new_n2974_
.sym 69731 $abc$27458$new_n3354_
.sym 69732 $abc$27458$new_n3160_
.sym 69733 $abc$27458$new_n3977_
.sym 69734 fifo.fifo_mem[85][7]
.sym 69801 fifo.rd_addr[3]
.sym 69802 $abc$27458$new_n3388_
.sym 69803 $abc$27458$new_n3391_
.sym 69804 $abc$27458$new_n3390_
.sym 69807 $false
.sym 69808 $false
.sym 69809 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 69810 $abc$27458$new_n4734_
.sym 69813 fifo.rd_addr[1]
.sym 69814 $abc$27458$new_n5069_
.sym 69815 $abc$27458$new_n3789_
.sym 69816 $abc$27458$new_n3788_
.sym 69819 fifo.rd_addr[0]
.sym 69820 fifo.rd_addr[2]
.sym 69821 fifo.fifo_mem[223][2]
.sym 69822 fifo.fifo_mem[219][2]
.sym 69825 $abc$27458$new_n5068_
.sym 69826 fifo.rd_addr[0]
.sym 69827 fifo.fifo_mem[180][5]
.sym 69828 fifo.fifo_mem[176][5]
.sym 69831 fifo.rd_addr[1]
.sym 69832 $abc$27458$new_n5004_
.sym 69833 $abc$27458$new_n5005_
.sym 69834 fifo.rd_addr[3]
.sym 69837 fifo.rd_addr[3]
.sym 69838 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[7]_new_
.sym 69839 $abc$27458$new_n4322_
.sym 69840 $abc$27458$new_n4319_
.sym 69843 receiver.o_data[2]
.sym 69844 $false
.sym 69845 $false
.sym 69846 $false
.sym 69847 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385
.sym 69848 i_clk$2$2
.sym 69849 $false
.sym 69850 $abc$27458$new_n3791_
.sym 69851 $abc$27458$new_n4344_
.sym 69852 $abc$27458$new_n3589_
.sym 69853 $abc$27458$new_n4430_
.sym 69854 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038
.sym 69855 $abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$b$885[3]_new_
.sym 69856 $abc$27458$transmitter.i_data[3]_new_
.sym 69857 fifo.fifo_mem[154][2]
.sym 69924 fifo.rd_addr[0]
.sym 69925 fifo.rd_addr[2]
.sym 69926 fifo.fifo_mem[181][3]
.sym 69927 fifo.fifo_mem[177][3]
.sym 69930 $abc$27458$new_n4344_
.sym 69931 $abc$27458$new_n4341_
.sym 69932 $abc$27458$new_n4350_
.sym 69933 $abc$27458$new_n4347_
.sym 69936 fifo.rd_addr[4]
.sym 69937 fifo.rd_addr[5]
.sym 69938 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][9]$a$956[6]_new_
.sym 69939 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][8]$a$953[6]_new_
.sym 69942 fifo.rd_addr[2]
.sym 69943 fifo.rd_addr[0]
.sym 69944 fifo.fifo_mem[156][4]
.sym 69945 fifo.fifo_mem[152][4]
.sym 69948 $false
.sym 69949 fifo.rd_addr[1]
.sym 69950 $abc$27458$new_n4349_
.sym 69951 $abc$27458$new_n4348_
.sym 69954 fifo.rd_addr[7]
.sym 69955 $abc$27458$new_n5095_
.sym 69956 $abc$27458$new_n3985_
.sym 69957 $abc$27458$new_n3972_
.sym 69960 fifo.rd_addr[2]
.sym 69961 fifo.rd_addr[0]
.sym 69962 fifo.fifo_mem[188][3]
.sym 69963 fifo.fifo_mem[184][3]
.sym 69966 receiver.o_data[4]
.sym 69967 $false
.sym 69968 $false
.sym 69969 $false
.sym 69970 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361
.sym 69971 i_clk$2$2
.sym 69972 $false
.sym 69974 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131
.sym 69975 $abc$27458$new_n3790_
.sym 69976 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313
.sym 69977 fifo.fifo_mem[200][0]
.sym 69978 fifo.fifo_mem[200][5]
.sym 69979 fifo.fifo_mem[200][3]
.sym 69980 fifo.fifo_mem[200][6]
.sym 70047 fifo.rd_addr[7]
.sym 70048 $abc$27458$new_n4200_
.sym 70049 $abc$27458$new_n5139_
.sym 70050 $abc$27458$new_n5130_
.sym 70053 $abc$27458$new_n3635_
.sym 70054 $abc$27458$new_n3524_
.sym 70055 $abc$27458$new_n5147_
.sym 70056 $abc$27458$new_n4199_
.sym 70059 fifo.rd_addr[4]
.sym 70060 fifo.rd_addr[5]
.sym 70061 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[7]_new_inv_
.sym 70062 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[7]_new_inv_
.sym 70065 $abc$27458$new_n4431_
.sym 70066 $abc$27458$new_n4430_
.sym 70067 $abc$27458$transmitter.i_data[6]_new_
.sym 70068 $abc$27458$transmitter.i_data[5]_new_
.sym 70071 $false
.sym 70072 fifo.i_rd$2
.sym 70073 $abc$27458$transmitter.i_data[1]_new_
.sym 70074 $abc$27458$auto$ice40_ffinit.cc:141:execute$27392
.sym 70077 fifo.i_rd$2
.sym 70078 $abc$27458$auto$ice40_ffinit.cc:141:execute$27404
.sym 70079 $abc$27458$new_n3524_
.sym 70080 $abc$27458$new_n3635_
.sym 70083 $false
.sym 70084 fifo.i_rd$2
.sym 70085 $abc$27458$transmitter.i_data[6]_new_
.sym 70086 $abc$27458$auto$ice40_ffinit.cc:141:execute$27420
.sym 70089 $false
.sym 70090 fifo.i_rd$2
.sym 70091 $abc$27458$transmitter.i_data[5]_new_
.sym 70092 $abc$27458$auto$ice40_ffinit.cc:141:execute$27408
.sym 70093 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182
.sym 70094 i_clk$2$2
.sym 70095 $false
.sym 70096 $abc$27458$new_n3687_
.sym 70097 $abc$27458$new_n2641_
.sym 70098 $abc$27458$new_n3895_
.sym 70099 $abc$27458$new_n3604_
.sym 70100 $abc$27458$new_n5093_
.sym 70101 fifo.fifo_mem[235][4]
.sym 70102 fifo.fifo_mem[235][0]
.sym 70103 fifo.fifo_mem[235][5]
.sym 70170 receiver.o_data[2]
.sym 70171 $false
.sym 70172 $false
.sym 70173 $false
.sym 70176 receiver.o_data[5]
.sym 70177 $false
.sym 70178 $false
.sym 70179 $false
.sym 70182 receiver.o_data[4]
.sym 70183 $false
.sym 70184 $false
.sym 70185 $false
.sym 70188 receiver.o_data[0]
.sym 70189 $false
.sym 70190 $false
.sym 70191 $false
.sym 70194 receiver.o_data[6]
.sym 70195 $false
.sym 70196 $false
.sym 70197 $false
.sym 70200 receiver.o_data[1]
.sym 70201 $false
.sym 70202 $false
.sym 70203 $false
.sym 70206 receiver.o_data[7]
.sym 70207 $false
.sym 70208 $false
.sym 70209 $false
.sym 70212 receiver.o_data[3]
.sym 70213 $false
.sym 70214 $false
.sym 70215 $false
.sym 70216 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17520
.sym 70217 i_clk$2$2
.sym 70218 $false
.sym 70219 $abc$27458$new_n5170_
.sym 70220 $abc$27458$new_n5167_
.sym 70221 $abc$27458$new_n2789_
.sym 70222 $abc$27458$new_n4991_
.sym 70224 $abc$27458$new_n5169_
.sym 70225 fifo.fifo_mem[154][3]
.sym 70226 fifo.fifo_mem[154][0]
.sym 70293 fifo.rd_addr[7]
.sym 70294 $abc$27458$new_n4366_
.sym 70295 $abc$27458$memory\fifo.fifo_mem$rdmux[0][1][0]$b$888[7]_new_inv_
.sym 70296 fifo.rd_addr[6]
.sym 70299 fifo.rd_addr[1]
.sym 70300 fifo.rd_addr[6]
.sym 70301 $abc$27458$new_n5158_
.sym 70302 $abc$27458$new_n5162_
.sym 70305 $abc$27458$new_n5145_
.sym 70306 fifo.rd_addr[5]
.sym 70307 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[7]_new_inv_
.sym 70308 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[7]_new_inv_
.sym 70311 $false
.sym 70312 $false
.sym 70313 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 70314 $abc$27458$new_n4649_
.sym 70317 fifo.rd_addr[4]
.sym 70318 fifo.rd_addr[5]
.sym 70319 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[7]_new_inv_
.sym 70320 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[7]_new_inv_
.sym 70323 fifo.rd_addr[0]
.sym 70324 fifo.rd_addr[2]
.sym 70325 fifo.fifo_mem[213][1]
.sym 70326 fifo.fifo_mem[209][1]
.sym 70329 receiver.o_data[5]
.sym 70330 $false
.sym 70331 $false
.sym 70332 $false
.sym 70335 receiver.o_data[2]
.sym 70336 $false
.sym 70337 $false
.sym 70338 $false
.sym 70339 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267
.sym 70340 i_clk$2$2
.sym 70341 $false
.sym 70342 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[0]_new_inv_
.sym 70343 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969
.sym 70344 $abc$27458$new_n3202_
.sym 70345 $abc$27458$new_n5158_
.sym 70346 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$a$899[5]_new_
.sym 70347 fifo.fifo_mem[6][1]
.sym 70349 fifo.fifo_mem[6][3]
.sym 70416 fifo.rd_addr[2]
.sym 70417 fifo.rd_addr[0]
.sym 70418 fifo.fifo_mem[14][2]
.sym 70419 fifo.fifo_mem[10][2]
.sym 70422 $false
.sym 70423 $false
.sym 70424 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 70425 $abc$27458$new_n4700_
.sym 70428 $false
.sym 70429 $abc$27458$transmitter.i_data[1]_new_
.sym 70430 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[2]_new_inv_
.sym 70431 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[0]_new_inv_
.sym 70434 fifo.rd_addr[4]
.sym 70435 fifo.rd_addr[5]
.sym 70436 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[1]_new_
.sym 70437 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[1]_new_inv_
.sym 70440 $abc$27458$new_n5097_
.sym 70441 $abc$27458$new_n5096_
.sym 70442 fifo.rd_addr[3]
.sym 70443 fifo.rd_addr[7]
.sym 70446 fifo.rd_addr[6]
.sym 70447 $abc$27458$new_n5098_
.sym 70448 $abc$27458$new_n4134_
.sym 70449 $abc$27458$new_n4080_
.sym 70452 $abc$27458$new_n5238_
.sym 70453 fifo.rd_addr[3]
.sym 70454 $abc$27458$new_n5239_
.sym 70455 $abc$27458$new_n3038_
.sym 70458 receiver.o_data[0]
.sym 70459 $false
.sym 70460 $false
.sym 70461 $false
.sym 70462 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097
.sym 70463 i_clk$2$2
.sym 70464 $false
.sym 70465 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153
.sym 70466 $abc$27458$new_n3591_
.sym 70467 $abc$27458$new_n3320_
.sym 70468 $abc$27458$new_n3767_
.sym 70469 $abc$27458$new_n3942_
.sym 70470 $abc$27458$new_n3893_
.sym 70471 $abc$27458$new_n3946_
.sym 70472 fifo.fifo_mem[85][1]
.sym 70539 fifo.rd_addr[4]
.sym 70540 $abc$27458$new_n3893_
.sym 70541 $abc$27458$new_n3899_
.sym 70542 $abc$27458$new_n3898_
.sym 70545 fifo.rd_addr[0]
.sym 70546 fifo.rd_addr[2]
.sym 70547 fifo.fifo_mem[23][5]
.sym 70548 fifo.fifo_mem[19][5]
.sym 70551 fifo.rd_addr[2]
.sym 70552 fifo.rd_addr[0]
.sym 70553 fifo.fifo_mem[212][1]
.sym 70554 fifo.fifo_mem[208][1]
.sym 70557 fifo.rd_addr[4]
.sym 70558 fifo.rd_addr[1]
.sym 70559 $abc$27458$new_n4032_
.sym 70560 $abc$27458$new_n4033_
.sym 70563 fifo.rd_addr[1]
.sym 70564 $abc$27458$new_n3039_
.sym 70565 $abc$27458$new_n3036_
.sym 70566 $abc$27458$new_n3035_
.sym 70569 receiver.o_data[0]
.sym 70570 $false
.sym 70571 $false
.sym 70572 $false
.sym 70575 receiver.o_data[1]
.sym 70576 $false
.sym 70577 $false
.sym 70578 $false
.sym 70581 receiver.o_data[3]
.sym 70582 $false
.sym 70583 $false
.sym 70584 $false
.sym 70585 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825
.sym 70586 i_clk$2$2
.sym 70587 $false
.sym 70588 $abc$27458$new_n5053_
.sym 70589 $abc$27458$new_n4871_
.sym 70590 $abc$27458$new_n5223_
.sym 70591 receiver.baud_counter[2]
.sym 70592 $auto$ice40_ffinit.cc:140:execute$27363
.sym 70593 receiver.o_wr
.sym 70594 receiver.baud_counter[8]
.sym 70595 $abc$27458$auto$ice40_ffinit.cc:141:execute$27364
.sym 70662 fifo.rd_addr[7]
.sym 70663 $abc$27458$new_n3691_
.sym 70664 $abc$27458$new_n3664_
.sym 70665 $abc$27458$new_n5224_
.sym 70668 fifo.rd_addr[1]
.sym 70669 fifo.rd_addr[6]
.sym 70670 $abc$27458$new_n5085_
.sym 70671 $abc$27458$new_n3900_
.sym 70674 fifo.rd_addr[1]
.sym 70675 $abc$27458$new_n5044_
.sym 70676 $abc$27458$new_n5223_
.sym 70677 fifo.rd_addr[4]
.sym 70680 fifo.rd_addr[0]
.sym 70681 fifo.rd_addr[2]
.sym 70682 fifo.fifo_mem[93][2]
.sym 70683 fifo.fifo_mem[89][2]
.sym 70686 $abc$27458$new_n5242_
.sym 70687 fifo.rd_addr[0]
.sym 70688 fifo.fifo_mem[94][6]
.sym 70689 fifo.fifo_mem[90][6]
.sym 70692 $abc$27458$new_n5053_
.sym 70693 fifo.rd_addr[7]
.sym 70694 $abc$27458$new_n3913_
.sym 70695 $abc$27458$new_n3886_
.sym 70698 fifo.rd_addr[3]
.sym 70699 fifo.rd_addr[4]
.sym 70700 $abc$27458$new_n5083_
.sym 70701 $abc$27458$new_n5084_
.sym 70704 receiver.o_data[2]
.sym 70705 $false
.sym 70706 $false
.sym 70707 $false
.sym 70708 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291
.sym 70709 i_clk$2$2
.sym 70710 $false
.sym 70711 $abc$27458$new_n3512_
.sym 70712 $abc$27458$new_n3892_
.sym 70713 $abc$27458$new_n5082_
.sym 70714 $abc$27458$new_n4141_
.sym 70715 $abc$27458$new_n3896_
.sym 70716 fifo.fifo_mem[122][6]
.sym 70718 fifo.fifo_mem[122][1]
.sym 70785 fifo.rd_addr[3]
.sym 70786 $abc$27458$new_n4082_
.sym 70787 $abc$27458$new_n4101_
.sym 70788 $abc$27458$new_n4095_
.sym 70791 fifo.rd_addr[5]
.sym 70792 fifo.rd_addr[7]
.sym 70793 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[6]_new_
.sym 70794 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[6]_new_
.sym 70797 $abc$27458$new_n4096_
.sym 70798 fifo.rd_addr[1]
.sym 70799 $abc$27458$new_n4100_
.sym 70800 $abc$27458$new_n4099_
.sym 70803 fifo.rd_addr[2]
.sym 70804 fifo.rd_addr[0]
.sym 70805 fifo.fifo_mem[110][6]
.sym 70806 fifo.fifo_mem[106][6]
.sym 70809 $abc$27458$new_n4083_
.sym 70810 $abc$27458$new_n4092_
.sym 70811 $abc$27458$new_n4089_
.sym 70812 fifo.rd_addr[4]
.sym 70815 receiver.o_data[5]
.sym 70816 $false
.sym 70817 $false
.sym 70818 $false
.sym 70821 receiver.o_data[2]
.sym 70822 $false
.sym 70823 $false
.sym 70824 $false
.sym 70827 receiver.o_data[1]
.sym 70828 $false
.sym 70829 $false
.sym 70830 $false
.sym 70831 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227
.sym 70832 i_clk$2$2
.sym 70833 $false
.sym 70834 $abc$27458$new_n4392_
.sym 70835 $abc$27458$new_n4388_
.sym 70836 $abc$27458$new_n3693_
.sym 70837 $abc$27458$new_n4394_
.sym 70838 $abc$27458$new_n3292_
.sym 70839 $abc$27458$new_n3829_
.sym 70840 fifo.fifo_mem[111][2]
.sym 70841 fifo.fifo_mem[111][5]
.sym 70908 $abc$27458$new_n4958_
.sym 70909 fifo.rd_addr[5]
.sym 70910 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[2]_new_inv_
.sym 70911 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[2]_new_inv_
.sym 70914 fifo.rd_addr[4]
.sym 70915 fifo.rd_addr[1]
.sym 70916 $abc$27458$new_n5243_
.sym 70917 $abc$27458$new_n5226_
.sym 70920 fifo.rd_addr[3]
.sym 70921 $abc$27458$new_n4981_
.sym 70922 $abc$27458$new_n3246_
.sym 70923 $abc$27458$new_n3245_
.sym 70926 fifo.rd_addr[6]
.sym 70927 fifo.rd_addr[5]
.sym 70928 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[7]_new_
.sym 70929 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[7]_new_
.sym 70932 fifo.rd_addr[3]
.sym 70933 $abc$27458$new_n5115_
.sym 70934 $abc$27458$new_n5244_
.sym 70935 $abc$27458$new_n4122_
.sym 70938 $abc$27458$new_n4982_
.sym 70939 $abc$27458$new_n4980_
.sym 70940 fifo.rd_addr[1]
.sym 70941 fifo.rd_addr[3]
.sym 70944 fifo.rd_addr[3]
.sym 70945 $abc$27458$new_n3249_
.sym 70946 $abc$27458$new_n3244_
.sym 70947 $abc$27458$new_n3243_
.sym 70950 receiver.o_data[5]
.sym 70951 $false
.sym 70952 $false
.sym 70953 $false
.sym 70954 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825
.sym 70955 i_clk$2$2
.sym 70956 $false
.sym 70957 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921
.sym 70958 $abc$27458$new_n3321_
.sym 70960 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473
.sym 70961 $abc$27458$new_n3824_
.sym 70962 fifo.fifo_mem[11][0]
.sym 70963 fifo.fifo_mem[11][2]
.sym 70964 fifo.fifo_mem[11][5]
.sym 71031 $false
.sym 71032 $false
.sym 71033 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 71034 $abc$27458$new_n4632_
.sym 71037 fifo.rd_addr[4]
.sym 71038 $abc$27458$new_n5082_
.sym 71039 $abc$27458$new_n3890_
.sym 71040 $abc$27458$new_n3889_
.sym 71043 fifo.rd_addr[2]
.sym 71044 fifo.rd_addr[0]
.sym 71045 fifo.fifo_mem[30][5]
.sym 71046 fifo.fifo_mem[26][5]
.sym 71049 fifo.rd_addr[2]
.sym 71050 fifo.rd_addr[0]
.sym 71051 fifo.fifo_mem[214][1]
.sym 71052 fifo.fifo_mem[210][1]
.sym 71055 $false
.sym 71056 $false
.sym 71057 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 71058 $abc$27458$new_n4768_
.sym 71061 $false
.sym 71062 fifo.rd_addr[4]
.sym 71063 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[7]_new_
.sym 71064 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[7]_new_
.sym 71067 receiver.o_data[0]
.sym 71068 $false
.sym 71069 $false
.sym 71070 $false
.sym 71073 receiver.o_data[5]
.sym 71074 $false
.sym 71075 $false
.sym 71076 $false
.sym 71077 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891
.sym 71078 i_clk$2$2
.sym 71079 $false
.sym 71080 $abc$27458$new_n3704_
.sym 71081 $abc$27458$new_n3945_
.sym 71082 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233
.sym 71084 $abc$27458$new_n3943_
.sym 71085 $abc$27458$new_n3703_
.sym 71086 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307
.sym 71087 fifo.fifo_mem[96][1]
.sym 71154 fifo.rd_addr[0]
.sym 71155 fifo.rd_addr[2]
.sym 71156 fifo.fifo_mem[93][4]
.sym 71157 fifo.fifo_mem[89][4]
.sym 71160 $false
.sym 71161 $false
.sym 71162 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 71163 $abc$27458$new_n4734_
.sym 71166 $false
.sym 71167 $false
.sym 71168 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 71169 $abc$27458$new_n4579_
.sym 71172 $false
.sym 71173 $false
.sym 71174 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 71175 $abc$27458$new_n4615_
.sym 71178 fifo.rd_addr[3]
.sym 71179 fifo.rd_addr[0]
.sym 71180 $abc$27458$new_n2830_
.sym 71181 $abc$27458$new_n2829_
.sym 71184 $abc$27458$new_n2699_
.sym 71185 fifo.rd_addr[1]
.sym 71186 $abc$27458$new_n2703_
.sym 71187 $abc$27458$new_n2702_
.sym 71196 receiver.o_data[4]
.sym 71197 $false
.sym 71198 $false
.sym 71199 $false
.sym 71200 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291
.sym 71201 i_clk$2$2
.sym 71202 $false
.sym 71203 $abc$27458$new_n5007_
.sym 71204 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115
.sym 71206 $abc$27458$new_n3678_
.sym 71207 $abc$27458$new_n3921_
.sym 71208 $abc$27458$new_n3664_
.sym 71209 fifo.fifo_mem[95][3]
.sym 71210 fifo.fifo_mem[95][5]
.sym 71277 $false
.sym 71278 $abc$27458$new_n3915_
.sym 71279 $abc$27458$new_n3921_
.sym 71280 fifo.rd_addr[1]
.sym 71289 fifo.rd_addr[2]
.sym 71290 fifo.rd_addr[0]
.sym 71291 fifo.fifo_mem[214][5]
.sym 71292 fifo.fifo_mem[210][5]
.sym 71295 fifo.rd_addr[6]
.sym 71296 fifo.rd_addr[4]
.sym 71297 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[5]_new_inv_
.sym 71298 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[5]_new_inv_
.sym 71301 $false
.sym 71302 $false
.sym 71303 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 71304 $abc$27458$new_n4579_
.sym 71307 $abc$27458$new_n3916_
.sym 71308 $abc$27458$new_n3920_
.sym 71309 $abc$27458$new_n3919_
.sym 71310 fifo.rd_addr[3]
.sym 71313 receiver.o_data[5]
.sym 71314 $false
.sym 71315 $false
.sym 71316 $false
.sym 71323 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145
.sym 71324 i_clk$2$2
.sym 71325 $false
.sym 71327 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371
.sym 71330 $abc$27458$new_n3944_
.sym 71331 $abc$27458$new_n3186_
.sym 71332 fifo.fifo_mem[29][2]
.sym 71406 fifo.rd_addr[2]
.sym 71407 fifo.rd_addr[0]
.sym 71408 fifo.fifo_mem[60][3]
.sym 71409 fifo.fifo_mem[56][3]
.sym 71412 fifo.rd_addr[0]
.sym 71413 fifo.rd_addr[2]
.sym 71414 fifo.fifo_mem[95][2]
.sym 71415 fifo.fifo_mem[91][2]
.sym 71418 fifo.rd_addr[2]
.sym 71419 fifo.rd_addr[0]
.sym 71420 fifo.fifo_mem[95][6]
.sym 71421 fifo.fifo_mem[91][6]
.sym 71424 fifo.rd_addr[1]
.sym 71425 $abc$27458$new_n2988_
.sym 71426 $abc$27458$new_n2992_
.sym 71427 $abc$27458$new_n2991_
.sym 71430 fifo.rd_addr[2]
.sym 71431 fifo.rd_addr[0]
.sym 71432 fifo.fifo_mem[142][1]
.sym 71433 fifo.fifo_mem[138][1]
.sym 71436 receiver.o_data[2]
.sym 71437 $false
.sym 71438 $false
.sym 71439 $false
.sym 71442 receiver.o_data[6]
.sym 71443 $false
.sym 71444 $false
.sym 71445 $false
.sym 71446 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883
.sym 71447 i_clk$2$2
.sym 71448 $false
.sym 71449 $abc$27458$new_n5117_
.sym 71450 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[1]_new_inv_
.sym 71451 $abc$27458$new_n4139_
.sym 71452 fifo.fifo_mem[50][5]
.sym 71455 fifo.fifo_mem[50][4]
.sym 71456 fifo.fifo_mem[50][7]
.sym 71523 fifo.rd_addr[4]
.sym 71524 $abc$27458$new_n5117_
.sym 71525 $abc$27458$new_n4148_
.sym 71526 $abc$27458$new_n4147_
.sym 71535 $false
.sym 71536 fifo.rd_addr[0]
.sym 71537 fifo.fifo_mem[143][3]
.sym 71538 fifo.fifo_mem[142][3]
.sym 71541 $abc$27458$new_n5118_
.sym 71542 $abc$27458$new_n5119_
.sym 71543 fifo.rd_addr[3]
.sym 71544 fifo.rd_addr[4]
.sym 71553 receiver.o_data[2]
.sym 71554 $false
.sym 71555 $false
.sym 71556 $false
.sym 71559 receiver.o_data[6]
.sym 71560 $false
.sym 71561 $false
.sym 71562 $false
.sym 71569 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939
.sym 71570 i_clk$2$2
.sym 71571 $false
.sym 71575 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571
.sym 71576 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[2]_new_inv_
.sym 71578 $abc$27458$new_n4986_
.sym 71579 transmitter.o_busy
.sym 71646 fifo.rd_addr[0]
.sym 71647 fifo.rd_addr[2]
.sym 71648 fifo.fifo_mem[207][2]
.sym 71649 fifo.fifo_mem[203][2]
.sym 71652 fifo.rd_addr[2]
.sym 71653 fifo.rd_addr[0]
.sym 71654 fifo.fifo_mem[204][2]
.sym 71655 fifo.fifo_mem[200][2]
.sym 71658 fifo.rd_addr[3]
.sym 71659 $abc$27458$new_n3115_
.sym 71660 $abc$27458$new_n3123_
.sym 71661 $abc$27458$new_n3122_
.sym 71664 $false
.sym 71665 $false
.sym 71666 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 71667 $abc$27458$new_n4579_
.sym 71670 fifo.rd_addr[3]
.sym 71671 $abc$27458$new_n4949_
.sym 71672 $abc$27458$new_n3120_
.sym 71673 $abc$27458$new_n3119_
.sym 71676 $abc$27458$new_n5225_
.sym 71677 fifo.rd_addr[0]
.sym 71678 fifo.fifo_mem[92][6]
.sym 71679 fifo.fifo_mem[88][6]
.sym 71682 $abc$27458$new_n4950_
.sym 71683 $abc$27458$new_n4951_
.sym 71684 fifo.rd_addr[1]
.sym 71685 fifo.rd_addr[3]
.sym 71688 receiver.o_data[6]
.sym 71689 $false
.sym 71690 $false
.sym 71691 $false
.sym 71692 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363
.sym 71693 i_clk$2$2
.sym 71694 $false
.sym 71695 $abc$27458$new_n3258_
.sym 71697 $abc$27458$new_n5038_
.sym 71698 $abc$27458$new_n2887_
.sym 71700 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[7]_new_inv_
.sym 71701 $abc$27458$new_n3671_
.sym 71702 fifo.fifo_mem[65][4]
.sym 71769 fifo.rd_addr[3]
.sym 71770 fifo.rd_addr[4]
.sym 71771 $abc$27458$new_n5043_
.sym 71772 $abc$27458$new_n5042_
.sym 71781 receiver.o_data[7]
.sym 71782 $false
.sym 71783 $false
.sym 71784 $false
.sym 71787 receiver.o_data[4]
.sym 71788 $false
.sym 71789 $false
.sym 71790 $false
.sym 71793 receiver.o_data[1]
.sym 71794 $false
.sym 71795 $false
.sym 71796 $false
.sym 71799 receiver.o_data[2]
.sym 71800 $false
.sym 71801 $false
.sym 71802 $false
.sym 71815 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473
.sym 71816 i_clk$2$2
.sym 71817 $false
.sym 71818 $abc$27458$new_n4360_
.sym 71819 $abc$27458$new_n4363_
.sym 71821 fifo.fifo_mem[127][0]
.sym 71824 fifo.fifo_mem[127][5]
.sym 71892 fifo.rd_addr[0]
.sym 71893 fifo.rd_addr[2]
.sym 71894 fifo.fifo_mem[143][1]
.sym 71895 fifo.fifo_mem[139][1]
.sym 71910 $false
.sym 71911 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 71912 $abc$27458$techmap\transmitter.$procmux$234_Y
.sym 71913 fifo.i_rd$2
.sym 71916 $abc$27458$new_n4123_
.sym 71917 fifo.rd_addr[0]
.sym 71918 $abc$27458$new_n4127_
.sym 71919 $abc$27458$new_n4126_
.sym 71922 fifo.rd_addr[1]
.sym 71923 fifo.rd_addr[2]
.sym 71924 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][24]$b$1146[6]_new_
.sym 71925 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][25]$b$1149[6]_new_
.sym 71928 $false
.sym 71929 fifo.rd_addr[0]
.sym 71930 fifo.fifo_mem[103][6]
.sym 71931 fifo.fifo_mem[102][6]
.sym 71934 receiver.o_data[2]
.sym 71935 $false
.sym 71936 $false
.sym 71937 $false
.sym 71938 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691
.sym 71939 i_clk$2$2
.sym 71940 $false
.sym 71941 $abc$27458$new_n4922_
.sym 71942 $abc$27458$new_n3403_
.sym 71943 $abc$27458$new_n3019_
.sym 71945 $abc$27458$new_n3023_
.sym 71946 fifo.fifo_mem[59][3]
.sym 71947 fifo.fifo_mem[59][0]
.sym 72015 $abc$27458$new_n5046_
.sym 72016 fifo.rd_addr[0]
.sym 72017 fifo.fifo_mem[102][4]
.sym 72018 fifo.fifo_mem[98][4]
.sym 72027 fifo.rd_addr[2]
.sym 72028 fifo.rd_addr[0]
.sym 72029 fifo.fifo_mem[53][7]
.sym 72030 fifo.fifo_mem[49][7]
.sym 72033 $false
.sym 72034 fifo.rd_addr[0]
.sym 72035 fifo.fifo_mem[99][6]
.sym 72036 fifo.fifo_mem[98][6]
.sym 72039 receiver.o_data[4]
.sym 72040 $false
.sym 72041 $false
.sym 72042 $false
.sym 72051 receiver.o_data[1]
.sym 72052 $false
.sym 72053 $false
.sym 72054 $false
.sym 72057 receiver.o_data[3]
.sym 72058 $false
.sym 72059 $false
.sym 72060 $false
.sym 72061 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737
.sym 72062 i_clk$2$2
.sym 72063 $false
.sym 72064 $abc$27458$new_n4856_
.sym 72065 $abc$27458$new_n2667_
.sym 72066 $abc$27458$new_n4855_
.sym 72067 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[0]
.sym 72071 receiver.baud_counter[0]
.sym 72150 fifo.rd_addr[1]
.sym 72151 fifo.rd_addr[2]
.sym 72152 fifo.fifo_mem[142][0]
.sym 72153 fifo.fifo_mem[138][0]
.sym 72162 receiver.o_data[3]
.sym 72163 $false
.sym 72164 $false
.sym 72165 $false
.sym 72184 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099
.sym 72185 i_clk$2$2
.sym 72186 $false
.sym 72187 $abc$27458$new_n2669_
.sym 72188 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[8]
.sym 72189 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[10]
.sym 72191 transmitter.counter[8]
.sym 72192 transmitter.counter[6]
.sym 72193 transmitter.counter[15]
.sym 72194 transmitter.counter[7]
.sym 72261 fifo.rd_addr[0]
.sym 72262 fifo.rd_addr[2]
.sym 72263 fifo.fifo_mem[53][1]
.sym 72264 fifo.fifo_mem[49][1]
.sym 72279 receiver.o_data[7]
.sym 72280 $false
.sym 72281 $false
.sym 72282 $false
.sym 72303 receiver.o_data[1]
.sym 72304 $false
.sym 72305 $false
.sym 72306 $false
.sym 72307 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819
.sym 72308 i_clk$2$2
.sym 72309 $false
.sym 72310 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[7]
.sym 72311 $abc$27458$new_n4195_
.sym 72312 $abc$27458$new_n4196_
.sym 72313 $abc$27458$new_n4194_
.sym 72314 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[6]
.sym 72316 $abc$27458$new_n4193_
.sym 72317 fifo.fifo_mem[6][5]
.sym 72384 receiver.o_data[1]
.sym 72385 $false
.sym 72386 $false
.sym 72387 $false
.sym 72396 receiver.o_data[2]
.sym 72397 $false
.sym 72398 $false
.sym 72399 $false
.sym 72408 receiver.o_data[4]
.sym 72409 $false
.sym 72410 $false
.sym 72411 $false
.sym 72426 receiver.o_data[6]
.sym 72427 $false
.sym 72428 $false
.sym 72429 $false
.sym 72430 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987
.sym 72431 i_clk$2$2
.sym 72432 $false
.sym 72435 $auto$alumacc.cc:474:replace_alu$364.C[2]
.sym 72436 $auto$alumacc.cc:474:replace_alu$364.C[3]
.sym 72437 $auto$alumacc.cc:474:replace_alu$364.C[4]
.sym 72438 $auto$alumacc.cc:474:replace_alu$364.C[5]
.sym 72439 $auto$alumacc.cc:474:replace_alu$364.C[6]
.sym 72440 $auto$alumacc.cc:474:replace_alu$364.C[7]
.sym 72513 $false
.sym 72514 transmitter.counter[3]
.sym 72515 $false
.sym 72516 $auto$alumacc.cc:474:replace_alu$364.C[3]
.sym 72525 $false
.sym 72526 transmitter.counter[5]
.sym 72527 $false
.sym 72528 $auto$alumacc.cc:474:replace_alu$364.C[5]
.sym 72531 $false
.sym 72532 $false
.sym 72533 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 72534 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[3]
.sym 72537 $false
.sym 72538 $false
.sym 72539 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[5]
.sym 72540 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 72553 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329$2
.sym 72554 i_clk$2$2
.sym 72555 fifo.i_rd$2
.sym 72556 $auto$alumacc.cc:474:replace_alu$364.C[8]
.sym 72557 $auto$alumacc.cc:474:replace_alu$364.C[9]
.sym 72558 $auto$alumacc.cc:474:replace_alu$364.C[10]
.sym 72559 $auto$alumacc.cc:474:replace_alu$364.C[11]
.sym 72560 $auto$alumacc.cc:474:replace_alu$364.C[12]
.sym 72561 $auto$alumacc.cc:474:replace_alu$364.C[13]
.sym 72562 $auto$alumacc.cc:474:replace_alu$364.C[14]
.sym 72563 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[15]
.sym 72630 transmitter.counter[12]
.sym 72631 transmitter.counter[11]
.sym 72632 transmitter.counter[10]
.sym 72633 transmitter.counter[9]
.sym 72636 $false
.sym 72637 transmitter.counter[12]
.sym 72638 $false
.sym 72639 $auto$alumacc.cc:474:replace_alu$364.C[12]
.sym 72642 $false
.sym 72643 transmitter.counter[11]
.sym 72644 $false
.sym 72645 $auto$alumacc.cc:474:replace_alu$364.C[11]
.sym 72648 $false
.sym 72649 $false
.sym 72650 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[11]
.sym 72651 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 72654 $false
.sym 72655 $false
.sym 72656 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[9]
.sym 72657 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 72660 $false
.sym 72661 $false
.sym 72662 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[12]
.sym 72663 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 72676 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329$2
.sym 72677 i_clk$2$2
.sym 72678 fifo.i_rd$2
.sym 72723 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329
.sym 72779 $abc$27458$new_n3875_
.sym 72781 receiver.o_data[6]
.sym 72782 receiver.o_data[5]
.sym 72883 receiver.o_data[2]
.sym 72884 $false
.sym 72885 $false
.sym 72886 $false
.sym 72889 receiver.o_data[7]
.sym 72890 $false
.sym 72891 $false
.sym 72892 $false
.sym 72899 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387
.sym 72900 i_clk$2$2
.sym 72901 $false
.sym 72909 fifo.fifo_mem[120][6]
.sym 72910 fifo.fifo_mem[120][2]
.sym 72911 fifo.fifo_mem[120][3]
.sym 72912 fifo.fifo_mem[120][7]
.sym 73022 fifo.rd_addr[0]
.sym 73023 fifo.rd_addr[2]
.sym 73024 fifo.fifo_mem[121][6]
.sym 73025 fifo.fifo_mem[120][6]
.sym 73028 receiver.o_data[4]
.sym 73029 $false
.sym 73030 $false
.sym 73031 $false
.sym 73034 receiver.o_data[3]
.sym 73035 $false
.sym 73036 $false
.sym 73037 $false
.sym 73040 receiver.o_data[6]
.sym 73041 $false
.sym 73042 $false
.sym 73043 $false
.sym 73046 receiver.o_data[2]
.sym 73047 $false
.sym 73048 $false
.sym 73049 $false
.sym 73052 receiver.o_data[1]
.sym 73053 $false
.sym 73054 $false
.sym 73055 $false
.sym 73062 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681
.sym 73063 i_clk$2$2
.sym 73064 $false
.sym 73066 fifo.fifo_mem[164][5]
.sym 73068 fifo.fifo_mem[164][1]
.sym 73069 fifo.fifo_mem[164][3]
.sym 73071 fifo.fifo_mem[164][2]
.sym 73139 receiver.o_data[1]
.sym 73140 $false
.sym 73141 $false
.sym 73142 $false
.sym 73163 receiver.o_data[6]
.sym 73164 $false
.sym 73165 $false
.sym 73166 $false
.sym 73169 receiver.o_data[5]
.sym 73170 $false
.sym 73171 $false
.sym 73172 $false
.sym 73181 receiver.o_data[2]
.sym 73182 $false
.sym 73183 $false
.sym 73184 $false
.sym 73185 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657
.sym 73186 i_clk$2$2
.sym 73187 $false
.sym 73189 o_led[0]$2
.sym 73190 fifo.fifo_mem[215][2]
.sym 73192 fifo.fifo_mem[215][5]
.sym 73193 fifo.fifo_mem[215][0]
.sym 73194 fifo.fifo_mem[215][6]
.sym 73262 fifo.rd_addr[0]
.sym 73263 fifo.rd_addr[2]
.sym 73264 fifo.fifo_mem[215][5]
.sym 73265 fifo.fifo_mem[211][5]
.sym 73304 receiver.o_data[5]
.sym 73305 $false
.sym 73306 $false
.sym 73307 $false
.sym 73308 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001
.sym 73309 i_clk$2$2
.sym 73310 $false
.sym 73311 $abc$27458$new_n4377_
.sym 73312 fifo.fifo_mem[90][5]
.sym 73313 fifo.fifo_mem[90][2]
.sym 73314 fifo.fifo_mem[90][4]
.sym 73403 fifo.rd_addr[2]
.sym 73404 fifo.rd_addr[0]
.sym 73405 fifo.fifo_mem[94][2]
.sym 73406 fifo.fifo_mem[90][2]
.sym 73409 receiver.o_data[3]
.sym 73410 $false
.sym 73411 $false
.sym 73412 $false
.sym 73415 receiver.o_data[7]
.sym 73416 $false
.sym 73417 $false
.sym 73418 $false
.sym 73421 receiver.o_data[5]
.sym 73422 $false
.sym 73423 $false
.sym 73424 $false
.sym 73431 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086
.sym 73432 i_clk$2$2
.sym 73433 $false
.sym 73434 $abc$27458$new_n4375_
.sym 73437 $abc$27458$new_n4376_
.sym 73439 $abc$27458$new_n2893_
.sym 73440 $abc$27458$new_n2898_
.sym 73441 fifo.fifo_mem[34][4]
.sym 73508 fifo.rd_addr[0]
.sym 73509 fifo.rd_addr[2]
.sym 73510 fifo.fifo_mem[215][2]
.sym 73511 fifo.fifo_mem[211][2]
.sym 73532 fifo.rd_addr[0]
.sym 73533 fifo.rd_addr[2]
.sym 73534 fifo.fifo_mem[215][3]
.sym 73535 fifo.fifo_mem[211][3]
.sym 73538 receiver.o_data[0]
.sym 73539 $false
.sym 73540 $false
.sym 73541 $false
.sym 73544 receiver.o_data[3]
.sym 73545 $false
.sym 73546 $false
.sym 73547 $false
.sym 73550 receiver.o_data[2]
.sym 73551 $false
.sym 73552 $false
.sym 73553 $false
.sym 73554 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001
.sym 73555 i_clk$2$2
.sym 73556 $false
.sym 73558 $abc$27458$new_n3007_
.sym 73559 $abc$27458$new_n3273_
.sym 73560 $abc$27458$new_n3274_
.sym 73562 $abc$27458$new_n3272_
.sym 73564 fifo.fifo_mem[169][1]
.sym 73637 fifo.rd_addr[2]
.sym 73638 fifo.rd_addr[0]
.sym 73639 fifo.fifo_mem[124][7]
.sym 73640 fifo.fifo_mem[120][7]
.sym 73643 $false
.sym 73644 fifo.rd_addr[1]
.sym 73645 $abc$27458$new_n2918_
.sym 73646 $abc$27458$new_n2917_
.sym 73649 $false
.sym 73650 fifo.rd_addr[1]
.sym 73651 $abc$27458$new_n4324_
.sym 73652 $abc$27458$new_n4323_
.sym 73661 fifo.rd_addr[2]
.sym 73662 fifo.rd_addr[0]
.sym 73663 fifo.fifo_mem[6][1]
.sym 73664 fifo.fifo_mem[2][1]
.sym 73667 fifo.rd_addr[0]
.sym 73668 fifo.rd_addr[2]
.sym 73669 fifo.fifo_mem[183][5]
.sym 73670 fifo.fifo_mem[179][5]
.sym 73673 receiver.o_data[5]
.sym 73674 $false
.sym 73675 $false
.sym 73676 $false
.sym 73677 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465
.sym 73678 i_clk$2$2
.sym 73679 $false
.sym 73682 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585
.sym 73683 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745
.sym 73685 $abc$27458$new_n2768_
.sym 73686 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777
.sym 73687 fifo.fifo_mem[181][5]
.sym 73754 fifo.rd_addr[2]
.sym 73755 fifo.rd_addr[0]
.sym 73756 fifo.fifo_mem[158][0]
.sym 73757 fifo.fifo_mem[154][0]
.sym 73766 fifo.rd_addr[3]
.sym 73767 fifo.rd_addr[1]
.sym 73768 $abc$27458$new_n2842_
.sym 73769 $abc$27458$new_n2843_
.sym 73772 $false
.sym 73773 $false
.sym 73774 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 73775 $abc$27458$new_n4802_
.sym 73778 fifo.rd_addr[2]
.sym 73779 fifo.rd_addr[0]
.sym 73780 fifo.fifo_mem[158][3]
.sym 73781 fifo.fifo_mem[154][3]
.sym 73784 $false
.sym 73785 fifo.rd_addr[3]
.sym 73786 $abc$27458$new_n3367_
.sym 73787 $abc$27458$new_n3366_
.sym 73790 $false
.sym 73791 $false
.sym 73792 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 73793 $abc$27458$new_n4559_
.sym 73796 receiver.o_data[3]
.sym 73797 $false
.sym 73798 $false
.sym 73799 $false
.sym 73800 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457
.sym 73801 i_clk$2$2
.sym 73802 $false
.sym 73803 $abc$27458$new_n2980_
.sym 73804 $abc$27458$new_n2979_
.sym 73805 $abc$27458$new_n2981_
.sym 73806 $abc$27458$new_n2661_
.sym 73807 $abc$27458$new_n5068_
.sym 73809 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[3]_new_inv_
.sym 73810 fifo.fifo_mem[162][1]
.sym 73877 fifo.rd_addr[0]
.sym 73878 fifo.rd_addr[2]
.sym 73879 fifo.fifo_mem[85][7]
.sym 73880 fifo.fifo_mem[81][7]
.sym 73883 $abc$27458$new_n5007_
.sym 73884 fifo.rd_addr[3]
.sym 73885 $abc$27458$new_n5009_
.sym 73886 $abc$27458$new_n5205_
.sym 73889 fifo.rd_addr[5]
.sym 73890 fifo.rd_addr[4]
.sym 73891 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[3]_new_
.sym 73892 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$a$920[3]_new_
.sym 73895 fifo.rd_addr[0]
.sym 73896 fifo.rd_addr[2]
.sym 73897 fifo.fifo_mem[183][1]
.sym 73898 fifo.fifo_mem[179][1]
.sym 73901 fifo.rd_addr[4]
.sym 73902 fifo.rd_addr[5]
.sym 73903 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[3]_new_inv_
.sym 73904 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[3]_new_inv_
.sym 73907 fifo.rd_addr[0]
.sym 73908 fifo.rd_addr[2]
.sym 73909 fifo.fifo_mem[183][2]
.sym 73910 fifo.fifo_mem[179][2]
.sym 73913 fifo.rd_addr[0]
.sym 73914 fifo.rd_addr[2]
.sym 73915 fifo.fifo_mem[183][6]
.sym 73916 fifo.fifo_mem[179][6]
.sym 73919 receiver.o_data[7]
.sym 73920 $false
.sym 73921 $false
.sym 73922 $false
.sym 73923 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323
.sym 73924 i_clk$2$2
.sym 73925 $false
.sym 73926 fifo.fifo_mem[45][4]
.sym 73927 fifo.fifo_mem[45][2]
.sym 73928 fifo.fifo_mem[45][1]
.sym 73929 fifo.fifo_mem[45][3]
.sym 73930 fifo.fifo_mem[45][5]
.sym 73931 fifo.fifo_mem[45][6]
.sym 73932 fifo.fifo_mem[45][7]
.sym 73933 fifo.fifo_mem[45][0]
.sym 74000 fifo.rd_addr[3]
.sym 74001 $abc$27458$new_n3792_
.sym 74002 $abc$27458$new_n3793_
.sym 74003 fifo.rd_addr[1]
.sym 74006 fifo.rd_addr[3]
.sym 74007 $abc$27458$new_n4345_
.sym 74008 $abc$27458$new_n4346_
.sym 74009 fifo.rd_addr[1]
.sym 74012 fifo.rd_addr[1]
.sym 74013 fifo.rd_addr[0]
.sym 74014 $abc$27458$new_n3590_
.sym 74015 $abc$27458$new_n3591_
.sym 74018 fifo_valid$2
.sym 74019 fifo.rd_addr[7]
.sym 74020 $abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$b$885[3]_new_
.sym 74021 $abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$a$884[3]_new_
.sym 74024 $false
.sym 74025 $false
.sym 74026 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 74027 $abc$27458$new_n4649_
.sym 74030 $abc$27458$new_n4991_
.sym 74031 $abc$27458$new_n3381_
.sym 74032 $abc$27458$new_n3354_
.sym 74033 fifo.rd_addr[6]
.sym 74036 $false
.sym 74037 fifo.rd_addr[7]
.sym 74038 $abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$b$885[3]_new_
.sym 74039 $abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$a$884[3]_new_
.sym 74042 receiver.o_data[2]
.sym 74043 $false
.sym 74044 $false
.sym 74045 $false
.sym 74046 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265
.sym 74047 i_clk$2$2
.sym 74048 $false
.sym 74049 $abc$27458$new_n2659_
.sym 74051 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633
.sym 74052 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785
.sym 74053 $abc$27458$new_n3142_
.sym 74054 $abc$27458$new_n2660_
.sym 74055 fifo.fifo_mem[94][0]
.sym 74056 fifo.fifo_mem[94][6]
.sym 74129 $false
.sym 74130 $false
.sym 74131 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 74132 $abc$27458$new_n4666_
.sym 74135 $abc$27458$new_n3791_
.sym 74136 fifo.rd_addr[1]
.sym 74137 $abc$27458$new_n3795_
.sym 74138 $abc$27458$new_n3794_
.sym 74141 $false
.sym 74142 $false
.sym 74143 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 74144 $abc$27458$new_n4802_
.sym 74147 receiver.o_data[0]
.sym 74148 $false
.sym 74149 $false
.sym 74150 $false
.sym 74153 receiver.o_data[5]
.sym 74154 $false
.sym 74155 $false
.sym 74156 $false
.sym 74159 receiver.o_data[3]
.sym 74160 $false
.sym 74161 $false
.sym 74162 $false
.sym 74165 receiver.o_data[6]
.sym 74166 $false
.sym 74167 $false
.sym 74168 $false
.sym 74169 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473
.sym 74170 i_clk$2$2
.sym 74171 $false
.sym 74172 $abc$27458$new_n3407_
.sym 74173 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[0]
.sym 74174 $abc$27458$new_n5141_
.sym 74175 $abc$27458$new_n3173_
.sym 74176 $abc$27458$new_n5231_
.sym 74177 transmitter.counter[0]
.sym 74178 transmitter.counter[10]
.sym 74179 transmitter.counter[14]
.sym 74246 fifo.rd_addr[0]
.sym 74247 fifo.rd_addr[2]
.sym 74248 fifo.fifo_mem[125][4]
.sym 74249 fifo.fifo_mem[121][4]
.sym 74252 fifo.rd_addr[1]
.sym 74253 fifo.rd_addr[2]
.sym 74254 fifo.fifo_mem[235][0]
.sym 74255 fifo.fifo_mem[233][0]
.sym 74258 fifo.rd_addr[2]
.sym 74259 fifo.rd_addr[0]
.sym 74260 fifo.fifo_mem[15][5]
.sym 74261 fifo.fifo_mem[14][5]
.sym 74264 $false
.sym 74265 fifo.rd_addr[2]
.sym 74266 fifo.fifo_mem[239][4]
.sym 74267 fifo.fifo_mem[235][4]
.sym 74270 $abc$27458$new_n5092_
.sym 74271 fifo.rd_addr[1]
.sym 74272 fifo.rd_addr[3]
.sym 74273 $abc$27458$new_n3950_
.sym 74276 receiver.o_data[4]
.sym 74277 $false
.sym 74278 $false
.sym 74279 $false
.sym 74282 receiver.o_data[0]
.sym 74283 $false
.sym 74284 $false
.sym 74285 $false
.sym 74288 receiver.o_data[5]
.sym 74289 $false
.sym 74290 $false
.sym 74291 $false
.sym 74292 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153
.sym 74293 i_clk$2$2
.sym 74294 $false
.sym 74295 $abc$27458$new_n2766_
.sym 74296 $abc$27458$new_n4346_
.sym 74297 $abc$27458$new_n2764_
.sym 74298 $abc$27458$new_n2765_
.sym 74299 fifo.fifo_mem[80][7]
.sym 74300 fifo.fifo_mem[80][5]
.sym 74301 fifo.fifo_mem[80][6]
.sym 74302 fifo.fifo_mem[80][1]
.sym 74369 fifo.rd_addr[7]
.sym 74370 $abc$27458$new_n5169_
.sym 74371 $abc$27458$new_n5166_
.sym 74372 $abc$27458$new_n2789_
.sym 74375 fifo.rd_addr[4]
.sym 74376 fifo.rd_addr[7]
.sym 74377 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[0]_new_
.sym 74378 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[0]_new_
.sym 74381 fifo.rd_addr[5]
.sym 74382 fifo.rd_addr[4]
.sym 74383 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[0]_new_
.sym 74384 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$a$920[0]_new_
.sym 74387 fifo.rd_addr[6]
.sym 74388 fifo.rd_addr[5]
.sym 74389 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[3]_new_
.sym 74390 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[3]_new_
.sym 74399 $abc$27458$new_n5167_
.sym 74400 fifo.rd_addr[7]
.sym 74401 $abc$27458$new_n4851_
.sym 74402 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[0]_new_inv_
.sym 74405 receiver.o_data[3]
.sym 74406 $false
.sym 74407 $false
.sym 74408 $false
.sym 74411 receiver.o_data[0]
.sym 74412 $false
.sym 74413 $false
.sym 74414 $false
.sym 74415 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265
.sym 74416 i_clk$2$2
.sym 74417 $false
.sym 74418 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[14]
.sym 74419 $abc$27458$new_n3947_
.sym 74420 $abc$27458$new_n4374_
.sym 74422 $abc$27458$new_n4012_
.sym 74424 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787
.sym 74425 fifo.fifo_mem[155][5]
.sym 74492 fifo.rd_addr[6]
.sym 74493 $abc$27458$new_n5170_
.sym 74494 $abc$27458$new_n4871_
.sym 74495 $abc$27458$new_n4858_
.sym 74498 $false
.sym 74499 $false
.sym 74500 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 74501 $abc$27458$new_n4632_
.sym 74504 fifo.rd_addr[0]
.sym 74505 fifo.rd_addr[2]
.sym 74506 fifo.fifo_mem[15][2]
.sym 74507 fifo.fifo_mem[11][2]
.sym 74510 $abc$27458$new_n4388_
.sym 74511 $abc$27458$new_n5234_
.sym 74512 $abc$27458$new_n4374_
.sym 74513 $abc$27458$new_n4368_
.sym 74516 fifo.rd_addr[4]
.sym 74517 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[5]_new_inv_
.sym 74518 $abc$27458$new_n5093_
.sym 74519 $abc$27458$new_n3942_
.sym 74522 receiver.o_data[1]
.sym 74523 $false
.sym 74524 $false
.sym 74525 $false
.sym 74534 receiver.o_data[3]
.sym 74535 $false
.sym 74536 $false
.sym 74537 $false
.sym 74538 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971
.sym 74539 i_clk$2$2
.sym 74540 $false
.sym 74541 $abc$27458$new_n4113_
.sym 74542 $abc$27458$new_n4379_
.sym 74543 $abc$27458$new_n4114_
.sym 74544 $abc$27458$new_n3303_
.sym 74545 $abc$27458$new_n4378_
.sym 74546 $abc$27458$new_n4120_
.sym 74547 $abc$27458$new_n5114_
.sym 74548 fifo.fifo_mem[84][6]
.sym 74615 $false
.sym 74616 $false
.sym 74617 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 74618 $abc$27458$new_n4615_
.sym 74621 $false
.sym 74622 fifo.rd_addr[2]
.sym 74623 fifo.fifo_mem[255][4]
.sym 74624 fifo.fifo_mem[251][4]
.sym 74627 $false
.sym 74628 fifo.rd_addr[1]
.sym 74629 $abc$27458$new_n3322_
.sym 74630 $abc$27458$new_n3321_
.sym 74633 $false
.sym 74634 fifo.rd_addr[2]
.sym 74635 fifo.fifo_mem[239][5]
.sym 74636 fifo.fifo_mem[235][5]
.sym 74639 $abc$27458$new_n3943_
.sym 74640 fifo.rd_addr[1]
.sym 74641 $abc$27458$new_n3947_
.sym 74642 $abc$27458$new_n3946_
.sym 74645 fifo.rd_addr[0]
.sym 74646 fifo.rd_addr[2]
.sym 74647 fifo.fifo_mem[7][5]
.sym 74648 fifo.fifo_mem[3][5]
.sym 74651 fifo.rd_addr[2]
.sym 74652 fifo.rd_addr[0]
.sym 74653 fifo.fifo_mem[158][5]
.sym 74654 fifo.fifo_mem[154][5]
.sym 74657 receiver.o_data[1]
.sym 74658 $false
.sym 74659 $false
.sym 74660 $false
.sym 74661 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323
.sym 74662 i_clk$2$2
.sym 74663 $false
.sym 74664 $abc$27458$new_n3873_
.sym 74665 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[5]_new_
.sym 74666 $abc$27458$new_n3876_
.sym 74667 $abc$27458$new_n3878_
.sym 74668 $abc$27458$new_n2865_
.sym 74670 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[5]_new_
.sym 74671 fifo.fifo_mem[87][1]
.sym 74738 fifo.rd_addr[6]
.sym 74739 fifo.rd_addr[7]
.sym 74740 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$a$899[5]_new_
.sym 74741 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[5]_new_
.sym 74744 fifo.rd_addr[5]
.sym 74745 fifo.rd_addr[7]
.sym 74746 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[0]_new_
.sym 74747 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[0]_new_
.sym 74750 fifo.rd_addr[3]
.sym 74751 $abc$27458$new_n5221_
.sym 74752 $abc$27458$new_n5222_
.sym 74753 fifo.rd_addr[5]
.sym 74756 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 74757 $abc$27458$auto$ice40_ffinit.cc:141:execute$27364
.sym 74758 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[2]
.sym 74759 $abc$27458$receiver.zero_baud_counter_new_
.sym 74762 $false
.sym 74763 $false
.sym 74764 $false
.sym 74765 i_uart_rx$2
.sym 74768 $false
.sym 74769 $false
.sym 74770 $abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.sym 74771 $abc$27458$receiver.zero_baud_counter_new_
.sym 74774 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 74775 $abc$27458$auto$ice40_ffinit.cc:141:execute$27364
.sym 74776 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[8]
.sym 74777 $abc$27458$receiver.zero_baud_counter_new_
.sym 74780 $auto$ice40_ffinit.cc:140:execute$27363
.sym 74781 $false
.sym 74782 $false
.sym 74783 $false
.sym 74784 $true
.sym 74785 i_clk$2$2
.sym 74786 $false
.sym 74787 $abc$27458$new_n3883_
.sym 74788 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195
.sym 74789 $abc$27458$new_n3884_
.sym 74790 $abc$27458$new_n3882_
.sym 74791 $abc$27458$new_n5012_
.sym 74792 fifo.fifo_mem[204][2]
.sym 74793 fifo.fifo_mem[204][6]
.sym 74861 fifo.rd_addr[0]
.sym 74862 fifo.rd_addr[2]
.sym 74863 fifo.fifo_mem[7][3]
.sym 74864 fifo.fifo_mem[3][3]
.sym 74867 fifo.rd_addr[2]
.sym 74868 fifo.rd_addr[0]
.sym 74869 fifo.fifo_mem[6][5]
.sym 74870 fifo.fifo_mem[2][5]
.sym 74873 fifo.rd_addr[3]
.sym 74874 $abc$27458$new_n3892_
.sym 74875 $abc$27458$new_n3896_
.sym 74876 $abc$27458$new_n3895_
.sym 74879 fifo.rd_addr[2]
.sym 74880 fifo.rd_addr[0]
.sym 74881 fifo.fifo_mem[204][6]
.sym 74882 fifo.fifo_mem[200][6]
.sym 74885 fifo.rd_addr[0]
.sym 74886 fifo.rd_addr[2]
.sym 74887 fifo.fifo_mem[11][5]
.sym 74888 fifo.fifo_mem[10][5]
.sym 74891 receiver.o_data[6]
.sym 74892 $false
.sym 74893 $false
.sym 74894 $false
.sym 74903 receiver.o_data[1]
.sym 74904 $false
.sym 74905 $false
.sym 74906 $false
.sym 74907 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729
.sym 74908 i_clk$2$2
.sym 74909 $false
.sym 74910 $abc$27458$new_n5113_
.sym 74911 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347
.sym 74912 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[7]_new_inv_
.sym 74913 $abc$27458$new_n3249_
.sym 74914 $abc$27458$new_n3291_
.sym 74915 $abc$27458$new_n3293_
.sym 74916 $abc$27458$new_n5115_
.sym 74917 fifo.fifo_mem[81][1]
.sym 74984 fifo.rd_addr[2]
.sym 74985 fifo.rd_addr[0]
.sym 74986 $abc$27458$new_n4393_
.sym 74987 $abc$27458$new_n4394_
.sym 74990 fifo.rd_addr[5]
.sym 74991 fifo.rd_addr[4]
.sym 74992 $abc$27458$new_n4389_
.sym 74993 $abc$27458$new_n4392_
.sym 74996 $abc$27458$new_n3697_
.sym 74997 $abc$27458$new_n3694_
.sym 74998 $abc$27458$new_n3703_
.sym 74999 $abc$27458$new_n3700_
.sym 75002 $false
.sym 75003 fifo.rd_addr[3]
.sym 75004 fifo.fifo_mem[58][7]
.sym 75005 fifo.fifo_mem[50][7]
.sym 75008 fifo.rd_addr[0]
.sym 75009 fifo.rd_addr[2]
.sym 75010 fifo.fifo_mem[111][2]
.sym 75011 fifo.fifo_mem[107][2]
.sym 75014 fifo.rd_addr[0]
.sym 75015 fifo.rd_addr[2]
.sym 75016 fifo.fifo_mem[111][5]
.sym 75017 fifo.fifo_mem[107][5]
.sym 75020 receiver.o_data[2]
.sym 75021 $false
.sym 75022 $false
.sym 75023 $false
.sym 75026 receiver.o_data[5]
.sym 75027 $false
.sym 75028 $false
.sym 75029 $false
.sym 75030 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083
.sym 75031 i_clk$2$2
.sym 75032 $false
.sym 75033 $abc$27458$new_n4428_
.sym 75034 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[1]_new_
.sym 75035 $abc$27458$new_n2846_
.sym 75036 $abc$27458$new_n4328_
.sym 75037 $abc$27458$new_n5150_
.sym 75038 $abc$27458$new_n2767_
.sym 75039 $abc$27458$new_n2864_
.sym 75040 fifo.fifo_mem[207][7]
.sym 75107 $false
.sym 75108 $false
.sym 75109 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 75110 $abc$27458$new_n4768_
.sym 75113 fifo.rd_addr[2]
.sym 75114 fifo.rd_addr[0]
.sym 75115 fifo.fifo_mem[214][3]
.sym 75116 fifo.fifo_mem[210][3]
.sym 75125 $false
.sym 75126 $false
.sym 75127 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 75128 $abc$27458$new_n4579_
.sym 75131 $abc$27458$new_n3825_
.sym 75132 fifo.rd_addr[1]
.sym 75133 $abc$27458$new_n3829_
.sym 75134 $abc$27458$new_n3828_
.sym 75137 receiver.o_data[0]
.sym 75138 $false
.sym 75139 $false
.sym 75140 $false
.sym 75143 receiver.o_data[2]
.sym 75144 $false
.sym 75145 $false
.sym 75146 $false
.sym 75149 receiver.o_data[5]
.sym 75150 $false
.sym 75151 $false
.sym 75152 $false
.sym 75153 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664
.sym 75154 i_clk$2$2
.sym 75155 $false
.sym 75157 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[7]_new_
.sym 75159 $abc$27458$new_n4245_
.sym 75160 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$b$894[3]_new_
.sym 75161 $abc$27458$new_n4243_
.sym 75163 fifo.fifo_mem[204][7]
.sym 75230 fifo.rd_addr[2]
.sym 75231 fifo.rd_addr[0]
.sym 75232 fifo.fifo_mem[54][4]
.sym 75233 fifo.fifo_mem[50][4]
.sym 75236 fifo.rd_addr[2]
.sym 75237 fifo.rd_addr[0]
.sym 75238 fifo.fifo_mem[156][5]
.sym 75239 fifo.fifo_mem[152][5]
.sym 75242 $false
.sym 75243 $false
.sym 75244 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 75245 $abc$27458$new_n4579_
.sym 75254 fifo.rd_addr[3]
.sym 75255 $abc$27458$new_n3944_
.sym 75256 $abc$27458$new_n3945_
.sym 75257 fifo.rd_addr[1]
.sym 75260 fifo.rd_addr[4]
.sym 75261 fifo.rd_addr[1]
.sym 75262 $abc$27458$new_n3704_
.sym 75263 $abc$27458$new_n3705_
.sym 75266 $false
.sym 75267 $false
.sym 75268 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 75269 $abc$27458$new_n4700_
.sym 75272 receiver.o_data[1]
.sym 75273 $false
.sym 75274 $false
.sym 75275 $false
.sym 75276 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715
.sym 75277 i_clk$2$2
.sym 75278 $false
.sym 75280 $abc$27458$new_n4917_
.sym 75281 $abc$27458$new_n4329_
.sym 75282 $abc$27458$new_n4919_
.sym 75283 $abc$27458$new_n3406_
.sym 75284 $abc$27458$new_n3665_
.sym 75285 fifo.fifo_mem[108][7]
.sym 75286 fifo.fifo_mem[108][6]
.sym 75353 fifo.rd_addr[3]
.sym 75354 fifo.rd_addr[0]
.sym 75355 $abc$27458$new_n3406_
.sym 75356 $abc$27458$new_n3403_
.sym 75359 $false
.sym 75360 $false
.sym 75361 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 75362 $abc$27458$new_n4666_
.sym 75371 fifo.rd_addr[5]
.sym 75372 $abc$27458$new_n3685_
.sym 75373 $abc$27458$new_n3679_
.sym 75374 fifo.rd_addr[4]
.sym 75377 fifo.rd_addr[3]
.sym 75378 $abc$27458$new_n5087_
.sym 75379 $abc$27458$new_n3926_
.sym 75380 $abc$27458$new_n3925_
.sym 75383 fifo.rd_addr[6]
.sym 75384 $abc$27458$new_n3665_
.sym 75385 $abc$27458$new_n3678_
.sym 75386 fifo.rd_addr[1]
.sym 75389 receiver.o_data[3]
.sym 75390 $false
.sym 75391 $false
.sym 75392 $false
.sym 75395 receiver.o_data[5]
.sym 75396 $false
.sym 75397 $false
.sym 75398 $false
.sym 75399 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939
.sym 75400 i_clk$2$2
.sym 75401 $false
.sym 75405 $abc$27458$new_n3938_
.sym 75406 $abc$27458$new_n5090_
.sym 75407 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[5]_new_inv_
.sym 75409 fifo.fifo_mem[109][7]
.sym 75482 $false
.sym 75483 $false
.sym 75484 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 75485 $abc$27458$new_n4700_
.sym 75500 fifo.rd_addr[0]
.sym 75501 fifo.rd_addr[2]
.sym 75502 fifo.fifo_mem[157][5]
.sym 75503 fifo.fifo_mem[153][5]
.sym 75506 fifo.rd_addr[0]
.sym 75507 fifo.rd_addr[2]
.sym 75508 fifo.fifo_mem[29][2]
.sym 75509 fifo.fifo_mem[25][2]
.sym 75512 receiver.o_data[2]
.sym 75513 $false
.sym 75514 $false
.sym 75515 $false
.sym 75522 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115
.sym 75523 i_clk$2$2
.sym 75524 $false
.sym 75525 $abc$27458$new_n3017_
.sym 75526 $abc$27458$new_n3666_
.sym 75527 $abc$27458$new_n3408_
.sym 75528 $abc$27458$new_n4921_
.sym 75529 $abc$27458$new_n3667_
.sym 75531 $abc$27458$new_n3670_
.sym 75532 fifo.fifo_mem[84][2]
.sym 75599 fifo.rd_addr[3]
.sym 75600 $abc$27458$new_n4139_
.sym 75601 $abc$27458$new_n4142_
.sym 75602 $abc$27458$new_n4141_
.sym 75605 $abc$27458$new_n4921_
.sym 75606 $abc$27458$new_n4922_
.sym 75607 fifo.rd_addr[1]
.sym 75608 fifo.rd_addr[3]
.sym 75611 fifo.rd_addr[2]
.sym 75612 fifo.rd_addr[0]
.sym 75613 fifo.fifo_mem[196][6]
.sym 75614 fifo.fifo_mem[192][6]
.sym 75617 receiver.o_data[5]
.sym 75618 $false
.sym 75619 $false
.sym 75620 $false
.sym 75635 receiver.o_data[4]
.sym 75636 $false
.sym 75637 $false
.sym 75638 $false
.sym 75641 receiver.o_data[7]
.sym 75642 $false
.sym 75643 $false
.sym 75644 $false
.sym 75645 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691
.sym 75646 i_clk$2$2
.sym 75647 $false
.sym 75648 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827
.sym 75649 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665
.sym 75650 $abc$27458$new_n3936_
.sym 75651 fifo.fifo_mem[207][5]
.sym 75655 fifo.fifo_mem[207][1]
.sym 75740 $false
.sym 75741 $false
.sym 75742 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 75743 $abc$27458$new_n4751_
.sym 75746 $abc$27458$new_n4986_
.sym 75747 $abc$27458$new_n4984_
.sym 75748 fifo.rd_addr[1]
.sym 75749 fifo.rd_addr[3]
.sym 75758 fifo.rd_addr[3]
.sym 75759 $abc$27458$new_n4985_
.sym 75760 $abc$27458$new_n3259_
.sym 75761 $abc$27458$new_n3258_
.sym 75764 $abc$27458$techmap\transmitter.$procmux$234_Y
.sym 75765 $false
.sym 75766 $false
.sym 75767 $false
.sym 75768 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182
.sym 75769 i_clk$2$2
.sym 75770 fifo.i_rd$2
.sym 75772 $abc$27458$new_n4111_
.sym 75773 $abc$27458$new_n4984_
.sym 75775 fifo.fifo_mem[87][2]
.sym 75776 fifo.fifo_mem[87][6]
.sym 75845 fifo.rd_addr[2]
.sym 75846 fifo.rd_addr[0]
.sym 75847 fifo.fifo_mem[78][2]
.sym 75848 fifo.fifo_mem[74][2]
.sym 75857 $abc$27458$new_n5037_
.sym 75858 fifo.rd_addr[0]
.sym 75859 fifo.fifo_mem[204][4]
.sym 75860 fifo.fifo_mem[200][4]
.sym 75863 $abc$27458$new_n2888_
.sym 75864 fifo.rd_addr[1]
.sym 75865 $abc$27458$new_n2892_
.sym 75866 $abc$27458$new_n2891_
.sym 75875 $abc$27458$new_n4357_
.sym 75876 $abc$27458$new_n4354_
.sym 75877 $abc$27458$new_n4363_
.sym 75878 $abc$27458$new_n4360_
.sym 75881 fifo.rd_addr[0]
.sym 75882 fifo.rd_addr[2]
.sym 75883 fifo.fifo_mem[69][4]
.sym 75884 fifo.fifo_mem[65][4]
.sym 75887 receiver.o_data[4]
.sym 75888 $false
.sym 75889 $false
.sym 75890 $false
.sym 75891 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643
.sym 75892 i_clk$2$2
.sym 75893 $false
.sym 75895 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][8]$b$954[6]_new_
.sym 75897 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099
.sym 75898 $abc$27458$new_n3866_
.sym 75900 $abc$27458$new_n3867_
.sym 75901 fifo.fifo_mem[91][5]
.sym 75968 $false
.sym 75969 fifo.rd_addr[1]
.sym 75970 $abc$27458$new_n4362_
.sym 75971 $abc$27458$new_n4361_
.sym 75974 fifo.rd_addr[3]
.sym 75975 fifo.rd_addr[1]
.sym 75976 $abc$27458$new_n4364_
.sym 75977 $abc$27458$new_n4365_
.sym 75986 receiver.o_data[0]
.sym 75987 $false
.sym 75988 $false
.sym 75989 $false
.sym 76004 receiver.o_data[5]
.sym 76005 $false
.sym 76006 $false
.sym 76007 $false
.sym 76014 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969
.sym 76015 i_clk$2$2
.sym 76016 $false
.sym 76017 $abc$27458$new_n2997_
.sym 76018 fifo.fifo_mem[155][2]
.sym 76020 fifo.fifo_mem[155][1]
.sym 76022 fifo.fifo_mem[155][7]
.sym 76023 fifo.fifo_mem[155][4]
.sym 76091 fifo.rd_addr[3]
.sym 76092 $abc$27458$new_n3023_
.sym 76093 $abc$27458$new_n3019_
.sym 76094 $abc$27458$new_n3018_
.sym 76097 fifo.rd_addr[1]
.sym 76098 fifo.rd_addr[0]
.sym 76099 $abc$27458$new_n3404_
.sym 76100 $abc$27458$new_n3405_
.sym 76103 fifo.rd_addr[2]
.sym 76104 fifo.rd_addr[0]
.sym 76105 fifo.fifo_mem[204][1]
.sym 76106 fifo.fifo_mem[200][1]
.sym 76115 fifo.rd_addr[2]
.sym 76116 fifo.rd_addr[0]
.sym 76117 fifo.fifo_mem[196][1]
.sym 76118 fifo.fifo_mem[192][1]
.sym 76121 receiver.o_data[3]
.sym 76122 $false
.sym 76123 $false
.sym 76124 $false
.sym 76127 receiver.o_data[0]
.sym 76128 $false
.sym 76129 $false
.sym 76130 $false
.sym 76137 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371
.sym 76138 i_clk$2$2
.sym 76139 $false
.sym 76140 $abc$27458$new_n5020_
.sym 76141 $abc$27458$new_n2954_
.sym 76142 $abc$27458$new_n4881_
.sym 76143 fifo.fifo_mem[37][1]
.sym 76144 fifo.fifo_mem[37][7]
.sym 76145 fifo.fifo_mem[37][3]
.sym 76146 fifo.fifo_mem[37][5]
.sym 76147 fifo.fifo_mem[37][0]
.sym 76214 $abc$27458$new_n4855_
.sym 76215 fifo.rd_addr[1]
.sym 76216 fifo.rd_addr[4]
.sym 76217 $abc$27458$new_n2666_
.sym 76220 fifo.rd_addr[2]
.sym 76221 fifo.rd_addr[0]
.sym 76222 fifo.fifo_mem[204][0]
.sym 76223 fifo.fifo_mem[200][0]
.sym 76226 fifo.rd_addr[1]
.sym 76227 $abc$27458$new_n2667_
.sym 76228 $abc$27458$new_n2670_
.sym 76229 $abc$27458$new_n2669_
.sym 76232 $false
.sym 76233 receiver.baud_counter[0]
.sym 76234 $false
.sym 76235 $false
.sym 76256 $false
.sym 76257 $false
.sym 76258 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[0]
.sym 76259 $abc$27458$receiver.zero_baud_counter_new_
.sym 76260 $true
.sym 76261 i_clk$2$2
.sym 76262 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 76267 $abc$27458$new_n5159_
.sym 76269 $abc$27458$new_n4017_
.sym 76270 fifo.fifo_mem[74][6]
.sym 76337 fifo.rd_addr[2]
.sym 76338 fifo.rd_addr[0]
.sym 76339 fifo.fifo_mem[207][0]
.sym 76340 fifo.fifo_mem[206][0]
.sym 76343 $false
.sym 76344 transmitter.counter[8]
.sym 76345 $false
.sym 76346 $auto$alumacc.cc:474:replace_alu$364.C[8]
.sym 76349 $false
.sym 76350 transmitter.counter[10]
.sym 76351 $false
.sym 76352 $auto$alumacc.cc:474:replace_alu$364.C[10]
.sym 76361 $false
.sym 76362 $false
.sym 76363 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[8]
.sym 76364 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 76367 $false
.sym 76368 $false
.sym 76369 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 76370 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[6]
.sym 76373 $false
.sym 76374 $false
.sym 76375 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[15]
.sym 76376 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 76379 $false
.sym 76380 $false
.sym 76381 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 76382 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[7]
.sym 76383 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329$2
.sym 76384 i_clk$2$2
.sym 76385 fifo.i_rd$2
.sym 76388 $abc$27458$new_n5229_
.sym 76390 $abc$27458$new_n5230_
.sym 76392 fifo.fifo_mem[60][6]
.sym 76460 $false
.sym 76461 transmitter.counter[7]
.sym 76462 $false
.sym 76463 $auto$alumacc.cc:474:replace_alu$364.C[7]
.sym 76466 transmitter.counter[4]
.sym 76467 transmitter.counter[3]
.sym 76468 transmitter.counter[2]
.sym 76469 transmitter.counter[1]
.sym 76472 transmitter.counter[0]
.sym 76473 transmitter.counter[15]
.sym 76474 transmitter.counter[14]
.sym 76475 transmitter.counter[13]
.sym 76478 transmitter.counter[8]
.sym 76479 transmitter.counter[7]
.sym 76480 transmitter.counter[6]
.sym 76481 transmitter.counter[5]
.sym 76484 $false
.sym 76485 transmitter.counter[6]
.sym 76486 $false
.sym 76487 $auto$alumacc.cc:474:replace_alu$364.C[6]
.sym 76496 $abc$27458$new_n4197_
.sym 76497 $abc$27458$new_n4196_
.sym 76498 $abc$27458$new_n4195_
.sym 76499 $abc$27458$new_n4194_
.sym 76502 receiver.o_data[5]
.sym 76503 $false
.sym 76504 $false
.sym 76505 $false
.sym 76506 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971
.sym 76507 i_clk$2$2
.sym 76508 $false
.sym 76514 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$18365
.sym 76515 transmitter.counter[1]
.sym 76545 $true
.sym 76582 transmitter.counter[0]$2
.sym 76583 $false
.sym 76584 transmitter.counter[0]
.sym 76585 $false
.sym 76586 $false
.sym 76588 $auto$alumacc.cc:474:replace_alu$364.C[2]$2
.sym 76590 transmitter.counter[1]
.sym 76591 $true$2
.sym 76594 $auto$alumacc.cc:474:replace_alu$364.C[3]$2
.sym 76596 transmitter.counter[2]
.sym 76597 $true$2
.sym 76598 $auto$alumacc.cc:474:replace_alu$364.C[2]$2
.sym 76600 $auto$alumacc.cc:474:replace_alu$364.C[4]$2
.sym 76602 transmitter.counter[3]
.sym 76603 $true$2
.sym 76604 $auto$alumacc.cc:474:replace_alu$364.C[3]$2
.sym 76606 $auto$alumacc.cc:474:replace_alu$364.C[5]$2
.sym 76608 transmitter.counter[4]
.sym 76609 $true$2
.sym 76610 $auto$alumacc.cc:474:replace_alu$364.C[4]$2
.sym 76612 $auto$alumacc.cc:474:replace_alu$364.C[6]$2
.sym 76614 transmitter.counter[5]
.sym 76615 $true$2
.sym 76616 $auto$alumacc.cc:474:replace_alu$364.C[5]$2
.sym 76618 $auto$alumacc.cc:474:replace_alu$364.C[7]$2
.sym 76620 transmitter.counter[6]
.sym 76621 $true$2
.sym 76622 $auto$alumacc.cc:474:replace_alu$364.C[6]$2
.sym 76624 $auto$alumacc.cc:474:replace_alu$364.C[8]$2
.sym 76626 transmitter.counter[7]
.sym 76627 $true$2
.sym 76628 $auto$alumacc.cc:474:replace_alu$364.C[7]$2
.sym 76634 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[9]
.sym 76636 fifo.fifo_mem[204][5]
.sym 76637 fifo.fifo_mem[204][0]
.sym 76639 fifo.fifo_mem[204][1]
.sym 76668 $auto$alumacc.cc:474:replace_alu$364.C[8]$2
.sym 76705 $auto$alumacc.cc:474:replace_alu$364.C[9]$2
.sym 76707 transmitter.counter[8]
.sym 76708 $true$2
.sym 76709 $auto$alumacc.cc:474:replace_alu$364.C[8]$2
.sym 76711 $auto$alumacc.cc:474:replace_alu$364.C[10]$2
.sym 76713 transmitter.counter[9]
.sym 76714 $true$2
.sym 76715 $auto$alumacc.cc:474:replace_alu$364.C[9]$2
.sym 76717 $auto$alumacc.cc:474:replace_alu$364.C[11]$2
.sym 76719 transmitter.counter[10]
.sym 76720 $true$2
.sym 76721 $auto$alumacc.cc:474:replace_alu$364.C[10]$2
.sym 76723 $auto$alumacc.cc:474:replace_alu$364.C[12]$2
.sym 76725 transmitter.counter[11]
.sym 76726 $true$2
.sym 76727 $auto$alumacc.cc:474:replace_alu$364.C[11]$2
.sym 76729 $auto$alumacc.cc:474:replace_alu$364.C[13]$2
.sym 76731 transmitter.counter[12]
.sym 76732 $true$2
.sym 76733 $auto$alumacc.cc:474:replace_alu$364.C[12]$2
.sym 76735 $auto$alumacc.cc:474:replace_alu$364.C[14]$2
.sym 76737 transmitter.counter[13]
.sym 76738 $true$2
.sym 76739 $auto$alumacc.cc:474:replace_alu$364.C[13]$2
.sym 76741 $auto$alumacc.cc:474:replace_alu$364.C[15]
.sym 76743 transmitter.counter[14]
.sym 76744 $true$2
.sym 76745 $auto$alumacc.cc:474:replace_alu$364.C[14]$2
.sym 76748 $false
.sym 76749 transmitter.counter[15]
.sym 76750 $false
.sym 76751 $auto$alumacc.cc:474:replace_alu$364.C[15]
.sym 76855 fifo.fifo_mem[25][0]
.sym 76858 fifo.fifo_mem[25][4]
.sym 76936 $false
.sym 76937 fifo.rd_addr[2]
.sym 76938 fifo.fifo_mem[85][5]
.sym 76939 fifo.fifo_mem[81][5]
.sym 76948 receiver.o_data[7]
.sym 76949 $false
.sym 76950 $false
.sym 76951 $false
.sym 76954 receiver.o_data[6]
.sym 76955 $false
.sym 76956 $false
.sym 76957 $false
.sym 76976 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763
.sym 76977 i_clk$2$2
.sym 76978 $false
.sym 76985 fifo.fifo_mem[15][6]
.sym 76986 fifo.fifo_mem[15][2]
.sym 76989 fifo.fifo_mem[15][5]
.sym 77111 receiver.o_data[6]
.sym 77112 $false
.sym 77113 $false
.sym 77114 $false
.sym 77117 receiver.o_data[2]
.sym 77118 $false
.sym 77119 $false
.sym 77120 $false
.sym 77123 receiver.o_data[3]
.sym 77124 $false
.sym 77125 $false
.sym 77126 $false
.sym 77129 receiver.o_data[7]
.sym 77130 $false
.sym 77131 $false
.sym 77132 $false
.sym 77139 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633
.sym 77140 i_clk$2$2
.sym 77141 $false
.sym 77142 fifo.fifo_mem[172][1]
.sym 77143 fifo.fifo_mem[172][0]
.sym 77149 fifo.fifo_mem[172][2]
.sym 77222 receiver.o_data[5]
.sym 77223 $false
.sym 77224 $false
.sym 77225 $false
.sym 77234 receiver.o_data[1]
.sym 77235 $false
.sym 77236 $false
.sym 77237 $false
.sym 77240 receiver.o_data[3]
.sym 77241 $false
.sym 77242 $false
.sym 77243 $false
.sym 77252 receiver.o_data[2]
.sym 77253 $false
.sym 77254 $false
.sym 77255 $false
.sym 77262 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745
.sym 77263 i_clk$2$2
.sym 77264 $false
.sym 77265 $abc$27458$new_n3444_
.sym 77266 $abc$27458$new_n3276_
.sym 77268 fifo.fifo_mem[122][3]
.sym 77272 fifo.fifo_mem[122][2]
.sym 77345 $false
.sym 77346 $false
.sym 77347 $false
.sym 77348 rx_counter[24]
.sym 77351 receiver.o_data[2]
.sym 77352 $false
.sym 77353 $false
.sym 77354 $false
.sym 77363 receiver.o_data[5]
.sym 77364 $false
.sym 77365 $false
.sym 77366 $false
.sym 77369 receiver.o_data[0]
.sym 77370 $false
.sym 77371 $false
.sym 77372 $false
.sym 77375 receiver.o_data[6]
.sym 77376 $false
.sym 77377 $false
.sym 77378 $false
.sym 77385 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193
.sym 77386 i_clk$2$2
.sym 77387 $false
.sym 77388 $abc$27458$new_n3535_
.sym 77389 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[3]_new_
.sym 77390 $abc$27458$new_n5208_
.sym 77391 $abc$27458$new_n2837_
.sym 77392 $abc$27458$new_n4883_
.sym 77393 fifo.fifo_mem[150][5]
.sym 77395 fifo.fifo_mem[150][0]
.sym 77462 fifo.rd_addr[0]
.sym 77463 fifo.rd_addr[2]
.sym 77464 fifo.fifo_mem[7][7]
.sym 77465 fifo.fifo_mem[3][7]
.sym 77468 receiver.o_data[5]
.sym 77469 $false
.sym 77470 $false
.sym 77471 $false
.sym 77474 receiver.o_data[2]
.sym 77475 $false
.sym 77476 $false
.sym 77477 $false
.sym 77480 receiver.o_data[4]
.sym 77481 $false
.sym 77482 $false
.sym 77483 $false
.sym 77508 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171
.sym 77509 i_clk$2$2
.sym 77510 $false
.sym 77513 $abc$27458$new_n4105_
.sym 77515 fifo.fifo_mem[126][4]
.sym 77516 fifo.fifo_mem[126][6]
.sym 77517 fifo.fifo_mem[126][2]
.sym 77518 fifo.fifo_mem[126][1]
.sym 77585 $false
.sym 77586 fifo.rd_addr[3]
.sym 77587 $abc$27458$new_n4377_
.sym 77588 $abc$27458$new_n4376_
.sym 77603 fifo.rd_addr[2]
.sym 77604 fifo.rd_addr[0]
.sym 77605 fifo.fifo_mem[6][7]
.sym 77606 fifo.fifo_mem[2][7]
.sym 77615 $abc$27458$new_n2894_
.sym 77616 fifo.rd_addr[1]
.sym 77617 $abc$27458$new_n2898_
.sym 77618 $abc$27458$new_n2897_
.sym 77621 fifo.rd_addr[2]
.sym 77622 fifo.rd_addr[0]
.sym 77623 fifo.fifo_mem[126][1]
.sym 77624 fifo.fifo_mem[122][1]
.sym 77627 receiver.o_data[4]
.sym 77628 $false
.sym 77629 $false
.sym 77630 $false
.sym 77631 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811
.sym 77632 i_clk$2$2
.sym 77633 $false
.sym 77634 fifo.fifo_mem[2][0]
.sym 77636 fifo.fifo_mem[2][7]
.sym 77637 fifo.fifo_mem[2][5]
.sym 77638 fifo.fifo_mem[2][1]
.sym 77641 fifo.fifo_mem[2][6]
.sym 77714 $false
.sym 77715 fifo.rd_addr[1]
.sym 77716 fifo.fifo_mem[171][1]
.sym 77717 fifo.fifo_mem[169][1]
.sym 77720 fifo.rd_addr[2]
.sym 77721 fifo.rd_addr[0]
.sym 77722 fifo.fifo_mem[124][2]
.sym 77723 fifo.fifo_mem[120][2]
.sym 77726 fifo.rd_addr[0]
.sym 77727 fifo.rd_addr[2]
.sym 77728 fifo.fifo_mem[125][2]
.sym 77729 fifo.fifo_mem[121][2]
.sym 77738 $false
.sym 77739 fifo.rd_addr[3]
.sym 77740 $abc$27458$new_n3273_
.sym 77741 $abc$27458$new_n3274_
.sym 77750 receiver.o_data[1]
.sym 77751 $false
.sym 77752 $false
.sym 77753 $false
.sym 77754 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985
.sym 77755 i_clk$2$2
.sym 77756 $false
.sym 77757 $abc$27458$new_n3207_
.sym 77758 $abc$27458$new_n3304_
.sym 77759 $abc$27458$new_n4925_
.sym 77760 $abc$27458$new_n5039_
.sym 77761 fifo.fifo_mem[223][2]
.sym 77762 fifo.fifo_mem[223][4]
.sym 77763 fifo.fifo_mem[223][3]
.sym 77764 fifo.fifo_mem[223][1]
.sym 77843 $false
.sym 77844 $false
.sym 77845 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 77846 $abc$27458$new_n4768_
.sym 77849 $false
.sym 77850 $false
.sym 77851 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 77852 $abc$27458$new_n4529_
.sym 77861 fifo.rd_addr[2]
.sym 77862 fifo.rd_addr[0]
.sym 77863 fifo.fifo_mem[6][0]
.sym 77864 fifo.fifo_mem[2][0]
.sym 77867 $false
.sym 77868 $false
.sym 77869 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 77870 $abc$27458$new_n4768_
.sym 77873 receiver.o_data[5]
.sym 77874 $false
.sym 77875 $false
.sym 77876 $false
.sym 77877 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561
.sym 77878 i_clk$2$2
.sym 77879 $false
.sym 77881 $abc$27458$new_n3362_
.sym 77882 $abc$27458$new_n4217_
.sym 77883 $abc$27458$new_n3363_
.sym 77884 fifo.fifo_mem[231][1]
.sym 77885 fifo.fifo_mem[231][5]
.sym 77886 fifo.fifo_mem[231][7]
.sym 77954 fifo.rd_addr[1]
.sym 77955 fifo.rd_addr[2]
.sym 77956 fifo.fifo_mem[162][1]
.sym 77957 fifo.fifo_mem[160][1]
.sym 77960 $false
.sym 77961 fifo.rd_addr[0]
.sym 77962 $abc$27458$new_n2980_
.sym 77963 $abc$27458$new_n2981_
.sym 77966 fifo.rd_addr[2]
.sym 77967 fifo.rd_addr[1]
.sym 77968 fifo.fifo_mem[166][1]
.sym 77969 fifo.fifo_mem[164][1]
.sym 77972 fifo.rd_addr[1]
.sym 77973 fifo.rd_addr[2]
.sym 77974 fifo.fifo_mem[211][0]
.sym 77975 fifo.fifo_mem[209][0]
.sym 77978 fifo.rd_addr[2]
.sym 77979 fifo.rd_addr[0]
.sym 77980 fifo.fifo_mem[181][5]
.sym 77981 fifo.fifo_mem[177][5]
.sym 77990 fifo.rd_addr[1]
.sym 77991 $abc$27458$new_n3356_
.sym 77992 $abc$27458$new_n3365_
.sym 77993 $abc$27458$new_n3362_
.sym 77996 receiver.o_data[1]
.sym 77997 $false
.sym 77998 $false
.sym 77999 $false
.sym 78000 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649
.sym 78001 i_clk$2$2
.sym 78002 $false
.sym 78003 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760
.sym 78004 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][9]$a$956[6]_new_
.sym 78005 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13203
.sym 78006 $abc$27458$new_n5095_
.sym 78007 $abc$27458$new_n4054_
.sym 78008 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779
.sym 78009 fifo.fifo_mem[188][3]
.sym 78077 receiver.o_data[4]
.sym 78078 $false
.sym 78079 $false
.sym 78080 $false
.sym 78083 receiver.o_data[2]
.sym 78084 $false
.sym 78085 $false
.sym 78086 $false
.sym 78089 receiver.o_data[1]
.sym 78090 $false
.sym 78091 $false
.sym 78092 $false
.sym 78095 receiver.o_data[3]
.sym 78096 $false
.sym 78097 $false
.sym 78098 $false
.sym 78101 receiver.o_data[5]
.sym 78102 $false
.sym 78103 $false
.sym 78104 $false
.sym 78107 receiver.o_data[6]
.sym 78108 $false
.sym 78109 $false
.sym 78110 $false
.sym 78113 receiver.o_data[7]
.sym 78114 $false
.sym 78115 $false
.sym 78116 $false
.sym 78119 receiver.o_data[0]
.sym 78120 $false
.sym 78121 $false
.sym 78122 $false
.sym 78123 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13203
.sym 78124 i_clk$2$2
.sym 78125 $false
.sym 78126 $abc$27458$new_n3532_
.sym 78127 $abc$27458$new_n3045_
.sym 78128 $abc$27458$new_n3526_
.sym 78129 $abc$27458$new_n3534_
.sym 78130 $abc$27458$new_n3537_
.sym 78131 $abc$27458$new_n3527_
.sym 78132 $abc$27458$new_n3531_
.sym 78133 fifo.fifo_mem[235][1]
.sym 78200 fifo.rd_addr[4]
.sym 78201 fifo.rd_addr[0]
.sym 78202 $abc$27458$new_n2660_
.sym 78203 $abc$27458$new_n2661_
.sym 78212 $false
.sym 78213 $false
.sym 78214 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 78215 $abc$27458$new_n4768_
.sym 78218 $false
.sym 78219 $false
.sym 78220 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 78221 $abc$27458$new_n4802_
.sym 78224 fifo.rd_addr[0]
.sym 78225 fifo.rd_addr[2]
.sym 78226 fifo.fifo_mem[159][2]
.sym 78227 fifo.fifo_mem[155][2]
.sym 78230 fifo.rd_addr[2]
.sym 78231 fifo.rd_addr[1]
.sym 78232 fifo.fifo_mem[215][0]
.sym 78233 fifo.fifo_mem[213][0]
.sym 78236 receiver.o_data[0]
.sym 78237 $false
.sym 78238 $false
.sym 78239 $false
.sym 78242 receiver.o_data[6]
.sym 78243 $false
.sym 78244 $false
.sym 78245 $false
.sym 78246 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387
.sym 78247 i_clk$2$2
.sym 78248 $false
.sym 78249 $abc$27458$new_n4890_
.sym 78250 $abc$27458$new_n3954_
.sym 78251 $abc$27458$new_n2808_
.sym 78252 $abc$27458$new_n5092_
.sym 78253 fifo.fifo_mem[160][3]
.sym 78254 fifo.fifo_mem[160][0]
.sym 78255 fifo.fifo_mem[160][7]
.sym 78256 fifo.fifo_mem[160][2]
.sym 78323 $false
.sym 78324 fifo.rd_addr[2]
.sym 78325 fifo.fifo_mem[164][3]
.sym 78326 fifo.fifo_mem[160][3]
.sym 78329 $false
.sym 78330 transmitter.counter[0]
.sym 78331 $false
.sym 78332 $false
.sym 78335 $abc$27458$new_n5140_
.sym 78336 fifo.rd_addr[1]
.sym 78337 fifo.fifo_mem[164][7]
.sym 78338 fifo.fifo_mem[160][7]
.sym 78341 $false
.sym 78342 fifo.rd_addr[2]
.sym 78343 fifo.fifo_mem[164][2]
.sym 78344 fifo.fifo_mem[160][2]
.sym 78347 fifo.rd_addr[0]
.sym 78348 fifo.rd_addr[3]
.sym 78349 $abc$27458$new_n5230_
.sym 78350 $abc$27458$new_n5141_
.sym 78353 $false
.sym 78354 $false
.sym 78355 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[0]
.sym 78356 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 78359 $false
.sym 78360 $false
.sym 78361 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[10]
.sym 78362 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 78365 $false
.sym 78366 $false
.sym 78367 $abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[14]
.sym 78368 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 78369 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329$2
.sym 78370 i_clk$2$2
.sym 78371 fifo.i_rd$2
.sym 78372 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$b$960[0]_new_
.sym 78373 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$a$920[0]_new_
.sym 78375 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729
.sym 78377 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505
.sym 78379 fifo.fifo_mem[29][0]
.sym 78446 fifo.rd_addr[2]
.sym 78447 fifo.rd_addr[0]
.sym 78448 fifo.fifo_mem[14][0]
.sym 78449 fifo.fifo_mem[10][0]
.sym 78452 fifo.rd_addr[2]
.sym 78453 fifo.rd_addr[0]
.sym 78454 fifo.fifo_mem[84][7]
.sym 78455 fifo.fifo_mem[80][7]
.sym 78458 $abc$27458$new_n2765_
.sym 78459 $abc$27458$new_n2769_
.sym 78460 $abc$27458$new_n2768_
.sym 78461 fifo.rd_addr[3]
.sym 78464 fifo.rd_addr[1]
.sym 78465 fifo.rd_addr[3]
.sym 78466 $abc$27458$new_n2766_
.sym 78467 $abc$27458$new_n2767_
.sym 78470 receiver.o_data[7]
.sym 78471 $false
.sym 78472 $false
.sym 78473 $false
.sym 78476 receiver.o_data[5]
.sym 78477 $false
.sym 78478 $false
.sym 78479 $false
.sym 78482 receiver.o_data[6]
.sym 78483 $false
.sym 78484 $false
.sym 78485 $false
.sym 78488 receiver.o_data[1]
.sym 78489 $false
.sym 78490 $false
.sym 78491 $false
.sym 78492 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835
.sym 78493 i_clk$2$2
.sym 78494 $false
.sym 78495 $abc$27458$new_n3194_
.sym 78496 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523
.sym 78497 $abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$a$884[3]_new_
.sym 78498 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[3]_new_
.sym 78499 fifo.fifo_mem[203][6]
.sym 78500 fifo.fifo_mem[203][3]
.sym 78501 fifo.fifo_mem[203][4]
.sym 78502 fifo.fifo_mem[203][0]
.sym 78569 $false
.sym 78570 transmitter.counter[14]
.sym 78571 $false
.sym 78572 $auto$alumacc.cc:474:replace_alu$364.C[14]
.sym 78575 fifo.rd_addr[0]
.sym 78576 fifo.rd_addr[2]
.sym 78577 fifo.fifo_mem[159][5]
.sym 78578 fifo.fifo_mem[155][5]
.sym 78581 fifo.rd_addr[5]
.sym 78582 $abc$27458$new_n4375_
.sym 78583 $abc$27458$new_n4378_
.sym 78584 fifo.rd_addr[4]
.sym 78593 $abc$27458$new_n4019_
.sym 78594 fifo.rd_addr[5]
.sym 78595 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][8]$b$954[6]_new_
.sym 78596 fifo.rd_addr[4]
.sym 78605 $false
.sym 78606 $false
.sym 78607 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 78608 $abc$27458$new_n4666_
.sym 78611 receiver.o_data[5]
.sym 78612 $false
.sym 78613 $false
.sym 78614 $false
.sym 78615 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313
.sym 78616 i_clk$2$2
.sym 78617 $false
.sym 78618 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][50]$b$1224[3]_new_
.sym 78619 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[3]_new_
.sym 78620 $abc$27458$new_n3305_
.sym 78621 $abc$27458$new_n3299_
.sym 78622 $abc$27458$new_n3306_
.sym 78623 $abc$27458$new_n3319_
.sym 78624 fifo.fifo_mem[204][4]
.sym 78625 fifo.fifo_mem[204][3]
.sym 78692 fifo.rd_addr[0]
.sym 78693 fifo.rd_addr[2]
.sym 78694 fifo.fifo_mem[85][6]
.sym 78695 fifo.fifo_mem[81][6]
.sym 78698 fifo.rd_addr[2]
.sym 78699 fifo.rd_addr[0]
.sym 78700 fifo.fifo_mem[14][7]
.sym 78701 fifo.fifo_mem[10][7]
.sym 78704 fifo.rd_addr[2]
.sym 78705 fifo.rd_addr[0]
.sym 78706 fifo.fifo_mem[84][6]
.sym 78707 fifo.fifo_mem[80][6]
.sym 78710 fifo.rd_addr[2]
.sym 78711 fifo.rd_addr[0]
.sym 78712 fifo.fifo_mem[222][3]
.sym 78713 fifo.fifo_mem[218][3]
.sym 78716 $false
.sym 78717 fifo.rd_addr[3]
.sym 78718 $abc$27458$new_n4379_
.sym 78719 $abc$27458$new_n4380_
.sym 78722 fifo.rd_addr[2]
.sym 78723 fifo.rd_addr[0]
.sym 78724 fifo.fifo_mem[68][6]
.sym 78725 fifo.fifo_mem[64][6]
.sym 78728 fifo.rd_addr[4]
.sym 78729 $abc$27458$new_n4120_
.sym 78730 $abc$27458$new_n4114_
.sym 78731 $abc$27458$new_n4113_
.sym 78734 receiver.o_data[6]
.sym 78735 $false
.sym 78736 $false
.sym 78737 $false
.sym 78738 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635
.sym 78739 i_clk$2$2
.sym 78740 $false
.sym 78741 $abc$27458$new_n5207_
.sym 78742 $abc$27458$new_n4331_
.sym 78743 $abc$27458$new_n3448_
.sym 78744 $abc$27458$new_n4039_
.sym 78745 $abc$27458$new_n2691_
.sym 78746 fifo.fifo_mem[10][7]
.sym 78747 fifo.fifo_mem[10][2]
.sym 78748 fifo.fifo_mem[10][5]
.sym 78815 fifo.rd_addr[0]
.sym 78816 fifo.rd_addr[1]
.sym 78817 $abc$27458$new_n3874_
.sym 78818 $abc$27458$new_n3875_
.sym 78821 $abc$27458$new_n3876_
.sym 78822 $abc$27458$new_n3873_
.sym 78823 $abc$27458$new_n3882_
.sym 78824 $abc$27458$new_n3879_
.sym 78827 fifo.rd_addr[3]
.sym 78828 fifo.rd_addr[0]
.sym 78829 $abc$27458$new_n3878_
.sym 78830 $abc$27458$new_n3877_
.sym 78833 fifo.rd_addr[2]
.sym 78834 fifo.rd_addr[1]
.sym 78835 fifo.fifo_mem[84][5]
.sym 78836 fifo.fifo_mem[80][5]
.sym 78839 fifo.rd_addr[2]
.sym 78840 fifo.rd_addr[1]
.sym 78841 fifo.fifo_mem[87][1]
.sym 78842 fifo.fifo_mem[85][1]
.sym 78851 fifo.rd_addr[4]
.sym 78852 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[5]_new_
.sym 78853 $abc$27458$new_n3866_
.sym 78854 $abc$27458$new_n3860_
.sym 78857 receiver.o_data[1]
.sym 78858 $false
.sym 78859 $false
.sym 78860 $false
.sym 78861 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483
.sym 78862 i_clk$2$2
.sym 78863 $false
.sym 78864 $abc$27458$new_n2769_
.sym 78865 $abc$27458$new_n4032_
.sym 78866 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[0]_new_
.sym 78867 fifo.fifo_mem[7][5]
.sym 78868 fifo.fifo_mem[7][0]
.sym 78869 fifo.fifo_mem[7][6]
.sym 78870 fifo.fifo_mem[7][2]
.sym 78871 fifo.fifo_mem[7][3]
.sym 78938 fifo.rd_addr[2]
.sym 78939 fifo.rd_addr[1]
.sym 78940 fifo.fifo_mem[95][5]
.sym 78941 fifo.fifo_mem[93][5]
.sym 78944 $false
.sym 78945 $false
.sym 78946 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 78947 $abc$27458$new_n4751_
.sym 78950 fifo.rd_addr[1]
.sym 78951 fifo.rd_addr[2]
.sym 78952 fifo.fifo_mem[91][5]
.sym 78953 fifo.fifo_mem[89][5]
.sym 78956 fifo.rd_addr[3]
.sym 78957 fifo.rd_addr[0]
.sym 78958 $abc$27458$new_n3883_
.sym 78959 $abc$27458$new_n3884_
.sym 78962 fifo.rd_addr[5]
.sym 78963 fifo.rd_addr[6]
.sym 78964 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$b$894[3]_new_
.sym 78965 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$a$893[3]_new_
.sym 78968 receiver.o_data[2]
.sym 78969 $false
.sym 78970 $false
.sym 78971 $false
.sym 78974 receiver.o_data[6]
.sym 78975 $false
.sym 78976 $false
.sym 78977 $false
.sym 78984 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665
.sym 78985 i_clk$2$2
.sym 78986 $false
.sym 78987 $abc$27458$new_n5152_
.sym 78988 $abc$27458$new_n3697_
.sym 78989 $abc$27458$new_n3698_
.sym 78990 $abc$27458$new_n3699_
.sym 78991 $abc$27458$new_n4187_
.sym 78992 fifo.fifo_mem[202][3]
.sym 78993 fifo.fifo_mem[202][7]
.sym 78994 fifo.fifo_mem[202][4]
.sym 79061 fifo.rd_addr[4]
.sym 79062 $abc$27458$new_n5112_
.sym 79063 $abc$27458$new_n4112_
.sym 79064 $abc$27458$new_n4111_
.sym 79067 $false
.sym 79068 $false
.sym 79069 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 79070 $abc$27458$new_n4700_
.sym 79073 $abc$27458$new_n5152_
.sym 79074 $abc$27458$new_n5150_
.sym 79075 fifo.rd_addr[1]
.sym 79076 fifo.rd_addr[3]
.sym 79079 fifo.rd_addr[2]
.sym 79080 fifo.rd_addr[0]
.sym 79081 fifo.fifo_mem[84][2]
.sym 79082 fifo.fifo_mem[80][2]
.sym 79085 fifo.rd_addr[1]
.sym 79086 fifo.rd_addr[3]
.sym 79087 $abc$27458$new_n3292_
.sym 79088 $abc$27458$new_n3293_
.sym 79091 fifo.rd_addr[2]
.sym 79092 fifo.rd_addr[0]
.sym 79093 fifo.fifo_mem[110][2]
.sym 79094 fifo.fifo_mem[106][2]
.sym 79097 fifo.rd_addr[1]
.sym 79098 $abc$27458$new_n5113_
.sym 79099 $abc$27458$new_n5114_
.sym 79100 fifo.rd_addr[4]
.sym 79103 receiver.o_data[1]
.sym 79104 $false
.sym 79105 $false
.sym 79106 $false
.sym 79107 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739
.sym 79108 i_clk$2$2
.sym 79109 $false
.sym 79110 $abc$27458$new_n3815_
.sym 79111 $abc$27458$new_n3619_
.sym 79112 $abc$27458$new_n3813_
.sym 79113 $abc$27458$new_n4244_
.sym 79114 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[1]_new_
.sym 79115 fifo.fifo_mem[120][5]
.sym 79116 fifo.fifo_mem[120][0]
.sym 79117 fifo.fifo_mem[120][4]
.sym 79184 $false
.sym 79185 $abc$27458$new_n4433_
.sym 79186 $abc$27458$new_n4429_
.sym 79187 $abc$27458$new_n4432_
.sym 79190 fifo.rd_addr[4]
.sym 79191 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[1]_new_
.sym 79192 $abc$27458$new_n2893_
.sym 79193 $abc$27458$new_n2887_
.sym 79196 fifo.rd_addr[6]
.sym 79197 fifo.rd_addr[5]
.sym 79198 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[1]_new_
.sym 79199 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[1]_new_
.sym 79202 fifo.rd_addr[0]
.sym 79203 fifo.rd_addr[2]
.sym 79204 fifo.fifo_mem[109][7]
.sym 79205 fifo.fifo_mem[105][7]
.sym 79208 fifo.rd_addr[3]
.sym 79209 $abc$27458$new_n4334_
.sym 79210 $abc$27458$new_n4329_
.sym 79211 $abc$27458$new_n4328_
.sym 79214 fifo.rd_addr[0]
.sym 79215 fifo.rd_addr[2]
.sym 79216 fifo.fifo_mem[15][0]
.sym 79217 fifo.fifo_mem[11][0]
.sym 79220 fifo.rd_addr[1]
.sym 79221 fifo.rd_addr[2]
.sym 79222 fifo.fifo_mem[82][1]
.sym 79223 fifo.fifo_mem[80][1]
.sym 79226 receiver.o_data[7]
.sym 79227 $false
.sym 79228 $false
.sym 79229 $false
.sym 79230 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809
.sym 79231 i_clk$2$2
.sym 79232 $false
.sym 79233 $abc$27458$new_n3817_
.sym 79234 $abc$27458$new_n3812_
.sym 79235 $abc$27458$new_n5151_
.sym 79237 $abc$27458$new_n4898_
.sym 79238 $abc$27458$new_n4336_
.sym 79239 rx_counter[16]
.sym 79240 rx_counter[14]
.sym 79313 $abc$27458$new_n4246_
.sym 79314 $abc$27458$new_n4243_
.sym 79315 $abc$27458$new_n4252_
.sym 79316 $abc$27458$new_n4249_
.sym 79325 $false
.sym 79326 fifo.rd_addr[2]
.sym 79327 fifo.fifo_mem[204][7]
.sym 79328 fifo.fifo_mem[200][7]
.sym 79331 $abc$27458$new_n3489_
.sym 79332 $abc$27458$new_n5215_
.sym 79333 $abc$27458$new_n5212_
.sym 79334 $abc$27458$new_n3475_
.sym 79337 fifo.rd_addr[1]
.sym 79338 fifo.rd_addr[0]
.sym 79339 $abc$27458$new_n4244_
.sym 79340 $abc$27458$new_n4245_
.sym 79349 receiver.o_data[7]
.sym 79350 $false
.sym 79351 $false
.sym 79352 $false
.sym 79353 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665
.sym 79354 i_clk$2$2
.sym 79355 $false
.sym 79357 $abc$27458$new_n4918_
.sym 79358 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649
.sym 79359 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355
.sym 79360 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057
.sym 79362 fifo.fifo_mem[23][2]
.sym 79363 fifo.fifo_mem[23][6]
.sym 79436 fifo.rd_addr[4]
.sym 79437 $abc$27458$new_n4916_
.sym 79438 $abc$27458$new_n2998_
.sym 79439 $abc$27458$new_n2997_
.sym 79442 fifo.rd_addr[2]
.sym 79443 fifo.rd_addr[0]
.sym 79444 fifo.fifo_mem[108][7]
.sym 79445 fifo.fifo_mem[104][7]
.sym 79448 $abc$27458$new_n4917_
.sym 79449 $abc$27458$new_n4918_
.sym 79450 fifo.rd_addr[1]
.sym 79451 fifo.rd_addr[4]
.sym 79454 fifo.rd_addr[0]
.sym 79455 fifo.rd_addr[1]
.sym 79456 $abc$27458$new_n3407_
.sym 79457 $abc$27458$new_n3408_
.sym 79460 $false
.sym 79461 fifo.rd_addr[5]
.sym 79462 $abc$27458$new_n3672_
.sym 79463 $abc$27458$new_n3666_
.sym 79466 receiver.o_data[7]
.sym 79467 $false
.sym 79468 $false
.sym 79469 $false
.sym 79472 receiver.o_data[6]
.sym 79473 $false
.sym 79474 $false
.sym 79475 $false
.sym 79476 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179
.sym 79477 i_clk$2$2
.sym 79478 $false
.sym 79479 $abc$27458$new_n4267_
.sym 79480 $abc$27458$new_n4989_
.sym 79481 $abc$27458$new_n4249_
.sym 79482 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][6]$a$947[1]_new_
.sym 79483 $abc$27458$new_n4250_
.sym 79484 fifo.fifo_mem[37][2]
.sym 79485 fifo.fifo_mem[37][4]
.sym 79486 fifo.fifo_mem[37][6]
.sym 79571 fifo.rd_addr[2]
.sym 79572 fifo.rd_addr[0]
.sym 79573 fifo.fifo_mem[204][5]
.sym 79574 fifo.fifo_mem[200][5]
.sym 79577 fifo.rd_addr[3]
.sym 79578 $abc$27458$new_n3936_
.sym 79579 $abc$27458$new_n3939_
.sym 79580 $abc$27458$new_n3938_
.sym 79583 $abc$27458$new_n5089_
.sym 79584 $abc$27458$new_n5090_
.sym 79585 fifo.rd_addr[1]
.sym 79586 fifo.rd_addr[3]
.sym 79595 receiver.o_data[7]
.sym 79596 $false
.sym 79597 $false
.sym 79598 $false
.sym 79599 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195
.sym 79600 i_clk$2$2
.sym 79601 $false
.sym 79602 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179
.sym 79603 $abc$27458$new_n3536_
.sym 79605 fifo.fifo_mem[129][4]
.sym 79676 fifo.rd_addr[0]
.sym 79677 fifo.rd_addr[2]
.sym 79678 fifo.fifo_mem[207][1]
.sym 79679 fifo.fifo_mem[203][1]
.sym 79682 $abc$27458$new_n3667_
.sym 79683 $abc$27458$new_n3671_
.sym 79684 $abc$27458$new_n3670_
.sym 79685 fifo.rd_addr[3]
.sym 79688 $false
.sym 79689 fifo.rd_addr[2]
.sym 79690 fifo.fifo_mem[165][3]
.sym 79691 fifo.fifo_mem[161][3]
.sym 79694 fifo.rd_addr[3]
.sym 79695 $abc$27458$new_n4920_
.sym 79696 $abc$27458$new_n3017_
.sym 79697 $abc$27458$new_n3016_
.sym 79700 fifo.rd_addr[4]
.sym 79701 fifo.rd_addr[3]
.sym 79702 $abc$27458$new_n3668_
.sym 79703 $abc$27458$new_n3669_
.sym 79712 fifo.rd_addr[2]
.sym 79713 fifo.rd_addr[0]
.sym 79714 fifo.fifo_mem[68][4]
.sym 79715 fifo.fifo_mem[64][4]
.sym 79718 receiver.o_data[2]
.sym 79719 $false
.sym 79720 $false
.sym 79721 $false
.sym 79722 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635
.sym 79723 i_clk$2$2
.sym 79724 $false
.sym 79725 $abc$27458$new_n3262_
.sym 79726 fifo.fifo_mem[68][6]
.sym 79727 fifo.fifo_mem[68][3]
.sym 79730 fifo.fifo_mem[68][4]
.sym 79731 fifo.fifo_mem[68][2]
.sym 79799 $false
.sym 79800 $false
.sym 79801 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 79802 $abc$27458$new_n4666_
.sym 79805 $false
.sym 79806 $false
.sym 79807 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 79808 $abc$27458$new_n4579_
.sym 79811 fifo.rd_addr[0]
.sym 79812 fifo.rd_addr[2]
.sym 79813 fifo.fifo_mem[197][5]
.sym 79814 fifo.fifo_mem[193][5]
.sym 79817 receiver.o_data[5]
.sym 79818 $false
.sym 79819 $false
.sym 79820 $false
.sym 79841 receiver.o_data[1]
.sym 79842 $false
.sym 79843 $false
.sym 79844 $false
.sym 79845 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809
.sym 79846 i_clk$2$2
.sym 79847 $false
.sym 79848 $abc$27458$new_n2885_
.sym 79851 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579
.sym 79853 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499
.sym 79855 fifo.fifo_mem[214][6]
.sym 79928 fifo.rd_addr[0]
.sym 79929 fifo.rd_addr[2]
.sym 79930 fifo.fifo_mem[87][6]
.sym 79931 fifo.fifo_mem[83][6]
.sym 79934 fifo.rd_addr[3]
.sym 79935 $abc$27458$new_n3262_
.sym 79936 $abc$27458$new_n3257_
.sym 79937 $abc$27458$new_n3256_
.sym 79946 receiver.o_data[2]
.sym 79947 $false
.sym 79948 $false
.sym 79949 $false
.sym 79952 receiver.o_data[6]
.sym 79953 $false
.sym 79954 $false
.sym 79955 $false
.sym 79968 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483
.sym 79969 i_clk$2$2
.sym 79970 $false
.sym 79972 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$a$959[0]_new_
.sym 79973 $abc$27458$new_n5105_
.sym 79976 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793
.sym 79977 fifo.fifo_mem[53][1]
.sym 79978 fifo.fifo_mem[53][7]
.sym 80051 fifo.rd_addr[1]
.sym 80052 $abc$27458$new_n5105_
.sym 80053 $abc$27458$new_n4018_
.sym 80054 $abc$27458$new_n4017_
.sym 80063 $false
.sym 80064 $false
.sym 80065 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 80066 $abc$27458$new_n4700_
.sym 80069 $abc$27458$new_n3867_
.sym 80070 $abc$27458$new_n3871_
.sym 80071 $abc$27458$new_n3870_
.sym 80072 fifo.rd_addr[1]
.sym 80081 fifo.rd_addr[3]
.sym 80082 fifo.rd_addr[1]
.sym 80083 $abc$27458$new_n3868_
.sym 80084 $abc$27458$new_n3869_
.sym 80087 receiver.o_data[5]
.sym 80088 $false
.sym 80089 $false
.sym 80090 $false
.sym 80091 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883
.sym 80092 i_clk$2$2
.sym 80093 $false
.sym 80095 $abc$27458$new_n4057_
.sym 80096 $abc$27458$new_n2886_
.sym 80097 $abc$27458$new_n4055_
.sym 80098 $abc$27458$new_n2670_
.sym 80099 fifo.fifo_mem[25][1]
.sym 80101 fifo.fifo_mem[25][6]
.sym 80168 fifo.rd_addr[0]
.sym 80169 fifo.rd_addr[2]
.sym 80170 fifo.fifo_mem[159][1]
.sym 80171 fifo.fifo_mem[155][1]
.sym 80174 receiver.o_data[2]
.sym 80175 $false
.sym 80176 $false
.sym 80177 $false
.sym 80186 receiver.o_data[1]
.sym 80187 $false
.sym 80188 $false
.sym 80189 $false
.sym 80198 receiver.o_data[7]
.sym 80199 $false
.sym 80200 $false
.sym 80201 $false
.sym 80204 receiver.o_data[4]
.sym 80205 $false
.sym 80206 $false
.sym 80207 $false
.sym 80214 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313
.sym 80215 i_clk$2$2
.sym 80216 $false
.sym 80217 $abc$27458$new_n4124_
.sym 80218 $abc$27458$new_n2814_
.sym 80219 $abc$27458$new_n4123_
.sym 80222 fifo.fifo_mem[153][7]
.sym 80291 fifo.rd_addr[2]
.sym 80292 fifo.rd_addr[0]
.sym 80293 fifo.fifo_mem[37][3]
.sym 80294 fifo.fifo_mem[33][3]
.sym 80297 fifo.rd_addr[0]
.sym 80298 fifo.rd_addr[2]
.sym 80299 fifo.fifo_mem[37][1]
.sym 80300 fifo.fifo_mem[33][1]
.sym 80303 fifo.rd_addr[2]
.sym 80304 fifo.rd_addr[0]
.sym 80305 fifo.fifo_mem[37][0]
.sym 80306 fifo.fifo_mem[33][0]
.sym 80309 receiver.o_data[1]
.sym 80310 $false
.sym 80311 $false
.sym 80312 $false
.sym 80315 receiver.o_data[7]
.sym 80316 $false
.sym 80317 $false
.sym 80318 $false
.sym 80321 receiver.o_data[3]
.sym 80322 $false
.sym 80323 $false
.sym 80324 $false
.sym 80327 receiver.o_data[5]
.sym 80328 $false
.sym 80329 $false
.sym 80330 $false
.sym 80333 receiver.o_data[0]
.sym 80334 $false
.sym 80335 $false
.sym 80336 $false
.sym 80337 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355
.sym 80338 i_clk$2$2
.sym 80339 $false
.sym 80341 $abc$27458$new_n4125_
.sym 80343 fifo.fifo_mem[133][7]
.sym 80347 fifo.fifo_mem[133][4]
.sym 80438 fifo.rd_addr[2]
.sym 80439 fifo.rd_addr[0]
.sym 80440 fifo.fifo_mem[37][7]
.sym 80441 fifo.fifo_mem[33][7]
.sym 80450 fifo.rd_addr[2]
.sym 80451 fifo.rd_addr[0]
.sym 80452 fifo.fifo_mem[142][6]
.sym 80453 fifo.fifo_mem[138][6]
.sym 80456 receiver.o_data[6]
.sym 80457 $false
.sym 80458 $false
.sym 80459 $false
.sym 80460 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411
.sym 80461 i_clk$2$2
.sym 80462 $false
.sym 80463 $abc$27458$new_n4056_
.sym 80466 $abc$27458$new_n3257_
.sym 80468 fifo.fifo_mem[165][7]
.sym 80469 fifo.fifo_mem[165][5]
.sym 80470 fifo.fifo_mem[165][3]
.sym 80549 fifo.rd_addr[1]
.sym 80550 fifo.rd_addr[2]
.sym 80551 fifo.fifo_mem[167][7]
.sym 80552 fifo.fifo_mem[165][7]
.sym 80561 $abc$27458$new_n5229_
.sym 80562 fifo.rd_addr[2]
.sym 80563 fifo.fifo_mem[161][7]
.sym 80564 fifo.fifo_mem[163][7]
.sym 80573 receiver.o_data[6]
.sym 80574 $false
.sym 80575 $false
.sym 80576 $false
.sym 80583 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347
.sym 80584 i_clk$2$2
.sym 80585 $false
.sym 80586 $abc$27458$new_n2716_
.sym 80589 fifo.fifo_mem[72][0]
.sym 80592 fifo.fifo_mem[72][2]
.sym 80690 $false
.sym 80691 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329$2
.sym 80692 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182
.sym 80693 transmitter.counter[0]
.sym 80696 $false
.sym 80697 $false
.sym 80698 $abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.sym 80699 transmitter.counter[1]
.sym 80706 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$18365
.sym 80707 i_clk$2$2
.sym 80708 fifo.i_rd$2
.sym 80712 fifo.fifo_mem[56][0]
.sym 80714 fifo.fifo_mem[56][7]
.sym 80715 fifo.fifo_mem[56][2]
.sym 80716 fifo.fifo_mem[56][6]
.sym 80795 $false
.sym 80796 transmitter.counter[9]
.sym 80797 $false
.sym 80798 $auto$alumacc.cc:474:replace_alu$364.C[9]
.sym 80807 receiver.o_data[5]
.sym 80808 $false
.sym 80809 $false
.sym 80810 $false
.sym 80813 receiver.o_data[0]
.sym 80814 $false
.sym 80815 $false
.sym 80816 $false
.sym 80825 receiver.o_data[1]
.sym 80826 $false
.sym 80827 $false
.sym 80828 $false
.sym 80829 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665
.sym 80830 i_clk$2$2
.sym 80831 $false
.sym 80934 fifo.fifo_mem[5][1]
.sym 80935 fifo.fifo_mem[5][6]
.sym 81007 receiver.o_data[0]
.sym 81008 $false
.sym 81009 $false
.sym 81010 $false
.sym 81025 receiver.o_data[4]
.sym 81026 $false
.sym 81027 $false
.sym 81028 $false
.sym 81053 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131
.sym 81054 i_clk$2$2
.sym 81055 $false
.sym 81066 fifo.fifo_mem[126][3]
.sym 81182 receiver.o_data[6]
.sym 81183 $false
.sym 81184 $false
.sym 81185 $false
.sym 81188 receiver.o_data[2]
.sym 81189 $false
.sym 81190 $false
.sym 81191 $false
.sym 81206 receiver.o_data[5]
.sym 81207 $false
.sym 81208 $false
.sym 81209 $false
.sym 81216 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472
.sym 81217 i_clk$2$2
.sym 81218 $false
.sym 81219 fifo.fifo_mem[145][4]
.sym 81223 fifo.fifo_mem[145][1]
.sym 81224 fifo.fifo_mem[145][7]
.sym 81225 fifo.fifo_mem[145][3]
.sym 81293 receiver.o_data[1]
.sym 81294 $false
.sym 81295 $false
.sym 81296 $false
.sym 81299 receiver.o_data[0]
.sym 81300 $false
.sym 81301 $false
.sym 81302 $false
.sym 81335 receiver.o_data[2]
.sym 81336 $false
.sym 81337 $false
.sym 81338 $false
.sym 81339 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129
.sym 81340 i_clk$2$2
.sym 81341 $false
.sym 81342 $abc$27458$new_n3275_
.sym 81344 fifo.fifo_mem[169][2]
.sym 81346 fifo.fifo_mem[169][4]
.sym 81348 fifo.fifo_mem[169][3]
.sym 81349 fifo.fifo_mem[169][7]
.sym 81416 fifo.rd_addr[2]
.sym 81417 fifo.rd_addr[0]
.sym 81418 fifo.fifo_mem[126][3]
.sym 81419 fifo.fifo_mem[122][3]
.sym 81422 fifo.rd_addr[2]
.sym 81423 fifo.rd_addr[0]
.sym 81424 fifo.fifo_mem[126][2]
.sym 81425 fifo.fifo_mem[122][2]
.sym 81434 receiver.o_data[3]
.sym 81435 $false
.sym 81436 $false
.sym 81437 $false
.sym 81458 receiver.o_data[2]
.sym 81459 $false
.sym 81460 $false
.sym 81461 $false
.sym 81462 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729
.sym 81463 i_clk$2$2
.sym 81464 $false
.sym 81468 $abc$27458$new_n3988_
.sym 81470 $abc$27458$new_n2961_
.sym 81471 fifo.fifo_mem[86][2]
.sym 81472 fifo.fifo_mem[86][1]
.sym 81539 fifo.rd_addr[2]
.sym 81540 fifo.rd_addr[0]
.sym 81541 fifo.fifo_mem[132][4]
.sym 81542 fifo.fifo_mem[128][4]
.sym 81545 fifo.rd_addr[1]
.sym 81546 $abc$27458$new_n5208_
.sym 81547 $abc$27458$new_n5206_
.sym 81548 fifo.rd_addr[3]
.sym 81551 fifo.rd_addr[3]
.sym 81552 $abc$27458$new_n5207_
.sym 81553 $abc$27458$new_n3445_
.sym 81554 $abc$27458$new_n3444_
.sym 81557 $false
.sym 81558 fifo.rd_addr[2]
.sym 81559 fifo.fifo_mem[150][0]
.sym 81560 fifo.fifo_mem[146][0]
.sym 81563 fifo.rd_addr[2]
.sym 81564 fifo.rd_addr[0]
.sym 81565 fifo.fifo_mem[29][0]
.sym 81566 fifo.fifo_mem[25][0]
.sym 81569 receiver.o_data[5]
.sym 81570 $false
.sym 81571 $false
.sym 81572 $false
.sym 81581 receiver.o_data[0]
.sym 81582 $false
.sym 81583 $false
.sym 81584 $false
.sym 81585 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073
.sym 81586 i_clk$2$2
.sym 81587 $false
.sym 81589 $abc$27458$new_n3361_
.sym 81591 $abc$27458$new_n3076_
.sym 81592 fifo.fifo_mem[243][6]
.sym 81594 fifo.fifo_mem[243][2]
.sym 81595 fifo.fifo_mem[243][7]
.sym 81674 fifo.rd_addr[2]
.sym 81675 fifo.rd_addr[0]
.sym 81676 fifo.fifo_mem[127][6]
.sym 81677 fifo.fifo_mem[126][6]
.sym 81686 receiver.o_data[4]
.sym 81687 $false
.sym 81688 $false
.sym 81689 $false
.sym 81692 receiver.o_data[6]
.sym 81693 $false
.sym 81694 $false
.sym 81695 $false
.sym 81698 receiver.o_data[2]
.sym 81699 $false
.sym 81700 $false
.sym 81701 $false
.sym 81704 receiver.o_data[1]
.sym 81705 $false
.sym 81706 $false
.sym 81707 $false
.sym 81708 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921
.sym 81709 i_clk$2$2
.sym 81710 $false
.sym 81711 $abc$27458$new_n4073_
.sym 81712 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[2]_new_
.sym 81714 $abc$27458$new_n2835_
.sym 81715 $abc$27458$new_n4302_
.sym 81716 $abc$27458$new_n2839_
.sym 81717 fifo.fifo_mem[179][4]
.sym 81785 receiver.o_data[0]
.sym 81786 $false
.sym 81787 $false
.sym 81788 $false
.sym 81797 receiver.o_data[7]
.sym 81798 $false
.sym 81799 $false
.sym 81800 $false
.sym 81803 receiver.o_data[5]
.sym 81804 $false
.sym 81805 $false
.sym 81806 $false
.sym 81809 receiver.o_data[1]
.sym 81810 $false
.sym 81811 $false
.sym 81812 $false
.sym 81827 receiver.o_data[6]
.sym 81828 $false
.sym 81829 $false
.sym 81830 $false
.sym 81831 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328
.sym 81832 i_clk$2$2
.sym 81833 $false
.sym 81835 $abc$27458$new_n2955_
.sym 81836 $abc$27458$new_n5177_
.sym 81837 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[1]_new_inv_
.sym 81838 $abc$27458$new_n3648_
.sym 81839 $abc$27458$new_n3423_
.sym 81840 $abc$27458$new_n4070_
.sym 81841 fifo.fifo_mem[12][6]
.sym 81908 fifo.rd_addr[0]
.sym 81909 fifo.rd_addr[2]
.sym 81910 fifo.fifo_mem[7][2]
.sym 81911 fifo.fifo_mem[3][2]
.sym 81914 fifo.rd_addr[0]
.sym 81915 fifo.rd_addr[2]
.sym 81916 fifo.fifo_mem[223][3]
.sym 81917 fifo.fifo_mem[219][3]
.sym 81920 fifo.rd_addr[2]
.sym 81921 fifo.rd_addr[0]
.sym 81922 fifo.fifo_mem[223][1]
.sym 81923 fifo.fifo_mem[219][1]
.sym 81926 fifo.rd_addr[2]
.sym 81927 fifo.rd_addr[0]
.sym 81928 fifo.fifo_mem[223][4]
.sym 81929 fifo.fifo_mem[219][4]
.sym 81932 receiver.o_data[2]
.sym 81933 $false
.sym 81934 $false
.sym 81935 $false
.sym 81938 receiver.o_data[4]
.sym 81939 $false
.sym 81940 $false
.sym 81941 $false
.sym 81944 receiver.o_data[3]
.sym 81945 $false
.sym 81946 $false
.sym 81947 $false
.sym 81950 receiver.o_data[1]
.sym 81951 $false
.sym 81952 $false
.sym 81953 $false
.sym 81954 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577
.sym 81955 i_clk$2$2
.sym 81956 $false
.sym 81958 $abc$27458$new_n3661_
.sym 81959 $abc$27458$new_n5221_
.sym 81960 $abc$27458$new_n3649_
.sym 81961 $abc$27458$new_n4068_
.sym 81962 $abc$27458$new_n5220_
.sym 81963 $abc$27458$new_n3356_
.sym 81964 fifo.fifo_mem[160][1]
.sym 82037 $false
.sym 82038 fifo.rd_addr[3]
.sym 82039 $abc$27458$new_n3363_
.sym 82040 $abc$27458$new_n3364_
.sym 82043 fifo.rd_addr[0]
.sym 82044 fifo.rd_addr[2]
.sym 82045 fifo.fifo_mem[231][7]
.sym 82046 fifo.fifo_mem[227][7]
.sym 82049 fifo.rd_addr[2]
.sym 82050 fifo.rd_addr[0]
.sym 82051 fifo.fifo_mem[150][3]
.sym 82052 fifo.fifo_mem[146][3]
.sym 82055 receiver.o_data[1]
.sym 82056 $false
.sym 82057 $false
.sym 82058 $false
.sym 82061 receiver.o_data[5]
.sym 82062 $false
.sym 82063 $false
.sym 82064 $false
.sym 82067 receiver.o_data[7]
.sym 82068 $false
.sym 82069 $false
.sym 82070 $false
.sym 82077 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961
.sym 82078 i_clk$2$2
.sym 82079 $false
.sym 82080 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811
.sym 82081 $abc$27458$new_n3987_
.sym 82082 $abc$27458$new_n5127_
.sym 82083 $abc$27458$new_n3718_
.sym 82084 $abc$27458$new_n4071_
.sym 82085 $abc$27458$new_n4067_
.sym 82086 $abc$27458$new_n2949_
.sym 82087 fifo.fifo_mem[23][4]
.sym 82154 $false
.sym 82155 $false
.sym 82156 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 82157 $abc$27458$new_n4649_
.sym 82160 $abc$27458$new_n3987_
.sym 82161 fifo.rd_addr[1]
.sym 82162 $abc$27458$new_n3991_
.sym 82163 $abc$27458$new_n3990_
.sym 82166 $false
.sym 82167 $false
.sym 82168 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 82169 $abc$27458$new_n4683_
.sym 82172 $false
.sym 82173 fifo.rd_addr[5]
.sym 82174 $abc$27458$new_n4054_
.sym 82175 $abc$27458$new_n4067_
.sym 82178 $abc$27458$new_n4064_
.sym 82179 $abc$27458$new_n4055_
.sym 82180 $abc$27458$new_n4061_
.sym 82181 $abc$27458$new_n4058_
.sym 82184 $false
.sym 82185 $false
.sym 82186 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 82187 $abc$27458$new_n4666_
.sym 82190 receiver.o_data[3]
.sym 82191 $false
.sym 82192 $false
.sym 82193 $false
.sym 82200 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897
.sym 82201 i_clk$2$2
.sym 82202 $false
.sym 82203 $abc$27458$new_n3278_
.sym 82204 $abc$27458$new_n2840_
.sym 82205 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[0]_new_
.sym 82206 $abc$27458$new_n2838_
.sym 82207 $abc$27458$new_n5128_
.sym 82208 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873
.sym 82209 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[7]_new_inv_
.sym 82210 fifo.fifo_mem[19][4]
.sym 82277 fifo.rd_addr[0]
.sym 82278 fifo.rd_addr[2]
.sym 82279 fifo.fifo_mem[157][4]
.sym 82280 fifo.fifo_mem[153][4]
.sym 82283 fifo.rd_addr[0]
.sym 82284 fifo.rd_addr[2]
.sym 82285 fifo.fifo_mem[239][1]
.sym 82286 fifo.fifo_mem[235][1]
.sym 82289 fifo.rd_addr[1]
.sym 82290 fifo.rd_addr[5]
.sym 82291 $abc$27458$new_n3527_
.sym 82292 $abc$27458$new_n3540_
.sym 82295 $false
.sym 82296 fifo.rd_addr[3]
.sym 82297 $abc$27458$new_n3536_
.sym 82298 $abc$27458$new_n3535_
.sym 82301 fifo.rd_addr[4]
.sym 82302 fifo.rd_addr[3]
.sym 82303 $abc$27458$new_n3538_
.sym 82304 $abc$27458$new_n3539_
.sym 82307 $abc$27458$new_n3531_
.sym 82308 $abc$27458$new_n3528_
.sym 82309 $abc$27458$new_n3537_
.sym 82310 $abc$27458$new_n3534_
.sym 82313 fifo.rd_addr[4]
.sym 82314 fifo.rd_addr[3]
.sym 82315 $abc$27458$new_n3532_
.sym 82316 $abc$27458$new_n3533_
.sym 82319 receiver.o_data[1]
.sym 82320 $false
.sym 82321 $false
.sym 82322 $false
.sym 82323 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153
.sym 82324 i_clk$2$2
.sym 82325 $false
.sym 82326 $abc$27458$new_n3422_
.sym 82327 $abc$27458$new_n2925_
.sym 82328 $abc$27458$new_n3421_
.sym 82329 $abc$27458$new_n4072_
.sym 82330 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553
.sym 82331 $abc$27458$new_n2926_
.sym 82332 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086
.sym 82333 fifo.fifo_mem[10][1]
.sym 82400 $abc$27458$new_n4889_
.sym 82401 fifo.rd_addr[0]
.sym 82402 fifo.fifo_mem[164][0]
.sym 82403 fifo.fifo_mem[160][0]
.sym 82406 fifo.rd_addr[2]
.sym 82407 fifo.rd_addr[0]
.sym 82408 fifo.fifo_mem[150][5]
.sym 82409 fifo.fifo_mem[146][5]
.sym 82412 fifo.rd_addr[2]
.sym 82413 fifo.rd_addr[1]
.sym 82414 fifo.fifo_mem[173][0]
.sym 82415 fifo.fifo_mem[169][0]
.sym 82418 fifo.rd_addr[1]
.sym 82419 $abc$27458$new_n3951_
.sym 82420 $abc$27458$new_n3954_
.sym 82421 $abc$27458$new_n3953_
.sym 82424 receiver.o_data[3]
.sym 82425 $false
.sym 82426 $false
.sym 82427 $false
.sym 82430 receiver.o_data[0]
.sym 82431 $false
.sym 82432 $false
.sym 82433 $false
.sym 82436 receiver.o_data[7]
.sym 82437 $false
.sym 82438 $false
.sym 82439 $false
.sym 82442 receiver.o_data[2]
.sym 82443 $false
.sym 82444 $false
.sym 82445 $false
.sym 82446 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553
.sym 82447 i_clk$2$2
.sym 82448 $false
.sym 82449 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[2]_new_
.sym 82450 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457
.sym 82452 fifo.fifo_mem[209][2]
.sym 82453 fifo.fifo_mem[209][4]
.sym 82454 fifo.fifo_mem[209][7]
.sym 82455 fifo.fifo_mem[209][1]
.sym 82456 fifo.fifo_mem[209][5]
.sym 82523 fifo.rd_addr[0]
.sym 82524 $abc$27458$new_n4888_
.sym 82525 $abc$27458$new_n2809_
.sym 82526 $abc$27458$new_n2808_
.sym 82529 $false
.sym 82530 fifo.rd_addr[3]
.sym 82531 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$b$960[0]_new_
.sym 82532 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$a$959[0]_new_
.sym 82541 $false
.sym 82542 $false
.sym 82543 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 82544 $abc$27458$new_n4768_
.sym 82553 $false
.sym 82554 $false
.sym 82555 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 82556 $abc$27458$new_n4802_
.sym 82565 receiver.o_data[0]
.sym 82566 $false
.sym 82567 $false
.sym 82568 $false
.sym 82569 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115
.sym 82570 i_clk$2$2
.sym 82571 $false
.sym 82572 $abc$27458$new_n3410_
.sym 82573 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[3]_new_inv_
.sym 82574 fifo.fifo_mem[19][6]
.sym 82576 fifo.fifo_mem[19][3]
.sym 82577 fifo.fifo_mem[19][2]
.sym 82578 fifo.fifo_mem[19][0]
.sym 82646 fifo.rd_addr[0]
.sym 82647 fifo.rd_addr[2]
.sym 82648 fifo.fifo_mem[23][2]
.sym 82649 fifo.fifo_mem[19][2]
.sym 82652 $false
.sym 82653 $false
.sym 82654 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 82655 $abc$27458$new_n4649_
.sym 82658 $abc$27458$new_n5012_
.sym 82659 $abc$27458$new_n3410_
.sym 82660 fifo.rd_addr[6]
.sym 82661 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[3]_new_
.sym 82664 $false
.sym 82665 fifo.rd_addr[4]
.sym 82666 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[3]_new_
.sym 82667 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[3]_new_
.sym 82670 receiver.o_data[6]
.sym 82671 $false
.sym 82672 $false
.sym 82673 $false
.sym 82676 receiver.o_data[3]
.sym 82677 $false
.sym 82678 $false
.sym 82679 $false
.sym 82682 receiver.o_data[4]
.sym 82683 $false
.sym 82684 $false
.sym 82685 $false
.sym 82688 receiver.o_data[0]
.sym 82689 $false
.sym 82690 $false
.sym 82691 $false
.sym 82692 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617
.sym 82693 i_clk$2$2
.sym 82694 $false
.sym 82696 $abc$27458$new_n3089_
.sym 82697 $abc$27458$new_n3309_
.sym 82698 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][50]$a$1223[3]_new_
.sym 82699 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712
.sym 82700 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][51]$a$1226[3]_new_
.sym 82701 $abc$27458$new_n2787_
.sym 82702 fifo.fifo_mem[235][2]
.sym 82769 $false
.sym 82770 fifo.rd_addr[0]
.sym 82771 fifo.fifo_mem[203][3]
.sym 82772 fifo.fifo_mem[202][3]
.sym 82775 $abc$27458$new_n3319_
.sym 82776 $abc$27458$new_n4989_
.sym 82777 $abc$27458$new_n3305_
.sym 82778 $abc$27458$new_n3299_
.sym 82781 fifo.rd_addr[3]
.sym 82782 fifo.rd_addr[4]
.sym 82783 $abc$27458$new_n3309_
.sym 82784 $abc$27458$new_n3306_
.sym 82787 $abc$27458$new_n3300_
.sym 82788 fifo.rd_addr[1]
.sym 82789 $abc$27458$new_n3304_
.sym 82790 $abc$27458$new_n3303_
.sym 82793 fifo.rd_addr[1]
.sym 82794 fifo.rd_addr[2]
.sym 82795 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][51]$b$1227[3]_new_
.sym 82796 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][50]$b$1224[3]_new_
.sym 82799 fifo.rd_addr[3]
.sym 82800 fifo.rd_addr[4]
.sym 82801 $abc$27458$new_n3320_
.sym 82802 $abc$27458$new_n3323_
.sym 82805 receiver.o_data[4]
.sym 82806 $false
.sym 82807 $false
.sym 82808 $false
.sym 82811 receiver.o_data[3]
.sym 82812 $false
.sym 82813 $false
.sym 82814 $false
.sym 82815 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665
.sym 82816 i_clk$2$2
.sym 82817 $false
.sym 82818 $abc$27458$new_n2706_
.sym 82819 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$b$951[0]_new_inv_
.sym 82820 $abc$27458$new_n2707_
.sym 82821 $abc$27458$new_n2679_
.sym 82822 $abc$27458$new_n2710_
.sym 82823 $abc$27458$new_n2684_
.sym 82824 fifo.fifo_mem[106][1]
.sym 82825 fifo.fifo_mem[106][7]
.sym 82892 fifo.rd_addr[1]
.sym 82893 $abc$27458$new_n3448_
.sym 82894 $abc$27458$new_n3452_
.sym 82895 $abc$27458$new_n3451_
.sym 82898 fifo.rd_addr[0]
.sym 82899 fifo.rd_addr[2]
.sym 82900 fifo.fifo_mem[111][7]
.sym 82901 fifo.fifo_mem[107][7]
.sym 82904 fifo.rd_addr[2]
.sym 82905 fifo.rd_addr[0]
.sym 82906 fifo.fifo_mem[116][3]
.sym 82907 fifo.fifo_mem[112][3]
.sym 82910 fifo.rd_addr[0]
.sym 82911 fifo.rd_addr[2]
.sym 82912 fifo.fifo_mem[23][6]
.sym 82913 fifo.fifo_mem[19][6]
.sym 82916 fifo.rd_addr[2]
.sym 82917 fifo.rd_addr[0]
.sym 82918 fifo.fifo_mem[124][0]
.sym 82919 fifo.fifo_mem[120][0]
.sym 82922 receiver.o_data[7]
.sym 82923 $false
.sym 82924 $false
.sym 82925 $false
.sym 82928 receiver.o_data[2]
.sym 82929 $false
.sym 82930 $false
.sym 82931 $false
.sym 82934 receiver.o_data[5]
.sym 82935 $false
.sym 82936 $false
.sym 82937 $false
.sym 82938 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712
.sym 82939 i_clk$2$2
.sym 82940 $false
.sym 82941 $abc$27458$new_n2880_
.sym 82942 $abc$27458$new_n4895_
.sym 82944 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][6]$b$948[1]_new_
.sym 82945 $abc$27458$new_n2879_
.sym 82946 $abc$27458$new_n4896_
.sym 82947 fifo.fifo_mem[115][5]
.sym 82948 fifo.fifo_mem[115][4]
.sym 83015 fifo.rd_addr[0]
.sym 83016 fifo.rd_addr[2]
.sym 83017 fifo.fifo_mem[7][0]
.sym 83018 fifo.fifo_mem[3][0]
.sym 83021 fifo.rd_addr[0]
.sym 83022 fifo.rd_addr[2]
.sym 83023 fifo.fifo_mem[7][6]
.sym 83024 fifo.fifo_mem[3][6]
.sym 83027 $abc$27458$new_n2679_
.sym 83028 $abc$27458$new_n2698_
.sym 83029 $abc$27458$new_n2692_
.sym 83030 fifo.rd_addr[4]
.sym 83033 receiver.o_data[5]
.sym 83034 $false
.sym 83035 $false
.sym 83036 $false
.sym 83039 receiver.o_data[0]
.sym 83040 $false
.sym 83041 $false
.sym 83042 $false
.sym 83045 receiver.o_data[6]
.sym 83046 $false
.sym 83047 $false
.sym 83048 $false
.sym 83051 receiver.o_data[2]
.sym 83052 $false
.sym 83053 $false
.sym 83054 $false
.sym 83057 receiver.o_data[3]
.sym 83058 $false
.sym 83059 $false
.sym 83060 $false
.sym 83061 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523
.sym 83062 i_clk$2$2
.sym 83063 $false
.sym 83064 $abc$27458$new_n3540_
.sym 83065 $abc$27458$new_n4330_
.sym 83066 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617
.sym 83067 $abc$27458$new_n4958_
.sym 83068 fifo.fifo_mem[203][2]
.sym 83069 fifo.fifo_mem[203][5]
.sym 83070 fifo.fifo_mem[203][1]
.sym 83071 fifo.fifo_mem[203][7]
.sym 83138 fifo.rd_addr[3]
.sym 83139 $abc$27458$new_n5151_
.sym 83140 $abc$27458$new_n4331_
.sym 83141 $abc$27458$new_n4330_
.sym 83144 fifo.rd_addr[4]
.sym 83145 $abc$27458$new_n3698_
.sym 83146 $abc$27458$new_n3699_
.sym 83147 fifo.rd_addr[1]
.sym 83150 fifo.rd_addr[0]
.sym 83151 fifo.rd_addr[2]
.sym 83152 fifo.fifo_mem[37][4]
.sym 83153 fifo.fifo_mem[33][4]
.sym 83156 fifo.rd_addr[2]
.sym 83157 fifo.rd_addr[0]
.sym 83158 fifo.fifo_mem[36][4]
.sym 83159 fifo.fifo_mem[32][4]
.sym 83162 fifo.rd_addr[2]
.sym 83163 fifo.rd_addr[0]
.sym 83164 fifo.fifo_mem[214][6]
.sym 83165 fifo.fifo_mem[210][6]
.sym 83168 receiver.o_data[3]
.sym 83169 $false
.sym 83170 $false
.sym 83171 $false
.sym 83174 receiver.o_data[7]
.sym 83175 $false
.sym 83176 $false
.sym 83177 $false
.sym 83180 receiver.o_data[4]
.sym 83181 $false
.sym 83182 $false
.sym 83183 $false
.sym 83184 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569
.sym 83185 i_clk$2$2
.sym 83186 $false
.sym 83187 $abc$27458$new_n4247_
.sym 83188 $abc$27458$new_n2861_
.sym 83189 $abc$27458$new_n3828_
.sym 83190 $abc$27458$new_n2866_
.sym 83191 $abc$27458$new_n2862_
.sym 83192 $abc$27458$new_n2863_
.sym 83194 fifo.fifo_mem[84][1]
.sym 83261 fifo.rd_addr[2]
.sym 83262 fifo.rd_addr[0]
.sym 83263 fifo.fifo_mem[124][5]
.sym 83264 fifo.fifo_mem[120][5]
.sym 83267 fifo.rd_addr[2]
.sym 83268 fifo.rd_addr[0]
.sym 83269 fifo.fifo_mem[206][4]
.sym 83270 fifo.fifo_mem[202][4]
.sym 83273 fifo.rd_addr[3]
.sym 83274 $abc$27458$new_n3814_
.sym 83275 $abc$27458$new_n3815_
.sym 83276 fifo.rd_addr[1]
.sym 83279 $false
.sym 83280 fifo.rd_addr[2]
.sym 83281 fifo.fifo_mem[206][7]
.sym 83282 fifo.fifo_mem[202][7]
.sym 83285 $false
.sym 83286 fifo.rd_addr[3]
.sym 83287 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][6]$b$948[1]_new_
.sym 83288 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][6]$a$947[1]_new_
.sym 83291 receiver.o_data[5]
.sym 83292 $false
.sym 83293 $false
.sym 83294 $false
.sym 83297 receiver.o_data[0]
.sym 83298 $false
.sym 83299 $false
.sym 83300 $false
.sym 83303 receiver.o_data[4]
.sym 83304 $false
.sym 83305 $false
.sym 83306 $false
.sym 83307 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633
.sym 83308 i_clk$2$2
.sym 83309 $false
.sym 83310 $abc$27458$new_n5070_
.sym 83311 $abc$27458$new_n4268_
.sym 83312 $abc$27458$new_n3279_
.sym 83313 $abc$27458$new_n4246_
.sym 83314 $abc$27458$new_n3550_
.sym 83315 $abc$27458$new_n3930_
.sym 83316 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795
.sym 83317 fifo.fifo_mem[116][2]
.sym 83384 fifo.rd_addr[0]
.sym 83385 fifo.rd_addr[2]
.sym 83386 fifo.fifo_mem[127][5]
.sym 83387 fifo.fifo_mem[123][5]
.sym 83390 $abc$27458$new_n3813_
.sym 83391 fifo.rd_addr[1]
.sym 83392 $abc$27458$new_n3817_
.sym 83393 $abc$27458$new_n3816_
.sym 83396 fifo.rd_addr[1]
.sym 83397 $abc$27458$new_n4333_
.sym 83398 $abc$27458$new_n4337_
.sym 83399 $abc$27458$new_n4336_
.sym 83408 $abc$27458$new_n4897_
.sym 83409 fifo.rd_addr[0]
.sym 83410 fifo.fifo_mem[100][1]
.sym 83411 fifo.fifo_mem[96][1]
.sym 83414 fifo.rd_addr[0]
.sym 83415 fifo.rd_addr[2]
.sym 83416 fifo.fifo_mem[103][7]
.sym 83417 fifo.fifo_mem[99][7]
.sym 83420 $false
.sym 83421 rx_counter[16]
.sym 83422 $false
.sym 83423 $auto$alumacc.cc:474:replace_alu$337.C[16]
.sym 83426 $false
.sym 83427 rx_counter[14]
.sym 83428 $false
.sym 83429 $auto$alumacc.cc:474:replace_alu$337.C[14]
.sym 83430 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973$2
.sym 83431 i_clk$2$2
.sym 83432 receiver.o_wr$2
.sym 83433 $abc$27458$new_n3926_
.sym 83434 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145
.sym 83435 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435
.sym 83436 $abc$27458$new_n4875_
.sym 83437 $abc$27458$new_n4874_
.sym 83438 $abc$27458$new_n4263_
.sym 83439 receiver.baud_counter[3]
.sym 83440 receiver.baud_counter[12]
.sym 83513 fifo.rd_addr[4]
.sym 83514 $abc$27458$new_n2989_
.sym 83515 $abc$27458$new_n2995_
.sym 83516 $abc$27458$new_n2994_
.sym 83519 $false
.sym 83520 $false
.sym 83521 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 83522 $abc$27458$new_n4529_
.sym 83525 $false
.sym 83526 $false
.sym 83527 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 83528 $abc$27458$new_n4683_
.sym 83531 $false
.sym 83532 $false
.sym 83533 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 83534 $abc$27458$new_n4615_
.sym 83543 receiver.o_data[2]
.sym 83544 $false
.sym 83545 $false
.sym 83546 $false
.sym 83549 receiver.o_data[6]
.sym 83550 $false
.sym 83551 $false
.sym 83552 $false
.sym 83553 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955
.sym 83554 i_clk$2$2
.sym 83555 $false
.sym 83556 $abc$27458$new_n3933_
.sym 83557 $abc$27458$new_n5089_
.sym 83558 $abc$27458$new_n3932_
.sym 83559 $abc$27458$new_n2994_
.sym 83560 $abc$27458$new_n3931_
.sym 83561 $abc$27458$new_n5088_
.sym 83562 fifo.fifo_mem[157][3]
.sym 83563 fifo.fifo_mem[157][1]
.sym 83630 fifo.rd_addr[0]
.sym 83631 fifo.rd_addr[2]
.sym 83632 fifo.fifo_mem[157][7]
.sym 83633 fifo.fifo_mem[153][7]
.sym 83636 $abc$27458$new_n4988_
.sym 83637 fifo.rd_addr[1]
.sym 83638 fifo.rd_addr[4]
.sym 83639 $abc$27458$new_n3314_
.sym 83642 $false
.sym 83643 fifo.rd_addr[0]
.sym 83644 $abc$27458$new_n4251_
.sym 83645 $abc$27458$new_n4250_
.sym 83648 fifo.rd_addr[1]
.sym 83649 $abc$27458$new_n4898_
.sym 83650 $abc$27458$new_n2886_
.sym 83651 $abc$27458$new_n2885_
.sym 83654 fifo.rd_addr[2]
.sym 83655 fifo.rd_addr[1]
.sym 83656 fifo.fifo_mem[199][7]
.sym 83657 fifo.fifo_mem[197][7]
.sym 83660 receiver.o_data[2]
.sym 83661 $false
.sym 83662 $false
.sym 83663 $false
.sym 83666 receiver.o_data[4]
.sym 83667 $false
.sym 83668 $false
.sym 83669 $false
.sym 83672 receiver.o_data[6]
.sym 83673 $false
.sym 83674 $false
.sym 83675 $false
.sym 83676 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355
.sym 83677 i_clk$2$2
.sym 83678 $false
.sym 83679 $abc$27458$new_n2851_
.sym 83680 fifo.fifo_mem[70][3]
.sym 83681 fifo.fifo_mem[70][1]
.sym 83682 fifo.fifo_mem[70][0]
.sym 83753 $false
.sym 83754 $false
.sym 83755 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 83756 $abc$27458$new_n4751_
.sym 83759 fifo.rd_addr[0]
.sym 83760 fifo.rd_addr[2]
.sym 83761 fifo.fifo_mem[133][4]
.sym 83762 fifo.fifo_mem[129][4]
.sym 83771 receiver.o_data[4]
.sym 83772 $false
.sym 83773 $false
.sym 83774 $false
.sym 83799 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065
.sym 83800 i_clk$2$2
.sym 83801 $false
.sym 83803 $abc$27458$new_n3425_
.sym 83804 $abc$27458$new_n3429_
.sym 83805 $abc$27458$new_n3431_
.sym 83808 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[3]_new_inv_
.sym 83809 fifo.fifo_mem[110][7]
.sym 83876 fifo.rd_addr[2]
.sym 83877 fifo.rd_addr[0]
.sym 83878 fifo.fifo_mem[68][2]
.sym 83879 fifo.fifo_mem[64][2]
.sym 83882 receiver.o_data[6]
.sym 83883 $false
.sym 83884 $false
.sym 83885 $false
.sym 83888 receiver.o_data[3]
.sym 83889 $false
.sym 83890 $false
.sym 83891 $false
.sym 83906 receiver.o_data[4]
.sym 83907 $false
.sym 83908 $false
.sym 83909 $false
.sym 83912 receiver.o_data[2]
.sym 83913 $false
.sym 83914 $false
.sym 83915 $false
.sym 83922 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403
.sym 83923 i_clk$2$2
.sym 83924 $false
.sym 83925 $abc$27458$new_n5042_
.sym 83926 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089
.sym 83927 fifo.fifo_mem[213][5]
.sym 83931 fifo.fifo_mem[213][6]
.sym 83999 fifo.rd_addr[0]
.sym 84000 fifo.rd_addr[2]
.sym 84001 fifo.fifo_mem[103][1]
.sym 84002 fifo.fifo_mem[99][1]
.sym 84017 $false
.sym 84018 $false
.sym 84019 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 84020 $abc$27458$new_n4700_
.sym 84029 $false
.sym 84030 $false
.sym 84031 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 84032 $abc$27458$new_n4666_
.sym 84041 receiver.o_data[6]
.sym 84042 $false
.sym 84043 $false
.sym 84044 $false
.sym 84045 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145
.sym 84046 i_clk$2$2
.sym 84047 $false
.sym 84051 fifo.fifo_mem[202][6]
.sym 84053 fifo.fifo_mem[202][5]
.sym 84128 fifo.rd_addr[1]
.sym 84129 $abc$27458$new_n4890_
.sym 84130 $abc$27458$new_n2815_
.sym 84131 $abc$27458$new_n2814_
.sym 84134 $abc$27458$new_n5104_
.sym 84135 fifo.rd_addr[0]
.sym 84136 fifo.fifo_mem[140][6]
.sym 84137 fifo.fifo_mem[136][6]
.sym 84152 $false
.sym 84153 $false
.sym 84154 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 84155 $abc$27458$new_n4529_
.sym 84158 receiver.o_data[1]
.sym 84159 $false
.sym 84160 $false
.sym 84161 $false
.sym 84164 receiver.o_data[7]
.sym 84165 $false
.sym 84166 $false
.sym 84167 $false
.sym 84168 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579
.sym 84169 i_clk$2$2
.sym 84170 $false
.sym 84172 $abc$27458$new_n3283_
.sym 84173 $abc$27458$new_n3551_
.sym 84174 fifo.fifo_mem[102][6]
.sym 84175 fifo.fifo_mem[102][1]
.sym 84176 fifo.fifo_mem[102][2]
.sym 84251 fifo.rd_addr[0]
.sym 84252 fifo.rd_addr[2]
.sym 84253 fifo.fifo_mem[61][6]
.sym 84254 fifo.fifo_mem[57][6]
.sym 84257 fifo.rd_addr[2]
.sym 84258 fifo.rd_addr[0]
.sym 84259 fifo.fifo_mem[102][1]
.sym 84260 fifo.fifo_mem[98][1]
.sym 84263 $false
.sym 84264 fifo.rd_addr[1]
.sym 84265 $abc$27458$new_n4056_
.sym 84266 $abc$27458$new_n4057_
.sym 84269 fifo.rd_addr[0]
.sym 84270 fifo.rd_addr[2]
.sym 84271 fifo.fifo_mem[203][0]
.sym 84272 fifo.fifo_mem[202][0]
.sym 84275 receiver.o_data[1]
.sym 84276 $false
.sym 84277 $false
.sym 84278 $false
.sym 84287 receiver.o_data[6]
.sym 84288 $false
.sym 84289 $false
.sym 84290 $false
.sym 84291 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131
.sym 84292 i_clk$2$2
.sym 84293 $false
.sym 84294 $abc$27458$new_n3546_
.sym 84295 $abc$27458$new_n3935_
.sym 84296 $abc$27458$new_n3426_
.sym 84297 $abc$27458$new_n3544_
.sym 84301 fifo.fifo_mem[32][0]
.sym 84368 fifo.rd_addr[2]
.sym 84369 fifo.rd_addr[1]
.sym 84370 fifo.fifo_mem[78][6]
.sym 84371 fifo.fifo_mem[76][6]
.sym 84374 fifo.rd_addr[0]
.sym 84375 fifo.rd_addr[2]
.sym 84376 fifo.fifo_mem[167][0]
.sym 84377 fifo.fifo_mem[163][0]
.sym 84380 fifo.rd_addr[4]
.sym 84381 fifo.rd_addr[0]
.sym 84382 $abc$27458$new_n4125_
.sym 84383 $abc$27458$new_n4124_
.sym 84398 receiver.o_data[7]
.sym 84399 $false
.sym 84400 $false
.sym 84401 $false
.sym 84414 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217
.sym 84415 i_clk$2$2
.sym 84416 $false
.sym 84417 $true$2
.sym 84418 fifo.fifo_mem[113][0]
.sym 84419 fifo.fifo_mem[113][1]
.sym 84497 fifo.rd_addr[1]
.sym 84498 fifo.rd_addr[2]
.sym 84499 fifo.fifo_mem[74][6]
.sym 84500 fifo.fifo_mem[72][6]
.sym 84509 receiver.o_data[7]
.sym 84510 $false
.sym 84511 $false
.sym 84512 $false
.sym 84533 receiver.o_data[4]
.sym 84534 $false
.sym 84535 $false
.sym 84536 $false
.sym 84537 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257
.sym 84538 i_clk$2$2
.sym 84539 $false
.sym 84540 $abc$27458$new_n3669_
.sym 84541 $abc$27458$new_n4361_
.sym 84543 $abc$27458$new_n3545_
.sym 84545 fifo.fifo_mem[4][5]
.sym 84546 fifo.fifo_mem[4][2]
.sym 84547 fifo.fifo_mem[4][3]
.sym 84614 fifo.rd_addr[2]
.sym 84615 fifo.rd_addr[0]
.sym 84616 fifo.fifo_mem[60][6]
.sym 84617 fifo.fifo_mem[56][6]
.sym 84632 fifo.rd_addr[2]
.sym 84633 fifo.rd_addr[0]
.sym 84634 fifo.fifo_mem[76][2]
.sym 84635 fifo.fifo_mem[72][2]
.sym 84644 receiver.o_data[7]
.sym 84645 $false
.sym 84646 $false
.sym 84647 $false
.sym 84650 receiver.o_data[5]
.sym 84651 $false
.sym 84652 $false
.sym 84653 $false
.sym 84656 receiver.o_data[3]
.sym 84657 $false
.sym 84658 $false
.sym 84659 $false
.sym 84660 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793
.sym 84661 i_clk$2$2
.sym 84662 $false
.sym 84665 fifo.fifo_mem[72][7]
.sym 84667 fifo.fifo_mem[72][4]
.sym 84737 fifo.rd_addr[2]
.sym 84738 fifo.rd_addr[0]
.sym 84739 fifo.fifo_mem[76][0]
.sym 84740 fifo.fifo_mem[72][0]
.sym 84755 receiver.o_data[0]
.sym 84756 $false
.sym 84757 $false
.sym 84758 $false
.sym 84773 receiver.o_data[2]
.sym 84774 $false
.sym 84775 $false
.sym 84776 $false
.sym 84783 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339
.sym 84784 i_clk$2$2
.sym 84785 $false
.sym 84786 fifo.fifo_mem[110][3]
.sym 84789 fifo.fifo_mem[110][5]
.sym 84790 fifo.fifo_mem[110][0]
.sym 84878 receiver.o_data[0]
.sym 84879 $false
.sym 84880 $false
.sym 84881 $false
.sym 84890 receiver.o_data[7]
.sym 84891 $false
.sym 84892 $false
.sym 84893 $false
.sym 84896 receiver.o_data[2]
.sym 84897 $false
.sym 84898 $false
.sym 84899 $false
.sym 84902 receiver.o_data[6]
.sym 84903 $false
.sym 84904 $false
.sym 84905 $false
.sym 84906 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099
.sym 84907 i_clk$2$2
.sym 84908 $false
.sym 85011 $abc$27458$new_n3761_
.sym 85012 $abc$27458$new_n3585_
.sym 85013 fifo.fifo_mem[246][4]
.sym 85014 fifo.fifo_mem[246][5]
.sym 85096 receiver.o_data[1]
.sym 85097 $false
.sym 85098 $false
.sym 85099 $false
.sym 85102 receiver.o_data[6]
.sym 85103 $false
.sym 85104 $false
.sym 85105 $false
.sym 85130 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808
.sym 85131 i_clk$2$2
.sym 85132 $false
.sym 85137 fifo.fifo_mem[252][5]
.sym 85138 fifo.fifo_mem[252][0]
.sym 85141 fifo.fifo_mem[252][6]
.sym 85283 receiver.o_data[3]
.sym 85284 $false
.sym 85285 $false
.sym 85286 $false
.sym 85293 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921
.sym 85294 i_clk$2$2
.sym 85295 $false
.sym 85299 fifo.fifo_mem[219][4]
.sym 85300 fifo.fifo_mem[219][1]
.sym 85302 fifo.fifo_mem[219][0]
.sym 85303 fifo.fifo_mem[219][3]
.sym 85370 receiver.o_data[4]
.sym 85371 $false
.sym 85372 $false
.sym 85373 $false
.sym 85394 receiver.o_data[1]
.sym 85395 $false
.sym 85396 $false
.sym 85397 $false
.sym 85400 receiver.o_data[7]
.sym 85401 $false
.sym 85402 $false
.sym 85403 $false
.sym 85406 receiver.o_data[3]
.sym 85407 $false
.sym 85408 $false
.sym 85409 $false
.sym 85416 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833
.sym 85417 i_clk$2$2
.sym 85418 $false
.sym 85420 $abc$27458$new_n3277_
.sym 85421 $abc$27458$new_n2897_
.sym 85422 fifo.fifo_mem[123][5]
.sym 85423 fifo.fifo_mem[123][2]
.sym 85425 fifo.fifo_mem[123][4]
.sym 85426 fifo.fifo_mem[123][1]
.sym 85493 fifo.rd_addr[1]
.sym 85494 fifo.rd_addr[3]
.sym 85495 $abc$27458$new_n3276_
.sym 85496 $abc$27458$new_n3277_
.sym 85505 receiver.o_data[2]
.sym 85506 $false
.sym 85507 $false
.sym 85508 $false
.sym 85517 receiver.o_data[4]
.sym 85518 $false
.sym 85519 $false
.sym 85520 $false
.sym 85529 receiver.o_data[3]
.sym 85530 $false
.sym 85531 $false
.sym 85532 $false
.sym 85535 receiver.o_data[7]
.sym 85536 $false
.sym 85537 $false
.sym 85538 $false
.sym 85539 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985
.sym 85540 i_clk$2$2
.sym 85541 $false
.sym 85545 fifo.fifo_mem[149][1]
.sym 85547 fifo.fifo_mem[149][0]
.sym 85548 fifo.fifo_mem[149][6]
.sym 85634 fifo.rd_addr[0]
.sym 85635 fifo.rd_addr[2]
.sym 85636 fifo.fifo_mem[147][6]
.sym 85637 fifo.fifo_mem[146][6]
.sym 85646 fifo.rd_addr[0]
.sym 85647 fifo.rd_addr[2]
.sym 85648 fifo.fifo_mem[149][1]
.sym 85649 fifo.fifo_mem[145][1]
.sym 85652 receiver.o_data[2]
.sym 85653 $false
.sym 85654 $false
.sym 85655 $false
.sym 85658 receiver.o_data[1]
.sym 85659 $false
.sym 85660 $false
.sym 85661 $false
.sym 85662 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275
.sym 85663 i_clk$2$2
.sym 85664 $false
.sym 85665 $abc$27458$new_n3660_
.sym 85666 $abc$27458$new_n2673_
.sym 85667 $abc$27458$new_n4172_
.sym 85668 fifo.fifo_mem[42][2]
.sym 85669 fifo.fifo_mem[42][1]
.sym 85670 fifo.fifo_mem[42][3]
.sym 85671 fifo.fifo_mem[42][6]
.sym 85672 fifo.fifo_mem[42][0]
.sym 85745 fifo.rd_addr[0]
.sym 85746 fifo.rd_addr[2]
.sym 85747 fifo.fifo_mem[149][3]
.sym 85748 fifo.fifo_mem[145][3]
.sym 85757 fifo.rd_addr[0]
.sym 85758 fifo.rd_addr[2]
.sym 85759 fifo.fifo_mem[247][2]
.sym 85760 fifo.fifo_mem[243][2]
.sym 85763 receiver.o_data[6]
.sym 85764 $false
.sym 85765 $false
.sym 85766 $false
.sym 85775 receiver.o_data[2]
.sym 85776 $false
.sym 85777 $false
.sym 85778 $false
.sym 85781 receiver.o_data[7]
.sym 85782 $false
.sym 85783 $false
.sym 85784 $false
.sym 85785 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537
.sym 85786 i_clk$2$2
.sym 85787 $false
.sym 85790 fifo.fifo_mem[8][5]
.sym 85791 fifo.fifo_mem[8][1]
.sym 85793 fifo.fifo_mem[8][4]
.sym 85794 fifo.fifo_mem[8][7]
.sym 85795 fifo.fifo_mem[8][6]
.sym 85862 fifo.rd_addr[0]
.sym 85863 fifo.rd_addr[2]
.sym 85864 fifo.fifo_mem[15][6]
.sym 85865 fifo.fifo_mem[11][6]
.sym 85868 $abc$27458$new_n3275_
.sym 85869 $abc$27458$new_n3269_
.sym 85870 $abc$27458$new_n3278_
.sym 85871 $abc$27458$new_n3272_
.sym 85880 fifo.rd_addr[1]
.sym 85881 fifo.rd_addr[0]
.sym 85882 $abc$27458$new_n2836_
.sym 85883 $abc$27458$new_n2837_
.sym 85886 fifo.rd_addr[0]
.sym 85887 fifo.rd_addr[2]
.sym 85888 fifo.fifo_mem[173][7]
.sym 85889 fifo.fifo_mem[169][7]
.sym 85892 fifo.rd_addr[0]
.sym 85893 fifo.rd_addr[2]
.sym 85894 fifo.fifo_mem[149][0]
.sym 85895 fifo.fifo_mem[145][0]
.sym 85898 receiver.o_data[4]
.sym 85899 $false
.sym 85900 $false
.sym 85901 $false
.sym 85908 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465
.sym 85909 i_clk$2$2
.sym 85910 $false
.sym 85911 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465
.sym 85912 $abc$27458$new_n3157_
.sym 85913 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681
.sym 85915 fifo.fifo_mem[181][2]
.sym 85916 fifo.fifo_mem[181][6]
.sym 85991 fifo.rd_addr[2]
.sym 85992 fifo.rd_addr[0]
.sym 85993 fifo.fifo_mem[36][1]
.sym 85994 fifo.fifo_mem[32][1]
.sym 85997 fifo.rd_addr[3]
.sym 85998 $abc$27458$new_n2955_
.sym 85999 $abc$27458$new_n2949_
.sym 86000 $abc$27458$new_n2948_
.sym 86003 $abc$27458$new_n5176_
.sym 86004 $abc$27458$new_n5177_
.sym 86005 fifo.rd_addr[1]
.sym 86006 fifo.rd_addr[3]
.sym 86009 fifo.rd_addr[2]
.sym 86010 fifo.rd_addr[0]
.sym 86011 fifo.fifo_mem[94][4]
.sym 86012 fifo.fifo_mem[90][4]
.sym 86015 fifo.rd_addr[2]
.sym 86016 fifo.rd_addr[0]
.sym 86017 fifo.fifo_mem[94][3]
.sym 86018 fifo.fifo_mem[90][3]
.sym 86021 fifo.rd_addr[2]
.sym 86022 fifo.rd_addr[0]
.sym 86023 fifo.fifo_mem[12][6]
.sym 86024 fifo.fifo_mem[8][6]
.sym 86027 receiver.o_data[6]
.sym 86028 $false
.sym 86029 $false
.sym 86030 $false
.sym 86031 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616
.sym 86032 i_clk$2$2
.sym 86033 $false
.sym 86034 $abc$27458$new_n5100_
.sym 86037 $abc$27458$new_n4259_
.sym 86038 fifo.fifo_mem[179][2]
.sym 86039 fifo.fifo_mem[179][3]
.sym 86040 fifo.fifo_mem[179][6]
.sym 86041 fifo.fifo_mem[179][1]
.sym 86114 fifo.rd_addr[2]
.sym 86115 fifo.rd_addr[0]
.sym 86116 fifo.fifo_mem[126][4]
.sym 86117 fifo.fifo_mem[122][4]
.sym 86120 fifo.rd_addr[5]
.sym 86121 $abc$27458$new_n5220_
.sym 86122 $abc$27458$new_n3661_
.sym 86123 $abc$27458$new_n3660_
.sym 86126 fifo.rd_addr[0]
.sym 86127 fifo.rd_addr[2]
.sym 86128 fifo.fifo_mem[87][4]
.sym 86129 fifo.fifo_mem[83][4]
.sym 86132 $false
.sym 86133 fifo.rd_addr[1]
.sym 86134 $abc$27458$new_n4070_
.sym 86135 $abc$27458$new_n4069_
.sym 86138 fifo.rd_addr[3]
.sym 86139 $abc$27458$new_n3649_
.sym 86140 $abc$27458$new_n3648_
.sym 86141 $abc$27458$new_n3647_
.sym 86144 fifo.rd_addr[3]
.sym 86145 $abc$27458$new_n5000_
.sym 86146 $abc$27458$new_n3361_
.sym 86147 $abc$27458$new_n3360_
.sym 86150 receiver.o_data[1]
.sym 86151 $false
.sym 86152 $false
.sym 86153 $false
.sym 86154 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553
.sym 86155 i_clk$2$2
.sym 86156 $false
.sym 86157 $abc$27458$new_n3647_
.sym 86159 $abc$27458$new_n3991_
.sym 86160 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561
.sym 86161 $abc$27458$new_n4061_
.sym 86162 $abc$27458$new_n3529_
.sym 86163 $abc$27458$new_n4062_
.sym 86164 fifo.fifo_mem[34][0]
.sym 86231 $false
.sym 86232 $false
.sym 86233 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 86234 $abc$27458$new_n4683_
.sym 86237 $false
.sym 86238 fifo.rd_addr[1]
.sym 86239 $abc$27458$new_n3988_
.sym 86240 $abc$27458$new_n3989_
.sym 86243 fifo.rd_addr[2]
.sym 86244 fifo.rd_addr[0]
.sym 86245 fifo.fifo_mem[149][7]
.sym 86246 fifo.fifo_mem[145][7]
.sym 86249 fifo.rd_addr[0]
.sym 86250 fifo.rd_addr[2]
.sym 86251 fifo.fifo_mem[23][4]
.sym 86252 fifo.fifo_mem[19][4]
.sym 86255 fifo.rd_addr[4]
.sym 86256 fifo.rd_addr[1]
.sym 86257 $abc$27458$new_n4072_
.sym 86258 $abc$27458$new_n4073_
.sym 86261 $abc$27458$new_n4071_
.sym 86262 $abc$27458$new_n4068_
.sym 86263 $abc$27458$new_n4077_
.sym 86264 $abc$27458$new_n4074_
.sym 86267 fifo.rd_addr[0]
.sym 86268 fifo.rd_addr[2]
.sym 86269 fifo.fifo_mem[45][1]
.sym 86270 fifo.fifo_mem[41][1]
.sym 86273 receiver.o_data[4]
.sym 86274 $false
.sym 86275 $false
.sym 86276 $false
.sym 86277 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955
.sym 86278 i_clk$2$2
.sym 86279 $false
.sym 86280 $abc$27458$new_n4258_
.sym 86281 $abc$27458$new_n5000_
.sym 86282 $abc$27458$new_n3528_
.sym 86284 $abc$27458$new_n3731_
.sym 86285 $abc$27458$new_n3730_
.sym 86286 fifo.fifo_mem[43][4]
.sym 86354 fifo.rd_addr[1]
.sym 86355 fifo.rd_addr[3]
.sym 86356 $abc$27458$new_n3279_
.sym 86357 $abc$27458$new_n3280_
.sym 86360 fifo.rd_addr[2]
.sym 86361 fifo.rd_addr[0]
.sym 86362 fifo.fifo_mem[148][0]
.sym 86363 fifo.fifo_mem[144][0]
.sym 86366 $abc$27458$new_n2841_
.sym 86367 $abc$27458$new_n2832_
.sym 86368 $abc$27458$new_n2838_
.sym 86369 $abc$27458$new_n2835_
.sym 86372 fifo.rd_addr[3]
.sym 86373 $abc$27458$new_n2839_
.sym 86374 $abc$27458$new_n2840_
.sym 86375 fifo.rd_addr[1]
.sym 86378 $abc$27458$new_n5127_
.sym 86379 fifo.rd_addr[0]
.sym 86380 fifo.fifo_mem[148][7]
.sym 86381 fifo.fifo_mem[144][7]
.sym 86384 $false
.sym 86385 $false
.sym 86386 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 86387 $abc$27458$new_n4768_
.sym 86390 $abc$27458$new_n4263_
.sym 86391 $abc$27458$new_n4258_
.sym 86392 $abc$27458$new_n5128_
.sym 86393 fifo.rd_addr[1]
.sym 86396 receiver.o_data[4]
.sym 86397 $false
.sym 86398 $false
.sym 86399 $false
.sym 86400 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315
.sym 86401 i_clk$2$2
.sym 86402 $false
.sym 86403 $abc$27458$new_n4174_
.sym 86404 $abc$27458$new_n4169_
.sym 86405 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387
.sym 86407 $abc$27458$new_n4170_
.sym 86408 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603
.sym 86409 $abc$27458$new_n5140_
.sym 86410 fifo.fifo_mem[81][4]
.sym 86477 fifo.rd_addr[0]
.sym 86478 fifo.rd_addr[2]
.sym 86479 fifo.fifo_mem[95][3]
.sym 86480 fifo.fifo_mem[91][3]
.sym 86483 fifo.rd_addr[3]
.sym 86484 fifo.rd_addr[1]
.sym 86485 $abc$27458$new_n2926_
.sym 86486 $abc$27458$new_n2927_
.sym 86489 $false
.sym 86490 fifo.rd_addr[3]
.sym 86491 $abc$27458$new_n3423_
.sym 86492 $abc$27458$new_n3422_
.sym 86495 fifo.rd_addr[2]
.sym 86496 fifo.rd_addr[0]
.sym 86497 fifo.fifo_mem[14][6]
.sym 86498 fifo.fifo_mem[10][6]
.sym 86501 $false
.sym 86502 $false
.sym 86503 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 86504 $abc$27458$new_n4529_
.sym 86507 fifo.rd_addr[2]
.sym 86508 fifo.rd_addr[0]
.sym 86509 fifo.fifo_mem[14][1]
.sym 86510 fifo.fifo_mem[10][1]
.sym 86513 $false
.sym 86514 $false
.sym 86515 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 86516 $abc$27458$new_n4649_
.sym 86519 receiver.o_data[1]
.sym 86520 $false
.sym 86521 $false
.sym 86522 $false
.sym 86523 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712
.sym 86524 i_clk$2$2
.sym 86525 $false
.sym 86526 $abc$27458$new_n4397_
.sym 86527 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955
.sym 86528 $abc$27458$new_n3721_
.sym 86529 $abc$27458$new_n4398_
.sym 86530 $abc$27458$new_n5237_
.sym 86531 $abc$27458$new_n3723_
.sym 86532 fifo.fifo_mem[242][3]
.sym 86533 fifo.fifo_mem[242][7]
.sym 86600 fifo.rd_addr[1]
.sym 86601 $abc$27458$new_n4948_
.sym 86602 $abc$27458$new_n3077_
.sym 86603 $abc$27458$new_n3076_
.sym 86606 $false
.sym 86607 $false
.sym 86608 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 86609 $abc$27458$new_n4802_
.sym 86618 receiver.o_data[2]
.sym 86619 $false
.sym 86620 $false
.sym 86621 $false
.sym 86624 receiver.o_data[4]
.sym 86625 $false
.sym 86626 $false
.sym 86627 $false
.sym 86630 receiver.o_data[7]
.sym 86631 $false
.sym 86632 $false
.sym 86633 $false
.sym 86636 receiver.o_data[1]
.sym 86637 $false
.sym 86638 $false
.sym 86639 $false
.sym 86642 receiver.o_data[5]
.sym 86643 $false
.sym 86644 $false
.sym 86645 $false
.sym 86646 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905
.sym 86647 i_clk$2$2
.sym 86648 $false
.sym 86649 $abc$27458$new_n3522_
.sym 86650 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369
.sym 86651 fifo.fifo_mem[10][3]
.sym 86652 fifo.fifo_mem[10][4]
.sym 86653 fifo.fifo_mem[10][0]
.sym 86655 fifo.fifo_mem[10][6]
.sym 86723 fifo.rd_addr[4]
.sym 86724 fifo.rd_addr[5]
.sym 86725 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[3]_new_inv_
.sym 86726 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[3]_new_inv_
.sym 86729 fifo.rd_addr[1]
.sym 86730 $abc$27458$new_n3412_
.sym 86731 $abc$27458$new_n3421_
.sym 86732 $abc$27458$new_n3418_
.sym 86735 receiver.o_data[6]
.sym 86736 $false
.sym 86737 $false
.sym 86738 $false
.sym 86747 receiver.o_data[3]
.sym 86748 $false
.sym 86749 $false
.sym 86750 $false
.sym 86753 receiver.o_data[2]
.sym 86754 $false
.sym 86755 $false
.sym 86756 $false
.sym 86759 receiver.o_data[0]
.sym 86760 $false
.sym 86761 $false
.sym 86762 $false
.sym 86769 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315
.sym 86770 i_clk$2$2
.sym 86771 $false
.sym 86772 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635
.sym 86774 fifo.fifo_mem[23][3]
.sym 86775 fifo.fifo_mem[23][7]
.sym 86776 fifo.fifo_mem[23][0]
.sym 86777 fifo.fifo_mem[23][5]
.sym 86852 fifo.rd_addr[0]
.sym 86853 fifo.rd_addr[2]
.sym 86854 fifo.fifo_mem[239][2]
.sym 86855 fifo.fifo_mem[235][2]
.sym 86858 fifo.rd_addr[2]
.sym 86859 fifo.rd_addr[1]
.sym 86860 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][51]$a$1226[3]_new_
.sym 86861 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][50]$a$1223[3]_new_
.sym 86864 $false
.sym 86865 fifo.rd_addr[0]
.sym 86866 fifo.fifo_mem[201][3]
.sym 86867 fifo.fifo_mem[200][3]
.sym 86870 $false
.sym 86871 $false
.sym 86872 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 86873 $abc$27458$new_n4649_
.sym 86876 $false
.sym 86877 fifo.rd_addr[0]
.sym 86878 fifo.fifo_mem[205][3]
.sym 86879 fifo.fifo_mem[204][3]
.sym 86882 fifo.rd_addr[0]
.sym 86883 fifo.rd_addr[2]
.sym 86884 fifo.fifo_mem[23][0]
.sym 86885 fifo.fifo_mem[19][0]
.sym 86888 receiver.o_data[2]
.sym 86889 $false
.sym 86890 $false
.sym 86891 $false
.sym 86892 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153
.sym 86893 i_clk$2$2
.sym 86894 $false
.sym 86896 $abc$27458$new_n3860_
.sym 86897 fifo.fifo_mem[177][0]
.sym 86898 fifo.fifo_mem[177][7]
.sym 86899 fifo.fifo_mem[177][6]
.sym 86901 fifo.fifo_mem[177][4]
.sym 86969 $abc$27458$new_n2707_
.sym 86970 $abc$27458$new_n2711_
.sym 86971 $abc$27458$new_n2710_
.sym 86972 fifo.rd_addr[3]
.sym 86975 fifo.rd_addr[1]
.sym 86976 $abc$27458$new_n4875_
.sym 86977 $abc$27458$new_n2691_
.sym 86978 $abc$27458$new_n2690_
.sym 86981 fifo.rd_addr[1]
.sym 86982 fifo.rd_addr[3]
.sym 86983 $abc$27458$new_n2708_
.sym 86984 $abc$27458$new_n2709_
.sym 86987 fifo.rd_addr[4]
.sym 86988 fifo.rd_addr[3]
.sym 86989 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[0]_new_inv_
.sym 86990 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$b$951[0]_new_inv_
.sym 86993 fifo.rd_addr[2]
.sym 86994 fifo.rd_addr[0]
.sym 86995 fifo.fifo_mem[70][0]
.sym 86996 fifo.fifo_mem[66][0]
.sym 86999 fifo.rd_addr[0]
.sym 87000 fifo.rd_addr[2]
.sym 87001 fifo.fifo_mem[117][0]
.sym 87002 fifo.fifo_mem[113][0]
.sym 87005 receiver.o_data[1]
.sym 87006 $false
.sym 87007 $false
.sym 87008 $false
.sym 87011 receiver.o_data[7]
.sym 87012 $false
.sym 87013 $false
.sym 87014 $false
.sym 87015 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867
.sym 87016 i_clk$2$2
.sym 87017 $false
.sym 87018 $abc$27458$new_n4096_
.sym 87019 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969
.sym 87020 $abc$27458$new_n4171_
.sym 87021 fifo.fifo_mem[64][1]
.sym 87024 fifo.fifo_mem[64][3]
.sym 87025 fifo.fifo_mem[64][2]
.sym 87092 fifo.rd_addr[1]
.sym 87093 fifo.rd_addr[2]
.sym 87094 fifo.fifo_mem[111][1]
.sym 87095 fifo.fifo_mem[107][1]
.sym 87098 fifo.rd_addr[1]
.sym 87099 fifo.rd_addr[2]
.sym 87100 fifo.fifo_mem[110][1]
.sym 87101 fifo.fifo_mem[108][1]
.sym 87110 fifo.rd_addr[0]
.sym 87111 $abc$27458$new_n4896_
.sym 87112 $abc$27458$new_n2880_
.sym 87113 $abc$27458$new_n2879_
.sym 87116 fifo.rd_addr[2]
.sym 87117 fifo.rd_addr[1]
.sym 87118 fifo.fifo_mem[109][1]
.sym 87119 fifo.fifo_mem[105][1]
.sym 87122 $abc$27458$new_n4895_
.sym 87123 fifo.rd_addr[2]
.sym 87124 fifo.fifo_mem[106][1]
.sym 87125 fifo.fifo_mem[104][1]
.sym 87128 receiver.o_data[5]
.sym 87129 $false
.sym 87130 $false
.sym 87131 $false
.sym 87134 receiver.o_data[4]
.sym 87135 $false
.sym 87136 $false
.sym 87137 $false
.sym 87138 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507
.sym 87139 i_clk$2$2
.sym 87140 $false
.sym 87141 $abc$27458$new_n3677_
.sym 87142 $abc$27458$new_n4098_
.sym 87143 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[3]
.sym 87144 $abc$27458$new_n3549_
.sym 87145 $abc$27458$new_n3547_
.sym 87146 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859
.sym 87147 fifo.fifo_mem[85][4]
.sym 87148 fifo.fifo_mem[85][6]
.sym 87215 $abc$27458$new_n3544_
.sym 87216 $abc$27458$new_n3541_
.sym 87217 $abc$27458$new_n3550_
.sym 87218 $abc$27458$new_n3547_
.sym 87221 fifo.rd_addr[2]
.sym 87222 fifo.rd_addr[0]
.sym 87223 fifo.fifo_mem[110][7]
.sym 87224 fifo.fifo_mem[106][7]
.sym 87227 $false
.sym 87228 $false
.sym 87229 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 87230 $abc$27458$new_n4579_
.sym 87233 fifo.rd_addr[4]
.sym 87234 fifo.rd_addr[5]
.sym 87235 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[2]_new_
.sym 87236 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[2]_new_
.sym 87239 receiver.o_data[2]
.sym 87240 $false
.sym 87241 $false
.sym 87242 $false
.sym 87245 receiver.o_data[5]
.sym 87246 $false
.sym 87247 $false
.sym 87248 $false
.sym 87251 receiver.o_data[1]
.sym 87252 $false
.sym 87253 $false
.sym 87254 $false
.sym 87257 receiver.o_data[7]
.sym 87258 $false
.sym 87259 $false
.sym 87260 $false
.sym 87261 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617
.sym 87262 i_clk$2$2
.sym 87263 $false
.sym 87264 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939
.sym 87265 $abc$27458$new_n4859_
.sym 87266 $abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[1]_new_
.sym 87267 $abc$27458$new_n2700_
.sym 87268 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291
.sym 87269 fifo.fifo_mem[206][4]
.sym 87270 fifo.fifo_mem[206][7]
.sym 87271 fifo.fifo_mem[206][5]
.sym 87338 fifo.rd_addr[1]
.sym 87339 fifo.rd_addr[2]
.sym 87340 fifo.fifo_mem[207][7]
.sym 87341 fifo.fifo_mem[203][7]
.sym 87344 $abc$27458$new_n2862_
.sym 87345 fifo.rd_addr[0]
.sym 87346 $abc$27458$new_n2866_
.sym 87347 $abc$27458$new_n2865_
.sym 87350 fifo.rd_addr[2]
.sym 87351 fifo.rd_addr[0]
.sym 87352 fifo.fifo_mem[110][5]
.sym 87353 fifo.fifo_mem[106][5]
.sym 87356 fifo.rd_addr[1]
.sym 87357 fifo.rd_addr[2]
.sym 87358 fifo.fifo_mem[83][1]
.sym 87359 fifo.fifo_mem[81][1]
.sym 87362 fifo.rd_addr[3]
.sym 87363 fifo.rd_addr[0]
.sym 87364 $abc$27458$new_n2864_
.sym 87365 $abc$27458$new_n2863_
.sym 87368 fifo.rd_addr[2]
.sym 87369 fifo.rd_addr[1]
.sym 87370 fifo.fifo_mem[86][1]
.sym 87371 fifo.fifo_mem[84][1]
.sym 87380 receiver.o_data[1]
.sym 87381 $false
.sym 87382 $false
.sym 87383 $false
.sym 87384 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635
.sym 87385 i_clk$2$2
.sym 87386 $false
.sym 87388 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569
.sym 87390 $abc$27458$new_n2699_
.sym 87391 $abc$27458$new_n5212_
.sym 87392 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259
.sym 87394 fifo.fifo_mem[95][4]
.sym 87461 fifo.rd_addr[2]
.sym 87462 fifo.rd_addr[0]
.sym 87463 fifo.fifo_mem[119][5]
.sym 87464 fifo.fifo_mem[115][5]
.sym 87467 fifo.rd_addr[2]
.sym 87468 fifo.rd_addr[0]
.sym 87469 fifo.fifo_mem[156][7]
.sym 87470 fifo.fifo_mem[152][7]
.sym 87473 fifo.rd_addr[2]
.sym 87474 fifo.rd_addr[0]
.sym 87475 fifo.fifo_mem[116][2]
.sym 87476 fifo.fifo_mem[112][2]
.sym 87479 fifo.rd_addr[3]
.sym 87480 fifo.rd_addr[0]
.sym 87481 $abc$27458$new_n4247_
.sym 87482 $abc$27458$new_n4248_
.sym 87485 fifo.rd_addr[4]
.sym 87486 fifo.rd_addr[3]
.sym 87487 $abc$27458$new_n3551_
.sym 87488 $abc$27458$new_n3552_
.sym 87491 fifo.rd_addr[2]
.sym 87492 fifo.rd_addr[0]
.sym 87493 fifo.fifo_mem[198][5]
.sym 87494 fifo.fifo_mem[194][5]
.sym 87497 $false
.sym 87498 $false
.sym 87499 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 87500 $abc$27458$new_n4768_
.sym 87503 receiver.o_data[2]
.sym 87504 $false
.sym 87505 $false
.sym 87506 $false
.sym 87507 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134
.sym 87508 i_clk$2$2
.sym 87509 $false
.sym 87510 $abc$27458$new_n3672_
.sym 87511 $abc$27458$new_n3673_
.sym 87512 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361
.sym 87514 $abc$27458$new_n4860_
.sym 87515 fifo.fifo_mem[25][2]
.sym 87517 fifo.fifo_mem[25][7]
.sym 87584 fifo.rd_addr[0]
.sym 87585 fifo.rd_addr[2]
.sym 87586 fifo.fifo_mem[213][5]
.sym 87587 fifo.fifo_mem[209][5]
.sym 87590 $false
.sym 87591 $false
.sym 87592 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 87593 $abc$27458$new_n4597_
.sym 87596 $false
.sym 87597 $false
.sym 87598 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 87599 $abc$27458$new_n4717_
.sym 87602 $abc$27458$new_n4874_
.sym 87603 fifo.rd_addr[0]
.sym 87604 fifo.fifo_mem[126][0]
.sym 87605 fifo.fifo_mem[122][0]
.sym 87608 fifo.rd_addr[2]
.sym 87609 fifo.rd_addr[0]
.sym 87610 fifo.fifo_mem[127][0]
.sym 87611 fifo.fifo_mem[123][0]
.sym 87614 $abc$27458$new_n4264_
.sym 87615 $abc$27458$new_n4268_
.sym 87616 $abc$27458$new_n4267_
.sym 87617 fifo.rd_addr[1]
.sym 87620 $false
.sym 87621 $abc$27458$receiver.zero_baud_counter_new_
.sym 87622 $abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.sym 87623 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[3]
.sym 87626 $false
.sym 87627 $false
.sym 87628 $abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[12]
.sym 87629 $abc$27458$receiver.zero_baud_counter_new_
.sym 87630 $true
.sym 87631 i_clk$2$2
.sym 87632 $abc$27458$auto$rtlil.cc:1969:NotGate$27424$2
.sym 87633 $abc$27458$new_n4999_
.sym 87635 $abc$27458$new_n3518_
.sym 87636 fifo.fifo_mem[32][3]
.sym 87637 fifo.fifo_mem[32][2]
.sym 87639 fifo.fifo_mem[32][7]
.sym 87707 fifo.rd_addr[0]
.sym 87708 fifo.rd_addr[2]
.sym 87709 fifo.fifo_mem[207][5]
.sym 87710 fifo.fifo_mem[203][5]
.sym 87713 fifo.rd_addr[3]
.sym 87714 $abc$27458$new_n5088_
.sym 87715 $abc$27458$new_n3933_
.sym 87716 $abc$27458$new_n3932_
.sym 87719 fifo.rd_addr[2]
.sym 87720 fifo.rd_addr[0]
.sym 87721 fifo.fifo_mem[206][5]
.sym 87722 fifo.fifo_mem[202][5]
.sym 87725 fifo.rd_addr[0]
.sym 87726 fifo.rd_addr[2]
.sym 87727 fifo.fifo_mem[157][1]
.sym 87728 fifo.fifo_mem[153][1]
.sym 87731 fifo.rd_addr[0]
.sym 87732 fifo.rd_addr[2]
.sym 87733 fifo.fifo_mem[199][5]
.sym 87734 fifo.fifo_mem[195][5]
.sym 87737 fifo.rd_addr[1]
.sym 87738 $abc$27458$new_n3935_
.sym 87739 $abc$27458$new_n3931_
.sym 87740 $abc$27458$new_n3930_
.sym 87743 receiver.o_data[3]
.sym 87744 $false
.sym 87745 $false
.sym 87746 $false
.sym 87749 receiver.o_data[1]
.sym 87750 $false
.sym 87751 $false
.sym 87752 $false
.sym 87753 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409
.sym 87754 i_clk$2$2
.sym 87755 $false
.sym 87756 $abc$27458$new_n2849_
.sym 87757 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16483[2]_new_
.sym 87758 $abc$27458$new_n5119_
.sym 87759 $abc$27458$new_n2852_
.sym 87760 $abc$27458$new_n2850_
.sym 87761 $abc$27458$new_n4145_
.sym 87763 fifo.fifo_mem[8][3]
.sym 87830 fifo.rd_addr[2]
.sym 87831 fifo.rd_addr[1]
.sym 87832 fifo.fifo_mem[70][1]
.sym 87833 fifo.fifo_mem[68][1]
.sym 87836 receiver.o_data[3]
.sym 87837 $false
.sym 87838 $false
.sym 87839 $false
.sym 87842 receiver.o_data[1]
.sym 87843 $false
.sym 87844 $false
.sym 87845 $false
.sym 87848 receiver.o_data[0]
.sym 87849 $false
.sym 87850 $false
.sym 87851 $false
.sym 87876 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435
.sym 87877 i_clk$2$2
.sym 87878 $false
.sym 87880 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[1]_new_
.sym 87883 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443
.sym 87884 $abc$27458$new_n5021_
.sym 87885 receiver.o_data[1]
.sym 87959 $abc$27458$new_n3426_
.sym 87960 $abc$27458$new_n3430_
.sym 87961 $abc$27458$new_n3429_
.sym 87962 fifo.rd_addr[3]
.sym 87965 fifo.rd_addr[2]
.sym 87966 fifo.rd_addr[0]
.sym 87967 fifo.fifo_mem[68][3]
.sym 87968 fifo.fifo_mem[64][3]
.sym 87971 fifo.rd_addr[3]
.sym 87972 fifo.rd_addr[2]
.sym 87973 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][18]$b$1128[3]_new_inv_
.sym 87974 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][19]$b$1131[3]_new_inv_
.sym 87989 fifo.rd_addr[1]
.sym 87990 $abc$27458$new_n3425_
.sym 87991 $abc$27458$new_n3434_
.sym 87992 $abc$27458$new_n3431_
.sym 87995 receiver.o_data[7]
.sym 87996 $false
.sym 87997 $false
.sym 87998 $false
.sym 87999 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571
.sym 88000 i_clk$2$2
.sym 88001 $false
.sym 88002 fifo.fifo_mem[240][0]
.sym 88007 fifo.fifo_mem[240][6]
.sym 88008 fifo.fifo_mem[240][4]
.sym 88009 fifo.fifo_mem[240][3]
.sym 88076 fifo.rd_addr[5]
.sym 88077 $abc$27458$new_n5047_
.sym 88078 $abc$27458$new_n3641_
.sym 88079 $abc$27458$new_n3640_
.sym 88082 $false
.sym 88083 $false
.sym 88084 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 88085 $abc$27458$new_n4579_
.sym 88088 receiver.o_data[5]
.sym 88089 $false
.sym 88090 $false
.sym 88091 $false
.sym 88112 receiver.o_data[6]
.sym 88113 $false
.sym 88114 $false
.sym 88115 $false
.sym 88122 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097
.sym 88123 i_clk$2$2
.sym 88124 $false
.sym 88127 $abc$27458$new_n5160_
.sym 88128 $abc$27458$new_n3170_
.sym 88131 $abc$27458$new_n2815_
.sym 88132 fifo.fifo_mem[136][6]
.sym 88217 receiver.o_data[6]
.sym 88218 $false
.sym 88219 $false
.sym 88220 $false
.sym 88229 receiver.o_data[5]
.sym 88230 $false
.sym 88231 $false
.sym 88232 $false
.sym 88245 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569
.sym 88246 i_clk$2$2
.sym 88247 $false
.sym 88249 $abc$27458$new_n3404_
.sym 88250 $abc$27458$new_n4140_
.sym 88251 $abc$27458$new_n3314_
.sym 88252 fifo.fifo_mem[197][6]
.sym 88253 fifo.fifo_mem[197][7]
.sym 88254 fifo.fifo_mem[197][3]
.sym 88255 fifo.fifo_mem[197][1]
.sym 88328 $false
.sym 88329 fifo.rd_addr[2]
.sym 88330 fifo.fifo_mem[102][2]
.sym 88331 fifo.fifo_mem[98][2]
.sym 88334 fifo.rd_addr[0]
.sym 88335 fifo.rd_addr[2]
.sym 88336 fifo.fifo_mem[159][4]
.sym 88337 fifo.fifo_mem[155][4]
.sym 88340 receiver.o_data[6]
.sym 88341 $false
.sym 88342 $false
.sym 88343 $false
.sym 88346 receiver.o_data[1]
.sym 88347 $false
.sym 88348 $false
.sym 88349 $false
.sym 88352 receiver.o_data[2]
.sym 88353 $false
.sym 88354 $false
.sym 88355 $false
.sym 88368 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699
.sym 88369 i_clk$2$2
.sym 88370 $false
.sym 88371 $abc$27458$new_n3802_
.sym 88372 fifo.fifo_mem[61][6]
.sym 88373 fifo.fifo_mem[61][0]
.sym 88375 fifo.fifo_mem[61][4]
.sym 88376 fifo.fifo_mem[61][2]
.sym 88377 fifo.fifo_mem[61][5]
.sym 88445 fifo.rd_addr[0]
.sym 88446 fifo.rd_addr[2]
.sym 88447 fifo.fifo_mem[143][4]
.sym 88448 fifo.fifo_mem[139][4]
.sym 88451 fifo.rd_addr[2]
.sym 88452 fifo.rd_addr[0]
.sym 88453 fifo.fifo_mem[196][5]
.sym 88454 fifo.fifo_mem[192][5]
.sym 88457 $false
.sym 88458 fifo.rd_addr[3]
.sym 88459 $abc$27458$new_n3428_
.sym 88460 $abc$27458$new_n3427_
.sym 88463 fifo.rd_addr[4]
.sym 88464 fifo.rd_addr[3]
.sym 88465 $abc$27458$new_n3545_
.sym 88466 $abc$27458$new_n3546_
.sym 88487 receiver.o_data[0]
.sym 88488 $false
.sym 88489 $false
.sym 88490 $false
.sym 88491 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003
.sym 88492 i_clk$2$2
.sym 88493 $false
.sym 88494 fifo.fifo_mem[162][5]
.sym 88495 fifo.fifo_mem[162][7]
.sym 88498 fifo.fifo_mem[162][3]
.sym 88499 fifo.fifo_mem[162][0]
.sym 88500 fifo.fifo_mem[162][2]
.sym 88568 $false
.sym 88569 $false
.sym 88570 $false
.sym 88571 $false
.sym 88574 receiver.o_data[0]
.sym 88575 $false
.sym 88576 $false
.sym 88577 $false
.sym 88580 receiver.o_data[1]
.sym 88581 $false
.sym 88582 $false
.sym 88583 $false
.sym 88614 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747
.sym 88615 i_clk$2$2
.sym 88616 $false
.sym 88617 fifo.fifo_mem[188][7]
.sym 88623 fifo.fifo_mem[188][4]
.sym 88624 fifo.fifo_mem[188][6]
.sym 88691 fifo.rd_addr[2]
.sym 88692 fifo.rd_addr[0]
.sym 88693 fifo.fifo_mem[76][4]
.sym 88694 fifo.fifo_mem[72][4]
.sym 88697 fifo.rd_addr[2]
.sym 88698 fifo.rd_addr[0]
.sym 88699 fifo.fifo_mem[76][7]
.sym 88700 fifo.fifo_mem[72][7]
.sym 88709 fifo.rd_addr[2]
.sym 88710 fifo.rd_addr[0]
.sym 88711 fifo.fifo_mem[142][4]
.sym 88712 fifo.fifo_mem[138][4]
.sym 88721 receiver.o_data[5]
.sym 88722 $false
.sym 88723 $false
.sym 88724 $false
.sym 88727 receiver.o_data[2]
.sym 88728 $false
.sym 88729 $false
.sym 88730 $false
.sym 88733 receiver.o_data[3]
.sym 88734 $false
.sym 88735 $false
.sym 88736 $false
.sym 88737 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760
.sym 88738 i_clk$2$2
.sym 88739 $false
.sym 88743 fifo.fifo_mem[142][6]
.sym 88746 fifo.fifo_mem[142][4]
.sym 88747 fifo.fifo_mem[142][5]
.sym 88826 receiver.o_data[7]
.sym 88827 $false
.sym 88828 $false
.sym 88829 $false
.sym 88838 receiver.o_data[4]
.sym 88839 $false
.sym 88840 $false
.sym 88841 $false
.sym 88860 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339
.sym 88861 i_clk$2$2
.sym 88862 $false
.sym 88863 fifo.fifo_mem[192][5]
.sym 88866 fifo.fifo_mem[192][6]
.sym 88868 fifo.fifo_mem[192][1]
.sym 88869 fifo.fifo_mem[192][0]
.sym 88937 receiver.o_data[3]
.sym 88938 $false
.sym 88939 $false
.sym 88940 $false
.sym 88955 receiver.o_data[5]
.sym 88956 $false
.sym 88957 $false
.sym 88958 $false
.sym 88961 receiver.o_data[0]
.sym 88962 $false
.sym 88963 $false
.sym 88964 $false
.sym 88983 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571
.sym 88984 i_clk$2$2
.sym 88985 $false
.sym 89064 o_led[0]$2
.sym 89173 fifo.rd_addr[2]
.sym 89174 fifo.rd_addr[0]
.sym 89175 fifo.fifo_mem[246][5]
.sym 89176 fifo.fifo_mem[242][5]
.sym 89179 $false
.sym 89180 fifo.rd_addr[2]
.sym 89181 fifo.fifo_mem[246][4]
.sym 89182 fifo.fifo_mem[242][4]
.sym 89185 receiver.o_data[4]
.sym 89186 $false
.sym 89187 $false
.sym 89188 $false
.sym 89191 receiver.o_data[5]
.sym 89192 $false
.sym 89193 $false
.sym 89194 $false
.sym 89207 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681
.sym 89208 i_clk$2$2
.sym 89209 $false
.sym 89216 fifo.fifo_mem[127][3]
.sym 89217 fifo.fifo_mem[127][1]
.sym 89221 fifo.fifo_mem[127][2]
.sym 89324 receiver.o_data[5]
.sym 89325 $false
.sym 89326 $false
.sym 89327 $false
.sym 89330 receiver.o_data[0]
.sym 89331 $false
.sym 89332 $false
.sym 89333 $false
.sym 89348 receiver.o_data[6]
.sym 89349 $false
.sym 89350 $false
.sym 89351 $false
.sym 89370 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969
.sym 89371 i_clk$2$2
.sym 89372 $false
.sym 89376 fifo.fifo_mem[69][6]
.sym 89377 fifo.fifo_mem[69][0]
.sym 89465 receiver.o_data[4]
.sym 89466 $false
.sym 89467 $false
.sym 89468 $false
.sym 89471 receiver.o_data[1]
.sym 89472 $false
.sym 89473 $false
.sym 89474 $false
.sym 89483 receiver.o_data[0]
.sym 89484 $false
.sym 89485 $false
.sym 89486 $false
.sym 89489 receiver.o_data[3]
.sym 89490 $false
.sym 89491 $false
.sym 89492 $false
.sym 89493 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385
.sym 89494 i_clk$2$2
.sym 89495 $false
.sym 89499 $abc$27458$new_n3711_
.sym 89500 $abc$27458$new_n2917_
.sym 89501 fifo.fifo_mem[3][2]
.sym 89502 fifo.fifo_mem[3][4]
.sym 89503 fifo.fifo_mem[3][1]
.sym 89576 fifo.rd_addr[0]
.sym 89577 fifo.rd_addr[2]
.sym 89578 fifo.fifo_mem[127][2]
.sym 89579 fifo.fifo_mem[123][2]
.sym 89582 fifo.rd_addr[0]
.sym 89583 fifo.rd_addr[2]
.sym 89584 fifo.fifo_mem[127][1]
.sym 89585 fifo.fifo_mem[123][1]
.sym 89588 receiver.o_data[5]
.sym 89589 $false
.sym 89590 $false
.sym 89591 $false
.sym 89594 receiver.o_data[2]
.sym 89595 $false
.sym 89596 $false
.sym 89597 $false
.sym 89606 receiver.o_data[4]
.sym 89607 $false
.sym 89608 $false
.sym 89609 $false
.sym 89612 receiver.o_data[1]
.sym 89613 $false
.sym 89614 $false
.sym 89615 $false
.sym 89616 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777
.sym 89617 i_clk$2$2
.sym 89618 $false
.sym 89619 $abc$27458$new_n3445_
.sym 89622 fifo.fifo_mem[119][1]
.sym 89625 fifo.fifo_mem[119][2]
.sym 89626 fifo.fifo_mem[119][0]
.sym 89711 receiver.o_data[1]
.sym 89712 $false
.sym 89713 $false
.sym 89714 $false
.sym 89723 receiver.o_data[0]
.sym 89724 $false
.sym 89725 $false
.sym 89726 $false
.sym 89729 receiver.o_data[6]
.sym 89730 $false
.sym 89731 $false
.sym 89732 $false
.sym 89739 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025
.sym 89740 i_clk$2$2
.sym 89741 $false
.sym 89742 fifo.fifo_mem[40][5]
.sym 89747 fifo.fifo_mem[40][1]
.sym 89816 fifo.rd_addr[0]
.sym 89817 fifo.rd_addr[2]
.sym 89818 fifo.fifo_mem[127][4]
.sym 89819 fifo.fifo_mem[123][4]
.sym 89822 fifo.rd_addr[0]
.sym 89823 fifo.rd_addr[2]
.sym 89824 fifo.fifo_mem[223][0]
.sym 89825 fifo.fifo_mem[219][0]
.sym 89828 fifo.rd_addr[0]
.sym 89829 fifo.rd_addr[2]
.sym 89830 fifo.fifo_mem[247][6]
.sym 89831 fifo.fifo_mem[243][6]
.sym 89834 receiver.o_data[2]
.sym 89835 $false
.sym 89836 $false
.sym 89837 $false
.sym 89840 receiver.o_data[1]
.sym 89841 $false
.sym 89842 $false
.sym 89843 $false
.sym 89846 receiver.o_data[3]
.sym 89847 $false
.sym 89848 $false
.sym 89849 $false
.sym 89852 receiver.o_data[6]
.sym 89853 $false
.sym 89854 $false
.sym 89855 $false
.sym 89858 receiver.o_data[0]
.sym 89859 $false
.sym 89860 $false
.sym 89861 $false
.sym 89862 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011
.sym 89863 i_clk$2$2
.sym 89864 $false
.sym 89865 $abc$27458$new_n5079_
.sym 89866 $abc$27458$new_n2948_
.sym 89868 $abc$27458$new_n4058_
.sym 89870 $abc$27458$new_n4060_
.sym 89872 fifo.fifo_mem[11][6]
.sym 89951 receiver.o_data[5]
.sym 89952 $false
.sym 89953 $false
.sym 89954 $false
.sym 89957 receiver.o_data[1]
.sym 89958 $false
.sym 89959 $false
.sym 89960 $false
.sym 89969 receiver.o_data[4]
.sym 89970 $false
.sym 89971 $false
.sym 89972 $false
.sym 89975 receiver.o_data[7]
.sym 89976 $false
.sym 89977 $false
.sym 89978 $false
.sym 89981 receiver.o_data[6]
.sym 89982 $false
.sym 89983 $false
.sym 89984 $false
.sym 89985 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038
.sym 89986 i_clk$2$2
.sym 89987 $false
.sym 89988 $abc$27458$new_n2758_
.sym 89989 fifo.fifo_mem[46][0]
.sym 89990 fifo.fifo_mem[46][1]
.sym 89993 fifo.fifo_mem[46][2]
.sym 89994 fifo.fifo_mem[46][6]
.sym 90062 $false
.sym 90063 $false
.sym 90064 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 90065 $abc$27458$new_n4559_
.sym 90068 fifo.rd_addr[0]
.sym 90069 fifo.rd_addr[2]
.sym 90070 fifo.fifo_mem[181][2]
.sym 90071 fifo.fifo_mem[177][2]
.sym 90074 $false
.sym 90075 $false
.sym 90076 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 90077 $abc$27458$new_n4768_
.sym 90086 receiver.o_data[2]
.sym 90087 $false
.sym 90088 $false
.sym 90089 $false
.sym 90092 receiver.o_data[6]
.sym 90093 $false
.sym 90094 $false
.sym 90095 $false
.sym 90108 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561
.sym 90109 i_clk$2$2
.sym 90110 $false
.sym 90112 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977
.sym 90113 $abc$27458$new_n5198_
.sym 90114 fifo.fifo_mem[150][7]
.sym 90116 fifo.fifo_mem[150][2]
.sym 90117 fifo.fifo_mem[150][1]
.sym 90118 fifo.fifo_mem[150][3]
.sym 90185 fifo.rd_addr[2]
.sym 90186 fifo.rd_addr[0]
.sym 90187 fifo.fifo_mem[181][6]
.sym 90188 fifo.fifo_mem[177][6]
.sym 90203 fifo.rd_addr[2]
.sym 90204 fifo.rd_addr[0]
.sym 90205 fifo.fifo_mem[150][7]
.sym 90206 fifo.fifo_mem[146][7]
.sym 90209 receiver.o_data[2]
.sym 90210 $false
.sym 90211 $false
.sym 90212 $false
.sym 90215 receiver.o_data[3]
.sym 90216 $false
.sym 90217 $false
.sym 90218 $false
.sym 90221 receiver.o_data[6]
.sym 90222 $false
.sym 90223 $false
.sym 90224 $false
.sym 90227 receiver.o_data[1]
.sym 90228 $false
.sym 90229 $false
.sym 90230 $false
.sym 90231 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465
.sym 90232 i_clk$2$2
.sym 90233 $false
.sym 90234 $abc$27458$new_n3722_
.sym 90235 $abc$27458$new_n5078_
.sym 90236 $abc$27458$new_n2760_
.sym 90237 $abc$27458$new_n2759_
.sym 90238 $abc$27458$new_n5235_
.sym 90239 $abc$27458$new_n5210_
.sym 90240 fifo.fifo_mem[42][4]
.sym 90241 fifo.fifo_mem[42][7]
.sym 90308 fifo.rd_addr[0]
.sym 90309 fifo.rd_addr[2]
.sym 90310 fifo.fifo_mem[95][4]
.sym 90311 fifo.fifo_mem[91][4]
.sym 90320 fifo.rd_addr[2]
.sym 90321 fifo.rd_addr[0]
.sym 90322 fifo.fifo_mem[149][6]
.sym 90323 fifo.fifo_mem[148][6]
.sym 90326 $false
.sym 90327 $false
.sym 90328 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 90329 $abc$27458$new_n4559_
.sym 90332 fifo.rd_addr[4]
.sym 90333 $abc$27458$new_n4062_
.sym 90334 $abc$27458$new_n4063_
.sym 90335 fifo.rd_addr[1]
.sym 90338 $false
.sym 90339 fifo.rd_addr[2]
.sym 90340 fifo.fifo_mem[149][4]
.sym 90341 fifo.fifo_mem[145][4]
.sym 90344 fifo.rd_addr[0]
.sym 90345 fifo.rd_addr[2]
.sym 90346 fifo.fifo_mem[45][6]
.sym 90347 fifo.fifo_mem[41][6]
.sym 90350 receiver.o_data[0]
.sym 90351 $false
.sym 90352 $false
.sym 90353 $false
.sym 90354 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811
.sym 90355 i_clk$2$2
.sym 90356 $false
.sym 90357 $abc$27458$new_n2753_
.sym 90359 $abc$27458$new_n5236_
.sym 90360 $abc$27458$new_n5211_
.sym 90361 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 90362 fifo.fifo_mem[205][2]
.sym 90364 fifo.fifo_mem[205][3]
.sym 90431 fifo.rd_addr[3]
.sym 90432 fifo.rd_addr[1]
.sym 90433 $abc$27458$new_n4259_
.sym 90434 $abc$27458$new_n4260_
.sym 90437 $abc$27458$new_n4999_
.sym 90438 fifo.rd_addr[0]
.sym 90439 fifo.fifo_mem[156][3]
.sym 90440 fifo.fifo_mem[152][3]
.sym 90443 fifo.rd_addr[0]
.sym 90444 fifo.rd_addr[3]
.sym 90445 $abc$27458$new_n3529_
.sym 90446 $abc$27458$new_n3530_
.sym 90455 fifo.rd_addr[0]
.sym 90456 fifo.rd_addr[2]
.sym 90457 fifo.fifo_mem[45][4]
.sym 90458 fifo.fifo_mem[41][4]
.sym 90461 fifo.rd_addr[4]
.sym 90462 $abc$27458$new_n3731_
.sym 90463 $abc$27458$new_n3732_
.sym 90464 fifo.rd_addr[1]
.sym 90467 receiver.o_data[4]
.sym 90468 $false
.sym 90469 $false
.sym 90470 $false
.sym 90477 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299
.sym 90478 i_clk$2$2
.sym 90479 $false
.sym 90480 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 90481 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 90482 $abc$27458$new_n4802_
.sym 90483 $abc$27458$new_n4666_
.sym 90484 fifo.fifo_mem[44][7]
.sym 90485 fifo.fifo_mem[44][3]
.sym 90486 fifo.fifo_mem[44][6]
.sym 90554 fifo.rd_addr[0]
.sym 90555 fifo.rd_addr[2]
.sym 90556 fifo.fifo_mem[255][6]
.sym 90557 fifo.fifo_mem[251][6]
.sym 90560 $abc$27458$new_n4170_
.sym 90561 fifo.rd_addr[3]
.sym 90562 $abc$27458$new_n4174_
.sym 90563 $abc$27458$new_n4173_
.sym 90566 $false
.sym 90567 $false
.sym 90568 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 90569 $abc$27458$new_n4734_
.sym 90578 fifo.rd_addr[4]
.sym 90579 $abc$27458$new_n4171_
.sym 90580 $abc$27458$new_n4172_
.sym 90581 fifo.rd_addr[3]
.sym 90584 $false
.sym 90585 $false
.sym 90586 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 90587 $abc$27458$new_n4768_
.sym 90590 fifo.rd_addr[2]
.sym 90591 fifo.rd_addr[1]
.sym 90592 fifo.fifo_mem[166][7]
.sym 90593 fifo.fifo_mem[162][7]
.sym 90596 receiver.o_data[4]
.sym 90597 $false
.sym 90598 $false
.sym 90599 $false
.sym 90600 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739
.sym 90601 i_clk$2$2
.sym 90602 $false
.sym 90603 $abc$27458$new_n2756_
.sym 90605 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299
.sym 90607 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[0]_new_inv_
.sym 90609 $abc$27458$new_n3238_
.sym 90610 fifo.fifo_mem[154][1]
.sym 90677 fifo.rd_addr[4]
.sym 90678 fifo.rd_addr[3]
.sym 90679 $abc$27458$new_n4398_
.sym 90680 $abc$27458$new_n4399_
.sym 90683 $false
.sym 90684 $false
.sym 90685 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 90686 $abc$27458$new_n4666_
.sym 90689 $false
.sym 90690 fifo.rd_addr[1]
.sym 90691 $abc$27458$new_n3723_
.sym 90692 $abc$27458$new_n3722_
.sym 90695 fifo.rd_addr[0]
.sym 90696 fifo.rd_addr[2]
.sym 90697 fifo.fifo_mem[29][7]
.sym 90698 fifo.fifo_mem[25][7]
.sym 90701 fifo.rd_addr[3]
.sym 90702 fifo.rd_addr[4]
.sym 90703 $abc$27458$new_n5236_
.sym 90704 $abc$27458$new_n5160_
.sym 90707 fifo.rd_addr[0]
.sym 90708 fifo.rd_addr[2]
.sym 90709 fifo.fifo_mem[47][4]
.sym 90710 fifo.fifo_mem[43][4]
.sym 90713 receiver.o_data[3]
.sym 90714 $false
.sym 90715 $false
.sym 90716 $false
.sym 90719 receiver.o_data[7]
.sym 90720 $false
.sym 90721 $false
.sym 90722 $false
.sym 90723 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489
.sym 90724 i_clk$2$2
.sym 90725 $false
.sym 90726 $abc$27458$new_n4700_
.sym 90727 $abc$27458$new_n4559_
.sym 90728 $abc$27458$new_n5232_
.sym 90729 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[0]_new_inv_
.sym 90730 $abc$27458$new_n5233_
.sym 90731 $abc$27458$new_n5234_
.sym 90732 fifo.fifo_mem[35][7]
.sym 90733 fifo.fifo_mem[35][2]
.sym 90800 fifo.rd_addr[2]
.sym 90801 fifo.rd_addr[0]
.sym 90802 fifo.fifo_mem[14][3]
.sym 90803 fifo.fifo_mem[10][3]
.sym 90806 $false
.sym 90807 $false
.sym 90808 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 90809 $abc$27458$new_n4559_
.sym 90812 receiver.o_data[3]
.sym 90813 $false
.sym 90814 $false
.sym 90815 $false
.sym 90818 receiver.o_data[4]
.sym 90819 $false
.sym 90820 $false
.sym 90821 $false
.sym 90824 receiver.o_data[0]
.sym 90825 $false
.sym 90826 $false
.sym 90827 $false
.sym 90836 receiver.o_data[6]
.sym 90837 $false
.sym 90838 $false
.sym 90839 $false
.sym 90846 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712
.sym 90847 i_clk$2$2
.sym 90848 $false
.sym 90849 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697
.sym 90850 $abc$27458$new_n3881_
.sym 90851 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507
.sym 90852 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 90853 $abc$27458$new_n3879_
.sym 90854 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619
.sym 90855 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537
.sym 90856 fifo.fifo_mem[88][5]
.sym 90923 $false
.sym 90924 $false
.sym 90925 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 90926 $abc$27458$new_n4734_
.sym 90935 receiver.o_data[3]
.sym 90936 $false
.sym 90937 $false
.sym 90938 $false
.sym 90941 receiver.o_data[7]
.sym 90942 $false
.sym 90943 $false
.sym 90944 $false
.sym 90947 receiver.o_data[0]
.sym 90948 $false
.sym 90949 $false
.sym 90950 $false
.sym 90953 receiver.o_data[5]
.sym 90954 $false
.sym 90955 $false
.sym 90956 $false
.sym 90969 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955
.sym 90970 i_clk$2$2
.sym 90971 $false
.sym 90972 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[0]_new_inv_
.sym 90973 $abc$27458$new_n4873_
.sym 90974 $abc$27458$new_n4872_
.sym 90975 $abc$27458$new_n2998_
.sym 90976 $abc$27458$new_n2891_
.sym 90977 fifo.fifo_mem[158][7]
.sym 90978 fifo.fifo_mem[158][4]
.sym 90979 fifo.fifo_mem[158][1]
.sym 91052 $abc$27458$new_n3861_
.sym 91053 fifo.rd_addr[1]
.sym 91054 $abc$27458$new_n3865_
.sym 91055 $abc$27458$new_n3864_
.sym 91058 receiver.o_data[0]
.sym 91059 $false
.sym 91060 $false
.sym 91061 $false
.sym 91064 receiver.o_data[7]
.sym 91065 $false
.sym 91066 $false
.sym 91067 $false
.sym 91070 receiver.o_data[6]
.sym 91071 $false
.sym 91072 $false
.sym 91073 $false
.sym 91082 receiver.o_data[4]
.sym 91083 $false
.sym 91084 $false
.sym 91085 $false
.sym 91092 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369
.sym 91093 i_clk$2$2
.sym 91094 $false
.sym 91095 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[4]
.sym 91096 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[2]
.sym 91097 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003
.sym 91098 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134
.sym 91100 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[6]
.sym 91101 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 91102 fifo.fifo_mem[114][0]
.sym 91169 fifo.rd_addr[4]
.sym 91170 $abc$27458$new_n4097_
.sym 91171 $abc$27458$new_n4098_
.sym 91172 fifo.rd_addr[1]
.sym 91175 $false
.sym 91176 $false
.sym 91177 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 91178 $abc$27458$new_n4768_
.sym 91181 fifo.rd_addr[2]
.sym 91182 fifo.rd_addr[0]
.sym 91183 fifo.fifo_mem[246][6]
.sym 91184 fifo.fifo_mem[242][6]
.sym 91187 receiver.o_data[1]
.sym 91188 $false
.sym 91189 $false
.sym 91190 $false
.sym 91205 receiver.o_data[3]
.sym 91206 $false
.sym 91207 $false
.sym 91208 $false
.sym 91211 receiver.o_data[2]
.sym 91212 $false
.sym 91213 $false
.sym 91214 $false
.sym 91215 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243
.sym 91216 i_clk$2$2
.sym 91217 $false
.sym 91219 fifo.o_fill[1]
.sym 91220 fifo.o_fill[2]
.sym 91221 fifo.o_fill[3]
.sym 91222 fifo.o_fill[4]
.sym 91223 fifo.o_fill[5]
.sym 91224 fifo.o_fill[6]
.sym 91225 fifo.o_fill[7]
.sym 91292 fifo.rd_addr[0]
.sym 91293 fifo.rd_addr[2]
.sym 91294 fifo.fifo_mem[85][4]
.sym 91295 fifo.fifo_mem[81][4]
.sym 91298 fifo.rd_addr[2]
.sym 91299 fifo.rd_addr[0]
.sym 91300 fifo.fifo_mem[108][6]
.sym 91301 fifo.fifo_mem[104][6]
.sym 91304 $false
.sym 91305 $false
.sym 91306 $false
.sym 91307 fifo.rd_addr[3]
.sym 91310 fifo.rd_addr[2]
.sym 91311 fifo.rd_addr[0]
.sym 91312 fifo.fifo_mem[150][4]
.sym 91313 fifo.fifo_mem[146][4]
.sym 91316 $false
.sym 91317 fifo.rd_addr[3]
.sym 91318 $abc$27458$new_n3549_
.sym 91319 $abc$27458$new_n3548_
.sym 91322 $false
.sym 91323 $false
.sym 91324 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 91325 $abc$27458$new_n4683_
.sym 91328 receiver.o_data[4]
.sym 91329 $false
.sym 91330 $false
.sym 91331 $false
.sym 91334 receiver.o_data[6]
.sym 91335 $false
.sym 91336 $false
.sym 91337 $false
.sym 91338 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323
.sym 91339 i_clk$2$2
.sym 91340 $false
.sym 91341 fifo.o_fill[8]
.sym 91342 $abc$27458$new_n4435_
.sym 91343 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[8]
.sym 91344 $abc$27458$auto$rtlil.cc:1835:ReduceAnd$334_new_
.sym 91345 $abc$27458$new_n3077_
.sym 91346 fifo.fifo_mem[246][0]
.sym 91347 fifo.fifo_mem[246][2]
.sym 91348 fifo.fifo_mem[246][6]
.sym 91415 $false
.sym 91416 $false
.sym 91417 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 91418 $abc$27458$new_n4734_
.sym 91421 fifo.rd_addr[1]
.sym 91422 fifo.rd_addr[2]
.sym 91423 fifo.fifo_mem[246][0]
.sym 91424 fifo.fifo_mem[244][0]
.sym 91427 fifo.rd_addr[4]
.sym 91428 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[1]_new_
.sym 91429 $abc$27458$new_n2867_
.sym 91430 $abc$27458$new_n2861_
.sym 91433 fifo.rd_addr[2]
.sym 91434 fifo.rd_addr[0]
.sym 91435 fifo.fifo_mem[101][0]
.sym 91436 fifo.fifo_mem[100][0]
.sym 91439 $false
.sym 91440 $false
.sym 91441 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 91442 $abc$27458$new_n4734_
.sym 91445 receiver.o_data[4]
.sym 91446 $false
.sym 91447 $false
.sym 91448 $false
.sym 91451 receiver.o_data[7]
.sym 91452 $false
.sym 91453 $false
.sym 91454 $false
.sym 91457 receiver.o_data[5]
.sym 91458 $false
.sym 91459 $false
.sym 91460 $false
.sym 91461 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761
.sym 91462 i_clk$2$2
.sym 91463 $false
.sym 91464 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[1]
.sym 91465 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[4]
.sym 91466 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[5]
.sym 91467 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[6]
.sym 91468 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[2]
.sym 91469 fifo.fifo_mem[194][0]
.sym 91470 fifo.fifo_mem[194][5]
.sym 91471 fifo.fifo_mem[194][2]
.sym 91544 $false
.sym 91545 $false
.sym 91546 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 91547 $abc$27458$new_n4579_
.sym 91556 fifo.rd_addr[3]
.sym 91557 $abc$27458$new_n2700_
.sym 91558 $abc$27458$new_n2701_
.sym 91559 fifo.rd_addr[1]
.sym 91562 fifo.rd_addr[3]
.sym 91563 fifo.rd_addr[4]
.sym 91564 $abc$27458$new_n5211_
.sym 91565 $abc$27458$new_n5021_
.sym 91568 $false
.sym 91569 $false
.sym 91570 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 91571 $abc$27458$new_n4683_
.sym 91580 receiver.o_data[4]
.sym 91581 $false
.sym 91582 $false
.sym 91583 $false
.sym 91584 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939
.sym 91585 i_clk$2$2
.sym 91586 $false
.sym 91661 $abc$27458$new_n3673_
.sym 91662 $abc$27458$new_n3677_
.sym 91663 $abc$27458$new_n3676_
.sym 91664 fifo.rd_addr[3]
.sym 91667 fifo.rd_addr[4]
.sym 91668 fifo.rd_addr[3]
.sym 91669 $abc$27458$new_n3674_
.sym 91670 $abc$27458$new_n3675_
.sym 91673 $false
.sym 91674 $false
.sym 91675 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 91676 $abc$27458$new_n4802_
.sym 91685 $abc$27458$new_n4859_
.sym 91686 fifo.rd_addr[2]
.sym 91687 fifo.fifo_mem[242][0]
.sym 91688 fifo.fifo_mem[240][0]
.sym 91691 receiver.o_data[2]
.sym 91692 $false
.sym 91693 $false
.sym 91694 $false
.sym 91703 receiver.o_data[7]
.sym 91704 $false
.sym 91705 $false
.sym 91706 $false
.sym 91707 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131
.sym 91708 i_clk$2$2
.sym 91709 $false
.sym 91711 $abc$27458$auto$alumacc.cc:491:replace_alu$330[8]
.sym 91712 $abc$27458$auto$wreduce.cc:455:run$312[0]
.sym 91713 $abc$27458$new_n4433_
.sym 91714 $abc$27458$procmux$275_Y[0]_new_inv_
.sym 91715 $abc$27458$new_n4485_
.sym 91716 fifo.fifo_mem[12][0]
.sym 91717 fifo.fifo_mem[12][3]
.sym 91784 fifo.rd_addr[2]
.sym 91785 fifo.rd_addr[0]
.sym 91786 fifo.fifo_mem[157][3]
.sym 91787 fifo.fifo_mem[153][3]
.sym 91796 fifo.rd_addr[2]
.sym 91797 fifo.rd_addr[0]
.sym 91798 fifo.fifo_mem[12][3]
.sym 91799 fifo.fifo_mem[8][3]
.sym 91802 receiver.o_data[3]
.sym 91803 $false
.sym 91804 $false
.sym 91805 $false
.sym 91808 receiver.o_data[2]
.sym 91809 $false
.sym 91810 $false
.sym 91811 $false
.sym 91820 receiver.o_data[7]
.sym 91821 $false
.sym 91822 $false
.sym 91823 $false
.sym 91830 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003
.sym 91831 i_clk$2$2
.sym 91832 $false
.sym 91833 $abc$27458$new_n4943_
.sym 91834 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595
.sym 91835 $abc$27458$auto$simplemap.cc:127:simplemap_reduce$16489_new_inv_
.sym 91836 $abc$27458$new_n4438_
.sym 91837 fifo.i_rd
.sym 91838 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16537
.sym 91839 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16481_new_inv_
.sym 91840 fifo.fifo_mem[227][2]
.sym 91907 $abc$27458$new_n2850_
.sym 91908 fifo.rd_addr[0]
.sym 91909 $abc$27458$new_n2854_
.sym 91910 $abc$27458$new_n2853_
.sym 91913 $false
.sym 91914 $false
.sym 91915 fifo_valid$2
.sym 91916 transmitter.o_busy
.sym 91919 fifo.rd_addr[4]
.sym 91920 $abc$27458$new_n4140_
.sym 91921 $abc$27458$new_n4145_
.sym 91922 $abc$27458$new_n4144_
.sym 91925 fifo.rd_addr[1]
.sym 91926 fifo.rd_addr[2]
.sym 91927 fifo.fifo_mem[66][1]
.sym 91928 fifo.fifo_mem[64][1]
.sym 91931 fifo.rd_addr[3]
.sym 91932 fifo.rd_addr[0]
.sym 91933 $abc$27458$new_n2852_
.sym 91934 $abc$27458$new_n2851_
.sym 91937 fifo.rd_addr[0]
.sym 91938 fifo.rd_addr[2]
.sym 91939 fifo.fifo_mem[213][6]
.sym 91940 fifo.fifo_mem[209][6]
.sym 91949 receiver.o_data[3]
.sym 91950 $false
.sym 91951 $false
.sym 91952 $false
.sym 91953 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038
.sym 91954 i_clk$2$2
.sym 91955 $false
.sym 91957 $abc$27458$new_n3123_
.sym 91958 $abc$27458$new_n4425_
.sym 91959 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713
.sym 91960 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 91961 $abc$27458$new_n4426_
.sym 91962 fifo.fifo_mem[104][1]
.sym 91963 fifo.fifo_mem[104][2]
.sym 92036 $abc$27458$new_n2849_
.sym 92037 fifo.rd_addr[3]
.sym 92038 $abc$27458$new_n2858_
.sym 92039 $abc$27458$new_n2855_
.sym 92054 $false
.sym 92055 $false
.sym 92056 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 92057 $abc$27458$new_n4700_
.sym 92060 $abc$27458$new_n5020_
.sym 92061 fifo.rd_addr[0]
.sym 92062 fifo.fifo_mem[36][3]
.sym 92063 fifo.fifo_mem[32][3]
.sym 92066 receiver.o_data[2]
.sym 92067 $false
.sym 92068 $false
.sym 92069 $false
.sym 92076 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763
.sym 92077 i_clk$2$2
.sym 92078 $false
.sym 92079 $abc$27458$new_n3640_
.sym 92080 $abc$27458$new_n4356_
.sym 92081 $abc$27458$new_n4354_
.sym 92083 fifo.fifo_mem[70][7]
.sym 92086 fifo.fifo_mem[70][4]
.sym 92153 receiver.o_data[0]
.sym 92154 $false
.sym 92155 $false
.sym 92156 $false
.sym 92183 receiver.o_data[6]
.sym 92184 $false
.sym 92185 $false
.sym 92186 $false
.sym 92189 receiver.o_data[4]
.sym 92190 $false
.sym 92191 $false
.sym 92192 $false
.sym 92195 receiver.o_data[3]
.sym 92196 $false
.sym 92197 $false
.sym 92198 $false
.sym 92199 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393
.sym 92200 i_clk$2$2
.sym 92201 $false
.sym 92202 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[1]
.sym 92203 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17992
.sym 92204 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339
.sym 92208 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[8]
.sym 92209 fifo.rd_addr[1]
.sym 92288 $abc$27458$new_n5159_
.sym 92289 fifo.rd_addr[0]
.sym 92290 fifo.fifo_mem[36][7]
.sym 92291 fifo.fifo_mem[32][7]
.sym 92294 $false
.sym 92295 fifo.rd_addr[2]
.sym 92296 fifo.fifo_mem[166][2]
.sym 92297 fifo.fifo_mem[162][2]
.sym 92312 fifo.rd_addr[2]
.sym 92313 fifo.rd_addr[0]
.sym 92314 fifo.fifo_mem[166][0]
.sym 92315 fifo.fifo_mem[162][0]
.sym 92318 receiver.o_data[6]
.sym 92319 $false
.sym 92320 $false
.sym 92321 $false
.sym 92322 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401
.sym 92323 i_clk$2$2
.sym 92324 $false
.sym 92325 $abc$27458$new_n3016_
.sym 92326 $abc$27458$new_n3120_
.sym 92328 fifo.fifo_mem[202][0]
.sym 92330 fifo.fifo_mem[202][1]
.sym 92331 fifo.fifo_mem[202][2]
.sym 92405 $false
.sym 92406 fifo.rd_addr[2]
.sym 92407 fifo.fifo_mem[166][3]
.sym 92408 fifo.fifo_mem[162][3]
.sym 92411 fifo.rd_addr[0]
.sym 92412 fifo.rd_addr[2]
.sym 92413 fifo.fifo_mem[197][6]
.sym 92414 fifo.fifo_mem[193][6]
.sym 92417 fifo.rd_addr[0]
.sym 92418 fifo.rd_addr[2]
.sym 92419 fifo.fifo_mem[197][3]
.sym 92420 fifo.fifo_mem[193][3]
.sym 92423 receiver.o_data[6]
.sym 92424 $false
.sym 92425 $false
.sym 92426 $false
.sym 92429 receiver.o_data[7]
.sym 92430 $false
.sym 92431 $false
.sym 92432 $false
.sym 92435 receiver.o_data[3]
.sym 92436 $false
.sym 92437 $false
.sym 92438 $false
.sym 92441 receiver.o_data[1]
.sym 92442 $false
.sym 92443 $false
.sym 92444 $false
.sym 92445 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329
.sym 92446 i_clk$2$2
.sym 92447 $false
.sym 92448 $abc$27458$new_n4882_
.sym 92452 fifo.fifo_mem[153][6]
.sym 92522 fifo.rd_addr[2]
.sym 92523 fifo.rd_addr[0]
.sym 92524 fifo.fifo_mem[166][5]
.sym 92525 fifo.fifo_mem[162][5]
.sym 92528 receiver.o_data[6]
.sym 92529 $false
.sym 92530 $false
.sym 92531 $false
.sym 92534 receiver.o_data[0]
.sym 92535 $false
.sym 92536 $false
.sym 92537 $false
.sym 92546 receiver.o_data[4]
.sym 92547 $false
.sym 92548 $false
.sym 92549 $false
.sym 92552 receiver.o_data[2]
.sym 92553 $false
.sym 92554 $false
.sym 92555 $false
.sym 92558 receiver.o_data[5]
.sym 92559 $false
.sym 92560 $false
.sym 92561 $false
.sym 92568 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443
.sym 92569 i_clk$2$2
.sym 92570 $false
.sym 92571 fifo.fifo_mem[206][0]
.sym 92575 fifo.fifo_mem[206][1]
.sym 92578 fifo.fifo_mem[206][2]
.sym 92645 receiver.o_data[5]
.sym 92646 $false
.sym 92647 $false
.sym 92648 $false
.sym 92651 receiver.o_data[7]
.sym 92652 $false
.sym 92653 $false
.sym 92654 $false
.sym 92669 receiver.o_data[3]
.sym 92670 $false
.sym 92671 $false
.sym 92672 $false
.sym 92675 receiver.o_data[0]
.sym 92676 $false
.sym 92677 $false
.sym 92678 $false
.sym 92681 receiver.o_data[2]
.sym 92682 $false
.sym 92683 $false
.sym 92684 $false
.sym 92691 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649
.sym 92692 i_clk$2$2
.sym 92693 $false
.sym 92694 $abc$27458$new_n3427_
.sym 92695 fifo.fifo_mem[76][7]
.sym 92696 fifo.fifo_mem[76][2]
.sym 92697 fifo.fifo_mem[76][4]
.sym 92699 fifo.fifo_mem[76][6]
.sym 92701 fifo.fifo_mem[76][3]
.sym 92768 receiver.o_data[7]
.sym 92769 $false
.sym 92770 $false
.sym 92771 $false
.sym 92804 receiver.o_data[4]
.sym 92805 $false
.sym 92806 $false
.sym 92807 $false
.sym 92810 receiver.o_data[6]
.sym 92811 $false
.sym 92812 $false
.sym 92813 $false
.sym 92814 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897
.sym 92815 i_clk$2$2
.sym 92816 $false
.sym 92817 $abc$27458$new_n3870_
.sym 92818 fifo.fifo_mem[72][6]
.sym 92819 fifo.fifo_mem[72][3]
.sym 92820 fifo.fifo_mem[72][1]
.sym 92822 fifo.fifo_mem[72][5]
.sym 92909 receiver.o_data[6]
.sym 92910 $false
.sym 92911 $false
.sym 92912 $false
.sym 92927 receiver.o_data[4]
.sym 92928 $false
.sym 92929 $false
.sym 92930 $false
.sym 92933 receiver.o_data[5]
.sym 92934 $false
.sym 92935 $false
.sym 92936 $false
.sym 92937 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689
.sym 92938 i_clk$2$2
.sym 92939 $false
.sym 92942 fifo.fifo_mem[83][7]
.sym 93014 receiver.o_data[5]
.sym 93015 $false
.sym 93016 $false
.sym 93017 $false
.sym 93032 receiver.o_data[6]
.sym 93033 $false
.sym 93034 $false
.sym 93035 $false
.sym 93044 receiver.o_data[1]
.sym 93045 $false
.sym 93046 $false
.sym 93047 $false
.sym 93050 receiver.o_data[0]
.sym 93051 $false
.sym 93052 $false
.sym 93053 $false
.sym 93060 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089
.sym 93061 i_clk$2$2
.sym 93062 $false
.sym 93289 i_clk$2
.sym 93291 fifo.fifo_mem[190][0]
.sym 93413 receiver.o_data[3]
.sym 93414 $false
.sym 93415 $false
.sym 93416 $false
.sym 93419 receiver.o_data[1]
.sym 93420 $false
.sym 93421 $false
.sym 93422 $false
.sym 93443 receiver.o_data[2]
.sym 93444 $false
.sym 93445 $false
.sym 93446 $false
.sym 93447 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969
.sym 93448 i_clk$2$2
.sym 93449 $false
.sym 93450 fifo.fifo_mem[164][0]
.sym 93542 receiver.o_data[6]
.sym 93543 $false
.sym 93544 $false
.sym 93545 $false
.sym 93548 receiver.o_data[0]
.sym 93549 $false
.sym 93550 $false
.sym 93551 $false
.sym 93570 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683
.sym 93571 i_clk$2$2
.sym 93572 $false
.sym 93574 fifo.fifo_mem[7][7]
.sym 93579 fifo.fifo_mem[7][4]
.sym 93580 fifo.fifo_mem[7][1]
.sym 93665 fifo.rd_addr[0]
.sym 93666 fifo.rd_addr[2]
.sym 93667 fifo.fifo_mem[7][4]
.sym 93668 fifo.fifo_mem[3][4]
.sym 93671 fifo.rd_addr[0]
.sym 93672 fifo.rd_addr[2]
.sym 93673 fifo.fifo_mem[7][1]
.sym 93674 fifo.fifo_mem[3][1]
.sym 93677 receiver.o_data[2]
.sym 93678 $false
.sym 93679 $false
.sym 93680 $false
.sym 93683 receiver.o_data[4]
.sym 93684 $false
.sym 93685 $false
.sym 93686 $false
.sym 93689 receiver.o_data[1]
.sym 93690 $false
.sym 93691 $false
.sym 93692 $false
.sym 93693 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086
.sym 93694 i_clk$2$2
.sym 93695 $false
.sym 93699 fifo.fifo_mem[123][3]
.sym 93703 fifo.fifo_mem[123][0]
.sym 93770 fifo.rd_addr[0]
.sym 93771 fifo.rd_addr[2]
.sym 93772 fifo.fifo_mem[127][3]
.sym 93773 fifo.fifo_mem[123][3]
.sym 93788 receiver.o_data[1]
.sym 93789 $false
.sym 93790 $false
.sym 93791 $false
.sym 93806 receiver.o_data[2]
.sym 93807 $false
.sym 93808 $false
.sym 93809 $false
.sym 93812 receiver.o_data[0]
.sym 93813 $false
.sym 93814 $false
.sym 93815 $false
.sym 93816 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585
.sym 93817 i_clk$2$2
.sym 93818 $false
.sym 93822 $abc$27458$new_n2799_
.sym 93824 fifo.fifo_mem[223][0]
.sym 93893 receiver.o_data[5]
.sym 93894 $false
.sym 93895 $false
.sym 93896 $false
.sym 93923 receiver.o_data[1]
.sym 93924 $false
.sym 93925 $false
.sym 93926 $false
.sym 93939 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155
.sym 93940 i_clk$2$2
.sym 93941 $false
.sym 93942 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$b$936[5]_new_inv_
.sym 93943 fifo.fifo_mem[44][4]
.sym 93945 fifo.fifo_mem[44][5]
.sym 93946 fifo.fifo_mem[44][0]
.sym 93947 fifo.fifo_mem[44][2]
.sym 93949 fifo.fifo_mem[44][1]
.sym 94016 $abc$27458$new_n5078_
.sym 94017 fifo.rd_addr[0]
.sym 94018 fifo.fifo_mem[44][5]
.sym 94019 fifo.fifo_mem[40][5]
.sym 94022 fifo.rd_addr[2]
.sym 94023 fifo.rd_addr[0]
.sym 94024 fifo.fifo_mem[44][1]
.sym 94025 fifo.fifo_mem[40][1]
.sym 94034 fifo.rd_addr[1]
.sym 94035 fifo.rd_addr[0]
.sym 94036 $abc$27458$new_n4059_
.sym 94037 $abc$27458$new_n4060_
.sym 94046 $false
.sym 94047 fifo.rd_addr[2]
.sym 94048 fifo.fifo_mem[46][6]
.sym 94049 fifo.fifo_mem[42][6]
.sym 94058 receiver.o_data[6]
.sym 94059 $false
.sym 94060 $false
.sym 94061 $false
.sym 94062 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664
.sym 94063 i_clk$2$2
.sym 94064 $false
.sym 94065 $abc$27458$new_n2869_
.sym 94066 $abc$27458$new_n5176_
.sym 94067 $abc$27458$new_n2761_
.sym 94068 $abc$27458$new_n3732_
.sym 94069 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929
.sym 94070 fifo.fifo_mem[40][4]
.sym 94071 fifo.fifo_mem[40][0]
.sym 94072 fifo.fifo_mem[40][2]
.sym 94139 $false
.sym 94140 fifo.rd_addr[2]
.sym 94141 fifo.fifo_mem[46][0]
.sym 94142 fifo.fifo_mem[42][0]
.sym 94145 receiver.o_data[0]
.sym 94146 $false
.sym 94147 $false
.sym 94148 $false
.sym 94151 receiver.o_data[1]
.sym 94152 $false
.sym 94153 $false
.sym 94154 $false
.sym 94169 receiver.o_data[2]
.sym 94170 $false
.sym 94171 $false
.sym 94172 $false
.sym 94175 receiver.o_data[6]
.sym 94176 $false
.sym 94177 $false
.sym 94178 $false
.sym 94185 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531
.sym 94186 i_clk$2$2
.sym 94187 $false
.sym 94188 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$b$936[2]_new_
.sym 94189 $abc$27458$new_n5199_
.sym 94190 $abc$27458$new_n3165_
.sym 94191 fifo.fifo_mem[40][7]
.sym 94192 fifo.fifo_mem[40][3]
.sym 94195 fifo.fifo_mem[40][6]
.sym 94268 $false
.sym 94269 $false
.sym 94270 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 94271 $abc$27458$new_n4802_
.sym 94274 fifo.rd_addr[1]
.sym 94275 fifo.rd_addr[2]
.sym 94276 fifo.fifo_mem[46][2]
.sym 94277 fifo.fifo_mem[45][2]
.sym 94280 receiver.o_data[7]
.sym 94281 $false
.sym 94282 $false
.sym 94283 $false
.sym 94292 receiver.o_data[2]
.sym 94293 $false
.sym 94294 $false
.sym 94295 $false
.sym 94298 receiver.o_data[1]
.sym 94299 $false
.sym 94300 $false
.sym 94301 $false
.sym 94304 receiver.o_data[3]
.sym 94305 $false
.sym 94306 $false
.sym 94307 $false
.sym 94308 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073
.sym 94309 i_clk$2$2
.sym 94310 $false
.sym 94311 $abc$27458$new_n5060_
.sym 94312 $abc$27458$new_n5059_
.sym 94313 fifo.fifo_mem[41][0]
.sym 94314 fifo.fifo_mem[41][3]
.sym 94315 fifo.fifo_mem[41][1]
.sym 94316 fifo.fifo_mem[41][2]
.sym 94317 fifo.fifo_mem[41][6]
.sym 94318 fifo.fifo_mem[41][7]
.sym 94385 fifo.rd_addr[2]
.sym 94386 fifo.rd_addr[0]
.sym 94387 fifo.fifo_mem[46][4]
.sym 94388 fifo.fifo_mem[42][4]
.sym 94391 fifo.rd_addr[2]
.sym 94392 fifo.rd_addr[0]
.sym 94393 fifo.fifo_mem[45][5]
.sym 94394 fifo.fifo_mem[41][5]
.sym 94397 $false
.sym 94398 fifo.rd_addr[2]
.sym 94399 fifo.fifo_mem[45][0]
.sym 94400 fifo.fifo_mem[41][0]
.sym 94403 fifo.rd_addr[0]
.sym 94404 fifo.rd_addr[1]
.sym 94405 $abc$27458$new_n2760_
.sym 94406 $abc$27458$new_n2761_
.sym 94409 fifo.rd_addr[2]
.sym 94410 fifo.rd_addr[0]
.sym 94411 fifo.fifo_mem[45][7]
.sym 94412 fifo.fifo_mem[41][7]
.sym 94415 fifo.rd_addr[2]
.sym 94416 fifo.rd_addr[0]
.sym 94417 fifo.fifo_mem[45][3]
.sym 94418 fifo.fifo_mem[41][3]
.sym 94421 receiver.o_data[4]
.sym 94422 $false
.sym 94423 $false
.sym 94424 $false
.sym 94427 receiver.o_data[7]
.sym 94428 $false
.sym 94429 $false
.sym 94430 $false
.sym 94431 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011
.sym 94432 i_clk$2$2
.sym 94433 $false
.sym 94434 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539
.sym 94435 $abc$27458$new_n2832_
.sym 94436 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963
.sym 94437 fifo.fifo_mem[186][1]
.sym 94439 fifo.fifo_mem[186][2]
.sym 94440 fifo.fifo_mem[186][0]
.sym 94441 fifo.fifo_mem[186][4]
.sym 94508 fifo.rd_addr[2]
.sym 94509 fifo.rd_addr[0]
.sym 94510 fifo.fifo_mem[38][0]
.sym 94511 fifo.fifo_mem[34][0]
.sym 94520 $abc$27458$new_n5235_
.sym 94521 fifo.rd_addr[0]
.sym 94522 fifo.fifo_mem[40][7]
.sym 94523 fifo.fifo_mem[44][7]
.sym 94526 $abc$27458$new_n5210_
.sym 94527 fifo.rd_addr[0]
.sym 94528 fifo.fifo_mem[40][3]
.sym 94529 fifo.fifo_mem[44][3]
.sym 94532 fifo.wr_addr[1]
.sym 94533 fifo.wr_addr[2]
.sym 94534 fifo.wr_addr[3]
.sym 94535 fifo.wr_addr[0]
.sym 94538 receiver.o_data[2]
.sym 94539 $false
.sym 94540 $false
.sym 94541 $false
.sym 94550 receiver.o_data[3]
.sym 94551 $false
.sym 94552 $false
.sym 94553 $false
.sym 94554 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713
.sym 94555 i_clk$2$2
.sym 94556 $false
.sym 94557 $abc$27458$new_n3562_
.sym 94558 $abc$27458$new_n2951_
.sym 94559 $abc$27458$new_n5175_
.sym 94560 fifo.fifo_mem[125][4]
.sym 94564 fifo.fifo_mem[125][2]
.sym 94631 fifo.wr_addr[3]
.sym 94632 fifo.wr_addr[2]
.sym 94633 fifo.wr_addr[1]
.sym 94634 fifo.wr_addr[0]
.sym 94637 fifo.wr_addr[3]
.sym 94638 fifo.wr_addr[1]
.sym 94639 fifo.wr_addr[2]
.sym 94640 fifo.wr_addr[0]
.sym 94643 $false
.sym 94644 fifo.wr_addr[7]
.sym 94645 $abc$27458$new_n4598_
.sym 94646 fifo.wr_addr[6]
.sym 94649 $false
.sym 94650 $abc$27458$new_n4598_
.sym 94651 fifo.wr_addr[7]
.sym 94652 fifo.wr_addr[6]
.sym 94655 receiver.o_data[7]
.sym 94656 $false
.sym 94657 $false
.sym 94658 $false
.sym 94661 receiver.o_data[3]
.sym 94662 $false
.sym 94663 $false
.sym 94664 $false
.sym 94667 receiver.o_data[6]
.sym 94668 $false
.sym 94669 $false
.sym 94670 $false
.sym 94677 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963
.sym 94678 i_clk$2$2
.sym 94679 $false
.sym 94680 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993
.sym 94682 $abc$27458$new_n4597_
.sym 94683 $abc$27458$new_n2757_
.sym 94684 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801
.sym 94685 fifo.fifo_mem[43][7]
.sym 94687 fifo.fifo_mem[43][0]
.sym 94754 fifo.rd_addr[1]
.sym 94755 fifo.rd_addr[0]
.sym 94756 $abc$27458$new_n2757_
.sym 94757 $abc$27458$new_n2758_
.sym 94766 $false
.sym 94767 $false
.sym 94768 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 94769 $abc$27458$new_n4683_
.sym 94778 fifo.rd_addr[3]
.sym 94779 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[0]_new_inv_
.sym 94780 $abc$27458$new_n2759_
.sym 94781 $abc$27458$new_n2756_
.sym 94790 $false
.sym 94791 fifo.rd_addr[2]
.sym 94792 fifo.fifo_mem[39][2]
.sym 94793 fifo.fifo_mem[35][2]
.sym 94796 receiver.o_data[1]
.sym 94797 $false
.sym 94798 $false
.sym 94799 $false
.sym 94800 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265
.sym 94801 i_clk$2$2
.sym 94802 $false
.sym 94803 $abc$27458$new_n4020_
.sym 94804 $abc$27458$new_n3412_
.sym 94805 $abc$27458$new_n2754_
.sym 94806 $abc$27458$new_n4598_
.sym 94807 $abc$27458$new_n4560_
.sym 94808 fifo.fifo_mem[39][3]
.sym 94809 fifo.fifo_mem[39][7]
.sym 94810 fifo.fifo_mem[39][0]
.sym 94877 $false
.sym 94878 $abc$27458$new_n4560_
.sym 94879 fifo.wr_addr[7]
.sym 94880 fifo.wr_addr[6]
.sym 94883 $false
.sym 94884 fifo.wr_addr[7]
.sym 94885 $abc$27458$new_n4560_
.sym 94886 fifo.wr_addr[6]
.sym 94889 fifo.rd_addr[2]
.sym 94890 fifo.rd_addr[3]
.sym 94891 fifo.fifo_mem[47][7]
.sym 94892 fifo.fifo_mem[43][7]
.sym 94895 fifo.rd_addr[1]
.sym 94896 $abc$27458$new_n4882_
.sym 94897 $abc$27458$new_n2754_
.sym 94898 $abc$27458$new_n2753_
.sym 94901 $abc$27458$new_n5232_
.sym 94902 fifo.rd_addr[3]
.sym 94903 fifo.fifo_mem[35][7]
.sym 94904 fifo.fifo_mem[39][7]
.sym 94907 fifo.rd_addr[0]
.sym 94908 fifo.rd_addr[4]
.sym 94909 $abc$27458$new_n5233_
.sym 94910 $abc$27458$new_n5156_
.sym 94913 receiver.o_data[7]
.sym 94914 $false
.sym 94915 $false
.sym 94916 $false
.sym 94919 receiver.o_data[2]
.sym 94920 $false
.sym 94921 $false
.sym 94922 $false
.sym 94923 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619
.sym 94924 i_clk$2$2
.sym 94925 $false
.sym 94926 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345
.sym 94927 $abc$27458$new_n4580_
.sym 94928 $abc$27458$new_n4530_
.sym 94929 $abc$27458$new_n4615_
.sym 94930 $abc$27458$new_n3323_
.sym 94931 $abc$27458$new_n4683_
.sym 94933 fifo.fifo_mem[250][5]
.sym 95000 $false
.sym 95001 $false
.sym 95002 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 95003 $abc$27458$new_n4529_
.sym 95006 $false
.sym 95007 fifo.rd_addr[1]
.sym 95008 fifo.fifo_mem[90][5]
.sym 95009 fifo.fifo_mem[88][5]
.sym 95012 $false
.sym 95013 $false
.sym 95014 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 95015 $abc$27458$new_n4768_
.sym 95018 fifo.wr_addr[3]
.sym 95019 fifo.wr_addr[2]
.sym 95020 fifo.wr_addr[0]
.sym 95021 fifo.wr_addr[1]
.sym 95024 fifo.rd_addr[2]
.sym 95025 fifo.rd_addr[0]
.sym 95026 $abc$27458$new_n3880_
.sym 95027 $abc$27458$new_n3881_
.sym 95030 $false
.sym 95031 $false
.sym 95032 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 95033 $abc$27458$new_n4683_
.sym 95036 $false
.sym 95037 $false
.sym 95038 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 95039 $abc$27458$new_n4768_
.sym 95042 receiver.o_data[5]
.sym 95043 $false
.sym 95044 $false
.sym 95045 $false
.sym 95046 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363
.sym 95047 i_clk$2$2
.sym 95048 $false
.sym 95049 $abc$27458$new_n2711_
.sym 95050 $abc$27458$new_n3737_
.sym 95051 $abc$27458$new_n3864_
.sym 95052 $abc$27458$new_n4355_
.sym 95053 fifo.fifo_mem[71][7]
.sym 95054 fifo.fifo_mem[71][0]
.sym 95055 fifo.fifo_mem[71][1]
.sym 95056 fifo.fifo_mem[71][5]
.sym 95123 fifo.rd_addr[1]
.sym 95124 $abc$27458$new_n4873_
.sym 95125 $abc$27458$new_n2685_
.sym 95126 $abc$27458$new_n2684_
.sym 95129 $abc$27458$new_n4872_
.sym 95130 fifo.rd_addr[0]
.sym 95131 fifo.fifo_mem[118][0]
.sym 95132 fifo.fifo_mem[114][0]
.sym 95135 fifo.rd_addr[2]
.sym 95136 fifo.rd_addr[0]
.sym 95137 fifo.fifo_mem[119][0]
.sym 95138 fifo.fifo_mem[115][0]
.sym 95141 fifo.rd_addr[2]
.sym 95142 fifo.rd_addr[0]
.sym 95143 fifo.fifo_mem[158][1]
.sym 95144 fifo.fifo_mem[154][1]
.sym 95147 fifo.rd_addr[0]
.sym 95148 fifo.rd_addr[2]
.sym 95149 fifo.fifo_mem[119][1]
.sym 95150 fifo.fifo_mem[115][1]
.sym 95153 receiver.o_data[7]
.sym 95154 $false
.sym 95155 $false
.sym 95156 $false
.sym 95159 receiver.o_data[4]
.sym 95160 $false
.sym 95161 $false
.sym 95162 $false
.sym 95165 receiver.o_data[1]
.sym 95166 $false
.sym 95167 $false
.sym 95168 $false
.sym 95169 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457
.sym 95170 i_clk$2$2
.sym 95171 $false
.sym 95172 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 95173 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531
.sym 95174 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675
.sym 95175 fifo_valid
.sym 95176 fifo.w_wr
.sym 95177 $abc$27458$new_n4092_
.sym 95178 fifo.fifo_mem[60][3]
.sym 95179 fifo.fifo_mem[60][5]
.sym 95246 $false
.sym 95247 $false
.sym 95248 $false
.sym 95249 fifo.rd_addr[4]
.sym 95252 $false
.sym 95253 $false
.sym 95254 $false
.sym 95255 fifo.rd_addr[2]
.sym 95258 $false
.sym 95259 $false
.sym 95260 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 95261 $abc$27458$new_n4683_
.sym 95264 $false
.sym 95265 $false
.sym 95266 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 95267 $abc$27458$new_n4768_
.sym 95276 $false
.sym 95277 $false
.sym 95278 $false
.sym 95279 fifo.rd_addr[6]
.sym 95282 fifo.wr_addr[1]
.sym 95283 fifo.wr_addr[3]
.sym 95284 fifo.wr_addr[2]
.sym 95285 fifo.wr_addr[0]
.sym 95288 receiver.o_data[0]
.sym 95289 $false
.sym 95290 $false
.sym 95291 $false
.sym 95292 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603
.sym 95293 i_clk$2$2
.sym 95294 $false
.sym 95295 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[5]_new_inv_
.sym 95296 fifo.o_fill[0]
.sym 95297 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376
.sym 95298 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[0]
.sym 95299 fifo.fifo_mem[210][2]
.sym 95300 fifo.fifo_mem[210][5]
.sym 95301 fifo.fifo_mem[210][6]
.sym 95302 fifo.fifo_mem[210][4]
.sym 95331 $true
.sym 95368 $auto$alumacc.cc:474:replace_alu$352.C[1]
.sym 95370 fifo.wr_addr[0]
.sym 95371 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[0]
.sym 95374 $auto$alumacc.cc:474:replace_alu$352.C[2]
.sym 95375 $false
.sym 95376 fifo.wr_addr[1]
.sym 95377 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[1]
.sym 95378 $auto$alumacc.cc:474:replace_alu$352.C[1]
.sym 95380 $auto$alumacc.cc:474:replace_alu$352.C[3]
.sym 95381 $false
.sym 95382 fifo.wr_addr[2]
.sym 95383 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[2]
.sym 95384 $auto$alumacc.cc:474:replace_alu$352.C[2]
.sym 95386 $auto$alumacc.cc:474:replace_alu$352.C[4]
.sym 95387 $false
.sym 95388 fifo.wr_addr[3]
.sym 95389 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[3]
.sym 95390 $auto$alumacc.cc:474:replace_alu$352.C[3]
.sym 95392 $auto$alumacc.cc:474:replace_alu$352.C[5]
.sym 95393 $false
.sym 95394 fifo.wr_addr[4]
.sym 95395 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[4]
.sym 95396 $auto$alumacc.cc:474:replace_alu$352.C[4]
.sym 95398 $auto$alumacc.cc:474:replace_alu$352.C[6]
.sym 95399 $false
.sym 95400 fifo.wr_addr[5]
.sym 95401 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[5]
.sym 95402 $auto$alumacc.cc:474:replace_alu$352.C[5]
.sym 95404 $auto$alumacc.cc:474:replace_alu$352.C[7]
.sym 95405 $false
.sym 95406 fifo.wr_addr[6]
.sym 95407 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[6]
.sym 95408 $auto$alumacc.cc:474:replace_alu$352.C[6]
.sym 95410 $auto$alumacc.cc:474:replace_alu$352.C[8]
.sym 95411 $false
.sym 95412 fifo.wr_addr[7]
.sym 95413 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[7]
.sym 95414 $auto$alumacc.cc:474:replace_alu$352.C[7]
.sym 95418 $abc$27458$new_n2927_
.sym 95419 $abc$27458$auto$simplemap.cc:127:simplemap_reduce$4913[1]_new_inv_
.sym 95420 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715
.sym 95421 $abc$27458$new_n4234_
.sym 95422 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547
.sym 95423 $abc$27458$auto$simplemap.cc:127:simplemap_reduce$4916_new_inv_
.sym 95424 $abc$27458$auto$simplemap.cc:127:simplemap_reduce$4913[0]_new_inv_
.sym 95425 fifo.fifo_mem[96][2]
.sym 95492 $false
.sym 95493 fifo.wr_addr[8]
.sym 95494 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[8]
.sym 95495 $auto$alumacc.cc:474:replace_alu$352.C[8]
.sym 95498 $false
.sym 95499 fifo.o_fill[4]
.sym 95500 fifo.o_fill[7]
.sym 95501 fifo.o_fill[5]
.sym 95504 $false
.sym 95505 $false
.sym 95506 $false
.sym 95507 fifo.o_fill[8]
.sym 95510 $abc$27458$auto$simplemap.cc:127:simplemap_reduce$4913[0]_new_inv_
.sym 95511 fifo.o_fill[6]
.sym 95512 $abc$27458$new_n4435_
.sym 95513 fifo.o_fill[8]
.sym 95516 fifo.rd_addr[2]
.sym 95517 fifo.rd_addr[0]
.sym 95518 fifo.fifo_mem[246][2]
.sym 95519 fifo.fifo_mem[242][2]
.sym 95522 receiver.o_data[0]
.sym 95523 $false
.sym 95524 $false
.sym 95525 $false
.sym 95528 receiver.o_data[2]
.sym 95529 $false
.sym 95530 $false
.sym 95531 $false
.sym 95534 receiver.o_data[6]
.sym 95535 $false
.sym 95536 $false
.sym 95537 $false
.sym 95538 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681
.sym 95539 i_clk$2$2
.sym 95540 $false
.sym 95541 $abc$27458$new_n4897_
.sym 95542 fifo.fifo_mem[97][1]
.sym 95543 fifo.fifo_mem[97][7]
.sym 95545 fifo.fifo_mem[97][0]
.sym 95546 fifo.fifo_mem[97][6]
.sym 95547 fifo.fifo_mem[97][3]
.sym 95548 fifo.fifo_mem[97][2]
.sym 95615 $false
.sym 95616 $false
.sym 95617 $false
.sym 95618 fifo.o_fill[1]
.sym 95621 $false
.sym 95622 $false
.sym 95623 $false
.sym 95624 fifo.o_fill[4]
.sym 95627 $false
.sym 95628 $false
.sym 95629 $false
.sym 95630 fifo.o_fill[5]
.sym 95633 $false
.sym 95634 $false
.sym 95635 $false
.sym 95636 fifo.o_fill[6]
.sym 95639 $false
.sym 95640 $false
.sym 95641 $false
.sym 95642 fifo.o_fill[2]
.sym 95645 receiver.o_data[0]
.sym 95646 $false
.sym 95647 $false
.sym 95648 $false
.sym 95651 receiver.o_data[5]
.sym 95652 $false
.sym 95653 $false
.sym 95654 $false
.sym 95657 receiver.o_data[2]
.sym 95658 $false
.sym 95659 $false
.sym 95660 $false
.sym 95661 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185
.sym 95662 i_clk$2$2
.sym 95663 $false
.sym 95664 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[7]
.sym 95665 $abc$27458$new_n3674_
.sym 95666 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[0]
.sym 95667 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035
.sym 95668 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[3]
.sym 95669 $abc$27458$new_n3822_
.sym 95670 fifo.fifo_mem[97][4]
.sym 95671 fifo.fifo_mem[97][5]
.sym 95700 $true
.sym 95737 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[0]$2
.sym 95738 $false
.sym 95739 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[0]
.sym 95740 $false
.sym 95741 $false
.sym 95743 $auto$alumacc.cc:474:replace_alu$328.C[2]
.sym 95745 $false
.sym 95746 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[1]
.sym 95749 $auto$alumacc.cc:474:replace_alu$328.C[3]
.sym 95751 $false
.sym 95752 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[2]
.sym 95755 $auto$alumacc.cc:474:replace_alu$328.C[4]
.sym 95757 $false
.sym 95758 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[3]
.sym 95761 $auto$alumacc.cc:474:replace_alu$328.C[5]
.sym 95763 $true$2
.sym 95764 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[4]
.sym 95767 $auto$alumacc.cc:474:replace_alu$328.C[6]
.sym 95769 $false
.sym 95770 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[5]
.sym 95773 $auto$alumacc.cc:474:replace_alu$328.C[7]
.sym 95775 $true$2
.sym 95776 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[6]
.sym 95779 $auto$alumacc.cc:474:replace_alu$328.C[8]
.sym 95781 $false
.sym 95782 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[7]
.sym 95787 $abc$27458$new_n4486_
.sym 95788 line_count[5]
.sym 95789 line_count[3]
.sym 95790 line_count[0]
.sym 95791 line_count[7]
.sym 95792 line_count[2]
.sym 95793 line_count[6]
.sym 95794 line_count[4]
.sym 95823 $auto$alumacc.cc:474:replace_alu$328.C[8]
.sym 95860 $abc$27458$auto$alumacc.cc:491:replace_alu$330[8]$2
.sym 95862 $false
.sym 95863 $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[8]
.sym 95870 $abc$27458$auto$alumacc.cc:491:replace_alu$330[8]$2
.sym 95873 $false
.sym 95874 line_count[0]
.sym 95875 $false
.sym 95876 $false
.sym 95879 $false
.sym 95880 $abc$27458$auto$alumacc.cc:491:replace_alu$330[8]
.sym 95881 run_tx
.sym 95882 $abc$27458$auto$rtlil.cc:1835:ReduceAnd$334_new_
.sym 95885 $false
.sym 95886 $abc$27458$new_n4433_
.sym 95887 run_tx
.sym 95888 $abc$27458$auto$wreduce.cc:455:run$312[0]
.sym 95891 $false
.sym 95892 $false
.sym 95893 $abc$27458$new_n4433_
.sym 95894 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 95897 receiver.o_data[0]
.sym 95898 $false
.sym 95899 $false
.sym 95900 $false
.sym 95903 receiver.o_data[3]
.sym 95904 $false
.sym 95905 $false
.sym 95906 $false
.sym 95907 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616
.sym 95908 i_clk$2$2
.sym 95909 $false
.sym 95910 $abc$27458$new_n3865_
.sym 95911 $abc$27458$new_n2853_
.sym 95912 $abc$27458$new_n3230_
.sym 95913 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16493
.sym 95914 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137
.sym 95916 fifo.fifo_mem[223][6]
.sym 95917 fifo.fifo_mem[223][5]
.sym 95984 fifo.rd_addr[2]
.sym 95985 fifo.rd_addr[0]
.sym 95986 fifo.fifo_mem[231][2]
.sym 95987 fifo.fifo_mem[227][2]
.sym 95990 $false
.sym 95991 $false
.sym 95992 $abc$27458$auto$rtlil.cc:1862:And$1699_new_
.sym 95993 $abc$27458$new_n4717_
.sym 95996 $false
.sym 95997 $false
.sym 95998 run_tx
.sym 95999 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 96002 $false
.sym 96003 $false
.sym 96004 line_count[0]
.sym 96005 $abc$27458$auto$simplemap.cc:127:simplemap_reduce$16489_new_inv_
.sym 96008 $false
.sym 96009 $false
.sym 96010 run_tx
.sym 96011 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16483[2]_new_
.sym 96014 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16481_new_inv_
.sym 96015 $abc$27458$new_n4438_
.sym 96016 $abc$27458$new_n4428_
.sym 96017 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 96020 $false
.sym 96021 $false
.sym 96022 $abc$27458$auto$simplemap.cc:127:simplemap_reduce$16489_new_inv_
.sym 96023 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16483[2]_new_
.sym 96026 receiver.o_data[2]
.sym 96027 $false
.sym 96028 $false
.sym 96029 $false
.sym 96030 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769
.sym 96031 i_clk$2$2
.sym 96032 $false
.sym 96033 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593
.sym 96034 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555
.sym 96037 fifo.fifo_mem[193][5]
.sym 96038 fifo.fifo_mem[193][0]
.sym 96039 fifo.fifo_mem[193][2]
.sym 96113 fifo.rd_addr[0]
.sym 96114 fifo.rd_addr[2]
.sym 96115 fifo.fifo_mem[205][2]
.sym 96116 fifo.fifo_mem[201][2]
.sym 96119 receiver.o_data[3]
.sym 96120 receiver.o_data[7]
.sym 96121 receiver.o_data[6]
.sym 96122 receiver.o_data[5]
.sym 96125 $false
.sym 96126 $false
.sym 96127 $abc$27458$auto$rtlil.cc:1862:And$1799_new_
.sym 96128 $abc$27458$new_n4579_
.sym 96131 $abc$27458$new_n4425_
.sym 96132 receiver.o_wr$2
.sym 96133 $abc$27458$new_n4426_
.sym 96134 receiver.o_data[4]
.sym 96137 $false
.sym 96138 receiver.o_data[1]
.sym 96139 receiver.o_data[2]
.sym 96140 receiver.o_data[0]
.sym 96143 receiver.o_data[1]
.sym 96144 $false
.sym 96145 $false
.sym 96146 $false
.sym 96149 receiver.o_data[2]
.sym 96150 $false
.sym 96151 $false
.sym 96152 $false
.sym 96153 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555
.sym 96154 i_clk$2$2
.sym 96155 $false
.sym 96156 $abc$27458$new_n4264_
.sym 96157 $abc$27458$new_n4265_
.sym 96159 fifo.fifo_mem[74][2]
.sym 96163 fifo.fifo_mem[74][5]
.sym 96230 fifo.rd_addr[2]
.sym 96231 fifo.rd_addr[0]
.sym 96232 fifo.fifo_mem[70][4]
.sym 96233 fifo.fifo_mem[66][4]
.sym 96236 fifo.rd_addr[2]
.sym 96237 fifo.rd_addr[0]
.sym 96238 fifo.fifo_mem[70][7]
.sym 96239 fifo.fifo_mem[66][7]
.sym 96242 $false
.sym 96243 fifo.rd_addr[1]
.sym 96244 $abc$27458$new_n4356_
.sym 96245 $abc$27458$new_n4355_
.sym 96254 receiver.o_data[7]
.sym 96255 $false
.sym 96256 $false
.sym 96257 $false
.sym 96272 receiver.o_data[4]
.sym 96273 $false
.sym 96274 $false
.sym 96275 $false
.sym 96276 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435
.sym 96277 i_clk$2$2
.sym 96278 $false
.sym 96281 $abc$27458$new_n3869_
.sym 96282 $abc$27458$new_n3282_
.sym 96284 $abc$27458$new_n3284_
.sym 96285 $abc$27458$new_n3129_
.sym 96286 fifo.fifo_mem[140][2]
.sym 96353 $false
.sym 96354 $false
.sym 96355 $false
.sym 96356 fifo.rd_addr[1]
.sym 96359 $false
.sym 96360 $false
.sym 96361 fifo.rd_addr[0]
.sym 96362 fifo.i_rd$2
.sym 96365 $false
.sym 96366 $false
.sym 96367 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 96368 $abc$27458$new_n4717_
.sym 96389 $false
.sym 96390 $false
.sym 96391 $false
.sym 96392 fifo.rd_addr[8]
.sym 96395 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[1]
.sym 96396 $false
.sym 96397 $false
.sym 96398 $false
.sym 96399 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17992
.sym 96400 i_clk$2$2
.sym 96401 $false
.sym 96402 $abc$27458$new_n4266_
.sym 96403 fifo.fifo_mem[159][1]
.sym 96404 fifo.fifo_mem[159][7]
.sym 96409 fifo.fifo_mem[159][4]
.sym 96476 fifo.rd_addr[2]
.sym 96477 fifo.rd_addr[0]
.sym 96478 fifo.fifo_mem[206][1]
.sym 96479 fifo.fifo_mem[202][1]
.sym 96482 fifo.rd_addr[2]
.sym 96483 fifo.rd_addr[0]
.sym 96484 fifo.fifo_mem[206][2]
.sym 96485 fifo.fifo_mem[202][2]
.sym 96494 receiver.o_data[0]
.sym 96495 $false
.sym 96496 $false
.sym 96497 $false
.sym 96506 receiver.o_data[1]
.sym 96507 $false
.sym 96508 $false
.sym 96509 $false
.sym 96512 receiver.o_data[2]
.sym 96513 $false
.sym 96514 $false
.sym 96515 $false
.sym 96522 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569
.sym 96523 i_clk$2$2
.sym 96524 $false
.sym 96526 fifo.fifo_mem[142][0]
.sym 96532 fifo.fifo_mem[142][2]
.sym 96599 $abc$27458$new_n4881_
.sym 96600 fifo.rd_addr[0]
.sym 96601 fifo.fifo_mem[36][0]
.sym 96602 fifo.fifo_mem[32][0]
.sym 96623 receiver.o_data[6]
.sym 96624 $false
.sym 96625 $false
.sym 96626 $false
.sym 96645 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217
.sym 96646 i_clk$2$2
.sym 96647 $false
.sym 96649 fifo.fifo_mem[36][2]
.sym 96650 fifo.fifo_mem[36][7]
.sym 96651 fifo.fifo_mem[36][0]
.sym 96722 receiver.o_data[0]
.sym 96723 $false
.sym 96724 $false
.sym 96725 $false
.sym 96746 receiver.o_data[1]
.sym 96747 $false
.sym 96748 $false
.sym 96749 $false
.sym 96764 receiver.o_data[2]
.sym 96765 $false
.sym 96766 $false
.sym 96767 $false
.sym 96768 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761
.sym 96769 i_clk$2$2
.sym 96770 $false
.sym 96772 $abc$27458$new_n4348_
.sym 96775 $abc$27458$new_n2855_
.sym 96778 fifo.fifo_mem[83][1]
.sym 96845 fifo.rd_addr[2]
.sym 96846 fifo.rd_addr[0]
.sym 96847 fifo.fifo_mem[76][3]
.sym 96848 fifo.fifo_mem[72][3]
.sym 96851 receiver.o_data[7]
.sym 96852 $false
.sym 96853 $false
.sym 96854 $false
.sym 96857 receiver.o_data[2]
.sym 96858 $false
.sym 96859 $false
.sym 96860 $false
.sym 96863 receiver.o_data[4]
.sym 96864 $false
.sym 96865 $false
.sym 96866 $false
.sym 96875 receiver.o_data[6]
.sym 96876 $false
.sym 96877 $false
.sym 96878 $false
.sym 96887 receiver.o_data[3]
.sym 96888 $false
.sym 96889 $false
.sym 96890 $false
.sym 96891 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219
.sym 96892 i_clk$2$2
.sym 96893 $false
.sym 96894 $abc$27458$new_n2857_
.sym 96899 fifo.fifo_mem[76][1]
.sym 96968 fifo.rd_addr[2]
.sym 96969 fifo.rd_addr[0]
.sym 96970 fifo.fifo_mem[76][5]
.sym 96971 fifo.fifo_mem[72][5]
.sym 96974 receiver.o_data[6]
.sym 96975 $false
.sym 96976 $false
.sym 96977 $false
.sym 96980 receiver.o_data[3]
.sym 96981 $false
.sym 96982 $false
.sym 96983 $false
.sym 96986 receiver.o_data[1]
.sym 96987 $false
.sym 96988 $false
.sym 96989 $false
.sym 96998 receiver.o_data[5]
.sym 96999 $false
.sym 97000 $false
.sym 97001 $false
.sym 97014 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339
.sym 97015 i_clk$2$2
.sym 97016 $false
.sym 97103 receiver.o_data[7]
.sym 97104 $false
.sym 97105 $false
.sym 97106 $false
.sym 97137 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731
.sym 97138 i_clk$2$2
.sym 97139 $false
.sym 97215 o_led[1]$2
.sym 97364 i_uart_rx$2
.sym 97478 receiver.o_data[0]
.sym 97479 $false
.sym 97480 $false
.sym 97481 $false
.sym 97524 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993
.sym 97525 i_clk$2$2
.sym 97526 $false
.sym 97601 receiver.o_data[0]
.sym 97602 $false
.sym 97603 $false
.sym 97604 $false
.sym 97647 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745
.sym 97648 i_clk$2$2
.sym 97649 $false
.sym 97730 receiver.o_data[7]
.sym 97731 $false
.sym 97732 $false
.sym 97733 $false
.sym 97760 receiver.o_data[4]
.sym 97761 $false
.sym 97762 $false
.sym 97763 $false
.sym 97766 receiver.o_data[1]
.sym 97767 $false
.sym 97768 $false
.sym 97769 $false
.sym 97770 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523
.sym 97771 i_clk$2$2
.sym 97772 $false
.sym 97865 receiver.o_data[3]
.sym 97866 $false
.sym 97867 $false
.sym 97868 $false
.sym 97889 receiver.o_data[0]
.sym 97890 $false
.sym 97891 $false
.sym 97892 $false
.sym 97893 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777
.sym 97894 i_clk$2$2
.sym 97895 $false
.sym 97988 fifo.rd_addr[2]
.sym 97989 fifo.rd_addr[0]
.sym 97990 fifo.fifo_mem[190][0]
.sym 97991 fifo.fifo_mem[186][0]
.sym 98000 receiver.o_data[0]
.sym 98001 $false
.sym 98002 $false
.sym 98003 $false
.sym 98016 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577
.sym 98017 i_clk$2$2
.sym 98018 $false
.sym 98093 fifo.rd_addr[1]
.sym 98094 $abc$27458$new_n5079_
.sym 98095 $abc$27458$new_n3843_
.sym 98096 $abc$27458$new_n3842_
.sym 98099 receiver.o_data[4]
.sym 98100 $false
.sym 98101 $false
.sym 98102 $false
.sym 98111 receiver.o_data[5]
.sym 98112 $false
.sym 98113 $false
.sym 98114 $false
.sym 98117 receiver.o_data[0]
.sym 98118 $false
.sym 98119 $false
.sym 98120 $false
.sym 98123 receiver.o_data[2]
.sym 98124 $false
.sym 98125 $false
.sym 98126 $false
.sym 98135 receiver.o_data[1]
.sym 98136 $false
.sym 98137 $false
.sym 98138 $false
.sym 98139 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963
.sym 98140 i_clk$2$2
.sym 98141 $false
.sym 98216 fifo.rd_addr[1]
.sym 98217 fifo.rd_addr[2]
.sym 98218 fifo.fifo_mem[94][1]
.sym 98219 fifo.fifo_mem[90][1]
.sym 98222 fifo.rd_addr[3]
.sym 98223 $abc$27458$new_n5175_
.sym 98224 $abc$27458$new_n2946_
.sym 98225 $abc$27458$new_n2945_
.sym 98228 $false
.sym 98229 fifo.rd_addr[2]
.sym 98230 fifo.fifo_mem[44][0]
.sym 98231 fifo.fifo_mem[40][0]
.sym 98234 fifo.rd_addr[2]
.sym 98235 fifo.rd_addr[0]
.sym 98236 fifo.fifo_mem[44][4]
.sym 98237 fifo.fifo_mem[40][4]
.sym 98240 $false
.sym 98241 $false
.sym 98242 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 98243 $abc$27458$new_n4802_
.sym 98246 receiver.o_data[4]
.sym 98247 $false
.sym 98248 $false
.sym 98249 $false
.sym 98252 receiver.o_data[0]
.sym 98253 $false
.sym 98254 $false
.sym 98255 $false
.sym 98258 receiver.o_data[2]
.sym 98259 $false
.sym 98260 $false
.sym 98261 $false
.sym 98262 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155
.sym 98263 i_clk$2$2
.sym 98264 $false
.sym 98339 fifo.rd_addr[1]
.sym 98340 fifo.rd_addr[0]
.sym 98341 $abc$27458$new_n5199_
.sym 98342 $abc$27458$new_n4975_
.sym 98345 $abc$27458$new_n5198_
.sym 98346 fifo.rd_addr[2]
.sym 98347 fifo.fifo_mem[42][2]
.sym 98348 fifo.fifo_mem[41][2]
.sym 98351 fifo.rd_addr[2]
.sym 98352 fifo.rd_addr[0]
.sym 98353 fifo.fifo_mem[190][2]
.sym 98354 fifo.fifo_mem[186][2]
.sym 98357 receiver.o_data[7]
.sym 98358 $false
.sym 98359 $false
.sym 98360 $false
.sym 98363 receiver.o_data[3]
.sym 98364 $false
.sym 98365 $false
.sym 98366 $false
.sym 98381 receiver.o_data[6]
.sym 98382 $false
.sym 98383 $false
.sym 98384 $false
.sym 98385 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155
.sym 98386 i_clk$2$2
.sym 98387 $false
.sym 98462 $abc$27458$new_n5059_
.sym 98463 fifo.rd_addr[0]
.sym 98464 fifo.fifo_mem[254][5]
.sym 98465 fifo.fifo_mem[250][5]
.sym 98468 fifo.rd_addr[2]
.sym 98469 fifo.rd_addr[0]
.sym 98470 fifo.fifo_mem[255][5]
.sym 98471 fifo.fifo_mem[251][5]
.sym 98474 receiver.o_data[0]
.sym 98475 $false
.sym 98476 $false
.sym 98477 $false
.sym 98480 receiver.o_data[3]
.sym 98481 $false
.sym 98482 $false
.sym 98483 $false
.sym 98486 receiver.o_data[1]
.sym 98487 $false
.sym 98488 $false
.sym 98489 $false
.sym 98492 receiver.o_data[2]
.sym 98493 $false
.sym 98494 $false
.sym 98495 $false
.sym 98498 receiver.o_data[6]
.sym 98499 $false
.sym 98500 $false
.sym 98501 $false
.sym 98504 receiver.o_data[7]
.sym 98505 $false
.sym 98506 $false
.sym 98507 $false
.sym 98508 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539
.sym 98509 i_clk$2$2
.sym 98510 $false
.sym 98585 $false
.sym 98586 $false
.sym 98587 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 98588 $abc$27458$new_n4683_
.sym 98591 $false
.sym 98592 fifo.rd_addr[1]
.sym 98593 $abc$27458$new_n2833_
.sym 98594 $abc$27458$new_n2834_
.sym 98597 $false
.sym 98598 $false
.sym 98599 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 98600 $abc$27458$new_n4683_
.sym 98603 receiver.o_data[1]
.sym 98604 $false
.sym 98605 $false
.sym 98606 $false
.sym 98615 receiver.o_data[2]
.sym 98616 $false
.sym 98617 $false
.sym 98618 $false
.sym 98621 receiver.o_data[0]
.sym 98622 $false
.sym 98623 $false
.sym 98624 $false
.sym 98627 receiver.o_data[4]
.sym 98628 $false
.sym 98629 $false
.sym 98630 $false
.sym 98631 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801
.sym 98632 i_clk$2$2
.sym 98633 $false
.sym 98708 fifo.rd_addr[2]
.sym 98709 fifo.rd_addr[0]
.sym 98710 fifo.fifo_mem[190][4]
.sym 98711 fifo.fifo_mem[186][4]
.sym 98714 fifo.rd_addr[0]
.sym 98715 fifo.rd_addr[2]
.sym 98716 fifo.fifo_mem[39][1]
.sym 98717 fifo.fifo_mem[35][1]
.sym 98720 fifo.rd_addr[1]
.sym 98721 $abc$27458$new_n2954_
.sym 98722 $abc$27458$new_n2952_
.sym 98723 $abc$27458$new_n2951_
.sym 98726 receiver.o_data[4]
.sym 98727 $false
.sym 98728 $false
.sym 98729 $false
.sym 98750 receiver.o_data[2]
.sym 98751 $false
.sym 98752 $false
.sym 98753 $false
.sym 98754 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873
.sym 98755 i_clk$2$2
.sym 98756 $false
.sym 98831 $false
.sym 98832 $false
.sym 98833 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 98834 $abc$27458$new_n4559_
.sym 98843 $false
.sym 98844 fifo.wr_addr[7]
.sym 98845 fifo.wr_addr[6]
.sym 98846 $abc$27458$new_n4598_
.sym 98849 $false
.sym 98850 fifo.rd_addr[2]
.sym 98851 fifo.fifo_mem[47][0]
.sym 98852 fifo.fifo_mem[43][0]
.sym 98855 $false
.sym 98856 $false
.sym 98857 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 98858 $abc$27458$new_n4559_
.sym 98861 receiver.o_data[7]
.sym 98862 $false
.sym 98863 $false
.sym 98864 $false
.sym 98873 receiver.o_data[0]
.sym 98874 $false
.sym 98875 $false
.sym 98876 $false
.sym 98877 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299
.sym 98878 i_clk$2$2
.sym 98879 $false
.sym 98954 fifo.rd_addr[4]
.sym 98955 fifo.rd_addr[1]
.sym 98956 $abc$27458$new_n4021_
.sym 98957 $abc$27458$new_n4022_
.sym 98960 fifo.rd_addr[3]
.sym 98961 $abc$27458$new_n5015_
.sym 98962 $abc$27458$new_n3417_
.sym 98963 $abc$27458$new_n3416_
.sym 98966 fifo.rd_addr[0]
.sym 98967 fifo.rd_addr[2]
.sym 98968 fifo.fifo_mem[39][0]
.sym 98969 fifo.fifo_mem[35][0]
.sym 98972 $false
.sym 98973 fifo.w_wr
.sym 98974 fifo.wr_addr[4]
.sym 98975 fifo.wr_addr[5]
.sym 98978 $false
.sym 98979 fifo.wr_addr[5]
.sym 98980 fifo.wr_addr[4]
.sym 98981 fifo.w_wr
.sym 98984 receiver.o_data[3]
.sym 98985 $false
.sym 98986 $false
.sym 98987 $false
.sym 98990 receiver.o_data[7]
.sym 98991 $false
.sym 98992 $false
.sym 98993 $false
.sym 98996 receiver.o_data[0]
.sym 98997 $false
.sym 98998 $false
.sym 98999 $false
.sym 99000 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259
.sym 99001 i_clk$2$2
.sym 99002 $false
.sym 99077 $false
.sym 99078 $false
.sym 99079 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 99080 $abc$27458$new_n4615_
.sym 99083 $false
.sym 99084 fifo.w_wr
.sym 99085 fifo.wr_addr[5]
.sym 99086 fifo.wr_addr[4]
.sym 99089 $false
.sym 99090 fifo.wr_addr[5]
.sym 99091 fifo.w_wr
.sym 99092 fifo.wr_addr[4]
.sym 99095 $false
.sym 99096 fifo.wr_addr[7]
.sym 99097 fifo.wr_addr[6]
.sym 99098 $abc$27458$new_n4530_
.sym 99101 $false
.sym 99102 fifo.rd_addr[1]
.sym 99103 $abc$27458$new_n3324_
.sym 99104 $abc$27458$new_n3325_
.sym 99107 $false
.sym 99108 $abc$27458$new_n4530_
.sym 99109 fifo.wr_addr[7]
.sym 99110 fifo.wr_addr[6]
.sym 99119 receiver.o_data[5]
.sym 99120 $false
.sym 99121 $false
.sym 99122 $false
.sym 99123 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873
.sym 99124 i_clk$2$2
.sym 99125 $false
.sym 99200 fifo.rd_addr[0]
.sym 99201 fifo.rd_addr[2]
.sym 99202 fifo.fifo_mem[71][0]
.sym 99203 fifo.fifo_mem[67][0]
.sym 99206 fifo.rd_addr[4]
.sym 99207 fifo.rd_addr[1]
.sym 99208 $abc$27458$new_n3738_
.sym 99209 $abc$27458$new_n3739_
.sym 99212 fifo.rd_addr[0]
.sym 99213 fifo.rd_addr[2]
.sym 99214 fifo.fifo_mem[71][5]
.sym 99215 fifo.fifo_mem[67][5]
.sym 99218 fifo.rd_addr[0]
.sym 99219 fifo.rd_addr[2]
.sym 99220 fifo.fifo_mem[71][7]
.sym 99221 fifo.fifo_mem[67][7]
.sym 99224 receiver.o_data[7]
.sym 99225 $false
.sym 99226 $false
.sym 99227 $false
.sym 99230 receiver.o_data[0]
.sym 99231 $false
.sym 99232 $false
.sym 99233 $false
.sym 99236 receiver.o_data[1]
.sym 99237 $false
.sym 99238 $false
.sym 99239 $false
.sym 99242 receiver.o_data[5]
.sym 99243 $false
.sym 99244 $false
.sym 99245 $false
.sym 99246 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675
.sym 99247 i_clk$2$2
.sym 99248 $false
.sym 99323 fifo.wr_addr[2]
.sym 99324 fifo.wr_addr[3]
.sym 99325 fifo.wr_addr[1]
.sym 99326 fifo.wr_addr[0]
.sym 99329 $false
.sym 99330 $false
.sym 99331 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 99332 $abc$27458$new_n4683_
.sym 99335 $false
.sym 99336 $false
.sym 99337 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 99338 $abc$27458$new_n4717_
.sym 99341 $false
.sym 99342 $false
.sym 99343 $abc$27458$auto$simplemap.cc:127:simplemap_reduce$4916_new_inv_
.sym 99344 fifo.o_fill[8]
.sym 99347 $false
.sym 99348 receiver.o_wr$2
.sym 99349 $abc$27458$auto$simplemap.cc:127:simplemap_reduce$4916_new_inv_
.sym 99350 fifo.o_fill[8]
.sym 99353 fifo.rd_addr[2]
.sym 99354 fifo.rd_addr[1]
.sym 99355 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][24]$a$1145[6]_new_
.sym 99356 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][25]$a$1148[6]_new_
.sym 99359 receiver.o_data[3]
.sym 99360 $false
.sym 99361 $false
.sym 99362 $false
.sym 99365 receiver.o_data[5]
.sym 99366 $false
.sym 99367 $false
.sym 99368 $false
.sym 99369 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347
.sym 99370 i_clk$2$2
.sym 99371 $false
.sym 99446 $false
.sym 99447 fifo.rd_addr[3]
.sym 99448 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[5]_new_inv_
.sym 99449 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$b$936[5]_new_inv_
.sym 99452 $false
.sym 99453 fifo.wr_addr[0]
.sym 99454 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[0]
.sym 99455 $false
.sym 99458 $false
.sym 99459 $false
.sym 99460 $abc$27458$auto$rtlil.cc:1862:And$1721_new_
.sym 99461 $abc$27458$new_n4683_
.sym 99464 $false
.sym 99465 $false
.sym 99466 $false
.sym 99467 fifo.rd_addr[0]
.sym 99470 receiver.o_data[2]
.sym 99471 $false
.sym 99472 $false
.sym 99473 $false
.sym 99476 receiver.o_data[5]
.sym 99477 $false
.sym 99478 $false
.sym 99479 $false
.sym 99482 receiver.o_data[6]
.sym 99483 $false
.sym 99484 $false
.sym 99485 $false
.sym 99488 receiver.o_data[4]
.sym 99489 $false
.sym 99490 $false
.sym 99491 $false
.sym 99492 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953
.sym 99493 i_clk$2$2
.sym 99494 $false
.sym 99569 fifo.rd_addr[0]
.sym 99570 fifo.rd_addr[2]
.sym 99571 fifo.fifo_mem[15][1]
.sym 99572 fifo.fifo_mem[11][1]
.sym 99575 fifo.o_fill[7]
.sym 99576 fifo.o_fill[6]
.sym 99577 fifo.o_fill[5]
.sym 99578 fifo.o_fill[4]
.sym 99581 $false
.sym 99582 $false
.sym 99583 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 99584 $abc$27458$new_n4751_
.sym 99587 fifo.rd_addr[0]
.sym 99588 fifo.rd_addr[2]
.sym 99589 fifo.fifo_mem[213][7]
.sym 99590 fifo.fifo_mem[209][7]
.sym 99593 $false
.sym 99594 $false
.sym 99595 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 99596 $abc$27458$new_n4717_
.sym 99599 $false
.sym 99600 $false
.sym 99601 $abc$27458$auto$simplemap.cc:127:simplemap_reduce$4913[1]_new_inv_
.sym 99602 $abc$27458$auto$simplemap.cc:127:simplemap_reduce$4913[0]_new_inv_
.sym 99605 fifo.o_fill[3]
.sym 99606 fifo.o_fill[2]
.sym 99607 fifo.o_fill[1]
.sym 99608 fifo.o_fill[0]
.sym 99611 receiver.o_data[2]
.sym 99612 $false
.sym 99613 $false
.sym 99614 $false
.sym 99615 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715
.sym 99616 i_clk$2$2
.sym 99617 $false
.sym 99692 fifo.rd_addr[2]
.sym 99693 fifo.rd_addr[0]
.sym 99694 fifo.fifo_mem[101][1]
.sym 99695 fifo.fifo_mem[97][1]
.sym 99698 receiver.o_data[1]
.sym 99699 $false
.sym 99700 $false
.sym 99701 $false
.sym 99704 receiver.o_data[7]
.sym 99705 $false
.sym 99706 $false
.sym 99707 $false
.sym 99716 receiver.o_data[0]
.sym 99717 $false
.sym 99718 $false
.sym 99719 $false
.sym 99722 receiver.o_data[6]
.sym 99723 $false
.sym 99724 $false
.sym 99725 $false
.sym 99728 receiver.o_data[3]
.sym 99729 $false
.sym 99730 $false
.sym 99731 $false
.sym 99734 receiver.o_data[2]
.sym 99735 $false
.sym 99736 $false
.sym 99737 $false
.sym 99738 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035
.sym 99739 i_clk$2$2
.sym 99740 $false
.sym 99815 $false
.sym 99816 $false
.sym 99817 $false
.sym 99818 fifo.o_fill[7]
.sym 99821 fifo.rd_addr[2]
.sym 99822 fifo.rd_addr[0]
.sym 99823 fifo.fifo_mem[92][4]
.sym 99824 fifo.fifo_mem[88][4]
.sym 99827 $false
.sym 99828 $false
.sym 99829 $false
.sym 99830 fifo.o_fill[0]
.sym 99833 $false
.sym 99834 $false
.sym 99835 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 99836 $abc$27458$new_n4751_
.sym 99839 $false
.sym 99840 $false
.sym 99841 $false
.sym 99842 fifo.o_fill[3]
.sym 99845 fifo.rd_addr[0]
.sym 99846 fifo.rd_addr[2]
.sym 99847 fifo.fifo_mem[101][5]
.sym 99848 fifo.fifo_mem[97][5]
.sym 99851 receiver.o_data[4]
.sym 99852 $false
.sym 99853 $false
.sym 99854 $false
.sym 99857 receiver.o_data[5]
.sym 99858 $false
.sym 99859 $false
.sym 99860 $false
.sym 99861 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035
.sym 99862 i_clk$2$2
.sym 99863 $false
.sym 99938 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 99939 fifo.o_fill[4]
.sym 99940 run_tx
.sym 99941 $abc$27458$auto$wreduce.cc:455:run$312[4]
.sym 99944 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 99945 fifo.o_fill[5]
.sym 99946 $abc$27458$auto$wreduce.cc:455:run$312[5]
.sym 99947 run_tx
.sym 99950 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 99951 fifo.o_fill[3]
.sym 99952 $abc$27458$auto$wreduce.cc:455:run$312[3]
.sym 99953 run_tx
.sym 99956 $false
.sym 99957 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 99958 $abc$27458$procmux$275_Y[0]_new_inv_
.sym 99959 fifo.o_fill[0]
.sym 99962 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 99963 fifo.o_fill[7]
.sym 99964 $abc$27458$auto$wreduce.cc:455:run$312[7]
.sym 99965 run_tx
.sym 99968 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 99969 fifo.o_fill[2]
.sym 99970 $abc$27458$auto$wreduce.cc:455:run$312[2]
.sym 99971 run_tx
.sym 99974 $false
.sym 99975 $false
.sym 99976 $abc$27458$new_n4489_
.sym 99977 $abc$27458$new_n4485_
.sym 99980 $false
.sym 99981 $false
.sym 99982 $abc$27458$new_n4486_
.sym 99983 $abc$27458$new_n4485_
.sym 99984 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16493
.sym 99985 i_clk$2$2
.sym 99986 $false
.sym 100061 fifo.rd_addr[2]
.sym 100062 fifo.rd_addr[0]
.sym 100063 fifo.fifo_mem[70][5]
.sym 100064 fifo.fifo_mem[66][5]
.sym 100067 fifo.rd_addr[2]
.sym 100068 fifo.rd_addr[1]
.sym 100069 fifo.fifo_mem[71][1]
.sym 100070 fifo.fifo_mem[69][1]
.sym 100073 $false
.sym 100074 fifo.rd_addr[2]
.sym 100075 fifo.fifo_mem[36][2]
.sym 100076 fifo.fifo_mem[32][2]
.sym 100079 $false
.sym 100080 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16481_new_inv_
.sym 100081 $abc$27458$new_n4428_
.sym 100082 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 100085 $false
.sym 100086 $false
.sym 100087 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 100088 $abc$27458$new_n4579_
.sym 100097 receiver.o_data[6]
.sym 100098 $false
.sym 100099 $false
.sym 100100 $false
.sym 100103 receiver.o_data[5]
.sym 100104 $false
.sym 100105 $false
.sym 100106 $false
.sym 100107 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577
.sym 100108 i_clk$2$2
.sym 100109 $false
.sym 100184 $false
.sym 100185 $false
.sym 100186 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 100187 $abc$27458$new_n4785_
.sym 100190 $false
.sym 100191 $false
.sym 100192 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 100193 $abc$27458$new_n4751_
.sym 100208 receiver.o_data[5]
.sym 100209 $false
.sym 100210 $false
.sym 100211 $false
.sym 100214 receiver.o_data[0]
.sym 100215 $false
.sym 100216 $false
.sym 100217 $false
.sym 100220 receiver.o_data[2]
.sym 100221 $false
.sym 100222 $false
.sym 100223 $false
.sym 100230 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137
.sym 100231 i_clk$2$2
.sym 100232 $false
.sym 100307 fifo.rd_addr[3]
.sym 100308 fifo.rd_addr[1]
.sym 100309 $abc$27458$new_n4265_
.sym 100310 $abc$27458$new_n4266_
.sym 100313 fifo.rd_addr[2]
.sym 100314 fifo.rd_addr[0]
.sym 100315 fifo.fifo_mem[158][7]
.sym 100316 fifo.fifo_mem[154][7]
.sym 100325 receiver.o_data[2]
.sym 100326 $false
.sym 100327 $false
.sym 100328 $false
.sym 100349 receiver.o_data[5]
.sym 100350 $false
.sym 100351 $false
.sym 100352 $false
.sym 100353 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411
.sym 100354 i_clk$2$2
.sym 100355 $false
.sym 100442 fifo.rd_addr[2]
.sym 100443 fifo.rd_addr[0]
.sym 100444 fifo.fifo_mem[78][5]
.sym 100445 fifo.fifo_mem[74][5]
.sym 100448 fifo.rd_addr[0]
.sym 100449 fifo.rd_addr[3]
.sym 100450 $abc$27458$new_n3283_
.sym 100451 $abc$27458$new_n3284_
.sym 100460 $false
.sym 100461 fifo.rd_addr[2]
.sym 100462 fifo.fifo_mem[103][2]
.sym 100463 fifo.fifo_mem[99][2]
.sym 100466 fifo.rd_addr[2]
.sym 100467 fifo.rd_addr[0]
.sym 100468 fifo.fifo_mem[140][2]
.sym 100469 fifo.fifo_mem[136][2]
.sym 100472 receiver.o_data[2]
.sym 100473 $false
.sym 100474 $false
.sym 100475 $false
.sym 100476 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593
.sym 100477 i_clk$2$2
.sym 100478 $false
.sym 100553 fifo.rd_addr[0]
.sym 100554 fifo.rd_addr[2]
.sym 100555 fifo.fifo_mem[159][7]
.sym 100556 fifo.fifo_mem[155][7]
.sym 100559 receiver.o_data[1]
.sym 100560 $false
.sym 100561 $false
.sym 100562 $false
.sym 100565 receiver.o_data[7]
.sym 100566 $false
.sym 100567 $false
.sym 100568 $false
.sym 100595 receiver.o_data[4]
.sym 100596 $false
.sym 100597 $false
.sym 100598 $false
.sym 100599 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505
.sym 100600 i_clk$2$2
.sym 100601 $false
.sym 100682 receiver.o_data[0]
.sym 100683 $false
.sym 100684 $false
.sym 100685 $false
.sym 100718 receiver.o_data[2]
.sym 100719 $false
.sym 100720 $false
.sym 100721 $false
.sym 100722 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689
.sym 100723 i_clk$2$2
.sym 100724 $false
.sym 100805 receiver.o_data[2]
.sym 100806 $false
.sym 100807 $false
.sym 100808 $false
.sym 100811 receiver.o_data[7]
.sym 100812 $false
.sym 100813 $false
.sym 100814 $false
.sym 100817 receiver.o_data[0]
.sym 100818 $false
.sym 100819 $false
.sym 100820 $false
.sym 100845 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376
.sym 100846 i_clk$2$2
.sym 100847 $false
.sym 100928 fifo.rd_addr[2]
.sym 100929 fifo.rd_addr[0]
.sym 100930 fifo.fifo_mem[92][7]
.sym 100931 fifo.fifo_mem[88][7]
.sym 100946 fifo.rd_addr[1]
.sym 100947 fifo.rd_addr[0]
.sym 100948 $abc$27458$new_n2856_
.sym 100949 $abc$27458$new_n2857_
.sym 100964 receiver.o_data[1]
.sym 100965 $false
.sym 100966 $false
.sym 100967 $false
.sym 100968 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731
.sym 100969 i_clk$2$2
.sym 100970 $false
.sym 101045 $false
.sym 101046 fifo.rd_addr[2]
.sym 101047 fifo.fifo_mem[76][1]
.sym 101048 fifo.fifo_mem[72][1]
.sym 101075 receiver.o_data[1]
.sym 101076 $false
.sym 101077 $false
.sym 101078 $false
.sym 101091 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219
.sym 101092 i_clk$2$2
.sym 101093 $false
.sym 101320 fifo.fifo_mem[242][5]
.sym 101324 fifo.fifo_mem[242][4]
.sym 101395 fifo.fifo_mem[220][6]
.sym 101399 fifo.fifo_mem[220][1]
.sym 101534 fifo.fifo_mem[147][1]
.sym 101535 fifo.fifo_mem[147][0]
.sym 101538 fifo.fifo_mem[147][6]
.sym 101638 $abc$27458$new_n4351_
.sym 101639 fifo.fifo_mem[215][4]
.sym 101739 fifo.fifo_mem[36][1]
.sym 101837 fifo.fifo_mem[95][7]
.sym 101843 fifo.fifo_mem[95][0]
.sym 101939 $abc$27458$new_n3001_
.sym 101941 $abc$27458$new_n5009_
.sym 101943 $abc$27458$new_n2836_
.sym 101944 fifo.fifo_mem[173][7]
.sym 101945 fifo.fifo_mem[173][5]
.sym 101946 fifo.fifo_mem[173][3]
.sym 102044 $abc$27458$new_n2946_
.sym 102045 $abc$27458$new_n4975_
.sym 102046 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985
.sym 102047 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193
.sym 102048 fifo.fifo_mem[78][0]
.sym 102143 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905
.sym 102144 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883
.sym 102145 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664
.sym 102146 $abc$27458$new_n3360_
.sym 102147 fifo.fifo_mem[209][3]
.sym 102148 fifo.fifo_mem[209][6]
.sym 102150 fifo.fifo_mem[209][0]
.sym 102245 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323
.sym 102246 $abc$27458$new_n3792_
.sym 102247 $abc$27458$new_n4063_
.sym 102248 $abc$27458$new_n3989_
.sym 102249 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073
.sym 102250 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155
.sym 102251 fifo.fifo_mem[150][4]
.sym 102252 fifo.fifo_mem[150][6]
.sym 102347 $abc$27458$new_n3530_
.sym 102348 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 102349 $abc$27458$auto$rtlil.cc:1862:And$1709_new_
.sym 102350 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 102351 fifo.fifo_mem[177][1]
.sym 102352 fifo.fifo_mem[177][2]
.sym 102353 fifo.fifo_mem[177][5]
.sym 102354 fifo.fifo_mem[177][3]
.sym 102449 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472
.sym 102450 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 102451 $abc$27458$new_n4734_
.sym 102452 $abc$27458$new_n2965_
.sym 102453 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 102454 $abc$27458$new_n3951_
.sym 102455 fifo.fifo_mem[144][5]
.sym 102456 fifo.fifo_mem[144][4]
.sym 102551 $abc$27458$new_n5196_
.sym 102552 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[2]_new_inv_
.sym 102553 $abc$27458$new_n5014_
.sym 102554 $abc$27458$new_n3231_
.sym 102555 $abc$27458$new_n5194_
.sym 102556 $abc$27458$new_n2833_
.sym 102557 fifo.fifo_mem[93][5]
.sym 102558 fifo.fifo_mem[93][3]
.sym 102653 $abc$27458$new_n4019_
.sym 102654 $abc$27458$new_n2907_
.sym 102655 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835
.sym 102656 $abc$27458$new_n4768_
.sym 102657 $abc$27458$new_n4024_
.sym 102658 $abc$27458$new_n4632_
.sym 102659 $abc$27458$new_n3738_
.sym 102660 fifo.fifo_mem[24][1]
.sym 102755 $abc$27458$new_n3324_
.sym 102756 $abc$27458$new_n3325_
.sym 102757 $abc$27458$new_n4649_
.sym 102758 $abc$27458$new_n4022_
.sym 102759 fifo.fifo_mem[212][3]
.sym 102760 fifo.fifo_mem[212][1]
.sym 102761 fifo.fifo_mem[212][6]
.sym 102762 fifo.fifo_mem[212][5]
.sym 102857 $abc$27458$new_n4579_
.sym 102858 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529
.sym 102859 $abc$27458$new_n4785_
.sym 102860 $abc$27458$new_n2708_
.sym 102861 $abc$27458$new_n4751_
.sym 102862 $abc$27458$new_n4529_
.sym 102863 fifo.fifo_mem[74][1]
.sym 102864 fifo.fifo_mem[74][0]
.sym 102959 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 102960 $abc$27458$new_n4717_
.sym 102962 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915
.sym 102963 $abc$27458$new_n3520_
.sym 102965 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771
.sym 102966 fifo.fifo_mem[105][1]
.sym 103061 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075
.sym 103062 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[5]
.sym 103063 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401
.sym 103064 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[2]_new_
.sym 103065 $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[7]
.sym 103066 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411
.sym 103067 fifo.fifo_mem[104][4]
.sym 103068 fifo.fifo_mem[104][6]
.sym 103163 $abc$27458$new_n2868_
.sym 103164 $abc$27458$new_n4233_
.sym 103165 $abc$27458$new_n2867_
.sym 103167 $abc$27458$new_n5015_
.sym 103169 fifo.fifo_mem[213][7]
.sym 103170 fifo.fifo_mem[213][3]
.sym 103265 $abc$27458$new_n2701_
.sym 103266 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][24]$a$1145[6]_new_
.sym 103268 $abc$27458$new_n3552_
.sym 103269 $abc$27458$new_n4333_
.sym 103270 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667
.sym 103271 receiver.o_data[7]
.sym 103272 receiver.o_data[3]
.sym 103367 $abc$27458$new_n4003_
.sym 103368 $abc$27458$new_n2870_
.sym 103369 $abc$27458$new_n3925_
.sym 103370 $abc$27458$new_n3782_
.sym 103371 fifo.fifo_mem[88][4]
.sym 103372 fifo.fifo_mem[88][0]
.sym 103373 fifo.fifo_mem[88][1]
.sym 103374 fifo.fifo_mem[88][3]
.sym 103469 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643
.sym 103470 $abc$27458$new_n4251_
.sym 103472 $abc$27458$auto$wreduce.cc:455:run$312[5]
.sym 103473 $abc$27458$new_n4489_
.sym 103474 $abc$27458$auto$wreduce.cc:455:run$312[6]
.sym 103475 fifo.fifo_mem[195][5]
.sym 103476 fifo.fifo_mem[195][7]
.sym 103571 $abc$27458$new_n4144_
.sym 103573 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689
.sym 103574 fifo.fifo_mem[70][5]
.sym 103575 fifo.fifo_mem[70][6]
.sym 103578 fifo.fifo_mem[70][2]
.sym 103673 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521
.sym 103675 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217
.sym 103678 fifo.fifo_mem[66][7]
.sym 103680 fifo.fifo_mem[66][5]
.sym 103775 $abc$27458$new_n5037_
.sym 103776 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683
.sym 103781 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545
.sym 103782 fifo.fifo_mem[69][1]
.sym 103878 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219
.sym 103879 fifo.fifo_mem[190][4]
.sym 103880 fifo.fifo_mem[190][6]
.sym 103884 fifo.fifo_mem[190][5]
.sym 103981 $abc$27458$new_n3018_
.sym 103983 $abc$27458$new_n3022_
.sym 103984 fifo.fifo_mem[30][5]
.sym 103986 fifo.fifo_mem[30][3]
.sym 104083 $abc$27458$new_n2666_
.sym 104084 fifo.fifo_mem[32][5]
.sym 104088 fifo.fifo_mem[32][6]
.sym 104183 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][18]$b$1128[3]_new_inv_
.sym 104184 fifo.fifo_mem[201][2]
.sym 104185 fifo.fifo_mem[201][0]
.sym 104187 fifo.fifo_mem[201][1]
.sym 104189 fifo.fifo_mem[201][3]
.sym 104190 fifo.fifo_mem[201][4]
.sym 104285 $abc$27458$new_n2856_
.sym 104286 fifo.fifo_mem[92][7]
.sym 104288 fifo.fifo_mem[92][3]
.sym 104289 fifo.fifo_mem[92][6]
.sym 104387 fifo.fifo_mem[76][0]
.sym 104394 fifo.fifo_mem[76][5]
.sym 104491 fifo.fifo_mem[88][7]
.sym 104722 fifo.fifo_mem[85][5]
.sym 104814 receiver.o_data[5]
.sym 104815 $false
.sym 104816 $false
.sym 104817 $false
.sym 104838 receiver.o_data[4]
.sym 104839 $false
.sym 104840 $false
.sym 104841 $false
.sym 104842 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489
.sym 104843 i_clk$2$2
.sym 104844 $false
.sym 104852 fifo.fifo_mem[134][6]
.sym 104855 fifo.fifo_mem[134][0]
.sym 104971 receiver.o_data[6]
.sym 104972 $false
.sym 104973 $false
.sym 104974 $false
.sym 104995 receiver.o_data[1]
.sym 104996 $false
.sym 104997 $false
.sym 104998 $false
.sym 105005 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433
.sym 105006 i_clk$2$2
.sym 105007 $false
.sym 105009 $abc$27458$new_n3137_
.sym 105010 fifo.fifo_mem[144][2]
.sym 105100 receiver.o_data[1]
.sym 105101 $false
.sym 105102 $false
.sym 105103 $false
.sym 105106 receiver.o_data[0]
.sym 105107 $false
.sym 105108 $false
.sym 105109 $false
.sym 105124 receiver.o_data[6]
.sym 105125 $false
.sym 105126 $false
.sym 105127 $false
.sym 105128 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929
.sym 105129 i_clk$2$2
.sym 105130 $false
.sym 105134 fifo.fifo_mem[228][6]
.sym 105137 fifo.fifo_mem[228][3]
.sym 105235 fifo.rd_addr[0]
.sym 105236 fifo.rd_addr[2]
.sym 105237 fifo.fifo_mem[95][7]
.sym 105238 fifo.fifo_mem[91][7]
.sym 105241 receiver.o_data[4]
.sym 105242 $false
.sym 105243 $false
.sym 105244 $false
.sym 105251 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193
.sym 105252 i_clk$2$2
.sym 105253 $false
.sym 105254 $abc$27458$new_n4399_
.sym 105255 $abc$27458$new_n3271_
.sym 105256 $abc$27458$new_n3269_
.sym 105257 $abc$27458$new_n2823_
.sym 105258 fifo.fifo_mem[28][0]
.sym 105259 fifo.fifo_mem[28][2]
.sym 105260 fifo.fifo_mem[28][1]
.sym 105261 fifo.fifo_mem[28][7]
.sym 105352 receiver.o_data[1]
.sym 105353 $false
.sym 105354 $false
.sym 105355 $false
.sym 105374 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376
.sym 105375 i_clk$2$2
.sym 105376 $false
.sym 105377 $abc$27458$new_n3843_
.sym 105384 fifo.fifo_mem[42][5]
.sym 105451 receiver.o_data[7]
.sym 105452 $false
.sym 105453 $false
.sym 105454 $false
.sym 105487 receiver.o_data[0]
.sym 105488 $false
.sym 105489 $false
.sym 105490 $false
.sym 105497 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939
.sym 105498 i_clk$2$2
.sym 105499 $false
.sym 105500 $abc$27458$new_n4059_
.sym 105501 o_uart_tx$2
.sym 105502 $abc$27458$new_n2945_
.sym 105503 $abc$27458$new_n3842_
.sym 105504 fifo.fifo_mem[47][6]
.sym 105505 fifo.fifo_mem[47][5]
.sym 105506 fifo.fifo_mem[47][1]
.sym 105574 fifo.rd_addr[2]
.sym 105575 fifo.rd_addr[0]
.sym 105576 fifo.fifo_mem[190][1]
.sym 105577 fifo.fifo_mem[186][1]
.sym 105586 $abc$27458$new_n5008_
.sym 105587 fifo.rd_addr[1]
.sym 105588 fifo.fifo_mem[173][3]
.sym 105589 fifo.fifo_mem[169][3]
.sym 105598 $false
.sym 105599 fifo.rd_addr[2]
.sym 105600 fifo.fifo_mem[151][0]
.sym 105601 fifo.fifo_mem[147][0]
.sym 105604 receiver.o_data[7]
.sym 105605 $false
.sym 105606 $false
.sym 105607 $false
.sym 105610 receiver.o_data[5]
.sym 105611 $false
.sym 105612 $false
.sym 105613 $false
.sym 105616 receiver.o_data[3]
.sym 105617 $false
.sym 105618 $false
.sym 105619 $false
.sym 105620 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177
.sym 105621 i_clk$2$2
.sym 105622 $false
.sym 105625 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081
.sym 105629 $abc$27458$new_n3696_
.sym 105630 fifo.fifo_mem[227][7]
.sym 105715 fifo.rd_addr[2]
.sym 105716 fifo.rd_addr[0]
.sym 105717 fifo.fifo_mem[46][1]
.sym 105718 fifo.fifo_mem[42][1]
.sym 105721 $abc$27458$new_n4974_
.sym 105722 fifo.rd_addr[1]
.sym 105723 fifo.fifo_mem[44][2]
.sym 105724 fifo.fifo_mem[40][2]
.sym 105727 $false
.sym 105728 $false
.sym 105729 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 105730 $abc$27458$new_n4529_
.sym 105733 $false
.sym 105734 $false
.sym 105735 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 105736 $abc$27458$new_n4597_
.sym 105739 receiver.o_data[0]
.sym 105740 $false
.sym 105741 $false
.sym 105742 $false
.sym 105743 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075
.sym 105744 i_clk$2$2
.sym 105745 $false
.sym 105747 fifo.fifo_mem[106][2]
.sym 105750 fifo.fifo_mem[106][0]
.sym 105751 fifo.fifo_mem[106][6]
.sym 105752 fifo.fifo_mem[106][5]
.sym 105753 fifo.fifo_mem[106][3]
.sym 105820 $false
.sym 105821 $false
.sym 105822 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 105823 $abc$27458$new_n4597_
.sym 105826 $false
.sym 105827 $false
.sym 105828 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 105829 $abc$27458$new_n4734_
.sym 105832 $false
.sym 105833 $false
.sym 105834 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 105835 $abc$27458$new_n4649_
.sym 105838 fifo.rd_addr[2]
.sym 105839 fifo.rd_addr[0]
.sym 105840 fifo.fifo_mem[148][3]
.sym 105841 fifo.fifo_mem[144][3]
.sym 105844 receiver.o_data[3]
.sym 105845 $false
.sym 105846 $false
.sym 105847 $false
.sym 105850 receiver.o_data[6]
.sym 105851 $false
.sym 105852 $false
.sym 105853 $false
.sym 105862 receiver.o_data[0]
.sym 105863 $false
.sym 105864 $false
.sym 105865 $false
.sym 105866 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905
.sym 105867 i_clk$2$2
.sym 105868 $false
.sym 105869 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025
.sym 105870 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211
.sym 105871 $abc$27458$new_n4074_
.sym 105872 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011
.sym 105873 $abc$27458$new_n3144_
.sym 105875 fifo.fifo_mem[149][7]
.sym 105876 fifo.fifo_mem[149][4]
.sym 105943 $false
.sym 105944 $false
.sym 105945 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 105946 $abc$27458$new_n4734_
.sym 105949 fifo.rd_addr[0]
.sym 105950 fifo.rd_addr[2]
.sym 105951 fifo.fifo_mem[173][5]
.sym 105952 fifo.fifo_mem[169][5]
.sym 105955 fifo.rd_addr[2]
.sym 105956 fifo.rd_addr[0]
.sym 105957 fifo.fifo_mem[44][6]
.sym 105958 fifo.fifo_mem[40][6]
.sym 105961 fifo.rd_addr[2]
.sym 105962 fifo.rd_addr[0]
.sym 105963 fifo.fifo_mem[151][6]
.sym 105964 fifo.fifo_mem[150][6]
.sym 105967 $false
.sym 105968 $false
.sym 105969 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 105970 $abc$27458$new_n4802_
.sym 105973 $false
.sym 105974 $false
.sym 105975 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 105976 $abc$27458$new_n4683_
.sym 105979 receiver.o_data[4]
.sym 105980 $false
.sym 105981 $false
.sym 105982 $false
.sym 105985 receiver.o_data[6]
.sym 105986 $false
.sym 105987 $false
.sym 105988 $false
.sym 105989 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073
.sym 105990 i_clk$2$2
.sym 105991 $false
.sym 105992 $abc$27458$new_n4260_
.sym 105993 fifo.fifo_mem[115][2]
.sym 105995 fifo.fifo_mem[115][6]
.sym 105999 fifo.fifo_mem[115][7]
.sym 106066 $false
.sym 106067 fifo.rd_addr[2]
.sym 106068 fifo.fifo_mem[148][4]
.sym 106069 fifo.fifo_mem[144][4]
.sym 106072 fifo.wr_addr[3]
.sym 106073 fifo.wr_addr[0]
.sym 106074 fifo.wr_addr[2]
.sym 106075 fifo.wr_addr[1]
.sym 106078 fifo.wr_addr[1]
.sym 106079 fifo.wr_addr[0]
.sym 106080 fifo.wr_addr[3]
.sym 106081 fifo.wr_addr[2]
.sym 106084 fifo.wr_addr[3]
.sym 106085 fifo.wr_addr[2]
.sym 106086 fifo.wr_addr[1]
.sym 106087 fifo.wr_addr[0]
.sym 106090 receiver.o_data[1]
.sym 106091 $false
.sym 106092 $false
.sym 106093 $false
.sym 106096 receiver.o_data[2]
.sym 106097 $false
.sym 106098 $false
.sym 106099 $false
.sym 106102 receiver.o_data[5]
.sym 106103 $false
.sym 106104 $false
.sym 106105 $false
.sym 106108 receiver.o_data[3]
.sym 106109 $false
.sym 106110 $false
.sym 106111 $false
.sym 106112 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369
.sym 106113 i_clk$2$2
.sym 106114 $false
.sym 106115 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 106116 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273
.sym 106117 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841
.sym 106119 $abc$27458$new_n4075_
.sym 106120 fifo.fifo_mem[148][6]
.sym 106122 fifo.fifo_mem[148][0]
.sym 106189 $false
.sym 106190 $false
.sym 106191 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 106192 $abc$27458$new_n4649_
.sym 106195 fifo.wr_addr[0]
.sym 106196 fifo.wr_addr[3]
.sym 106197 fifo.wr_addr[2]
.sym 106198 fifo.wr_addr[1]
.sym 106201 $false
.sym 106202 $abc$27458$new_n4598_
.sym 106203 fifo.wr_addr[6]
.sym 106204 fifo.wr_addr[7]
.sym 106207 fifo.rd_addr[0]
.sym 106208 fifo.rd_addr[2]
.sym 106209 fifo.fifo_mem[151][1]
.sym 106210 fifo.fifo_mem[147][1]
.sym 106213 fifo.wr_addr[3]
.sym 106214 fifo.wr_addr[2]
.sym 106215 fifo.wr_addr[1]
.sym 106216 fifo.wr_addr[0]
.sym 106219 fifo.rd_addr[2]
.sym 106220 fifo.rd_addr[0]
.sym 106221 fifo.fifo_mem[148][5]
.sym 106222 fifo.fifo_mem[144][5]
.sym 106225 receiver.o_data[5]
.sym 106226 $false
.sym 106227 $false
.sym 106228 $false
.sym 106231 receiver.o_data[4]
.sym 106232 $false
.sym 106233 $false
.sym 106234 $false
.sym 106235 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785
.sym 106236 i_clk$2$2
.sym 106237 $false
.sym 106238 $abc$27458$new_n4393_
.sym 106239 $abc$27458$new_n2722_
.sym 106241 fifo.fifo_mem[54][5]
.sym 106244 fifo.fifo_mem[54][7]
.sym 106245 fifo.fifo_mem[54][4]
.sym 106312 fifo.rd_addr[3]
.sym 106313 fifo.rd_addr[4]
.sym 106314 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[2]_new_inv_
.sym 106315 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$b$936[2]_new_
.sym 106318 $abc$27458$new_n5194_
.sym 106319 fifo.rd_addr[0]
.sym 106320 $abc$27458$new_n3230_
.sym 106321 $abc$27458$new_n3237_
.sym 106324 fifo.rd_addr[2]
.sym 106325 fifo.rd_addr[0]
.sym 106326 fifo.fifo_mem[93][3]
.sym 106327 fifo.fifo_mem[89][3]
.sym 106330 $false
.sym 106331 fifo.rd_addr[2]
.sym 106332 fifo.fifo_mem[37][2]
.sym 106333 fifo.fifo_mem[33][2]
.sym 106336 fifo.rd_addr[1]
.sym 106337 fifo.rd_addr[0]
.sym 106338 $abc$27458$new_n3238_
.sym 106339 $abc$27458$new_n3231_
.sym 106342 fifo.rd_addr[2]
.sym 106343 fifo.rd_addr[0]
.sym 106344 fifo.fifo_mem[156][0]
.sym 106345 fifo.fifo_mem[152][0]
.sym 106348 receiver.o_data[5]
.sym 106349 $false
.sym 106350 $false
.sym 106351 $false
.sym 106354 receiver.o_data[3]
.sym 106355 $false
.sym 106356 $false
.sym 106357 $false
.sym 106358 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291
.sym 106359 i_clk$2$2
.sym 106360 $false
.sym 106361 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873
.sym 106362 fifo.fifo_mem[67][0]
.sym 106363 fifo.fifo_mem[67][7]
.sym 106365 fifo.fifo_mem[67][5]
.sym 106367 fifo.fifo_mem[67][6]
.sym 106435 $abc$27458$new_n4020_
.sym 106436 $abc$27458$new_n4024_
.sym 106437 $abc$27458$new_n4023_
.sym 106438 fifo.rd_addr[1]
.sym 106441 fifo.rd_addr[2]
.sym 106442 fifo.rd_addr[0]
.sym 106443 fifo.fifo_mem[28][1]
.sym 106444 fifo.fifo_mem[24][1]
.sym 106447 $false
.sym 106448 $false
.sym 106449 $abc$27458$auto$rtlil.cc:1862:And$1661_new_
.sym 106450 $abc$27458$new_n4734_
.sym 106453 $false
.sym 106454 $abc$27458$new_n4560_
.sym 106455 fifo.wr_addr[6]
.sym 106456 fifo.wr_addr[7]
.sym 106459 fifo.rd_addr[0]
.sym 106460 fifo.rd_addr[2]
.sym 106461 fifo.fifo_mem[157][6]
.sym 106462 fifo.fifo_mem[153][6]
.sym 106465 $false
.sym 106466 fifo.wr_addr[7]
.sym 106467 fifo.wr_addr[6]
.sym 106468 $abc$27458$new_n4560_
.sym 106471 fifo.rd_addr[2]
.sym 106472 fifo.rd_addr[0]
.sym 106473 fifo.fifo_mem[14][4]
.sym 106474 fifo.fifo_mem[10][4]
.sym 106477 receiver.o_data[1]
.sym 106478 $false
.sym 106479 $false
.sym 106480 $false
.sym 106481 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499
.sym 106482 i_clk$2$2
.sym 106483 $false
.sym 106484 $abc$27458$new_n3880_
.sym 106485 $abc$27458$new_n2690_
.sym 106486 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633
.sym 106489 fifo.fifo_mem[125][0]
.sym 106558 fifo.rd_addr[2]
.sym 106559 fifo.rd_addr[0]
.sym 106560 fifo.fifo_mem[212][3]
.sym 106561 fifo.fifo_mem[208][3]
.sym 106564 fifo.rd_addr[0]
.sym 106565 fifo.rd_addr[2]
.sym 106566 fifo.fifo_mem[213][3]
.sym 106567 fifo.fifo_mem[209][3]
.sym 106570 $false
.sym 106571 $abc$27458$new_n4580_
.sym 106572 fifo.wr_addr[7]
.sym 106573 fifo.wr_addr[6]
.sym 106576 fifo.rd_addr[2]
.sym 106577 fifo.rd_addr[0]
.sym 106578 fifo.fifo_mem[158][6]
.sym 106579 fifo.fifo_mem[154][6]
.sym 106582 receiver.o_data[3]
.sym 106583 $false
.sym 106584 $false
.sym 106585 $false
.sym 106588 receiver.o_data[1]
.sym 106589 $false
.sym 106590 $false
.sym 106591 $false
.sym 106594 receiver.o_data[6]
.sym 106595 $false
.sym 106596 $false
.sym 106597 $false
.sym 106600 receiver.o_data[5]
.sym 106601 $false
.sym 106602 $false
.sym 106603 $false
.sym 106604 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049
.sym 106605 i_clk$2$2
.sym 106606 $false
.sym 106607 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265
.sym 106608 $abc$27458$new_n3465_
.sym 106609 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227
.sym 106610 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][25]$a$1148[6]_new_
.sym 106611 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 106612 fifo.fifo_mem[100][6]
.sym 106613 fifo.fifo_mem[100][3]
.sym 106614 fifo.fifo_mem[100][2]
.sym 106681 $false
.sym 106682 fifo.wr_addr[7]
.sym 106683 fifo.wr_addr[6]
.sym 106684 $abc$27458$new_n4580_
.sym 106687 $false
.sym 106688 $false
.sym 106689 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 106690 $abc$27458$new_n4597_
.sym 106693 $false
.sym 106694 fifo.wr_addr[7]
.sym 106695 $abc$27458$new_n4580_
.sym 106696 fifo.wr_addr[6]
.sym 106699 fifo.rd_addr[2]
.sym 106700 fifo.rd_addr[0]
.sym 106701 fifo.fifo_mem[78][0]
.sym 106702 fifo.fifo_mem[74][0]
.sym 106705 $false
.sym 106706 $abc$27458$new_n4530_
.sym 106707 fifo.wr_addr[6]
.sym 106708 fifo.wr_addr[7]
.sym 106711 $false
.sym 106712 fifo.wr_addr[7]
.sym 106713 $abc$27458$new_n4530_
.sym 106714 fifo.wr_addr[6]
.sym 106717 receiver.o_data[1]
.sym 106718 $false
.sym 106719 $false
.sym 106720 $false
.sym 106723 receiver.o_data[0]
.sym 106724 $false
.sym 106725 $false
.sym 106726 $false
.sym 106727 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411
.sym 106728 i_clk$2$2
.sym 106729 $false
.sym 106730 $abc$27458$new_n5108_
.sym 106731 $abc$27458$new_n5111_
.sym 106732 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 106734 $abc$27458$new_n4117_
.sym 106735 $abc$27458$new_n2694_
.sym 106737 fifo.fifo_mem[71][6]
.sym 106804 fifo.wr_addr[3]
.sym 106805 fifo.wr_addr[2]
.sym 106806 fifo.wr_addr[1]
.sym 106807 fifo.wr_addr[0]
.sym 106810 $false
.sym 106811 $abc$27458$new_n4580_
.sym 106812 fifo.wr_addr[6]
.sym 106813 fifo.wr_addr[7]
.sym 106822 $false
.sym 106823 $false
.sym 106824 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 106825 $abc$27458$new_n4751_
.sym 106828 fifo.rd_addr[3]
.sym 106829 fifo.rd_addr[1]
.sym 106830 $abc$27458$new_n3521_
.sym 106831 $abc$27458$new_n3522_
.sym 106840 $false
.sym 106841 $false
.sym 106842 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 106843 $abc$27458$new_n4683_
.sym 106846 receiver.o_data[1]
.sym 106847 $false
.sym 106848 $false
.sym 106849 $false
.sym 106850 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915
.sym 106851 i_clk$2$2
.sym 106852 $false
.sym 106853 $abc$27458$new_n3694_
.sym 106854 $abc$27458$new_n5051_
.sym 106855 $abc$27458$new_n4118_
.sym 106856 $abc$27458$new_n4119_
.sym 106857 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 106859 $abc$27458$new_n5112_
.sym 106860 fifo.fifo_mem[69][2]
.sym 106927 $false
.sym 106928 $false
.sym 106929 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 106930 $abc$27458$new_n4717_
.sym 106933 $false
.sym 106934 $false
.sym 106935 $false
.sym 106936 fifo.rd_addr[5]
.sym 106939 $false
.sym 106940 $false
.sym 106941 $abc$27458$auto$rtlil.cc:1862:And$1757_new_
.sym 106942 $abc$27458$new_n4785_
.sym 106945 $abc$27458$new_n3291_
.sym 106946 $abc$27458$new_n3282_
.sym 106947 $abc$27458$new_n3288_
.sym 106948 $abc$27458$new_n3285_
.sym 106951 $false
.sym 106952 $false
.sym 106953 $false
.sym 106954 fifo.rd_addr[7]
.sym 106957 $false
.sym 106958 $false
.sym 106959 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 106960 $abc$27458$new_n4717_
.sym 106963 receiver.o_data[4]
.sym 106964 $false
.sym 106965 $false
.sym 106966 $false
.sym 106969 receiver.o_data[6]
.sym 106970 $false
.sym 106971 $false
.sym 106972 $false
.sym 106973 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555
.sym 106974 i_clk$2$2
.sym 106975 $false
.sym 106977 $abc$27458$new_n5110_
.sym 106978 $abc$27458$new_n3288_
.sym 106979 $abc$27458$new_n3289_
.sym 106981 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395
.sym 106982 fifo.fifo_mem[67][2]
.sym 107050 fifo.rd_addr[3]
.sym 107051 fifo.rd_addr[0]
.sym 107052 $abc$27458$new_n2870_
.sym 107053 $abc$27458$new_n2869_
.sym 107056 fifo.rd_addr[3]
.sym 107057 $abc$27458$new_n4234_
.sym 107058 $abc$27458$new_n4235_
.sym 107059 fifo.rd_addr[1]
.sym 107062 $abc$27458$new_n2868_
.sym 107063 fifo.rd_addr[0]
.sym 107064 $abc$27458$new_n2872_
.sym 107065 $abc$27458$new_n2871_
.sym 107074 $abc$27458$new_n5014_
.sym 107075 fifo.rd_addr[0]
.sym 107076 fifo.fifo_mem[92][3]
.sym 107077 fifo.fifo_mem[88][3]
.sym 107086 receiver.o_data[7]
.sym 107087 $false
.sym 107088 $false
.sym 107089 $false
.sym 107092 receiver.o_data[3]
.sym 107093 $false
.sym 107094 $false
.sym 107095 $false
.sym 107096 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097
.sym 107097 i_clk$2$2
.sym 107098 $false
.sym 107100 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121
.sym 107101 $abc$27458$new_n3290_
.sym 107102 fifo.fifo_mem[151][6]
.sym 107103 fifo.fifo_mem[151][1]
.sym 107104 fifo.fifo_mem[151][7]
.sym 107105 fifo.fifo_mem[151][2]
.sym 107106 fifo.fifo_mem[151][0]
.sym 107173 fifo.rd_addr[0]
.sym 107174 fifo.rd_addr[2]
.sym 107175 fifo.fifo_mem[97][0]
.sym 107176 fifo.fifo_mem[96][0]
.sym 107179 $false
.sym 107180 fifo.rd_addr[0]
.sym 107181 fifo.fifo_mem[97][6]
.sym 107182 fifo.fifo_mem[96][6]
.sym 107191 fifo.rd_addr[2]
.sym 107192 fifo.rd_addr[0]
.sym 107193 fifo.fifo_mem[158][4]
.sym 107194 fifo.fifo_mem[154][4]
.sym 107197 fifo.rd_addr[0]
.sym 107198 fifo.rd_addr[2]
.sym 107199 fifo.fifo_mem[101][7]
.sym 107200 fifo.fifo_mem[97][7]
.sym 107203 $false
.sym 107204 $false
.sym 107205 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 107206 $abc$27458$new_n4734_
.sym 107209 $false
.sym 107210 $false
.sym 107211 $false
.sym 107212 $abc$27458$auto$ice40_ffinit.cc:141:execute$27364
.sym 107215 receiver.o_data[4]
.sym 107216 $false
.sym 107217 $false
.sym 107218 $false
.sym 107219 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763
.sym 107220 i_clk$2$2
.sym 107221 $false
.sym 107222 $abc$27458$new_n3684_
.sym 107223 $abc$27458$new_n3679_
.sym 107225 fifo.fifo_mem[92][1]
.sym 107226 fifo.fifo_mem[92][5]
.sym 107227 fifo.fifo_mem[92][4]
.sym 107296 fifo.rd_addr[2]
.sym 107297 fifo.rd_addr[0]
.sym 107298 fifo.fifo_mem[190][6]
.sym 107299 fifo.fifo_mem[186][6]
.sym 107302 fifo.rd_addr[2]
.sym 107303 fifo.rd_addr[1]
.sym 107304 fifo.fifo_mem[92][1]
.sym 107305 fifo.fifo_mem[88][1]
.sym 107308 fifo.rd_addr[2]
.sym 107309 fifo.rd_addr[0]
.sym 107310 fifo.fifo_mem[212][5]
.sym 107311 fifo.fifo_mem[208][5]
.sym 107314 fifo.rd_addr[2]
.sym 107315 fifo.rd_addr[0]
.sym 107316 fifo.fifo_mem[190][5]
.sym 107317 fifo.fifo_mem[186][5]
.sym 107320 receiver.o_data[4]
.sym 107321 $false
.sym 107322 $false
.sym 107323 $false
.sym 107326 receiver.o_data[0]
.sym 107327 $false
.sym 107328 $false
.sym 107329 $false
.sym 107332 receiver.o_data[1]
.sym 107333 $false
.sym 107334 $false
.sym 107335 $false
.sym 107338 receiver.o_data[3]
.sym 107339 $false
.sym 107340 $false
.sym 107341 $false
.sym 107342 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363
.sym 107343 i_clk$2$2
.sym 107344 $false
.sym 107346 $abc$27458$new_n4478_
.sym 107347 $abc$27458$new_n4477_
.sym 107348 $abc$27458$auto$wreduce.cc:455:run$312[3]
.sym 107350 $abc$27458$auto$wreduce.cc:455:run$312[2]
.sym 107351 $abc$27458$auto$wreduce.cc:455:run$312[4]
.sym 107352 run_tx
.sym 107419 $false
.sym 107420 $false
.sym 107421 $abc$27458$auto$rtlil.cc:1862:And$1687_new_
.sym 107422 $abc$27458$new_n4717_
.sym 107425 fifo.rd_addr[1]
.sym 107426 fifo.rd_addr[2]
.sym 107427 fifo.fifo_mem[195][7]
.sym 107428 fifo.fifo_mem[193][7]
.sym 107437 $false
.sym 107438 line_count[5]
.sym 107439 $false
.sym 107440 $auto$alumacc.cc:474:replace_alu$343.C[5]
.sym 107443 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 107444 fifo.o_fill[6]
.sym 107445 run_tx
.sym 107446 $abc$27458$auto$wreduce.cc:455:run$312[6]
.sym 107449 $false
.sym 107450 line_count[6]
.sym 107451 $false
.sym 107452 $auto$alumacc.cc:474:replace_alu$343.C[6]
.sym 107455 receiver.o_data[5]
.sym 107456 $false
.sym 107457 $false
.sym 107458 $false
.sym 107461 receiver.o_data[7]
.sym 107462 $false
.sym 107463 $false
.sym 107464 $false
.sym 107465 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233
.sym 107466 i_clk$2$2
.sym 107467 $false
.sym 107469 $abc$27458$new_n4985_
.sym 107471 $abc$27458$new_n3264_
.sym 107472 $abc$27458$new_n3261_
.sym 107473 $abc$27458$new_n3265_
.sym 107474 line_count[1]
.sym 107542 fifo.rd_addr[2]
.sym 107543 fifo.rd_addr[0]
.sym 107544 fifo.fifo_mem[212][6]
.sym 107545 fifo.fifo_mem[208][6]
.sym 107554 $false
.sym 107555 $false
.sym 107556 $abc$27458$auto$rtlil.cc:1862:And$1807_new_
.sym 107557 $abc$27458$new_n4785_
.sym 107560 receiver.o_data[5]
.sym 107561 $false
.sym 107562 $false
.sym 107563 $false
.sym 107566 receiver.o_data[6]
.sym 107567 $false
.sym 107568 $false
.sym 107569 $false
.sym 107584 receiver.o_data[2]
.sym 107585 $false
.sym 107586 $false
.sym 107587 $false
.sym 107588 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435
.sym 107589 i_clk$2$2
.sym 107590 $false
.sym 107593 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921
.sym 107595 fifo.fifo_mem[104][7]
.sym 107597 fifo.fifo_mem[104][5]
.sym 107665 $false
.sym 107666 $false
.sym 107667 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 107668 $abc$27458$new_n4579_
.sym 107677 $false
.sym 107678 $false
.sym 107679 $abc$27458$auto$rtlil.cc:1862:And$1765_new_
.sym 107680 $abc$27458$new_n4802_
.sym 107695 receiver.o_data[7]
.sym 107696 $false
.sym 107697 $false
.sym 107698 $false
.sym 107707 receiver.o_data[5]
.sym 107708 $false
.sym 107709 $false
.sym 107710 $false
.sym 107711 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595
.sym 107712 i_clk$2$2
.sym 107713 $false
.sym 107716 fifo.fifo_mem[103][1]
.sym 107718 fifo.fifo_mem[103][2]
.sym 107720 fifo.fifo_mem[103][7]
.sym 107788 fifo.rd_addr[2]
.sym 107789 fifo.rd_addr[0]
.sym 107790 fifo.fifo_mem[205][4]
.sym 107791 fifo.fifo_mem[201][4]
.sym 107794 $false
.sym 107795 $false
.sym 107796 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 107797 $abc$27458$new_n4717_
.sym 107824 $false
.sym 107825 $false
.sym 107826 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 107827 $abc$27458$new_n4785_
.sym 107830 receiver.o_data[1]
.sym 107831 $false
.sym 107832 $false
.sym 107833 $false
.sym 107834 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683
.sym 107835 i_clk$2$2
.sym 107836 $false
.sym 107837 fifo.fifo_mem[222][0]
.sym 107838 fifo.fifo_mem[222][3]
.sym 107917 $false
.sym 107918 $false
.sym 107919 $abc$27458$auto$rtlil.cc:1862:And$1791_new_
.sym 107920 $abc$27458$new_n4717_
.sym 107923 receiver.o_data[4]
.sym 107924 $false
.sym 107925 $false
.sym 107926 $false
.sym 107929 receiver.o_data[6]
.sym 107930 $false
.sym 107931 $false
.sym 107932 $false
.sym 107953 receiver.o_data[5]
.sym 107954 $false
.sym 107955 $false
.sym 107956 $false
.sym 107957 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993
.sym 107958 i_clk$2$2
.sym 107959 $false
.sym 107962 fifo.fifo_mem[148][7]
.sym 107966 fifo.fifo_mem[148][5]
.sym 108046 fifo.rd_addr[0]
.sym 108047 fifo.rd_addr[2]
.sym 108048 fifo.fifo_mem[205][1]
.sym 108049 fifo.fifo_mem[201][1]
.sym 108058 fifo.rd_addr[0]
.sym 108059 fifo.rd_addr[2]
.sym 108060 fifo.fifo_mem[197][1]
.sym 108061 fifo.fifo_mem[193][1]
.sym 108064 receiver.o_data[5]
.sym 108065 $false
.sym 108066 $false
.sym 108067 $false
.sym 108076 receiver.o_data[3]
.sym 108077 $false
.sym 108078 $false
.sym 108079 $false
.sym 108080 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827
.sym 108081 i_clk$2$2
.sym 108082 $false
.sym 108085 fifo.fifo_mem[139][4]
.sym 108086 fifo.fifo_mem[139][0]
.sym 108169 fifo.rd_addr[0]
.sym 108170 fifo.rd_addr[2]
.sym 108171 fifo.fifo_mem[205][0]
.sym 108172 fifo.fifo_mem[201][0]
.sym 108175 receiver.o_data[5]
.sym 108176 $false
.sym 108177 $false
.sym 108178 $false
.sym 108199 receiver.o_data[6]
.sym 108200 $false
.sym 108201 $false
.sym 108202 $false
.sym 108203 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003
.sym 108204 i_clk$2$2
.sym 108205 $false
.sym 108207 fifo.fifo_mem[66][1]
.sym 108209 fifo.fifo_mem[66][2]
.sym 108213 fifo.fifo_mem[66][4]
.sym 108280 $false
.sym 108281 fifo.rd_addr[0]
.sym 108282 fifo.fifo_mem[75][3]
.sym 108283 fifo.fifo_mem[74][3]
.sym 108286 receiver.o_data[2]
.sym 108287 $false
.sym 108288 $false
.sym 108289 $false
.sym 108292 receiver.o_data[0]
.sym 108293 $false
.sym 108294 $false
.sym 108295 $false
.sym 108304 receiver.o_data[1]
.sym 108305 $false
.sym 108306 $false
.sym 108307 $false
.sym 108316 receiver.o_data[3]
.sym 108317 $false
.sym 108318 $false
.sym 108319 $false
.sym 108322 receiver.o_data[4]
.sym 108323 $false
.sym 108324 $false
.sym 108325 $false
.sym 108326 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521
.sym 108327 i_clk$2$2
.sym 108328 $false
.sym 108332 fifo.fifo_mem[36][6]
.sym 108336 fifo.fifo_mem[36][4]
.sym 108403 $false
.sym 108404 fifo.rd_addr[2]
.sym 108405 fifo.fifo_mem[78][1]
.sym 108406 fifo.fifo_mem[74][1]
.sym 108409 receiver.o_data[7]
.sym 108410 $false
.sym 108411 $false
.sym 108412 $false
.sym 108421 receiver.o_data[3]
.sym 108422 $false
.sym 108423 $false
.sym 108424 $false
.sym 108427 receiver.o_data[6]
.sym 108428 $false
.sym 108429 $false
.sym 108430 $false
.sym 108449 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667
.sym 108450 i_clk$2$2
.sym 108451 $false
.sym 108455 fifo.fifo_mem[233][0]
.sym 108456 fifo.fifo_mem[233][2]
.sym 108458 fifo.fifo_mem[233][4]
.sym 108526 receiver.o_data[0]
.sym 108527 $false
.sym 108528 $false
.sym 108529 $false
.sym 108568 receiver.o_data[5]
.sym 108569 $false
.sym 108570 $false
.sym 108571 $false
.sym 108572 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219
.sym 108573 i_clk$2$2
.sym 108574 $false
.sym 108577 fifo.fifo_mem[83][6]
.sym 108661 receiver.o_data[7]
.sym 108662 $false
.sym 108663 $false
.sym 108664 $false
.sym 108695 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363
.sym 108696 i_clk$2$2
.sym 108697 $false
.sym 108798 fifo.fifo_mem[28][6]
.sym 108879 receiver.o_data[5]
.sym 108880 $false
.sym 108881 $false
.sym 108882 $false
.sym 108919 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323
.sym 108920 i_clk$2$2
.sym 108921 $false
.sym 108926 $abc$27458$new_n4076_
.sym 108927 fifo.fifo_mem[24][3]
.sym 108929 fifo.fifo_mem[24][6]
.sym 108932 fifo.fifo_mem[24][7]
.sym 109054 receiver.o_data[6]
.sym 109055 $false
.sym 109056 $false
.sym 109057 $false
.sym 109072 receiver.o_data[0]
.sym 109073 $false
.sym 109074 $false
.sym 109075 $false
.sym 109082 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305
.sym 109083 i_clk$2$2
.sym 109084 $false
.sym 109085 fifo.fifo_mem[148][2]
.sym 109086 fifo.fifo_mem[148][3]
.sym 109089 fifo.fifo_mem[148][4]
.sym 109165 fifo.rd_addr[2]
.sym 109166 fifo.rd_addr[0]
.sym 109167 fifo.fifo_mem[148][2]
.sym 109168 fifo.fifo_mem[144][2]
.sym 109171 receiver.o_data[2]
.sym 109172 $false
.sym 109173 $false
.sym 109174 $false
.sym 109205 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785
.sym 109206 i_clk$2$2
.sym 109207 $false
.sym 109208 fifo.fifo_mem[247][5]
.sym 109212 fifo.fifo_mem[247][2]
.sym 109213 fifo.fifo_mem[247][6]
.sym 109214 fifo.fifo_mem[247][4]
.sym 109300 receiver.o_data[6]
.sym 109301 $false
.sym 109302 $false
.sym 109303 $false
.sym 109318 receiver.o_data[3]
.sym 109319 $false
.sym 109320 $false
.sym 109321 $false
.sym 109328 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817
.sym 109329 i_clk$2$2
.sym 109330 $false
.sym 109333 fifo.fifo_mem[132][0]
.sym 109337 fifo.fifo_mem[132][4]
.sym 109338 fifo.fifo_mem[132][5]
.sym 109405 fifo.rd_addr[2]
.sym 109406 fifo.rd_addr[0]
.sym 109407 fifo.fifo_mem[28][7]
.sym 109408 fifo.fifo_mem[24][7]
.sym 109411 fifo.rd_addr[0]
.sym 109412 fifo.rd_addr[2]
.sym 109413 fifo.fifo_mem[119][2]
.sym 109414 fifo.fifo_mem[115][2]
.sym 109417 $false
.sym 109418 fifo.rd_addr[3]
.sym 109419 $abc$27458$new_n3270_
.sym 109420 $abc$27458$new_n3271_
.sym 109423 fifo.rd_addr[2]
.sym 109424 fifo.rd_addr[1]
.sym 109425 fifo.fifo_mem[134][0]
.sym 109426 fifo.fifo_mem[132][0]
.sym 109429 receiver.o_data[0]
.sym 109430 $false
.sym 109431 $false
.sym 109432 $false
.sym 109435 receiver.o_data[2]
.sym 109436 $false
.sym 109437 $false
.sym 109438 $false
.sym 109441 receiver.o_data[1]
.sym 109442 $false
.sym 109443 $false
.sym 109444 $false
.sym 109447 receiver.o_data[7]
.sym 109448 $false
.sym 109449 $false
.sym 109450 $false
.sym 109451 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779
.sym 109452 i_clk$2$2
.sym 109453 $false
.sym 109460 fifo.fifo_mem[34][6]
.sym 109528 fifo.rd_addr[2]
.sym 109529 fifo.rd_addr[0]
.sym 109530 fifo.fifo_mem[46][5]
.sym 109531 fifo.fifo_mem[42][5]
.sym 109570 receiver.o_data[5]
.sym 109571 $false
.sym 109572 $false
.sym 109573 $false
.sym 109574 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011
.sym 109575 i_clk$2$2
.sym 109576 $false
.sym 109577 fifo.fifo_mem[157][6]
.sym 109578 fifo.fifo_mem[157][0]
.sym 109651 $false
.sym 109652 fifo.rd_addr[2]
.sym 109653 fifo.fifo_mem[47][6]
.sym 109654 fifo.fifo_mem[43][6]
.sym 109657 $false
.sym 109658 $false
.sym 109659 $false
.sym 109660 $abc$27458$auto$ice40_ffinit.cc:141:execute$27412
.sym 109663 fifo.rd_addr[0]
.sym 109664 fifo.rd_addr[2]
.sym 109665 fifo.fifo_mem[47][1]
.sym 109666 fifo.fifo_mem[43][1]
.sym 109669 fifo.rd_addr[0]
.sym 109670 fifo.rd_addr[2]
.sym 109671 fifo.fifo_mem[47][5]
.sym 109672 fifo.fifo_mem[43][5]
.sym 109675 receiver.o_data[6]
.sym 109676 $false
.sym 109677 $false
.sym 109678 $false
.sym 109681 receiver.o_data[5]
.sym 109682 $false
.sym 109683 $false
.sym 109684 $false
.sym 109687 receiver.o_data[1]
.sym 109688 $false
.sym 109689 $false
.sym 109690 $false
.sym 109697 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771
.sym 109698 i_clk$2$2
.sym 109699 $false
.sym 109701 fifo.fifo_mem[171][1]
.sym 109707 fifo.fifo_mem[171][4]
.sym 109786 $false
.sym 109787 $false
.sym 109788 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 109789 $abc$27458$new_n4529_
.sym 109810 $false
.sym 109811 fifo.rd_addr[2]
.sym 109812 fifo.fifo_mem[38][4]
.sym 109813 fifo.fifo_mem[34][4]
.sym 109816 receiver.o_data[7]
.sym 109817 $false
.sym 109818 $false
.sym 109819 $false
.sym 109820 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769
.sym 109821 i_clk$2$2
.sym 109822 $false
.sym 109824 $abc$27458$new_n3364_
.sym 109826 $abc$27458$auto$ice40_ffinit.cc:141:execute$27384
.sym 109827 $abc$27458$auto$ice40_ffinit.cc:141:execute$27420
.sym 109903 receiver.o_data[2]
.sym 109904 $false
.sym 109905 $false
.sym 109906 $false
.sym 109921 receiver.o_data[0]
.sym 109922 $false
.sym 109923 $false
.sym 109924 $false
.sym 109927 receiver.o_data[6]
.sym 109928 $false
.sym 109929 $false
.sym 109930 $false
.sym 109933 receiver.o_data[5]
.sym 109934 $false
.sym 109935 $false
.sym 109936 $false
.sym 109939 receiver.o_data[3]
.sym 109940 $false
.sym 109941 $false
.sym 109942 $false
.sym 109943 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867
.sym 109944 i_clk$2$2
.sym 109945 $false
.sym 109946 $abc$27458$new_n4173_
.sym 109947 $abc$27458$new_n3590_
.sym 109948 $abc$27458$new_n2647_
.sym 109949 fifo.fifo_mem[250][0]
.sym 109950 fifo.fifo_mem[250][7]
.sym 109951 fifo.fifo_mem[250][4]
.sym 109952 fifo.fifo_mem[250][6]
.sym 109953 fifo.fifo_mem[250][1]
.sym 110020 $false
.sym 110021 $false
.sym 110022 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 110023 $abc$27458$new_n4802_
.sym 110026 $false
.sym 110027 $false
.sym 110028 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 110029 $abc$27458$new_n4683_
.sym 110032 $false
.sym 110033 fifo.rd_addr[1]
.sym 110034 $abc$27458$new_n4076_
.sym 110035 $abc$27458$new_n4075_
.sym 110038 $false
.sym 110039 $false
.sym 110040 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 110041 $abc$27458$new_n4683_
.sym 110044 fifo.rd_addr[0]
.sym 110045 fifo.rd_addr[2]
.sym 110046 fifo.fifo_mem[151][2]
.sym 110047 fifo.fifo_mem[147][2]
.sym 110056 receiver.o_data[7]
.sym 110057 $false
.sym 110058 $false
.sym 110059 $false
.sym 110062 receiver.o_data[4]
.sym 110063 $false
.sym 110064 $false
.sym 110065 $false
.sym 110066 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025
.sym 110067 i_clk$2$2
.sym 110068 $false
.sym 110069 $abc$27458$new_n4933_
.sym 110071 $abc$27458$new_n2834_
.sym 110072 fifo.fifo_mem[66][6]
.sym 110073 fifo.fifo_mem[66][3]
.sym 110076 fifo.fifo_mem[66][0]
.sym 110143 fifo.rd_addr[0]
.sym 110144 fifo.rd_addr[2]
.sym 110145 fifo.fifo_mem[151][7]
.sym 110146 fifo.fifo_mem[147][7]
.sym 110149 receiver.o_data[2]
.sym 110150 $false
.sym 110151 $false
.sym 110152 $false
.sym 110161 receiver.o_data[6]
.sym 110162 $false
.sym 110163 $false
.sym 110164 $false
.sym 110185 receiver.o_data[7]
.sym 110186 $false
.sym 110187 $false
.sym 110188 $false
.sym 110189 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507
.sym 110190 i_clk$2$2
.sym 110191 $false
.sym 110192 $abc$27458$new_n3557_
.sym 110194 $abc$27458$new_n3953_
.sym 110198 fifo.fifo_mem[169][5]
.sym 110199 fifo.fifo_mem[169][0]
.sym 110266 fifo.wr_addr[3]
.sym 110267 fifo.wr_addr[0]
.sym 110268 fifo.wr_addr[1]
.sym 110269 fifo.wr_addr[2]
.sym 110272 $false
.sym 110273 $false
.sym 110274 $abc$27458$auto$rtlil.cc:1862:And$1815_new_
.sym 110275 $abc$27458$new_n4529_
.sym 110278 $false
.sym 110279 $false
.sym 110280 $abc$27458$auto$rtlil.cc:1862:And$1737_new_
.sym 110281 $abc$27458$new_n4529_
.sym 110290 fifo.rd_addr[0]
.sym 110291 fifo.rd_addr[2]
.sym 110292 fifo.fifo_mem[29][6]
.sym 110293 fifo.fifo_mem[25][6]
.sym 110296 receiver.o_data[6]
.sym 110297 $false
.sym 110298 $false
.sym 110299 $false
.sym 110308 receiver.o_data[0]
.sym 110309 $false
.sym 110310 $false
.sym 110311 $false
.sym 110312 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977
.sym 110313 i_clk$2$2
.sym 110314 $false
.sym 110316 fifo.fifo_mem[156][5]
.sym 110317 fifo.fifo_mem[156][0]
.sym 110318 fifo.fifo_mem[156][7]
.sym 110321 fifo.fifo_mem[156][6]
.sym 110322 fifo.fifo_mem[156][3]
.sym 110389 $false
.sym 110390 fifo.rd_addr[3]
.sym 110391 fifo.fifo_mem[62][7]
.sym 110392 fifo.fifo_mem[54][7]
.sym 110395 fifo.rd_addr[0]
.sym 110396 fifo.rd_addr[2]
.sym 110397 fifo.fifo_mem[95][0]
.sym 110398 fifo.fifo_mem[91][0]
.sym 110407 receiver.o_data[5]
.sym 110408 $false
.sym 110409 $false
.sym 110410 $false
.sym 110425 receiver.o_data[7]
.sym 110426 $false
.sym 110427 $false
.sym 110428 $false
.sym 110431 receiver.o_data[4]
.sym 110432 $false
.sym 110433 $false
.sym 110434 $false
.sym 110435 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307
.sym 110436 i_clk$2$2
.sym 110437 $false
.sym 110438 $abc$27458$new_n4023_
.sym 110439 $abc$27458$new_n2645_
.sym 110442 $abc$27458$new_n5024_
.sym 110443 fifo.fifo_mem[35][0]
.sym 110445 fifo.fifo_mem[35][1]
.sym 110512 $false
.sym 110513 $false
.sym 110514 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 110515 $abc$27458$new_n4632_
.sym 110518 receiver.o_data[0]
.sym 110519 $false
.sym 110520 $false
.sym 110521 $false
.sym 110524 receiver.o_data[7]
.sym 110525 $false
.sym 110526 $false
.sym 110527 $false
.sym 110536 receiver.o_data[5]
.sym 110537 $false
.sym 110538 $false
.sym 110539 $false
.sym 110548 receiver.o_data[6]
.sym 110549 $false
.sym 110550 $false
.sym 110551 $false
.sym 110558 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547
.sym 110559 i_clk$2$2
.sym 110560 $false
.sym 110561 $abc$27458$new_n4932_
.sym 110563 $abc$27458$new_n2727_
.sym 110565 $abc$27458$new_n2646_
.sym 110566 fifo.fifo_mem[239][5]
.sym 110567 fifo.fifo_mem[239][7]
.sym 110568 fifo.fifo_mem[239][2]
.sym 110635 $false
.sym 110636 fifo.rd_addr[1]
.sym 110637 fifo.fifo_mem[94][5]
.sym 110638 fifo.fifo_mem[92][5]
.sym 110641 fifo.rd_addr[0]
.sym 110642 fifo.rd_addr[2]
.sym 110643 fifo.fifo_mem[125][0]
.sym 110644 fifo.fifo_mem[121][0]
.sym 110647 $false
.sym 110648 $false
.sym 110649 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 110650 $abc$27458$new_n4632_
.sym 110665 receiver.o_data[0]
.sym 110666 $false
.sym 110667 $false
.sym 110668 $false
.sym 110681 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873
.sym 110682 i_clk$2$2
.sym 110683 $false
.sym 110684 $abc$27458$new_n3463_
.sym 110686 $abc$27458$new_n3461_
.sym 110687 $abc$27458$new_n3454_
.sym 110689 $abc$27458$new_n3460_
.sym 110690 $abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[3]_new_
.sym 110691 fifo.fifo_mem[84][0]
.sym 110758 $false
.sym 110759 $false
.sym 110760 $abc$27458$auto$rtlil.cc:1862:And$1773_new_
.sym 110761 $abc$27458$new_n4802_
.sym 110764 fifo.rd_addr[2]
.sym 110765 fifo.rd_addr[0]
.sym 110766 fifo.fifo_mem[110][3]
.sym 110767 fifo.fifo_mem[106][3]
.sym 110770 $false
.sym 110771 $false
.sym 110772 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 110773 $abc$27458$new_n4751_
.sym 110776 $false
.sym 110777 fifo.rd_addr[0]
.sym 110778 fifo.fifo_mem[101][6]
.sym 110779 fifo.fifo_mem[100][6]
.sym 110782 fifo.wr_addr[3]
.sym 110783 fifo.wr_addr[2]
.sym 110784 fifo.wr_addr[1]
.sym 110785 fifo.wr_addr[0]
.sym 110788 receiver.o_data[6]
.sym 110789 $false
.sym 110790 $false
.sym 110791 $false
.sym 110794 receiver.o_data[3]
.sym 110795 $false
.sym 110796 $false
.sym 110797 $false
.sym 110800 receiver.o_data[2]
.sym 110801 $false
.sym 110802 $false
.sym 110803 $false
.sym 110804 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251
.sym 110805 i_clk$2$2
.sym 110806 $false
.sym 110807 $abc$27458$new_n3456_
.sym 110808 $abc$27458$new_n4097_
.sym 110809 $abc$27458$new_n5107_
.sym 110810 $abc$27458$new_n5106_
.sym 110811 fifo.fifo_mem[105][6]
.sym 110812 fifo.fifo_mem[105][3]
.sym 110813 fifo.fifo_mem[105][7]
.sym 110814 fifo.fifo_mem[105][0]
.sym 110881 fifo.rd_addr[0]
.sym 110882 fifo.rd_addr[4]
.sym 110883 $abc$27458$new_n5107_
.sym 110884 $abc$27458$new_n5111_
.sym 110887 $abc$27458$new_n5110_
.sym 110888 fifo.rd_addr[2]
.sym 110889 fifo.fifo_mem[34][6]
.sym 110890 fifo.fifo_mem[32][6]
.sym 110893 fifo.wr_addr[0]
.sym 110894 fifo.wr_addr[2]
.sym 110895 fifo.wr_addr[3]
.sym 110896 fifo.wr_addr[1]
.sym 110905 fifo.rd_addr[0]
.sym 110906 fifo.rd_addr[2]
.sym 110907 fifo.fifo_mem[71][6]
.sym 110908 fifo.fifo_mem[67][6]
.sym 110911 fifo.rd_addr[2]
.sym 110912 fifo.rd_addr[0]
.sym 110913 fifo.fifo_mem[110][0]
.sym 110914 fifo.fifo_mem[106][0]
.sym 110923 receiver.o_data[6]
.sym 110924 $false
.sym 110925 $false
.sym 110926 $false
.sym 110927 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675
.sym 110928 i_clk$2$2
.sym 110929 $false
.sym 110930 $abc$27458$new_n3285_
.sym 110931 $abc$27458$new_n3286_
.sym 110932 $abc$27458$new_n3548_
.sym 110933 o_led[1]$2
.sym 110936 fifo.fifo_mem[35][5]
.sym 110937 fifo.fifo_mem[35][6]
.sym 111004 fifo.rd_addr[1]
.sym 111005 fifo.rd_addr[0]
.sym 111006 $abc$27458$new_n3695_
.sym 111007 $abc$27458$new_n3696_
.sym 111010 $abc$27458$new_n5050_
.sym 111011 fifo.rd_addr[0]
.sym 111012 fifo.fifo_mem[108][4]
.sym 111013 fifo.fifo_mem[104][4]
.sym 111016 fifo.rd_addr[2]
.sym 111017 fifo.rd_addr[0]
.sym 111018 fifo.fifo_mem[70][6]
.sym 111019 fifo.fifo_mem[66][6]
.sym 111022 fifo.rd_addr[0]
.sym 111023 fifo.rd_addr[2]
.sym 111024 fifo.fifo_mem[69][6]
.sym 111025 fifo.fifo_mem[65][6]
.sym 111028 fifo.wr_addr[0]
.sym 111029 fifo.wr_addr[2]
.sym 111030 fifo.wr_addr[1]
.sym 111031 fifo.wr_addr[3]
.sym 111040 fifo.rd_addr[1]
.sym 111041 $abc$27458$new_n4119_
.sym 111042 $abc$27458$new_n4118_
.sym 111043 $abc$27458$new_n4117_
.sym 111046 receiver.o_data[2]
.sym 111047 $false
.sym 111048 $false
.sym 111049 $false
.sym 111050 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683
.sym 111051 i_clk$2$2
.sym 111052 $false
.sym 111053 $abc$27458$new_n3739_
.sym 111054 $abc$27458$new_n3521_
.sym 111055 $abc$27458$new_n4380_
.sym 111056 fifo.fifo_mem[11][7]
.sym 111057 fifo.fifo_mem[11][3]
.sym 111058 fifo.fifo_mem[11][4]
.sym 111059 fifo.fifo_mem[11][1]
.sym 111133 fifo.rd_addr[1]
.sym 111134 fifo.rd_addr[2]
.sym 111135 fifo.fifo_mem[38][6]
.sym 111136 fifo.fifo_mem[36][6]
.sym 111139 fifo.rd_addr[1]
.sym 111140 fifo.rd_addr[3]
.sym 111141 $abc$27458$new_n3290_
.sym 111142 $abc$27458$new_n3289_
.sym 111145 fifo.rd_addr[2]
.sym 111146 fifo.rd_addr[0]
.sym 111147 fifo.fifo_mem[100][2]
.sym 111148 fifo.fifo_mem[96][2]
.sym 111157 $false
.sym 111158 $false
.sym 111159 $abc$27458$auto$rtlil.cc:1862:And$1729_new_
.sym 111160 $abc$27458$new_n4751_
.sym 111163 receiver.o_data[2]
.sym 111164 $false
.sym 111165 $false
.sym 111166 $false
.sym 111173 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547
.sym 111174 i_clk$2$2
.sym 111175 $false
.sym 111178 $abc$27458$new_n3825_
.sym 111179 $abc$27458$new_n3827_
.sym 111180 $abc$27458$new_n3462_
.sym 111181 fifo.fifo_mem[151][5]
.sym 111182 fifo.fifo_mem[151][3]
.sym 111183 fifo.fifo_mem[151][4]
.sym 111256 $false
.sym 111257 $false
.sym 111258 $abc$27458$auto$rtlil.cc:1862:And$1745_new_
.sym 111259 $abc$27458$new_n4802_
.sym 111262 fifo.rd_addr[0]
.sym 111263 fifo.rd_addr[2]
.sym 111264 fifo.fifo_mem[101][2]
.sym 111265 fifo.fifo_mem[97][2]
.sym 111268 receiver.o_data[6]
.sym 111269 $false
.sym 111270 $false
.sym 111271 $false
.sym 111274 receiver.o_data[1]
.sym 111275 $false
.sym 111276 $false
.sym 111277 $false
.sym 111280 receiver.o_data[7]
.sym 111281 $false
.sym 111282 $false
.sym 111283 $false
.sym 111286 receiver.o_data[2]
.sym 111287 $false
.sym 111288 $false
.sym 111289 $false
.sym 111292 receiver.o_data[0]
.sym 111293 $false
.sym 111294 $false
.sym 111295 $false
.sym 111296 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121
.sym 111297 i_clk$2$2
.sym 111298 $false
.sym 111305 fifo.fifo_mem[83][4]
.sym 111373 fifo.rd_addr[0]
.sym 111374 fifo.rd_addr[2]
.sym 111375 fifo.fifo_mem[101][4]
.sym 111376 fifo.fifo_mem[97][4]
.sym 111379 fifo.rd_addr[3]
.sym 111380 $abc$27458$new_n5051_
.sym 111381 $abc$27458$new_n3684_
.sym 111382 $abc$27458$new_n3683_
.sym 111391 receiver.o_data[1]
.sym 111392 $false
.sym 111393 $false
.sym 111394 $false
.sym 111397 receiver.o_data[5]
.sym 111398 $false
.sym 111399 $false
.sym 111400 $false
.sym 111403 receiver.o_data[4]
.sym 111404 $false
.sym 111405 $false
.sym 111406 $false
.sym 111419 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667
.sym 111420 i_clk$2$2
.sym 111421 $false
.sym 111424 $auto$alumacc.cc:474:replace_alu$343.C[2]
.sym 111425 $auto$alumacc.cc:474:replace_alu$343.C[3]
.sym 111426 $auto$alumacc.cc:474:replace_alu$343.C[4]
.sym 111427 $auto$alumacc.cc:474:replace_alu$343.C[5]
.sym 111428 $auto$alumacc.cc:474:replace_alu$343.C[6]
.sym 111429 $abc$27458$auto$wreduce.cc:455:run$312[7]
.sym 111502 line_count[4]
.sym 111503 line_count[3]
.sym 111504 line_count[2]
.sym 111505 line_count[1]
.sym 111508 line_count[0]
.sym 111509 line_count[7]
.sym 111510 line_count[6]
.sym 111511 line_count[5]
.sym 111514 $false
.sym 111515 line_count[3]
.sym 111516 $false
.sym 111517 $auto$alumacc.cc:474:replace_alu$343.C[3]
.sym 111526 $false
.sym 111527 line_count[2]
.sym 111528 $false
.sym 111529 $auto$alumacc.cc:474:replace_alu$343.C[2]
.sym 111532 $false
.sym 111533 line_count[4]
.sym 111534 $false
.sym 111535 $auto$alumacc.cc:474:replace_alu$343.C[4]
.sym 111538 $abc$27458$new_n4428_
.sym 111539 $abc$27458$new_n4477_
.sym 111540 fifo.i_rd$2
.sym 111541 $abc$27458$new_n4478_
.sym 111542 $true
.sym 111543 i_clk$2$2
.sym 111544 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 111546 $abc$27458$new_n2854_
.sym 111547 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][16]$b$1122[3]_new_inv_
.sym 111548 fifo.fifo_mem[67][3]
.sym 111549 fifo.fifo_mem[67][1]
.sym 111552 fifo.fifo_mem[67][4]
.sym 111625 fifo.rd_addr[1]
.sym 111626 $abc$27458$new_n3261_
.sym 111627 $abc$27458$new_n3265_
.sym 111628 $abc$27458$new_n3264_
.sym 111637 fifo.rd_addr[0]
.sym 111638 fifo.rd_addr[2]
.sym 111639 fifo.fifo_mem[71][2]
.sym 111640 fifo.fifo_mem[67][2]
.sym 111643 fifo.rd_addr[0]
.sym 111644 fifo.rd_addr[2]
.sym 111645 fifo.fifo_mem[69][2]
.sym 111646 fifo.fifo_mem[65][2]
.sym 111649 fifo.rd_addr[2]
.sym 111650 fifo.rd_addr[0]
.sym 111651 fifo.fifo_mem[70][2]
.sym 111652 fifo.fifo_mem[66][2]
.sym 111655 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.sym 111656 fifo.o_fill[1]
.sym 111657 run_tx
.sym 111658 line_count[1]
.sym 111665 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16537
.sym 111666 i_clk$2$2
.sym 111667 $false
.sym 111668 $abc$27458$new_n4142_
.sym 111669 $abc$27458$new_n3695_
.sym 111671 $abc$27458$new_n3434_
.sym 111672 $abc$27458$new_n4248_
.sym 111673 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][17]$b$1125[3]_new_inv_
.sym 111674 fifo.fifo_mem[35][4]
.sym 111675 fifo.fifo_mem[35][3]
.sym 111754 $false
.sym 111755 $false
.sym 111756 $abc$27458$auto$rtlil.cc:1862:And$1781_new_
.sym 111757 $abc$27458$new_n4632_
.sym 111766 receiver.o_data[7]
.sym 111767 $false
.sym 111768 $false
.sym 111769 $false
.sym 111778 receiver.o_data[5]
.sym 111779 $false
.sym 111780 $false
.sym 111781 $false
.sym 111788 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555
.sym 111789 i_clk$2$2
.sym 111790 $false
.sym 111791 $abc$27458$new_n3641_
.sym 111792 fifo.fifo_mem[251][2]
.sym 111793 fifo.fifo_mem[251][1]
.sym 111794 fifo.fifo_mem[251][7]
.sym 111795 fifo.fifo_mem[251][4]
.sym 111796 fifo.fifo_mem[251][3]
.sym 111797 fifo.fifo_mem[251][5]
.sym 111798 fifo.fifo_mem[251][6]
.sym 111877 receiver.o_data[1]
.sym 111878 $false
.sym 111879 $false
.sym 111880 $false
.sym 111889 receiver.o_data[2]
.sym 111890 $false
.sym 111891 $false
.sym 111892 $false
.sym 111901 receiver.o_data[7]
.sym 111902 $false
.sym 111903 $false
.sym 111904 $false
.sym 111911 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651
.sym 111912 i_clk$2$2
.sym 111913 $false
.sym 111916 fifo.fifo_mem[166][0]
.sym 111917 fifo.fifo_mem[166][5]
.sym 111918 fifo.fifo_mem[166][2]
.sym 111920 fifo.fifo_mem[166][4]
.sym 111988 receiver.o_data[0]
.sym 111989 $false
.sym 111990 $false
.sym 111991 $false
.sym 111994 receiver.o_data[3]
.sym 111995 $false
.sym 111996 $false
.sym 111997 $false
.sym 112034 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529
.sym 112035 i_clk$2$2
.sym 112036 $false
.sym 112037 fifo.fifo_mem[205][0]
.sym 112041 fifo.fifo_mem[205][6]
.sym 112043 fifo.fifo_mem[205][1]
.sym 112044 fifo.fifo_mem[205][7]
.sym 112123 receiver.o_data[7]
.sym 112124 $false
.sym 112125 $false
.sym 112126 $false
.sym 112147 receiver.o_data[5]
.sym 112148 $false
.sym 112149 $false
.sym 112150 $false
.sym 112157 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977
.sym 112158 i_clk$2$2
.sym 112159 $false
.sym 112166 fifo.fifo_mem[163][0]
.sym 112246 receiver.o_data[4]
.sym 112247 $false
.sym 112248 $false
.sym 112249 $false
.sym 112252 receiver.o_data[0]
.sym 112253 $false
.sym 112254 $false
.sym 112255 $false
.sym 112280 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545
.sym 112281 i_clk$2$2
.sym 112282 $false
.sym 112285 fifo.rd_addr[2]
.sym 112286 fifo.rd_addr[3]
.sym 112287 fifo.rd_addr[4]
.sym 112288 fifo.rd_addr[5]
.sym 112289 fifo.rd_addr[6]
.sym 112290 fifo.rd_addr[7]
.sym 112363 receiver.o_data[1]
.sym 112364 $false
.sym 112365 $false
.sym 112366 $false
.sym 112375 receiver.o_data[2]
.sym 112376 $false
.sym 112377 $false
.sym 112378 $false
.sym 112399 receiver.o_data[4]
.sym 112400 $false
.sym 112401 $false
.sym 112402 $false
.sym 112403 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595
.sym 112404 i_clk$2$2
.sym 112405 $false
.sym 112406 fifo.rd_addr[8]
.sym 112498 receiver.o_data[6]
.sym 112499 $false
.sym 112500 $false
.sym 112501 $false
.sym 112522 receiver.o_data[4]
.sym 112523 $false
.sym 112524 $false
.sym 112525 $false
.sym 112526 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376
.sym 112527 i_clk$2$2
.sym 112528 $false
.sym 112529 fifo.fifo_mem[163][7]
.sym 112536 fifo.fifo_mem[163][4]
.sym 112621 receiver.o_data[0]
.sym 112622 $false
.sym 112623 $false
.sym 112624 $false
.sym 112627 receiver.o_data[2]
.sym 112628 $false
.sym 112629 $false
.sym 112630 $false
.sym 112639 receiver.o_data[4]
.sym 112640 $false
.sym 112641 $false
.sym 112642 $false
.sym 112649 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057
.sym 112650 i_clk$2$2
.sym 112651 $false
.sym 112652 fifo.rd_addr[0]
.sym 112738 receiver.o_data[6]
.sym 112739 $false
.sym 112740 $false
.sym 112741 $false
.sym 112772 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731
.sym 112773 i_clk$2$2
.sym 112774 $false
.sym 112850 o_uart_tx$2
.sym 112950 receiver.o_data[6]
.sym 112951 $false
.sym 112952 $false
.sym 112953 $false
.sym 112996 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779
.sym 112997 i_clk$2$2
.sym 112998 $false
.sym 113004 fifo.fifo_mem[94][5]
.sym 113113 fifo.rd_addr[2]
.sym 113114 fifo.rd_addr[0]
.sym 113115 fifo.fifo_mem[28][6]
.sym 113116 fifo.fifo_mem[24][6]
.sym 113119 receiver.o_data[3]
.sym 113120 $false
.sym 113121 $false
.sym 113122 $false
.sym 113131 receiver.o_data[6]
.sym 113132 $false
.sym 113133 $false
.sym 113134 $false
.sym 113149 receiver.o_data[7]
.sym 113150 $false
.sym 113151 $false
.sym 113152 $false
.sym 113159 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499
.sym 113160 i_clk$2$2
.sym 113161 $false
.sym 113164 $abc$27458$new_n3270_
.sym 113165 fifo.fifo_mem[118][2]
.sym 113236 receiver.o_data[2]
.sym 113237 $false
.sym 113238 $false
.sym 113239 $false
.sym 113242 receiver.o_data[3]
.sym 113243 $false
.sym 113244 $false
.sym 113245 $false
.sym 113260 receiver.o_data[4]
.sym 113261 $false
.sym 113262 $false
.sym 113263 $false
.sym 113282 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977
.sym 113283 i_clk$2$2
.sym 113284 $false
.sym 113288 fifo.wr_addr[1]
.sym 113359 receiver.o_data[5]
.sym 113360 $false
.sym 113361 $false
.sym 113362 $false
.sym 113383 receiver.o_data[2]
.sym 113384 $false
.sym 113385 $false
.sym 113386 $false
.sym 113389 receiver.o_data[6]
.sym 113390 $false
.sym 113391 $false
.sym 113392 $false
.sym 113395 receiver.o_data[4]
.sym 113396 $false
.sym 113397 $false
.sym 113398 $false
.sym 113405 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729
.sym 113406 i_clk$2$2
.sym 113407 $false
.sym 113408 fifo.fifo_mem[136][1]
.sym 113409 fifo.fifo_mem[136][3]
.sym 113410 fifo.fifo_mem[136][7]
.sym 113415 fifo.fifo_mem[136][0]
.sym 113494 receiver.o_data[0]
.sym 113495 $false
.sym 113496 $false
.sym 113497 $false
.sym 113518 receiver.o_data[4]
.sym 113519 $false
.sym 113520 $false
.sym 113521 $false
.sym 113524 receiver.o_data[5]
.sym 113525 $false
.sym 113526 $false
.sym 113527 $false
.sym 113528 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209
.sym 113529 i_clk$2$2
.sym 113530 $false
.sym 113531 fifo.fifo_mem[159][2]
.sym 113537 fifo.fifo_mem[159][5]
.sym 113641 receiver.o_data[6]
.sym 113642 $false
.sym 113643 $false
.sym 113644 $false
.sym 113651 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811
.sym 113652 i_clk$2$2
.sym 113653 $false
.sym 113655 fifo.fifo_mem[43][6]
.sym 113656 fifo.fifo_mem[43][5]
.sym 113658 fifo.fifo_mem[43][2]
.sym 113659 fifo.fifo_mem[43][3]
.sym 113660 fifo.fifo_mem[43][1]
.sym 113728 receiver.o_data[6]
.sym 113729 $false
.sym 113730 $false
.sym 113731 $false
.sym 113734 receiver.o_data[0]
.sym 113735 $false
.sym 113736 $false
.sym 113737 $false
.sym 113774 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409
.sym 113775 i_clk$2$2
.sym 113776 $false
.sym 113779 $abc$27458$new_n4974_
.sym 113780 fifo.fifo_mem[78][7]
.sym 113857 receiver.o_data[1]
.sym 113858 $false
.sym 113859 $false
.sym 113860 $false
.sym 113893 receiver.o_data[4]
.sym 113894 $false
.sym 113895 $false
.sym 113896 $false
.sym 113897 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081
.sym 113898 i_clk$2$2
.sym 113899 $false
.sym 113900 $abc$27458$new_n3373_
.sym 113903 fifo.fifo_mem[101][7]
.sym 113905 fifo.fifo_mem[101][0]
.sym 113907 fifo.fifo_mem[101][6]
.sym 113980 fifo.rd_addr[0]
.sym 113981 fifo.rd_addr[2]
.sym 113982 fifo.fifo_mem[151][3]
.sym 113983 fifo.fifo_mem[147][3]
.sym 113992 $false
.sym 113993 fifo.i_rd$2
.sym 113994 $abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[0]_new_inv_
.sym 113995 $abc$27458$auto$ice40_ffinit.cc:141:execute$27388
.sym 113998 $false
.sym 113999 fifo.i_rd$2
.sym 114000 $abc$27458$new_n4199_
.sym 114001 $abc$27458$new_n5147_
.sym 114020 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182
.sym 114021 i_clk$2$2
.sym 114022 $false
.sym 114023 $abc$27458$new_n3176_
.sym 114024 $abc$27458$new_n5008_
.sym 114025 fifo.fifo_mem[175][5]
.sym 114026 fifo.fifo_mem[175][7]
.sym 114027 fifo.fifo_mem[175][3]
.sym 114028 fifo.fifo_mem[175][6]
.sym 114029 fifo.fifo_mem[175][1]
.sym 114030 fifo.fifo_mem[175][2]
.sym 114097 fifo.rd_addr[2]
.sym 114098 fifo.rd_addr[0]
.sym 114099 fifo.fifo_mem[254][6]
.sym 114100 fifo.fifo_mem[250][6]
.sym 114103 $false
.sym 114104 fifo.rd_addr[2]
.sym 114105 fifo.fifo_mem[254][4]
.sym 114106 fifo.fifo_mem[250][4]
.sym 114109 fifo.rd_addr[2]
.sym 114110 fifo.rd_addr[0]
.sym 114111 fifo.fifo_mem[254][0]
.sym 114112 fifo.fifo_mem[250][0]
.sym 114115 receiver.o_data[0]
.sym 114116 $false
.sym 114117 $false
.sym 114118 $false
.sym 114121 receiver.o_data[7]
.sym 114122 $false
.sym 114123 $false
.sym 114124 $false
.sym 114127 receiver.o_data[4]
.sym 114128 $false
.sym 114129 $false
.sym 114130 $false
.sym 114133 receiver.o_data[6]
.sym 114134 $false
.sym 114135 $false
.sym 114136 $false
.sym 114139 receiver.o_data[1]
.sym 114140 $false
.sym 114141 $false
.sym 114142 $false
.sym 114143 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873
.sym 114144 i_clk$2$2
.sym 114145 $false
.sym 114146 $abc$27458$new_n4007_
.sym 114148 $abc$27458$new_n4299_
.sym 114150 $abc$27458$new_n3795_
.sym 114151 fifo.fifo_mem[38][1]
.sym 114152 fifo.fifo_mem[38][0]
.sym 114220 $abc$27458$new_n4932_
.sym 114221 fifo.rd_addr[0]
.sym 114222 fifo.fifo_mem[254][1]
.sym 114223 fifo.fifo_mem[250][1]
.sym 114232 fifo.rd_addr[0]
.sym 114233 fifo.rd_addr[2]
.sym 114234 fifo.fifo_mem[157][0]
.sym 114235 fifo.fifo_mem[153][0]
.sym 114238 receiver.o_data[6]
.sym 114239 $false
.sym 114240 $false
.sym 114241 $false
.sym 114244 receiver.o_data[3]
.sym 114245 $false
.sym 114246 $false
.sym 114247 $false
.sym 114262 receiver.o_data[0]
.sym 114263 $false
.sym 114264 $false
.sym 114265 $false
.sym 114266 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595
.sym 114267 i_clk$2$2
.sym 114268 $false
.sym 114269 $abc$27458$new_n4273_
.sym 114271 $abc$27458$new_n2952_
.sym 114272 fifo.fifo_mem[166][6]
.sym 114273 fifo.fifo_mem[166][7]
.sym 114274 fifo.fifo_mem[166][1]
.sym 114276 fifo.fifo_mem[166][3]
.sym 114343 fifo.rd_addr[0]
.sym 114344 fifo.rd_addr[2]
.sym 114345 fifo.fifo_mem[175][4]
.sym 114346 fifo.fifo_mem[171][4]
.sym 114355 fifo.rd_addr[0]
.sym 114356 fifo.rd_addr[2]
.sym 114357 fifo.fifo_mem[151][5]
.sym 114358 fifo.fifo_mem[147][5]
.sym 114379 receiver.o_data[5]
.sym 114380 $false
.sym 114381 $false
.sym 114382 $false
.sym 114385 receiver.o_data[0]
.sym 114386 $false
.sym 114387 $false
.sym 114388 $false
.sym 114389 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985
.sym 114390 i_clk$2$2
.sym 114391 $false
.sym 114393 $abc$27458$new_n5025_
.sym 114394 $abc$27458$new_n5156_
.sym 114397 $abc$27458$new_n5155_
.sym 114398 fifo.fifo_mem[62][5]
.sym 114399 fifo.fifo_mem[62][4]
.sym 114472 receiver.o_data[5]
.sym 114473 $false
.sym 114474 $false
.sym 114475 $false
.sym 114478 receiver.o_data[0]
.sym 114479 $false
.sym 114480 $false
.sym 114481 $false
.sym 114484 receiver.o_data[7]
.sym 114485 $false
.sym 114486 $false
.sym 114487 $false
.sym 114502 receiver.o_data[6]
.sym 114503 $false
.sym 114504 $false
.sym 114505 $false
.sym 114508 receiver.o_data[3]
.sym 114509 $false
.sym 114510 $false
.sym 114511 $false
.sym 114512 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361
.sym 114513 i_clk$2$2
.sym 114514 $false
.sym 114517 $abc$27458$new_n5213_
.sym 114518 $abc$27458$new_n5215_
.sym 114519 $abc$27458$new_n3416_
.sym 114520 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17925
.sym 114521 $abc$27458$new_n5214_
.sym 114522 fifo.fifo_mem[152][6]
.sym 114589 fifo.rd_addr[2]
.sym 114590 fifo.rd_addr[0]
.sym 114591 fifo.fifo_mem[156][6]
.sym 114592 fifo.fifo_mem[152][6]
.sym 114595 fifo.rd_addr[4]
.sym 114596 fifo.rd_addr[1]
.sym 114597 $abc$27458$new_n2646_
.sym 114598 $abc$27458$new_n2647_
.sym 114613 fifo.rd_addr[2]
.sym 114614 fifo.rd_addr[0]
.sym 114615 fifo.fifo_mem[39][3]
.sym 114616 fifo.fifo_mem[35][3]
.sym 114619 receiver.o_data[0]
.sym 114620 $false
.sym 114621 $false
.sym 114622 $false
.sym 114631 receiver.o_data[1]
.sym 114632 $false
.sym 114633 $false
.sym 114634 $false
.sym 114635 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619
.sym 114636 i_clk$2$2
.sym 114637 $false
.sym 114638 fifo.fifo_mem[80][0]
.sym 114640 fifo.fifo_mem[80][4]
.sym 114641 fifo.fifo_mem[80][2]
.sym 114642 fifo.fifo_mem[80][3]
.sym 114712 fifo.rd_addr[2]
.sym 114713 fifo.rd_addr[0]
.sym 114714 fifo.fifo_mem[255][1]
.sym 114715 fifo.fifo_mem[251][1]
.sym 114724 fifo.rd_addr[2]
.sym 114725 fifo.rd_addr[0]
.sym 114726 fifo.fifo_mem[84][0]
.sym 114727 fifo.fifo_mem[80][0]
.sym 114736 fifo.rd_addr[0]
.sym 114737 fifo.rd_addr[2]
.sym 114738 fifo.fifo_mem[255][0]
.sym 114739 fifo.fifo_mem[251][0]
.sym 114742 receiver.o_data[5]
.sym 114743 $false
.sym 114744 $false
.sym 114745 $false
.sym 114748 receiver.o_data[7]
.sym 114749 $false
.sym 114750 $false
.sym 114751 $false
.sym 114754 receiver.o_data[2]
.sym 114755 $false
.sym 114756 $false
.sym 114757 $false
.sym 114758 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345
.sym 114759 i_clk$2$2
.sym 114760 $false
.sym 114763 $abc$27458$new_n3452_
.sym 114764 fifo.fifo_mem[115][0]
.sym 114765 fifo.fifo_mem[115][3]
.sym 114766 fifo.fifo_mem[115][1]
.sym 114835 fifo.rd_addr[3]
.sym 114836 fifo.rd_addr[1]
.sym 114837 $abc$27458$new_n3464_
.sym 114838 $abc$27458$new_n3465_
.sym 114847 fifo.rd_addr[2]
.sym 114848 fifo.rd_addr[0]
.sym 114849 fifo.fifo_mem[100][3]
.sym 114850 fifo.fifo_mem[96][3]
.sym 114853 fifo.rd_addr[0]
.sym 114854 fifo.rd_addr[1]
.sym 114855 $abc$27458$new_n3455_
.sym 114856 $abc$27458$new_n3456_
.sym 114865 fifo.rd_addr[3]
.sym 114866 $abc$27458$new_n3461_
.sym 114867 $abc$27458$new_n3462_
.sym 114868 fifo.rd_addr[1]
.sym 114871 $abc$27458$new_n3463_
.sym 114872 $abc$27458$new_n3454_
.sym 114873 $abc$27458$new_n3460_
.sym 114874 $abc$27458$new_n3457_
.sym 114877 receiver.o_data[0]
.sym 114878 $false
.sym 114879 $false
.sym 114880 $false
.sym 114881 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635
.sym 114882 i_clk$2$2
.sym 114883 $false
.sym 114885 $abc$27458$new_n2697_
.sym 114887 $abc$27458$new_n2692_
.sym 114889 $abc$27458$new_n2693_
.sym 114890 fifo.fifo_mem[39][6]
.sym 114958 $false
.sym 114959 fifo.rd_addr[2]
.sym 114960 fifo.fifo_mem[109][3]
.sym 114961 fifo.fifo_mem[105][3]
.sym 114964 fifo.rd_addr[0]
.sym 114965 fifo.rd_addr[2]
.sym 114966 fifo.fifo_mem[109][6]
.sym 114967 fifo.fifo_mem[105][6]
.sym 114970 $abc$27458$new_n5106_
.sym 114971 fifo.rd_addr[2]
.sym 114972 fifo.fifo_mem[33][6]
.sym 114973 fifo.fifo_mem[35][6]
.sym 114976 fifo.rd_addr[1]
.sym 114977 fifo.rd_addr[2]
.sym 114978 fifo.fifo_mem[39][6]
.sym 114979 fifo.fifo_mem[37][6]
.sym 114982 receiver.o_data[6]
.sym 114983 $false
.sym 114984 $false
.sym 114985 $false
.sym 114988 receiver.o_data[3]
.sym 114989 $false
.sym 114990 $false
.sym 114991 $false
.sym 114994 receiver.o_data[7]
.sym 114995 $false
.sym 114996 $false
.sym 114997 $false
.sym 115000 receiver.o_data[0]
.sym 115001 $false
.sym 115002 $false
.sym 115003 $false
.sym 115004 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915
.sym 115005 i_clk$2$2
.sym 115006 $false
.sym 115007 $abc$27458$new_n5050_
.sym 115008 $abc$27458$new_n3287_
.sym 115009 fifo.fifo_mem[105][2]
.sym 115010 fifo.fifo_mem[105][5]
.sym 115012 fifo.fifo_mem[105][4]
.sym 115081 fifo.rd_addr[3]
.sym 115082 fifo.rd_addr[0]
.sym 115083 $abc$27458$new_n3286_
.sym 115084 $abc$27458$new_n3287_
.sym 115087 $false
.sym 115088 fifo.rd_addr[2]
.sym 115089 fifo.fifo_mem[108][2]
.sym 115090 fifo.fifo_mem[104][2]
.sym 115093 fifo.rd_addr[0]
.sym 115094 fifo.rd_addr[2]
.sym 115095 fifo.fifo_mem[151][4]
.sym 115096 fifo.fifo_mem[147][4]
.sym 115099 $false
.sym 115100 $false
.sym 115101 $false
.sym 115102 fifo_counter[25]
.sym 115117 receiver.o_data[5]
.sym 115118 $false
.sym 115119 $false
.sym 115120 $false
.sym 115123 receiver.o_data[6]
.sym 115124 $false
.sym 115125 $false
.sym 115126 $false
.sym 115127 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619
.sym 115128 i_clk$2$2
.sym 115129 $false
.sym 115130 $abc$27458$new_n4232_
.sym 115131 fifo.fifo_mem[210][1]
.sym 115135 fifo.fifo_mem[210][3]
.sym 115137 fifo.fifo_mem[210][7]
.sym 115204 fifo.rd_addr[0]
.sym 115205 fifo.rd_addr[2]
.sym 115206 fifo.fifo_mem[15][4]
.sym 115207 fifo.fifo_mem[11][4]
.sym 115210 fifo.rd_addr[0]
.sym 115211 fifo.rd_addr[2]
.sym 115212 fifo.fifo_mem[15][3]
.sym 115213 fifo.fifo_mem[11][3]
.sym 115216 fifo.rd_addr[0]
.sym 115217 fifo.rd_addr[2]
.sym 115218 fifo.fifo_mem[15][7]
.sym 115219 fifo.fifo_mem[11][7]
.sym 115222 receiver.o_data[7]
.sym 115223 $false
.sym 115224 $false
.sym 115225 $false
.sym 115228 receiver.o_data[3]
.sym 115229 $false
.sym 115230 $false
.sym 115231 $false
.sym 115234 receiver.o_data[4]
.sym 115235 $false
.sym 115236 $false
.sym 115237 $false
.sym 115240 receiver.o_data[1]
.sym 115241 $false
.sym 115242 $false
.sym 115243 $false
.sym 115250 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664
.sym 115251 i_clk$2$2
.sym 115252 $false
.sym 115253 $abc$27458$new_n3826_
.sym 115255 $abc$27458$new_n2830_
.sym 115256 fifo.fifo_mem[15][7]
.sym 115257 fifo.fifo_mem[15][4]
.sym 115258 fifo.fifo_mem[15][1]
.sym 115259 fifo.fifo_mem[15][3]
.sym 115260 fifo.fifo_mem[15][0]
.sym 115339 fifo.rd_addr[3]
.sym 115340 $abc$27458$new_n3826_
.sym 115341 $abc$27458$new_n3827_
.sym 115342 fifo.rd_addr[1]
.sym 115345 fifo.rd_addr[2]
.sym 115346 fifo.rd_addr[0]
.sym 115347 fifo.fifo_mem[108][5]
.sym 115348 fifo.fifo_mem[104][5]
.sym 115351 fifo.rd_addr[0]
.sym 115352 fifo.rd_addr[2]
.sym 115353 fifo.fifo_mem[101][3]
.sym 115354 fifo.fifo_mem[97][3]
.sym 115357 receiver.o_data[5]
.sym 115358 $false
.sym 115359 $false
.sym 115360 $false
.sym 115363 receiver.o_data[3]
.sym 115364 $false
.sym 115365 $false
.sym 115366 $false
.sym 115369 receiver.o_data[4]
.sym 115370 $false
.sym 115371 $false
.sym 115372 $false
.sym 115373 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121
.sym 115374 i_clk$2$2
.sym 115375 $false
.sym 115377 $abc$27458$new_n2989_
.sym 115378 $abc$27458$new_n3676_
.sym 115380 fifo.fifo_mem[242][0]
.sym 115383 fifo.fifo_mem[242][2]
.sym 115486 receiver.o_data[4]
.sym 115487 $false
.sym 115488 $false
.sym 115489 $false
.sym 115496 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731
.sym 115497 i_clk$2$2
.sym 115498 $false
.sym 115501 fifo.fifo_mem[142][7]
.sym 115505 fifo.fifo_mem[142][3]
.sym 115506 fifo.fifo_mem[142][1]
.sym 115535 $true
.sym 115572 line_count[0]$2
.sym 115573 $false
.sym 115574 line_count[0]
.sym 115575 $false
.sym 115576 $false
.sym 115578 $auto$alumacc.cc:474:replace_alu$343.C[2]$2
.sym 115580 line_count[1]
.sym 115581 $true$2
.sym 115584 $auto$alumacc.cc:474:replace_alu$343.C[3]$2
.sym 115586 line_count[2]
.sym 115587 $true$2
.sym 115588 $auto$alumacc.cc:474:replace_alu$343.C[2]$2
.sym 115590 $auto$alumacc.cc:474:replace_alu$343.C[4]$2
.sym 115592 line_count[3]
.sym 115593 $true$2
.sym 115594 $auto$alumacc.cc:474:replace_alu$343.C[3]$2
.sym 115596 $auto$alumacc.cc:474:replace_alu$343.C[5]$2
.sym 115598 line_count[4]
.sym 115599 $true$2
.sym 115600 $auto$alumacc.cc:474:replace_alu$343.C[4]$2
.sym 115602 $auto$alumacc.cc:474:replace_alu$343.C[6]$2
.sym 115604 line_count[5]
.sym 115605 $true$2
.sym 115606 $auto$alumacc.cc:474:replace_alu$343.C[5]$2
.sym 115608 $auto$alumacc.cc:474:replace_alu$343.C[7]
.sym 115610 line_count[6]
.sym 115611 $true$2
.sym 115612 $auto$alumacc.cc:474:replace_alu$343.C[6]$2
.sym 115615 $false
.sym 115616 line_count[7]
.sym 115617 $false
.sym 115618 $auto$alumacc.cc:474:replace_alu$343.C[7]
.sym 115622 $abc$27458$new_n4235_
.sym 115623 fifo.fifo_mem[208][5]
.sym 115624 fifo.fifo_mem[208][7]
.sym 115627 fifo.fifo_mem[208][6]
.sym 115702 fifo.rd_addr[1]
.sym 115703 fifo.rd_addr[2]
.sym 115704 fifo.fifo_mem[67][1]
.sym 115705 fifo.fifo_mem[65][1]
.sym 115708 $false
.sym 115709 fifo.rd_addr[0]
.sym 115710 fifo.fifo_mem[67][3]
.sym 115711 fifo.fifo_mem[66][3]
.sym 115714 receiver.o_data[3]
.sym 115715 $false
.sym 115716 $false
.sym 115717 $false
.sym 115720 receiver.o_data[1]
.sym 115721 $false
.sym 115722 $false
.sym 115723 $false
.sym 115738 receiver.o_data[4]
.sym 115739 $false
.sym 115740 $false
.sym 115741 $false
.sym 115742 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547
.sym 115743 i_clk$2$2
.sym 115744 $false
.sym 115745 fifo.fifo_mem[153][0]
.sym 115746 fifo.fifo_mem[153][3]
.sym 115748 fifo.fifo_mem[153][4]
.sym 115749 fifo.fifo_mem[153][2]
.sym 115750 fifo.fifo_mem[153][5]
.sym 115751 fifo.fifo_mem[153][1]
.sym 115819 fifo.rd_addr[0]
.sym 115820 fifo.rd_addr[2]
.sym 115821 fifo.fifo_mem[205][6]
.sym 115822 fifo.fifo_mem[201][6]
.sym 115825 $false
.sym 115826 fifo.rd_addr[2]
.sym 115827 fifo.fifo_mem[39][4]
.sym 115828 fifo.fifo_mem[35][4]
.sym 115837 fifo.rd_addr[2]
.sym 115838 fifo.rd_addr[3]
.sym 115839 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][16]$b$1122[3]_new_inv_
.sym 115840 $abc$27458$memory\fifo.fifo_mem$rdmux[0][6][17]$b$1125[3]_new_inv_
.sym 115843 fifo.rd_addr[2]
.sym 115844 fifo.rd_addr[1]
.sym 115845 fifo.fifo_mem[205][7]
.sym 115846 fifo.fifo_mem[201][7]
.sym 115849 $false
.sym 115850 fifo.rd_addr[0]
.sym 115851 fifo.fifo_mem[71][3]
.sym 115852 fifo.fifo_mem[70][3]
.sym 115855 receiver.o_data[4]
.sym 115856 $false
.sym 115857 $false
.sym 115858 $false
.sym 115861 receiver.o_data[3]
.sym 115862 $false
.sym 115863 $false
.sym 115864 $false
.sym 115865 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619
.sym 115866 i_clk$2$2
.sym 115867 $false
.sym 115872 fifo.fifo_mem[154][5]
.sym 115873 fifo.fifo_mem[154][6]
.sym 115874 fifo.fifo_mem[154][7]
.sym 115875 fifo.fifo_mem[154][4]
.sym 115942 fifo.rd_addr[0]
.sym 115943 fifo.rd_addr[2]
.sym 115944 fifo.fifo_mem[71][4]
.sym 115945 fifo.fifo_mem[67][4]
.sym 115948 receiver.o_data[2]
.sym 115949 $false
.sym 115950 $false
.sym 115951 $false
.sym 115954 receiver.o_data[1]
.sym 115955 $false
.sym 115956 $false
.sym 115957 $false
.sym 115960 receiver.o_data[7]
.sym 115961 $false
.sym 115962 $false
.sym 115963 $false
.sym 115966 receiver.o_data[4]
.sym 115967 $false
.sym 115968 $false
.sym 115969 $false
.sym 115972 receiver.o_data[3]
.sym 115973 $false
.sym 115974 $false
.sym 115975 $false
.sym 115978 receiver.o_data[5]
.sym 115979 $false
.sym 115980 $false
.sym 115981 $false
.sym 115984 receiver.o_data[6]
.sym 115985 $false
.sym 115986 $false
.sym 115987 $false
.sym 115988 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921
.sym 115989 i_clk$2$2
.sym 115990 $false
.sym 115991 $abc$27458$new_n4365_
.sym 115993 fifo.fifo_mem[245][7]
.sym 115998 fifo.fifo_mem[245][0]
.sym 116077 receiver.o_data[0]
.sym 116078 $false
.sym 116079 $false
.sym 116080 $false
.sym 116083 receiver.o_data[5]
.sym 116084 $false
.sym 116085 $false
.sym 116086 $false
.sym 116089 receiver.o_data[2]
.sym 116090 $false
.sym 116091 $false
.sym 116092 $false
.sym 116101 receiver.o_data[4]
.sym 116102 $false
.sym 116103 $false
.sym 116104 $false
.sym 116111 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841
.sym 116112 i_clk$2$2
.sym 116113 $false
.sym 116115 $abc$27458$new_n3538_
.sym 116117 fifo.fifo_mem[193][1]
.sym 116118 fifo.fifo_mem[193][7]
.sym 116119 fifo.fifo_mem[193][6]
.sym 116120 fifo.fifo_mem[193][3]
.sym 116121 fifo.fifo_mem[193][4]
.sym 116188 receiver.o_data[0]
.sym 116189 $false
.sym 116190 $false
.sym 116191 $false
.sym 116212 receiver.o_data[6]
.sym 116213 $false
.sym 116214 $false
.sym 116215 $false
.sym 116224 receiver.o_data[1]
.sym 116225 $false
.sym 116226 $false
.sym 116227 $false
.sym 116230 receiver.o_data[7]
.sym 116231 $false
.sym 116232 $false
.sym 116233 $false
.sym 116234 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713
.sym 116235 i_clk$2$2
.sym 116236 $false
.sym 116238 fifo.fifo_mem[140][6]
.sym 116242 fifo.fifo_mem[140][4]
.sym 116243 fifo.fifo_mem[140][1]
.sym 116347 receiver.o_data[0]
.sym 116348 $false
.sym 116349 $false
.sym 116350 $false
.sym 116357 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697
.sym 116358 i_clk$2$2
.sym 116359 $false
.sym 116360 fifo.fifo_mem[74][7]
.sym 116366 fifo.fifo_mem[74][3]
.sym 116396 $true
.sym 116433 fifo.rd_addr[0]$2
.sym 116434 $false
.sym 116435 fifo.rd_addr[0]
.sym 116436 $false
.sym 116437 $false
.sym 116439 $auto$alumacc.cc:474:replace_alu$349.C[2]
.sym 116441 $false
.sym 116442 fifo.rd_addr[1]
.sym 116445 $auto$alumacc.cc:474:replace_alu$349.C[3]
.sym 116446 $false
.sym 116447 $false
.sym 116448 fifo.rd_addr[2]
.sym 116449 $auto$alumacc.cc:474:replace_alu$349.C[2]
.sym 116451 $auto$alumacc.cc:474:replace_alu$349.C[4]
.sym 116452 $false
.sym 116453 $false
.sym 116454 fifo.rd_addr[3]
.sym 116455 $auto$alumacc.cc:474:replace_alu$349.C[3]
.sym 116457 $auto$alumacc.cc:474:replace_alu$349.C[5]
.sym 116458 $false
.sym 116459 $false
.sym 116460 fifo.rd_addr[4]
.sym 116461 $auto$alumacc.cc:474:replace_alu$349.C[4]
.sym 116463 $auto$alumacc.cc:474:replace_alu$349.C[6]
.sym 116464 $false
.sym 116465 $false
.sym 116466 fifo.rd_addr[5]
.sym 116467 $auto$alumacc.cc:474:replace_alu$349.C[5]
.sym 116469 $auto$alumacc.cc:474:replace_alu$349.C[7]
.sym 116470 $false
.sym 116471 $false
.sym 116472 fifo.rd_addr[6]
.sym 116473 $auto$alumacc.cc:474:replace_alu$349.C[6]
.sym 116475 $auto$alumacc.cc:474:replace_alu$349.C[8]
.sym 116476 $false
.sym 116477 $false
.sym 116478 fifo.rd_addr[7]
.sym 116479 $auto$alumacc.cc:474:replace_alu$349.C[7]
.sym 116480 fifo.i_rd
.sym 116481 i_clk$2$2
.sym 116482 $false
.sym 116488 fifo.fifo_mem[78][5]
.sym 116490 fifo.fifo_mem[78][1]
.sym 116557 $false
.sym 116558 $false
.sym 116559 fifo.rd_addr[8]
.sym 116560 $auto$alumacc.cc:474:replace_alu$349.C[8]
.sym 116603 fifo.i_rd
.sym 116604 i_clk$2$2
.sym 116605 $false
.sym 116607 fifo.fifo_mem[114][7]
.sym 116680 receiver.o_data[7]
.sym 116681 $false
.sym 116682 $false
.sym 116683 $false
.sym 116722 receiver.o_data[4]
.sym 116723 $false
.sym 116724 $false
.sym 116725 $false
.sym 116726 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697
.sym 116727 i_clk$2$2
.sym 116728 $false
.sym 116803 $false
.sym 116804 $false
.sym 116805 fifo.rd_addr[0]
.sym 116806 $false
.sym 116849 fifo.i_rd
.sym 116850 i_clk$2$2
.sym 116851 $false
.sym 117196 receiver.o_data[5]
.sym 117197 $false
.sym 117198 $false
.sym 117199 $false
.sym 117236 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387
.sym 117237 i_clk$2$2
.sym 117238 $false
.sym 117244 fifo.fifo_mem[114][2]
.sym 117325 fifo.rd_addr[2]
.sym 117326 fifo.rd_addr[0]
.sym 117327 fifo.fifo_mem[118][2]
.sym 117328 fifo.fifo_mem[114][2]
.sym 117331 receiver.o_data[2]
.sym 117332 $false
.sym 117333 $false
.sym 117334 $false
.sym 117359 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537
.sym 117360 i_clk$2$2
.sym 117361 $false
.sym 117363 fifo.fifo_mem[190][1]
.sym 117366 fifo.fifo_mem[190][2]
.sym 117368 fifo.fifo_mem[190][7]
.sym 117369 fifo.fifo_mem[190][3]
.sym 117454 $false
.sym 117455 $false
.sym 117456 $false
.sym 117457 fifo.wr_addr[1]
.sym 117482 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17925
.sym 117483 i_clk$2$2
.sym 117484 $false
.sym 117490 fifo.fifo_mem[46][4]
.sym 117491 fifo.fifo_mem[46][5]
.sym 117559 receiver.o_data[1]
.sym 117560 $false
.sym 117561 $false
.sym 117562 $false
.sym 117565 receiver.o_data[3]
.sym 117566 $false
.sym 117567 $false
.sym 117568 $false
.sym 117571 receiver.o_data[7]
.sym 117572 $false
.sym 117573 $false
.sym 117574 $false
.sym 117601 receiver.o_data[0]
.sym 117602 $false
.sym 117603 $false
.sym 117604 $false
.sym 117605 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401
.sym 117606 i_clk$2$2
.sym 117607 $false
.sym 117608 $abc$27458$new_n4288_
.sym 117609 fifo.fifo_mem[127][7]
.sym 117612 fifo.fifo_mem[127][6]
.sym 117615 fifo.fifo_mem[127][4]
.sym 117682 receiver.o_data[2]
.sym 117683 $false
.sym 117684 $false
.sym 117685 $false
.sym 117718 receiver.o_data[5]
.sym 117719 $false
.sym 117720 $false
.sym 117721 $false
.sym 117728 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505
.sym 117729 i_clk$2$2
.sym 117730 $false
.sym 117737 fifo.fifo_mem[22][2]
.sym 117738 fifo.fifo_mem[22][4]
.sym 117811 receiver.o_data[6]
.sym 117812 $false
.sym 117813 $false
.sym 117814 $false
.sym 117817 receiver.o_data[5]
.sym 117818 $false
.sym 117819 $false
.sym 117820 $false
.sym 117829 receiver.o_data[2]
.sym 117830 $false
.sym 117831 $false
.sym 117832 $false
.sym 117835 receiver.o_data[3]
.sym 117836 $false
.sym 117837 $false
.sym 117838 $false
.sym 117841 receiver.o_data[1]
.sym 117842 $false
.sym 117843 $false
.sym 117844 $false
.sym 117851 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299
.sym 117852 i_clk$2$2
.sym 117853 $false
.sym 117857 $abc$27458$new_n3393_
.sym 117859 fifo.fifo_mem[38][4]
.sym 117940 fifo.rd_addr[2]
.sym 117941 fifo.rd_addr[1]
.sym 117942 fifo.fifo_mem[47][2]
.sym 117943 fifo.fifo_mem[43][2]
.sym 117946 receiver.o_data[7]
.sym 117947 $false
.sym 117948 $false
.sym 117949 $false
.sym 117974 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075
.sym 117975 i_clk$2$2
.sym 117976 $false
.sym 117977 fifo.fifo_mem[108][2]
.sym 117980 fifo.fifo_mem[108][1]
.sym 117984 fifo.fifo_mem[108][3]
.sym 118051 fifo.rd_addr[2]
.sym 118052 fifo.rd_addr[0]
.sym 118053 fifo.fifo_mem[140][3]
.sym 118054 fifo.fifo_mem[136][3]
.sym 118069 receiver.o_data[7]
.sym 118070 $false
.sym 118071 $false
.sym 118072 $false
.sym 118081 receiver.o_data[0]
.sym 118082 $false
.sym 118083 $false
.sym 118084 $false
.sym 118093 receiver.o_data[6]
.sym 118094 $false
.sym 118095 $false
.sym 118096 $false
.sym 118097 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395
.sym 118098 i_clk$2$2
.sym 118099 $false
.sym 118100 fifo.fifo_mem[254][1]
.sym 118102 fifo.fifo_mem[254][4]
.sym 118103 fifo.fifo_mem[254][6]
.sym 118104 fifo.fifo_mem[254][5]
.sym 118105 fifo.fifo_mem[254][3]
.sym 118107 fifo.fifo_mem[254][0]
.sym 118174 $false
.sym 118175 fifo.rd_addr[2]
.sym 118176 fifo.fifo_mem[175][2]
.sym 118177 fifo.fifo_mem[171][2]
.sym 118180 fifo.rd_addr[2]
.sym 118181 fifo.rd_addr[1]
.sym 118182 fifo.fifo_mem[175][3]
.sym 118183 fifo.fifo_mem[171][3]
.sym 118186 receiver.o_data[5]
.sym 118187 $false
.sym 118188 $false
.sym 118189 $false
.sym 118192 receiver.o_data[7]
.sym 118193 $false
.sym 118194 $false
.sym 118195 $false
.sym 118198 receiver.o_data[3]
.sym 118199 $false
.sym 118200 $false
.sym 118201 $false
.sym 118204 receiver.o_data[6]
.sym 118205 $false
.sym 118206 $false
.sym 118207 $false
.sym 118210 receiver.o_data[1]
.sym 118211 $false
.sym 118212 $false
.sym 118213 $false
.sym 118216 receiver.o_data[2]
.sym 118217 $false
.sym 118218 $false
.sym 118219 $false
.sym 118220 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273
.sym 118221 i_clk$2$2
.sym 118222 $false
.sym 118223 fifo.fifo_mem[84][3]
.sym 118297 $false
.sym 118298 fifo.rd_addr[2]
.sym 118299 fifo.fifo_mem[175][6]
.sym 118300 fifo.fifo_mem[171][6]
.sym 118309 fifo.rd_addr[0]
.sym 118310 fifo.rd_addr[2]
.sym 118311 fifo.fifo_mem[175][7]
.sym 118312 fifo.fifo_mem[171][7]
.sym 118321 fifo.rd_addr[0]
.sym 118322 fifo.rd_addr[2]
.sym 118323 fifo.fifo_mem[175][5]
.sym 118324 fifo.fifo_mem[171][5]
.sym 118327 receiver.o_data[1]
.sym 118328 $false
.sym 118329 $false
.sym 118330 $false
.sym 118333 receiver.o_data[0]
.sym 118334 $false
.sym 118335 $false
.sym 118336 $false
.sym 118343 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211
.sym 118344 i_clk$2$2
.sym 118345 $false
.sym 118346 $abc$27458$new_n2809_
.sym 118351 fifo.fifo_mem[175][4]
.sym 118353 fifo.fifo_mem[175][0]
.sym 118420 fifo.rd_addr[2]
.sym 118421 fifo.rd_addr[0]
.sym 118422 fifo.fifo_mem[140][7]
.sym 118423 fifo.fifo_mem[136][7]
.sym 118432 fifo.rd_addr[2]
.sym 118433 fifo.rd_addr[0]
.sym 118434 fifo.fifo_mem[38][1]
.sym 118435 fifo.fifo_mem[34][1]
.sym 118438 receiver.o_data[6]
.sym 118439 $false
.sym 118440 $false
.sym 118441 $false
.sym 118444 receiver.o_data[7]
.sym 118445 $false
.sym 118446 $false
.sym 118447 $false
.sym 118450 receiver.o_data[1]
.sym 118451 $false
.sym 118452 $false
.sym 118453 $false
.sym 118462 receiver.o_data[3]
.sym 118463 $false
.sym 118464 $false
.sym 118465 $false
.sym 118466 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841
.sym 118467 i_clk$2$2
.sym 118468 $false
.sym 118469 $abc$27458$new_n3237_
.sym 118470 fifo.fifo_mem[38][7]
.sym 118475 fifo.fifo_mem[38][2]
.sym 118476 fifo.fifo_mem[38][3]
.sym 118549 $abc$27458$new_n5024_
.sym 118550 fifo.rd_addr[0]
.sym 118551 fifo.fifo_mem[38][3]
.sym 118552 fifo.fifo_mem[34][3]
.sym 118555 $abc$27458$new_n5155_
.sym 118556 fifo.rd_addr[3]
.sym 118557 fifo.fifo_mem[38][7]
.sym 118558 fifo.fifo_mem[34][7]
.sym 118573 fifo.rd_addr[2]
.sym 118574 fifo.rd_addr[3]
.sym 118575 fifo.fifo_mem[46][7]
.sym 118576 fifo.fifo_mem[42][7]
.sym 118579 receiver.o_data[5]
.sym 118580 $false
.sym 118581 $false
.sym 118582 $false
.sym 118585 receiver.o_data[4]
.sym 118586 $false
.sym 118587 $false
.sym 118588 $false
.sym 118589 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107
.sym 118590 i_clk$2$2
.sym 118591 $false
.sym 118595 fifo.fifo_mem[116][6]
.sym 118598 fifo.fifo_mem[116][3]
.sym 118599 fifo.fifo_mem[116][0]
.sym 118678 fifo.rd_addr[2]
.sym 118679 fifo.rd_addr[0]
.sym 118680 fifo.fifo_mem[47][3]
.sym 118681 fifo.fifo_mem[43][3]
.sym 118684 fifo.rd_addr[3]
.sym 118685 fifo.rd_addr[4]
.sym 118686 $abc$27458$new_n5214_
.sym 118687 $abc$27458$new_n5025_
.sym 118690 fifo.rd_addr[2]
.sym 118691 fifo.rd_addr[0]
.sym 118692 fifo.fifo_mem[84][3]
.sym 118693 fifo.fifo_mem[80][3]
.sym 118696 $false
.sym 118697 $false
.sym 118698 fifo.wr_addr[0]
.sym 118699 fifo.w_wr
.sym 118702 $abc$27458$new_n5213_
.sym 118703 fifo.rd_addr[0]
.sym 118704 fifo.fifo_mem[46][3]
.sym 118705 fifo.fifo_mem[42][3]
.sym 118708 receiver.o_data[6]
.sym 118709 $false
.sym 118710 $false
.sym 118711 $false
.sym 118712 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169
.sym 118713 i_clk$2$2
.sym 118714 $false
.sym 118716 fifo.fifo_mem[107][3]
.sym 118718 fifo.fifo_mem[107][7]
.sym 118722 fifo.fifo_mem[107][0]
.sym 118789 receiver.o_data[0]
.sym 118790 $false
.sym 118791 $false
.sym 118792 $false
.sym 118801 receiver.o_data[4]
.sym 118802 $false
.sym 118803 $false
.sym 118804 $false
.sym 118807 receiver.o_data[2]
.sym 118808 $false
.sym 118809 $false
.sym 118810 $false
.sym 118813 receiver.o_data[3]
.sym 118814 $false
.sym 118815 $false
.sym 118816 $false
.sym 118835 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835
.sym 118836 i_clk$2$2
.sym 118837 $false
.sym 118838 $abc$27458$new_n3464_
.sym 118839 $abc$27458$new_n2685_
.sym 118840 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16753
.sym 118842 $abc$27458$new_n3344_
.sym 118844 $abc$27458$new_n3455_
.sym 118845 fifo_counter[1]
.sym 118924 fifo.rd_addr[0]
.sym 118925 fifo.rd_addr[2]
.sym 118926 fifo.fifo_mem[119][3]
.sym 118927 fifo.fifo_mem[115][3]
.sym 118930 receiver.o_data[0]
.sym 118931 $false
.sym 118932 $false
.sym 118933 $false
.sym 118936 receiver.o_data[3]
.sym 118937 $false
.sym 118938 $false
.sym 118939 $false
.sym 118942 receiver.o_data[1]
.sym 118943 $false
.sym 118944 $false
.sym 118945 $false
.sym 118958 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507
.sym 118959 i_clk$2$2
.sym 118960 $false
.sym 118963 $abc$27458$new_n2695_
.sym 118964 $abc$27458$new_n4088_
.sym 118966 fifo.fifo_mem[111][1]
.sym 118967 fifo.fifo_mem[111][0]
.sym 118968 fifo.fifo_mem[111][3]
.sym 119041 fifo.rd_addr[0]
.sym 119042 fifo.rd_addr[2]
.sym 119043 fifo.fifo_mem[109][0]
.sym 119044 fifo.fifo_mem[105][0]
.sym 119053 $abc$27458$new_n2693_
.sym 119054 fifo.rd_addr[1]
.sym 119055 $abc$27458$new_n2697_
.sym 119056 $abc$27458$new_n2696_
.sym 119065 fifo.rd_addr[3]
.sym 119066 fifo.rd_addr[1]
.sym 119067 $abc$27458$new_n2694_
.sym 119068 $abc$27458$new_n2695_
.sym 119071 receiver.o_data[6]
.sym 119072 $false
.sym 119073 $false
.sym 119074 $false
.sym 119081 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259
.sym 119082 i_clk$2$2
.sym 119083 $false
.sym 119085 $abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[5]_new_inv_
.sym 119087 $abc$27458$new_n3837_
.sym 119088 $abc$27458$new_n3836_
.sym 119090 fifo.fifo_mem[104][3]
.sym 119158 fifo.rd_addr[2]
.sym 119159 fifo.rd_addr[0]
.sym 119160 fifo.fifo_mem[109][4]
.sym 119161 fifo.fifo_mem[105][4]
.sym 119164 $false
.sym 119165 fifo.rd_addr[2]
.sym 119166 fifo.fifo_mem[109][2]
.sym 119167 fifo.fifo_mem[105][2]
.sym 119170 receiver.o_data[2]
.sym 119171 $false
.sym 119172 $false
.sym 119173 $false
.sym 119176 receiver.o_data[5]
.sym 119177 $false
.sym 119178 $false
.sym 119179 $false
.sym 119188 receiver.o_data[4]
.sym 119189 $false
.sym 119190 $false
.sym 119191 $false
.sym 119204 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915
.sym 119205 i_clk$2$2
.sym 119206 $false
.sym 119208 fifo.fifo_mem[38][5]
.sym 119211 fifo.fifo_mem[38][6]
.sym 119281 fifo.rd_addr[2]
.sym 119282 fifo.rd_addr[0]
.sym 119283 fifo.fifo_mem[214][7]
.sym 119284 fifo.fifo_mem[210][7]
.sym 119287 receiver.o_data[1]
.sym 119288 $false
.sym 119289 $false
.sym 119290 $false
.sym 119311 receiver.o_data[3]
.sym 119312 $false
.sym 119313 $false
.sym 119314 $false
.sym 119323 receiver.o_data[7]
.sym 119324 $false
.sym 119325 $false
.sym 119326 $false
.sym 119327 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953
.sym 119328 i_clk$2$2
.sym 119329 $false
.sym 119331 fifo.fifo_mem[119][3]
.sym 119334 fifo.fifo_mem[119][5]
.sym 119404 fifo.rd_addr[0]
.sym 119405 fifo.rd_addr[2]
.sym 119406 fifo.fifo_mem[109][5]
.sym 119407 fifo.fifo_mem[105][5]
.sym 119416 fifo.rd_addr[2]
.sym 119417 fifo.rd_addr[1]
.sym 119418 fifo.fifo_mem[140][0]
.sym 119419 fifo.fifo_mem[136][0]
.sym 119422 receiver.o_data[7]
.sym 119423 $false
.sym 119424 $false
.sym 119425 $false
.sym 119428 receiver.o_data[4]
.sym 119429 $false
.sym 119430 $false
.sym 119431 $false
.sym 119434 receiver.o_data[1]
.sym 119435 $false
.sym 119436 $false
.sym 119437 $false
.sym 119440 receiver.o_data[3]
.sym 119441 $false
.sym 119442 $false
.sym 119443 $false
.sym 119446 receiver.o_data[0]
.sym 119447 $false
.sym 119448 $false
.sym 119449 $false
.sym 119450 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472
.sym 119451 i_clk$2$2
.sym 119452 $false
.sym 119454 fifo.fifo_mem[186][3]
.sym 119457 fifo.fifo_mem[186][7]
.sym 119458 fifo.fifo_mem[186][6]
.sym 119459 fifo.fifo_mem[186][5]
.sym 119533 fifo.rd_addr[2]
.sym 119534 fifo.rd_addr[0]
.sym 119535 fifo.fifo_mem[140][1]
.sym 119536 fifo.fifo_mem[136][1]
.sym 119539 fifo.rd_addr[2]
.sym 119540 fifo.rd_addr[0]
.sym 119541 fifo.fifo_mem[84][4]
.sym 119542 fifo.fifo_mem[80][4]
.sym 119551 receiver.o_data[0]
.sym 119552 $false
.sym 119553 $false
.sym 119554 $false
.sym 119569 receiver.o_data[2]
.sym 119570 $false
.sym 119571 $false
.sym 119572 $false
.sym 119573 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489
.sym 119574 i_clk$2$2
.sym 119575 $false
.sym 119578 $abc$27458$new_n3939_
.sym 119580 fifo.fifo_mem[3][6]
.sym 119582 fifo.fifo_mem[3][0]
.sym 119662 receiver.o_data[7]
.sym 119663 $false
.sym 119664 $false
.sym 119665 $false
.sym 119686 receiver.o_data[3]
.sym 119687 $false
.sym 119688 $false
.sym 119689 $false
.sym 119692 receiver.o_data[1]
.sym 119693 $false
.sym 119694 $false
.sym 119695 $false
.sym 119696 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689
.sym 119697 i_clk$2$2
.sym 119698 $false
.sym 119701 fifo.fifo_mem[101][3]
.sym 119703 fifo.fifo_mem[101][4]
.sym 119704 fifo.fifo_mem[101][2]
.sym 119706 fifo.fifo_mem[101][5]
.sym 119773 fifo.rd_addr[2]
.sym 119774 fifo.rd_addr[0]
.sym 119775 fifo.fifo_mem[212][7]
.sym 119776 fifo.fifo_mem[208][7]
.sym 119779 receiver.o_data[5]
.sym 119780 $false
.sym 119781 $false
.sym 119782 $false
.sym 119785 receiver.o_data[7]
.sym 119786 $false
.sym 119787 $false
.sym 119788 $false
.sym 119803 receiver.o_data[6]
.sym 119804 $false
.sym 119805 $false
.sym 119806 $false
.sym 119819 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857
.sym 119820 i_clk$2$2
.sym 119821 $false
.sym 119822 fifo.fifo_mem[201][5]
.sym 119827 fifo.fifo_mem[201][6]
.sym 119829 fifo.fifo_mem[201][7]
.sym 119896 receiver.o_data[0]
.sym 119897 $false
.sym 119898 $false
.sym 119899 $false
.sym 119902 receiver.o_data[3]
.sym 119903 $false
.sym 119904 $false
.sym 119905 $false
.sym 119914 receiver.o_data[4]
.sym 119915 $false
.sym 119916 $false
.sym 119917 $false
.sym 119920 receiver.o_data[2]
.sym 119921 $false
.sym 119922 $false
.sym 119923 $false
.sym 119926 receiver.o_data[5]
.sym 119927 $false
.sym 119928 $false
.sym 119929 $false
.sym 119932 receiver.o_data[1]
.sym 119933 $false
.sym 119934 $false
.sym 119935 $false
.sym 119942 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217
.sym 119943 i_clk$2$2
.sym 119944 $false
.sym 119945 $abc$27458$new_n2696_
.sym 119948 fifo.fifo_mem[108][0]
.sym 120043 receiver.o_data[5]
.sym 120044 $false
.sym 120045 $false
.sym 120046 $false
.sym 120049 receiver.o_data[6]
.sym 120050 $false
.sym 120051 $false
.sym 120052 $false
.sym 120055 receiver.o_data[7]
.sym 120056 $false
.sym 120057 $false
.sym 120058 $false
.sym 120061 receiver.o_data[4]
.sym 120062 $false
.sym 120063 $false
.sym 120064 $false
.sym 120065 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265
.sym 120066 i_clk$2$2
.sym 120067 $false
.sym 120072 fifo.fifo_mem[251][0]
.sym 120142 fifo.rd_addr[2]
.sym 120143 fifo.rd_addr[0]
.sym 120144 fifo.fifo_mem[78][7]
.sym 120145 fifo.fifo_mem[74][7]
.sym 120154 receiver.o_data[7]
.sym 120155 $false
.sym 120156 $false
.sym 120157 $false
.sym 120184 receiver.o_data[0]
.sym 120185 $false
.sym 120186 $false
.sym 120187 $false
.sym 120188 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633
.sym 120189 i_clk$2$2
.sym 120190 $false
.sym 120192 fifo.fifo_mem[101][1]
.sym 120271 fifo.rd_addr[2]
.sym 120272 fifo.rd_addr[0]
.sym 120273 fifo.fifo_mem[140][4]
.sym 120274 fifo.fifo_mem[136][4]
.sym 120283 receiver.o_data[1]
.sym 120284 $false
.sym 120285 $false
.sym 120286 $false
.sym 120289 receiver.o_data[7]
.sym 120290 $false
.sym 120291 $false
.sym 120292 $false
.sym 120295 receiver.o_data[6]
.sym 120296 $false
.sym 120297 $false
.sym 120298 $false
.sym 120301 receiver.o_data[3]
.sym 120302 $false
.sym 120303 $false
.sym 120304 $false
.sym 120307 receiver.o_data[4]
.sym 120308 $false
.sym 120309 $false
.sym 120310 $false
.sym 120311 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137
.sym 120312 i_clk$2$2
.sym 120313 $false
.sym 120315 $abc$27458$new_n2871_
.sym 120316 $abc$27458$new_n5077_
.sym 120318 $abc$27458$new_n5076_
.sym 120319 fifo.fifo_mem[36][5]
.sym 120321 fifo.fifo_mem[36][3]
.sym 120394 receiver.o_data[6]
.sym 120395 $false
.sym 120396 $false
.sym 120397 $false
.sym 120418 receiver.o_data[4]
.sym 120419 $false
.sym 120420 $false
.sym 120421 $false
.sym 120424 receiver.o_data[1]
.sym 120425 $false
.sym 120426 $false
.sym 120427 $false
.sym 120434 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593
.sym 120435 i_clk$2$2
.sym 120436 $false
.sym 120440 fifo.fifo_mem[212][7]
.sym 120511 receiver.o_data[7]
.sym 120512 $false
.sym 120513 $false
.sym 120514 $false
.sym 120547 receiver.o_data[3]
.sym 120548 $false
.sym 120549 $false
.sym 120550 $false
.sym 120557 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411
.sym 120558 i_clk$2$2
.sym 120559 $false
.sym 120564 fifo.fifo_mem[33][5]
.sym 120664 receiver.o_data[5]
.sym 120665 $false
.sym 120666 $false
.sym 120667 $false
.sym 120676 receiver.o_data[1]
.sym 120677 $false
.sym 120678 $false
.sym 120679 $false
.sym 120680 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075
.sym 120681 i_clk$2$2
.sym 120682 $false
.sym 120763 receiver.o_data[7]
.sym 120764 $false
.sym 120765 $false
.sym 120766 $false
.sym 120803 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603
.sym 120804 i_clk$2$2
.sym 120805 $false
.sym 121316 fifo.fifo_mem[147][5]
.sym 121420 receiver.o_data[2]
.sym 121421 $false
.sym 121422 $false
.sym 121423 $false
.sym 121436 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603
.sym 121437 i_clk$2$2
.sym 121438 $false
.sym 121446 fifo.fifo_mem[91][7]
.sym 121519 receiver.o_data[1]
.sym 121520 $false
.sym 121521 $false
.sym 121522 $false
.sym 121537 receiver.o_data[2]
.sym 121538 $false
.sym 121539 $false
.sym 121540 $false
.sym 121549 receiver.o_data[7]
.sym 121550 $false
.sym 121551 $false
.sym 121552 $false
.sym 121555 receiver.o_data[3]
.sym 121556 $false
.sym 121557 $false
.sym 121558 $false
.sym 121559 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993
.sym 121560 i_clk$2$2
.sym 121561 $false
.sym 121564 fifo.fifo_mem[125][7]
.sym 121565 fifo.fifo_mem[125][5]
.sym 121666 receiver.o_data[4]
.sym 121667 $false
.sym 121668 $false
.sym 121669 $false
.sym 121672 receiver.o_data[5]
.sym 121673 $false
.sym 121674 $false
.sym 121675 $false
.sym 121682 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531
.sym 121683 i_clk$2$2
.sym 121684 $false
.sym 121688 fifo.fifo_mem[205][4]
.sym 121689 fifo.fifo_mem[205][5]
.sym 121759 fifo.rd_addr[2]
.sym 121760 fifo.rd_addr[0]
.sym 121761 fifo.fifo_mem[190][7]
.sym 121762 fifo.fifo_mem[186][7]
.sym 121765 receiver.o_data[7]
.sym 121766 $false
.sym 121767 $false
.sym 121768 $false
.sym 121783 receiver.o_data[6]
.sym 121784 $false
.sym 121785 $false
.sym 121786 $false
.sym 121801 receiver.o_data[4]
.sym 121802 $false
.sym 121803 $false
.sym 121804 $false
.sym 121805 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969
.sym 121806 i_clk$2$2
.sym 121807 $false
.sym 121809 $abc$27458$new_n4323_
.sym 121811 $abc$27458$new_n3814_
.sym 121813 fifo.fifo_mem[121][7]
.sym 121814 fifo.fifo_mem[121][0]
.sym 121815 fifo.fifo_mem[121][5]
.sym 121918 receiver.o_data[2]
.sym 121919 $false
.sym 121920 $false
.sym 121921 $false
.sym 121924 receiver.o_data[4]
.sym 121925 $false
.sym 121926 $false
.sym 121927 $false
.sym 121928 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787
.sym 121929 i_clk$2$2
.sym 121930 $false
.sym 121932 fifo.fifo_mem[147][3]
.sym 121934 fifo.fifo_mem[147][4]
.sym 121935 fifo.fifo_mem[147][2]
.sym 121938 fifo.fifo_mem[147][7]
.sym 122023 fifo.rd_addr[2]
.sym 122024 fifo.rd_addr[0]
.sym 122025 fifo.fifo_mem[190][3]
.sym 122026 fifo.fifo_mem[186][3]
.sym 122035 receiver.o_data[4]
.sym 122036 $false
.sym 122037 $false
.sym 122038 $false
.sym 122051 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211
.sym 122052 i_clk$2$2
.sym 122053 $false
.sym 122054 fifo.fifo_mem[239][1]
.sym 122056 fifo.fifo_mem[239][4]
.sym 122057 fifo.fifo_mem[239][3]
.sym 122059 fifo.fifo_mem[239][6]
.sym 122060 fifo.fifo_mem[239][0]
.sym 122128 receiver.o_data[2]
.sym 122129 $false
.sym 122130 $false
.sym 122131 $false
.sym 122146 receiver.o_data[1]
.sym 122147 $false
.sym 122148 $false
.sym 122149 $false
.sym 122170 receiver.o_data[3]
.sym 122171 $false
.sym 122172 $false
.sym 122173 $false
.sym 122174 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179
.sym 122175 i_clk$2$2
.sym 122176 $false
.sym 122179 fifo.fifo_mem[91][4]
.sym 122182 fifo.fifo_mem[91][3]
.sym 122251 receiver.o_data[1]
.sym 122252 $false
.sym 122253 $false
.sym 122254 $false
.sym 122263 receiver.o_data[4]
.sym 122264 $false
.sym 122265 $false
.sym 122266 $false
.sym 122269 receiver.o_data[6]
.sym 122270 $false
.sym 122271 $false
.sym 122272 $false
.sym 122275 receiver.o_data[5]
.sym 122276 $false
.sym 122277 $false
.sym 122278 $false
.sym 122281 receiver.o_data[3]
.sym 122282 $false
.sym 122283 $false
.sym 122284 $false
.sym 122293 receiver.o_data[0]
.sym 122294 $false
.sym 122295 $false
.sym 122296 $false
.sym 122297 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065
.sym 122298 i_clk$2$2
.sym 122299 $false
.sym 122300 fifo.fifo_mem[171][2]
.sym 122303 fifo.fifo_mem[171][0]
.sym 122304 fifo.fifo_mem[171][7]
.sym 122305 fifo.fifo_mem[171][6]
.sym 122306 fifo.fifo_mem[171][3]
.sym 122307 fifo.fifo_mem[171][5]
.sym 122374 receiver.o_data[3]
.sym 122375 $false
.sym 122376 $false
.sym 122377 $false
.sym 122420 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635
.sym 122421 i_clk$2$2
.sym 122422 $false
.sym 122427 fifo.fifo_mem[29][7]
.sym 122428 fifo.fifo_mem[29][6]
.sym 122497 fifo.rd_addr[1]
.sym 122498 fifo.rd_addr[2]
.sym 122499 fifo.fifo_mem[175][0]
.sym 122500 fifo.fifo_mem[171][0]
.sym 122527 receiver.o_data[4]
.sym 122528 $false
.sym 122529 $false
.sym 122530 $false
.sym 122539 receiver.o_data[0]
.sym 122540 $false
.sym 122541 $false
.sym 122542 $false
.sym 122543 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273
.sym 122544 i_clk$2$2
.sym 122545 $false
.sym 122547 fifo.fifo_mem[229][4]
.sym 122548 fifo.fifo_mem[229][0]
.sym 122553 fifo.fifo_mem[229][6]
.sym 122620 $false
.sym 122621 fifo.rd_addr[2]
.sym 122622 fifo.fifo_mem[38][2]
.sym 122623 fifo.fifo_mem[34][2]
.sym 122626 receiver.o_data[7]
.sym 122627 $false
.sym 122628 $false
.sym 122629 $false
.sym 122656 receiver.o_data[2]
.sym 122657 $false
.sym 122658 $false
.sym 122659 $false
.sym 122662 receiver.o_data[3]
.sym 122663 $false
.sym 122664 $false
.sym 122665 $false
.sym 122666 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211
.sym 122667 i_clk$2$2
.sym 122668 $false
.sym 122671 fifo.wr_addr[2]
.sym 122672 fifo.wr_addr[3]
.sym 122673 fifo.wr_addr[4]
.sym 122674 fifo.wr_addr[5]
.sym 122675 fifo.wr_addr[6]
.sym 122676 fifo.wr_addr[7]
.sym 122761 receiver.o_data[6]
.sym 122762 $false
.sym 122763 $false
.sym 122764 $false
.sym 122779 receiver.o_data[3]
.sym 122780 $false
.sym 122781 $false
.sym 122782 $false
.sym 122785 receiver.o_data[0]
.sym 122786 $false
.sym 122787 $false
.sym 122788 $false
.sym 122789 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134
.sym 122790 i_clk$2$2
.sym 122791 $false
.sym 122792 fifo.wr_addr[8]
.sym 122797 fifo.wr_addr[0]
.sym 122872 receiver.o_data[3]
.sym 122873 $false
.sym 122874 $false
.sym 122875 $false
.sym 122884 receiver.o_data[7]
.sym 122885 $false
.sym 122886 $false
.sym 122887 $false
.sym 122908 receiver.o_data[0]
.sym 122909 $false
.sym 122910 $false
.sym 122911 $false
.sym 122912 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227
.sym 122913 i_clk$2$2
.sym 122914 $false
.sym 122915 $abc$27458$new_n4441_
.sym 122916 $abc$27458$new_n4445_
.sym 122917 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723
.sym 122918 fifo_counter[7]
.sym 122919 fifo_counter[0]
.sym 122920 fifo_counter[4]
.sym 122921 fifo_counter[2]
.sym 122922 fifo_counter[3]
.sym 122989 fifo.rd_addr[0]
.sym 122990 fifo.rd_addr[2]
.sym 122991 fifo.fifo_mem[111][3]
.sym 122992 fifo.fifo_mem[107][3]
.sym 122995 fifo.rd_addr[2]
.sym 122996 fifo.rd_addr[0]
.sym 122997 fifo.fifo_mem[116][0]
.sym 122998 fifo.fifo_mem[112][0]
.sym 123001 $false
.sym 123002 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723$2
.sym 123003 fifo_valid$2
.sym 123004 fifo_counter[0]
.sym 123013 $false
.sym 123014 fifo.rd_addr[2]
.sym 123015 fifo.fifo_mem[231][3]
.sym 123016 fifo.fifo_mem[227][3]
.sym 123025 $false
.sym 123026 fifo.rd_addr[2]
.sym 123027 fifo.fifo_mem[108][3]
.sym 123028 fifo.fifo_mem[104][3]
.sym 123031 $false
.sym 123032 $false
.sym 123033 $false
.sym 123034 fifo_counter[1]
.sym 123035 $abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16753
.sym 123036 i_clk$2$2
.sym 123037 fifo_valid$2
.sym 123038 $abc$27458$new_n4446_
.sym 123039 fifo_counter[20]
.sym 123040 fifo_counter[13]
.sym 123041 fifo_counter[10]
.sym 123042 fifo_counter[8]
.sym 123043 fifo_counter[14]
.sym 123044 fifo_counter[19]
.sym 123045 fifo_counter[15]
.sym 123124 fifo.rd_addr[0]
.sym 123125 fifo.rd_addr[2]
.sym 123126 fifo.fifo_mem[111][0]
.sym 123127 fifo.fifo_mem[107][0]
.sym 123130 fifo.rd_addr[2]
.sym 123131 fifo.rd_addr[0]
.sym 123132 fifo.fifo_mem[116][6]
.sym 123133 fifo.fifo_mem[112][6]
.sym 123142 receiver.o_data[1]
.sym 123143 $false
.sym 123144 $false
.sym 123145 $false
.sym 123148 receiver.o_data[0]
.sym 123149 $false
.sym 123150 $false
.sym 123151 $false
.sym 123154 receiver.o_data[3]
.sym 123155 $false
.sym 123156 $false
.sym 123157 $false
.sym 123158 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083
.sym 123159 i_clk$2$2
.sym 123160 $false
.sym 123161 $abc$27458$new_n4443_
.sym 123162 $abc$27458$new_n4444_
.sym 123163 $abc$27458$new_n4442_
.sym 123164 $abc$27458$new_n4448_
.sym 123165 fifo.fifo_mem[47][0]
.sym 123166 fifo.fifo_mem[47][3]
.sym 123168 fifo.fifo_mem[47][2]
.sym 123241 fifo.rd_addr[1]
.sym 123242 $abc$27458$new_n5077_
.sym 123243 $abc$27458$new_n3837_
.sym 123244 $abc$27458$new_n3836_
.sym 123253 fifo.rd_addr[0]
.sym 123254 fifo.rd_addr[2]
.sym 123255 fifo.fifo_mem[39][5]
.sym 123256 fifo.fifo_mem[35][5]
.sym 123259 fifo.rd_addr[2]
.sym 123260 fifo.rd_addr[0]
.sym 123261 fifo.fifo_mem[38][5]
.sym 123262 fifo.fifo_mem[34][5]
.sym 123271 receiver.o_data[3]
.sym 123272 $false
.sym 123273 $false
.sym 123274 $false
.sym 123281 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555
.sym 123282 i_clk$2$2
.sym 123283 $false
.sym 123288 fifo_counter[23]
.sym 123364 receiver.o_data[5]
.sym 123365 $false
.sym 123366 $false
.sym 123367 $false
.sym 123382 receiver.o_data[6]
.sym 123383 $false
.sym 123384 $false
.sym 123385 $false
.sym 123404 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211
.sym 123405 i_clk$2$2
.sym 123406 $false
.sym 123408 $abc$27458$new_n3963_
.sym 123409 fifo.fifo_mem[140][0]
.sym 123410 fifo.fifo_mem[140][5]
.sym 123411 fifo.fifo_mem[140][7]
.sym 123412 fifo.fifo_mem[140][3]
.sym 123487 receiver.o_data[3]
.sym 123488 $false
.sym 123489 $false
.sym 123490 $false
.sym 123505 receiver.o_data[5]
.sym 123506 $false
.sym 123507 $false
.sym 123508 $false
.sym 123527 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585
.sym 123528 i_clk$2$2
.sym 123529 $false
.sym 123532 fifo.fifo_mem[46][7]
.sym 123535 fifo.fifo_mem[46][3]
.sym 123610 receiver.o_data[3]
.sym 123611 $false
.sym 123612 $false
.sym 123613 $false
.sym 123628 receiver.o_data[7]
.sym 123629 $false
.sym 123630 $false
.sym 123631 $false
.sym 123634 receiver.o_data[6]
.sym 123635 $false
.sym 123636 $false
.sym 123637 $false
.sym 123640 receiver.o_data[5]
.sym 123641 $false
.sym 123642 $false
.sym 123643 $false
.sym 123650 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801
.sym 123651 i_clk$2$2
.sym 123652 $false
.sym 123653 fifo.fifo_mem[109][4]
.sym 123658 fifo.fifo_mem[109][5]
.sym 123739 fifo.rd_addr[0]
.sym 123740 fifo.rd_addr[2]
.sym 123741 fifo.fifo_mem[205][5]
.sym 123742 fifo.fifo_mem[201][5]
.sym 123751 receiver.o_data[6]
.sym 123752 $false
.sym 123753 $false
.sym 123754 $false
.sym 123763 receiver.o_data[0]
.sym 123764 $false
.sym 123765 $false
.sym 123766 $false
.sym 123773 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086
.sym 123774 i_clk$2$2
.sym 123775 $false
.sym 123778 $abc$27458$new_n3816_
.sym 123782 fifo.fifo_mem[126][5]
.sym 123862 receiver.o_data[3]
.sym 123863 $false
.sym 123864 $false
.sym 123865 $false
.sym 123874 receiver.o_data[4]
.sym 123875 $false
.sym 123876 $false
.sym 123877 $false
.sym 123880 receiver.o_data[2]
.sym 123881 $false
.sym 123882 $false
.sym 123883 $false
.sym 123892 receiver.o_data[5]
.sym 123893 $false
.sym 123894 $false
.sym 123895 $false
.sym 123896 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395
.sym 123897 i_clk$2$2
.sym 123898 $false
.sym 123899 fifo.fifo_mem[84][4]
.sym 123903 fifo.fifo_mem[84][5]
.sym 123904 fifo.fifo_mem[84][7]
.sym 123973 receiver.o_data[5]
.sym 123974 $false
.sym 123975 $false
.sym 123976 $false
.sym 124003 receiver.o_data[6]
.sym 124004 $false
.sym 124005 $false
.sym 124006 $false
.sym 124015 receiver.o_data[7]
.sym 124016 $false
.sym 124017 $false
.sym 124018 $false
.sym 124019 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521
.sym 124020 i_clk$2$2
.sym 124021 $false
.sym 124024 fifo.fifo_mem[71][2]
.sym 124026 fifo.fifo_mem[71][3]
.sym 124029 fifo.fifo_mem[71][4]
.sym 124096 fifo.rd_addr[2]
.sym 124097 fifo.rd_addr[0]
.sym 124098 fifo.fifo_mem[108][0]
.sym 124099 fifo.fifo_mem[104][0]
.sym 124114 receiver.o_data[0]
.sym 124115 $false
.sym 124116 $false
.sym 124117 $false
.sym 124142 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179
.sym 124143 i_clk$2$2
.sym 124144 $false
.sym 124147 fifo.fifo_mem[39][5]
.sym 124152 fifo.fifo_mem[39][4]
.sym 124243 receiver.o_data[0]
.sym 124244 $false
.sym 124245 $false
.sym 124246 $false
.sym 124265 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921
.sym 124266 i_clk$2$2
.sym 124267 $false
.sym 124268 fifo.fifo_mem[136][2]
.sym 124269 fifo.fifo_mem[136][5]
.sym 124275 fifo.fifo_mem[136][4]
.sym 124348 receiver.o_data[1]
.sym 124349 $false
.sym 124350 $false
.sym 124351 $false
.sym 124388 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395
.sym 124389 i_clk$2$2
.sym 124390 $false
.sym 124395 fifo.fifo_mem[214][7]
.sym 124471 fifo.rd_addr[1]
.sym 124472 fifo.rd_addr[2]
.sym 124473 fifo.fifo_mem[95][1]
.sym 124474 fifo.fifo_mem[91][1]
.sym 124477 $abc$27458$new_n5076_
.sym 124478 fifo.rd_addr[0]
.sym 124479 fifo.fifo_mem[36][5]
.sym 124480 fifo.fifo_mem[32][5]
.sym 124489 fifo.rd_addr[2]
.sym 124490 fifo.rd_addr[0]
.sym 124491 fifo.fifo_mem[37][5]
.sym 124492 fifo.fifo_mem[33][5]
.sym 124495 receiver.o_data[5]
.sym 124496 $false
.sym 124497 $false
.sym 124498 $false
.sym 124507 receiver.o_data[3]
.sym 124508 $false
.sym 124509 $false
.sym 124510 $false
.sym 124511 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376
.sym 124512 i_clk$2$2
.sym 124513 $false
.sym 124519 fifo.fifo_mem[95][1]
.sym 124606 receiver.o_data[7]
.sym 124607 $false
.sym 124608 $false
.sym 124609 $false
.sym 124634 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049
.sym 124635 i_clk$2$2
.sym 124636 $false
.sym 124735 receiver.o_data[5]
.sym 124736 $false
.sym 124737 $false
.sym 124738 $false
.sym 124757 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859
.sym 124758 i_clk$2$2
.sym 124759 $false
.sym 125467 receiver.o_data[5]
.sym 125468 $false
.sym 125469 $false
.sym 125470 $false
.sym 125513 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929
.sym 125514 i_clk$2$2
.sym 125515 $false
.sym 125632 receiver.o_data[7]
.sym 125633 $false
.sym 125634 $false
.sym 125635 $false
.sym 125636 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883
.sym 125637 i_clk$2$2
.sym 125638 $false
.sym 125639 fifo.fifo_mem[227][3]
.sym 125725 receiver.o_data[7]
.sym 125726 $false
.sym 125727 $false
.sym 125728 $false
.sym 125731 receiver.o_data[5]
.sym 125732 $false
.sym 125733 $false
.sym 125734 $false
.sym 125759 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873
.sym 125760 i_clk$2$2
.sym 125761 $false
.sym 125766 fifo.fifo_mem[62][7]
.sym 125854 receiver.o_data[4]
.sym 125855 $false
.sym 125856 $false
.sym 125857 $false
.sym 125860 receiver.o_data[5]
.sym 125861 $false
.sym 125862 $false
.sym 125863 $false
.sym 125882 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713
.sym 125883 i_clk$2$2
.sym 125884 $false
.sym 125892 fifo.fifo_mem[108][4]
.sym 125965 fifo.rd_addr[0]
.sym 125966 fifo.rd_addr[2]
.sym 125967 fifo.fifo_mem[125][7]
.sym 125968 fifo.fifo_mem[121][7]
.sym 125977 fifo.rd_addr[0]
.sym 125978 fifo.rd_addr[2]
.sym 125979 fifo.fifo_mem[125][5]
.sym 125980 fifo.fifo_mem[121][5]
.sym 125989 receiver.o_data[7]
.sym 125990 $false
.sym 125991 $false
.sym 125992 $false
.sym 125995 receiver.o_data[0]
.sym 125996 $false
.sym 125997 $false
.sym 125998 $false
.sym 126001 receiver.o_data[5]
.sym 126002 $false
.sym 126003 $false
.sym 126004 $false
.sym 126005 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681
.sym 126006 i_clk$2$2
.sym 126007 $false
.sym 126008 fifo.fifo_mem[94][1]
.sym 126012 fifo.fifo_mem[94][4]
.sym 126014 fifo.fifo_mem[94][3]
.sym 126088 receiver.o_data[3]
.sym 126089 $false
.sym 126090 $false
.sym 126091 $false
.sym 126100 receiver.o_data[4]
.sym 126101 $false
.sym 126102 $false
.sym 126103 $false
.sym 126106 receiver.o_data[2]
.sym 126107 $false
.sym 126108 $false
.sym 126109 $false
.sym 126124 receiver.o_data[7]
.sym 126125 $false
.sym 126126 $false
.sym 126127 $false
.sym 126128 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929
.sym 126129 i_clk$2$2
.sym 126130 $false
.sym 126137 fifo.fifo_mem[62][1]
.sym 126205 receiver.o_data[1]
.sym 126206 $false
.sym 126207 $false
.sym 126208 $false
.sym 126217 receiver.o_data[4]
.sym 126218 $false
.sym 126219 $false
.sym 126220 $false
.sym 126223 receiver.o_data[3]
.sym 126224 $false
.sym 126225 $false
.sym 126226 $false
.sym 126235 receiver.o_data[6]
.sym 126236 $false
.sym 126237 $false
.sym 126238 $false
.sym 126241 receiver.o_data[0]
.sym 126242 $false
.sym 126243 $false
.sym 126244 $false
.sym 126251 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345
.sym 126252 i_clk$2$2
.sym 126253 $false
.sym 126258 fifo.fifo_mem[33][4]
.sym 126259 fifo.fifo_mem[33][2]
.sym 126260 fifo.fifo_mem[33][6]
.sym 126340 receiver.o_data[4]
.sym 126341 $false
.sym 126342 $false
.sym 126343 $false
.sym 126358 receiver.o_data[3]
.sym 126359 $false
.sym 126360 $false
.sym 126361 $false
.sym 126374 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883
.sym 126375 i_clk$2$2
.sym 126376 $false
.sym 126381 fifo.fifo_mem[41][4]
.sym 126383 fifo.fifo_mem[41][5]
.sym 126451 receiver.o_data[2]
.sym 126452 $false
.sym 126453 $false
.sym 126454 $false
.sym 126469 receiver.o_data[0]
.sym 126470 $false
.sym 126471 $false
.sym 126472 $false
.sym 126475 receiver.o_data[7]
.sym 126476 $false
.sym 126477 $false
.sym 126478 $false
.sym 126481 receiver.o_data[6]
.sym 126482 $false
.sym 126483 $false
.sym 126484 $false
.sym 126487 receiver.o_data[3]
.sym 126488 $false
.sym 126489 $false
.sym 126490 $false
.sym 126493 receiver.o_data[5]
.sym 126494 $false
.sym 126495 $false
.sym 126496 $false
.sym 126497 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081
.sym 126498 i_clk$2$2
.sym 126499 $false
.sym 126502 fifo.fifo_mem[34][1]
.sym 126598 receiver.o_data[7]
.sym 126599 $false
.sym 126600 $false
.sym 126601 $false
.sym 126604 receiver.o_data[6]
.sym 126605 $false
.sym 126606 $false
.sym 126607 $false
.sym 126620 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115
.sym 126621 i_clk$2$2
.sym 126622 $false
.sym 126623 fifo.fifo_mem[34][2]
.sym 126624 fifo.fifo_mem[34][3]
.sym 126626 fifo.fifo_mem[34][5]
.sym 126627 fifo.fifo_mem[34][7]
.sym 126703 receiver.o_data[4]
.sym 126704 $false
.sym 126705 $false
.sym 126706 $false
.sym 126709 receiver.o_data[0]
.sym 126710 $false
.sym 126711 $false
.sym 126712 $false
.sym 126739 receiver.o_data[6]
.sym 126740 $false
.sym 126741 $false
.sym 126742 $false
.sym 126743 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865
.sym 126744 i_clk$2$2
.sym 126745 $false
.sym 126748 fifo.fifo_mem[109][6]
.sym 126752 fifo.fifo_mem[109][0]
.sym 126753 fifo.fifo_mem[109][2]
.sym 126782 $true
.sym 126819 fifo.wr_addr[0]$2
.sym 126820 $false
.sym 126821 fifo.wr_addr[0]
.sym 126822 $false
.sym 126823 $false
.sym 126825 $auto$alumacc.cc:474:replace_alu$346.C[2]
.sym 126827 $false
.sym 126828 fifo.wr_addr[1]
.sym 126831 $auto$alumacc.cc:474:replace_alu$346.C[3]
.sym 126832 $false
.sym 126833 $false
.sym 126834 fifo.wr_addr[2]
.sym 126835 $auto$alumacc.cc:474:replace_alu$346.C[2]
.sym 126837 $auto$alumacc.cc:474:replace_alu$346.C[4]
.sym 126838 $false
.sym 126839 $false
.sym 126840 fifo.wr_addr[3]
.sym 126841 $auto$alumacc.cc:474:replace_alu$346.C[3]
.sym 126843 $auto$alumacc.cc:474:replace_alu$346.C[5]
.sym 126844 $false
.sym 126845 $false
.sym 126846 fifo.wr_addr[4]
.sym 126847 $auto$alumacc.cc:474:replace_alu$346.C[4]
.sym 126849 $auto$alumacc.cc:474:replace_alu$346.C[6]
.sym 126850 $false
.sym 126851 $false
.sym 126852 fifo.wr_addr[5]
.sym 126853 $auto$alumacc.cc:474:replace_alu$346.C[5]
.sym 126855 $auto$alumacc.cc:474:replace_alu$346.C[7]
.sym 126856 $false
.sym 126857 $false
.sym 126858 fifo.wr_addr[6]
.sym 126859 $auto$alumacc.cc:474:replace_alu$346.C[6]
.sym 126861 $auto$alumacc.cc:474:replace_alu$346.C[8]
.sym 126862 $false
.sym 126863 $false
.sym 126864 fifo.wr_addr[7]
.sym 126865 $auto$alumacc.cc:474:replace_alu$346.C[7]
.sym 126866 fifo.w_wr
.sym 126867 i_clk$2$2
.sym 126868 $false
.sym 126869 $abc$27458$new_n4447_
.sym 126870 fifo_counter[11]
.sym 126871 fifo_counter[9]
.sym 126872 fifo_counter[12]
.sym 126873 fifo_counter[6]
.sym 126876 fifo_counter[5]
.sym 126943 $false
.sym 126944 $false
.sym 126945 fifo.wr_addr[8]
.sym 126946 $auto$alumacc.cc:474:replace_alu$346.C[8]
.sym 126973 $false
.sym 126974 $false
.sym 126975 fifo.wr_addr[0]
.sym 126976 $false
.sym 126989 fifo.w_wr
.sym 126990 i_clk$2$2
.sym 126991 $false
.sym 126994 $auto$alumacc.cc:474:replace_alu$340.C[2]
.sym 126995 $auto$alumacc.cc:474:replace_alu$340.C[3]
.sym 126996 $auto$alumacc.cc:474:replace_alu$340.C[4]
.sym 126997 $auto$alumacc.cc:474:replace_alu$340.C[5]
.sym 126998 $auto$alumacc.cc:474:replace_alu$340.C[6]
.sym 126999 $auto$alumacc.cc:474:replace_alu$340.C[7]
.sym 127066 $abc$27458$new_n4447_
.sym 127067 $abc$27458$new_n4442_
.sym 127068 fifo_counter[4]
.sym 127069 fifo_counter[3]
.sym 127072 fifo_counter[5]
.sym 127073 fifo_counter[2]
.sym 127074 fifo_counter[1]
.sym 127075 fifo_counter[0]
.sym 127078 $false
.sym 127079 $abc$27458$new_n4448_
.sym 127080 $abc$27458$new_n4441_
.sym 127081 fifo_valid$2
.sym 127084 $false
.sym 127085 fifo_counter[7]
.sym 127086 $false
.sym 127087 $auto$alumacc.cc:474:replace_alu$340.C[7]
.sym 127090 $false
.sym 127091 fifo_counter[0]
.sym 127092 $false
.sym 127093 $false
.sym 127096 $false
.sym 127097 fifo_counter[4]
.sym 127098 $false
.sym 127099 $auto$alumacc.cc:474:replace_alu$340.C[4]
.sym 127102 $false
.sym 127103 fifo_counter[2]
.sym 127104 $false
.sym 127105 $auto$alumacc.cc:474:replace_alu$340.C[2]
.sym 127108 $false
.sym 127109 fifo_counter[3]
.sym 127110 $false
.sym 127111 $auto$alumacc.cc:474:replace_alu$340.C[3]
.sym 127112 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723$2
.sym 127113 i_clk$2$2
.sym 127114 fifo_valid$2
.sym 127115 $auto$alumacc.cc:474:replace_alu$340.C[8]
.sym 127116 $auto$alumacc.cc:474:replace_alu$340.C[9]
.sym 127117 $auto$alumacc.cc:474:replace_alu$340.C[10]
.sym 127118 $auto$alumacc.cc:474:replace_alu$340.C[11]
.sym 127119 $auto$alumacc.cc:474:replace_alu$340.C[12]
.sym 127120 $auto$alumacc.cc:474:replace_alu$340.C[13]
.sym 127121 $auto$alumacc.cc:474:replace_alu$340.C[14]
.sym 127122 $auto$alumacc.cc:474:replace_alu$340.C[15]
.sym 127189 fifo_counter[13]
.sym 127190 fifo_counter[10]
.sym 127191 fifo_counter[8]
.sym 127192 fifo_counter[7]
.sym 127195 $false
.sym 127196 fifo_counter[20]
.sym 127197 $false
.sym 127198 $auto$alumacc.cc:474:replace_alu$340.C[20]
.sym 127201 $false
.sym 127202 fifo_counter[13]
.sym 127203 $false
.sym 127204 $auto$alumacc.cc:474:replace_alu$340.C[13]
.sym 127207 $false
.sym 127208 fifo_counter[10]
.sym 127209 $false
.sym 127210 $auto$alumacc.cc:474:replace_alu$340.C[10]
.sym 127213 $false
.sym 127214 fifo_counter[8]
.sym 127215 $false
.sym 127216 $auto$alumacc.cc:474:replace_alu$340.C[8]
.sym 127219 $false
.sym 127220 fifo_counter[14]
.sym 127221 $false
.sym 127222 $auto$alumacc.cc:474:replace_alu$340.C[14]
.sym 127225 $false
.sym 127226 fifo_counter[19]
.sym 127227 $false
.sym 127228 $auto$alumacc.cc:474:replace_alu$340.C[19]
.sym 127231 $false
.sym 127232 fifo_counter[15]
.sym 127233 $false
.sym 127234 $auto$alumacc.cc:474:replace_alu$340.C[15]
.sym 127235 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723$2
.sym 127236 i_clk$2$2
.sym 127237 fifo_valid$2
.sym 127238 $auto$alumacc.cc:474:replace_alu$340.C[16]
.sym 127239 $auto$alumacc.cc:474:replace_alu$340.C[17]
.sym 127240 $auto$alumacc.cc:474:replace_alu$340.C[18]
.sym 127241 $auto$alumacc.cc:474:replace_alu$340.C[19]
.sym 127242 $auto$alumacc.cc:474:replace_alu$340.C[20]
.sym 127243 $auto$alumacc.cc:474:replace_alu$340.C[21]
.sym 127244 $auto$alumacc.cc:474:replace_alu$340.C[22]
.sym 127245 $auto$alumacc.cc:474:replace_alu$340.C[23]
.sym 127312 fifo_counter[25]
.sym 127313 fifo_counter[24]
.sym 127314 fifo_counter[23]
.sym 127315 fifo_counter[22]
.sym 127318 fifo_counter[20]
.sym 127319 fifo_counter[19]
.sym 127320 fifo_counter[17]
.sym 127321 fifo_counter[14]
.sym 127324 $abc$27458$new_n4446_
.sym 127325 $abc$27458$new_n4445_
.sym 127326 $abc$27458$new_n4444_
.sym 127327 $abc$27458$new_n4443_
.sym 127330 fifo_counter[21]
.sym 127331 fifo_counter[18]
.sym 127332 fifo_counter[16]
.sym 127333 fifo_counter[15]
.sym 127336 receiver.o_data[0]
.sym 127337 $false
.sym 127338 $false
.sym 127339 $false
.sym 127342 receiver.o_data[3]
.sym 127343 $false
.sym 127344 $false
.sym 127345 $false
.sym 127354 receiver.o_data[2]
.sym 127355 $false
.sym 127356 $false
.sym 127357 $false
.sym 127358 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771
.sym 127359 i_clk$2$2
.sym 127360 $false
.sym 127361 $auto$alumacc.cc:474:replace_alu$340.C[24]
.sym 127362 fifo_counter[25]
.sym 127363 fifo_counter[17]
.sym 127364 fifo_counter[18]
.sym 127365 fifo_counter[24]
.sym 127366 fifo_counter[21]
.sym 127367 fifo_counter[22]
.sym 127368 fifo_counter[16]
.sym 127459 $false
.sym 127460 fifo_counter[23]
.sym 127461 $false
.sym 127462 $auto$alumacc.cc:474:replace_alu$340.C[23]
.sym 127481 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723$2
.sym 127482 i_clk$2$2
.sym 127483 fifo_valid$2
.sym 127484 fifo.fifo_mem[108][5]
.sym 127564 fifo.rd_addr[2]
.sym 127565 fifo.rd_addr[0]
.sym 127566 fifo.fifo_mem[140][5]
.sym 127567 fifo.fifo_mem[136][5]
.sym 127570 receiver.o_data[0]
.sym 127571 $false
.sym 127572 $false
.sym 127573 $false
.sym 127576 receiver.o_data[5]
.sym 127577 $false
.sym 127578 $false
.sym 127579 $false
.sym 127582 receiver.o_data[7]
.sym 127583 $false
.sym 127584 $false
.sym 127585 $false
.sym 127588 receiver.o_data[3]
.sym 127589 $false
.sym 127590 $false
.sym 127591 $false
.sym 127604 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593
.sym 127605 i_clk$2$2
.sym 127606 $false
.sym 127609 fifo.fifo_mem[112][2]
.sym 127610 fifo.fifo_mem[112][6]
.sym 127613 fifo.fifo_mem[112][0]
.sym 127693 receiver.o_data[7]
.sym 127694 $false
.sym 127695 $false
.sym 127696 $false
.sym 127711 receiver.o_data[3]
.sym 127712 $false
.sym 127713 $false
.sym 127714 $false
.sym 127727 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531
.sym 127728 i_clk$2$2
.sym 127729 $false
.sym 127735 fifo.fifo_mem[91][0]
.sym 127804 receiver.o_data[4]
.sym 127805 $false
.sym 127806 $false
.sym 127807 $false
.sym 127834 receiver.o_data[5]
.sym 127835 $false
.sym 127836 $false
.sym 127837 $false
.sym 127850 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195
.sym 127851 i_clk$2$2
.sym 127852 $false
.sym 127853 fifo.fifo_mem[65][2]
.sym 127854 fifo.fifo_mem[65][6]
.sym 127859 fifo.fifo_mem[65][1]
.sym 127939 fifo.rd_addr[2]
.sym 127940 fifo.rd_addr[0]
.sym 127941 fifo.fifo_mem[126][5]
.sym 127942 fifo.fifo_mem[122][5]
.sym 127963 receiver.o_data[5]
.sym 127964 $false
.sym 127965 $false
.sym 127966 $false
.sym 127973 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921
.sym 127974 i_clk$2$2
.sym 127975 $false
.sym 127977 fifo.fifo_mem[96][3]
.sym 127979 fifo.fifo_mem[96][0]
.sym 127981 fifo.fifo_mem[96][6]
.sym 128050 receiver.o_data[4]
.sym 128051 $false
.sym 128052 $false
.sym 128053 $false
.sym 128074 receiver.o_data[5]
.sym 128075 $false
.sym 128076 $false
.sym 128077 $false
.sym 128080 receiver.o_data[7]
.sym 128081 $false
.sym 128082 $false
.sym 128083 $false
.sym 128096 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635
.sym 128097 i_clk$2$2
.sym 128098 $false
.sym 128106 fifo.fifo_mem[104][0]
.sym 128185 receiver.o_data[2]
.sym 128186 $false
.sym 128187 $false
.sym 128188 $false
.sym 128197 receiver.o_data[3]
.sym 128198 $false
.sym 128199 $false
.sym 128200 $false
.sym 128215 receiver.o_data[4]
.sym 128216 $false
.sym 128217 $false
.sym 128218 $false
.sym 128219 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675
.sym 128220 i_clk$2$2
.sym 128221 $false
.sym 128225 fifo.fifo_mem[231][2]
.sym 128228 fifo.fifo_mem[231][4]
.sym 128229 fifo.fifo_mem[231][3]
.sym 128308 receiver.o_data[5]
.sym 128309 $false
.sym 128310 $false
.sym 128311 $false
.sym 128338 receiver.o_data[4]
.sym 128339 $false
.sym 128340 $false
.sym 128341 $false
.sym 128342 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259
.sym 128343 i_clk$2$2
.sym 128344 $false
.sym 128345 fifo.fifo_mem[122][5]
.sym 128346 fifo.fifo_mem[122][0]
.sym 128350 fifo.fifo_mem[122][4]
.sym 128419 receiver.o_data[2]
.sym 128420 $false
.sym 128421 $false
.sym 128422 $false
.sym 128425 receiver.o_data[5]
.sym 128426 $false
.sym 128427 $false
.sym 128428 $false
.sym 128461 receiver.o_data[4]
.sym 128462 $false
.sym 128463 $false
.sym 128464 $false
.sym 128465 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401
.sym 128466 i_clk$2$2
.sym 128467 $false
.sym 128474 fifo.fifo_mem[91][1]
.sym 128566 receiver.o_data[7]
.sym 128567 $false
.sym 128568 $false
.sym 128569 $false
.sym 128588 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145
.sym 128589 i_clk$2$2
.sym 128590 $false
.sym 128695 receiver.o_data[1]
.sym 128696 $false
.sym 128697 $false
.sym 128698 $false
.sym 128711 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939
.sym 128712 i_clk$2$2
.sym 128713 $false
.sym 129882 receiver.o_data[3]
.sym 129883 $false
.sym 129884 $false
.sym 129885 $false
.sym 129928 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769
.sym 129929 i_clk$2$2
.sym 129930 $false
.sym 130061 receiver.o_data[7]
.sym 130062 $false
.sym 130063 $false
.sym 130064 $false
.sym 130083 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107
.sym 130084 i_clk$2$2
.sym 130085 $false
.sym 130234 receiver.o_data[4]
.sym 130235 $false
.sym 130236 $false
.sym 130237 $false
.sym 130238 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179
.sym 130239 i_clk$2$2
.sym 130240 $false
.sym 130347 receiver.o_data[1]
.sym 130348 $false
.sym 130349 $false
.sym 130350 $false
.sym 130371 receiver.o_data[4]
.sym 130372 $false
.sym 130373 $false
.sym 130374 $false
.sym 130383 receiver.o_data[3]
.sym 130384 $false
.sym 130385 $false
.sym 130386 $false
.sym 130393 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387
.sym 130394 i_clk$2$2
.sym 130395 $false
.sym 130538 receiver.o_data[1]
.sym 130539 $false
.sym 130540 $false
.sym 130541 $false
.sym 130548 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107
.sym 130549 i_clk$2$2
.sym 130550 $false
.sym 130681 receiver.o_data[4]
.sym 130682 $false
.sym 130683 $false
.sym 130684 $false
.sym 130687 receiver.o_data[2]
.sym 130688 $false
.sym 130689 $false
.sym 130690 $false
.sym 130693 receiver.o_data[6]
.sym 130694 $false
.sym 130695 $false
.sym 130696 $false
.sym 130703 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859
.sym 130704 i_clk$2$2
.sym 130705 $false
.sym 130836 receiver.o_data[4]
.sym 130837 $false
.sym 130838 $false
.sym 130839 $false
.sym 130848 receiver.o_data[5]
.sym 130849 $false
.sym 130850 $false
.sym 130851 $false
.sym 130858 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539
.sym 130859 i_clk$2$2
.sym 130860 $false
.sym 130979 receiver.o_data[1]
.sym 130980 $false
.sym 130981 $false
.sym 130982 $false
.sym 131013 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811
.sym 131014 i_clk$2$2
.sym 131015 $false
.sym 131122 receiver.o_data[2]
.sym 131123 $false
.sym 131124 $false
.sym 131125 $false
.sym 131128 receiver.o_data[3]
.sym 131129 $false
.sym 131130 $false
.sym 131131 $false
.sym 131140 receiver.o_data[5]
.sym 131141 $false
.sym 131142 $false
.sym 131143 $false
.sym 131146 receiver.o_data[7]
.sym 131147 $false
.sym 131148 $false
.sym 131149 $false
.sym 131168 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811
.sym 131169 i_clk$2$2
.sym 131170 $false
.sym 131289 receiver.o_data[6]
.sym 131290 $false
.sym 131291 $false
.sym 131292 $false
.sym 131313 receiver.o_data[0]
.sym 131314 $false
.sym 131315 $false
.sym 131316 $false
.sym 131319 receiver.o_data[2]
.sym 131320 $false
.sym 131321 $false
.sym 131322 $false
.sym 131323 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195
.sym 131324 i_clk$2$2
.sym 131325 $false
.sym 131432 fifo_counter[12]
.sym 131433 fifo_counter[11]
.sym 131434 fifo_counter[9]
.sym 131435 fifo_counter[6]
.sym 131438 $false
.sym 131439 fifo_counter[11]
.sym 131440 $false
.sym 131441 $auto$alumacc.cc:474:replace_alu$340.C[11]
.sym 131444 $false
.sym 131445 fifo_counter[9]
.sym 131446 $false
.sym 131447 $auto$alumacc.cc:474:replace_alu$340.C[9]
.sym 131450 $false
.sym 131451 fifo_counter[12]
.sym 131452 $false
.sym 131453 $auto$alumacc.cc:474:replace_alu$340.C[12]
.sym 131456 $false
.sym 131457 fifo_counter[6]
.sym 131458 $false
.sym 131459 $auto$alumacc.cc:474:replace_alu$340.C[6]
.sym 131474 $false
.sym 131475 fifo_counter[5]
.sym 131476 $false
.sym 131477 $auto$alumacc.cc:474:replace_alu$340.C[5]
.sym 131478 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723$2
.sym 131479 i_clk$2$2
.sym 131480 fifo_valid$2
.sym 131549 $true
.sym 131586 fifo_counter[0]$2
.sym 131587 $false
.sym 131588 fifo_counter[0]
.sym 131589 $false
.sym 131590 $false
.sym 131592 $auto$alumacc.cc:474:replace_alu$340.C[2]$2
.sym 131594 fifo_counter[1]
.sym 131595 $true$2
.sym 131598 $auto$alumacc.cc:474:replace_alu$340.C[3]$2
.sym 131600 fifo_counter[2]
.sym 131601 $true$2
.sym 131602 $auto$alumacc.cc:474:replace_alu$340.C[2]$2
.sym 131604 $auto$alumacc.cc:474:replace_alu$340.C[4]$2
.sym 131606 fifo_counter[3]
.sym 131607 $true$2
.sym 131608 $auto$alumacc.cc:474:replace_alu$340.C[3]$2
.sym 131610 $auto$alumacc.cc:474:replace_alu$340.C[5]$2
.sym 131612 fifo_counter[4]
.sym 131613 $true$2
.sym 131614 $auto$alumacc.cc:474:replace_alu$340.C[4]$2
.sym 131616 $auto$alumacc.cc:474:replace_alu$340.C[6]$2
.sym 131618 fifo_counter[5]
.sym 131619 $true$2
.sym 131620 $auto$alumacc.cc:474:replace_alu$340.C[5]$2
.sym 131622 $auto$alumacc.cc:474:replace_alu$340.C[7]$2
.sym 131624 fifo_counter[6]
.sym 131625 $true$2
.sym 131626 $auto$alumacc.cc:474:replace_alu$340.C[6]$2
.sym 131628 $auto$alumacc.cc:474:replace_alu$340.C[8]$2
.sym 131630 fifo_counter[7]
.sym 131631 $true$2
.sym 131632 $auto$alumacc.cc:474:replace_alu$340.C[7]$2
.sym 131704 $auto$alumacc.cc:474:replace_alu$340.C[8]$2
.sym 131741 $auto$alumacc.cc:474:replace_alu$340.C[9]$2
.sym 131743 fifo_counter[8]
.sym 131744 $true$2
.sym 131745 $auto$alumacc.cc:474:replace_alu$340.C[8]$2
.sym 131747 $auto$alumacc.cc:474:replace_alu$340.C[10]$2
.sym 131749 fifo_counter[9]
.sym 131750 $true$2
.sym 131751 $auto$alumacc.cc:474:replace_alu$340.C[9]$2
.sym 131753 $auto$alumacc.cc:474:replace_alu$340.C[11]$2
.sym 131755 fifo_counter[10]
.sym 131756 $true$2
.sym 131757 $auto$alumacc.cc:474:replace_alu$340.C[10]$2
.sym 131759 $auto$alumacc.cc:474:replace_alu$340.C[12]$2
.sym 131761 fifo_counter[11]
.sym 131762 $true$2
.sym 131763 $auto$alumacc.cc:474:replace_alu$340.C[11]$2
.sym 131765 $auto$alumacc.cc:474:replace_alu$340.C[13]$2
.sym 131767 fifo_counter[12]
.sym 131768 $true$2
.sym 131769 $auto$alumacc.cc:474:replace_alu$340.C[12]$2
.sym 131771 $auto$alumacc.cc:474:replace_alu$340.C[14]$2
.sym 131773 fifo_counter[13]
.sym 131774 $true$2
.sym 131775 $auto$alumacc.cc:474:replace_alu$340.C[13]$2
.sym 131777 $auto$alumacc.cc:474:replace_alu$340.C[15]$2
.sym 131779 fifo_counter[14]
.sym 131780 $true$2
.sym 131781 $auto$alumacc.cc:474:replace_alu$340.C[14]$2
.sym 131783 $auto$alumacc.cc:474:replace_alu$340.C[16]$2
.sym 131785 fifo_counter[15]
.sym 131786 $true$2
.sym 131787 $auto$alumacc.cc:474:replace_alu$340.C[15]$2
.sym 131859 $auto$alumacc.cc:474:replace_alu$340.C[16]$2
.sym 131896 $auto$alumacc.cc:474:replace_alu$340.C[17]$2
.sym 131898 fifo_counter[16]
.sym 131899 $true$2
.sym 131900 $auto$alumacc.cc:474:replace_alu$340.C[16]$2
.sym 131902 $auto$alumacc.cc:474:replace_alu$340.C[18]$2
.sym 131904 fifo_counter[17]
.sym 131905 $true$2
.sym 131906 $auto$alumacc.cc:474:replace_alu$340.C[17]$2
.sym 131908 $auto$alumacc.cc:474:replace_alu$340.C[19]$2
.sym 131910 fifo_counter[18]
.sym 131911 $true$2
.sym 131912 $auto$alumacc.cc:474:replace_alu$340.C[18]$2
.sym 131914 $auto$alumacc.cc:474:replace_alu$340.C[20]$2
.sym 131916 fifo_counter[19]
.sym 131917 $true$2
.sym 131918 $auto$alumacc.cc:474:replace_alu$340.C[19]$2
.sym 131920 $auto$alumacc.cc:474:replace_alu$340.C[21]$2
.sym 131922 fifo_counter[20]
.sym 131923 $true$2
.sym 131924 $auto$alumacc.cc:474:replace_alu$340.C[20]$2
.sym 131926 $auto$alumacc.cc:474:replace_alu$340.C[22]$2
.sym 131928 fifo_counter[21]
.sym 131929 $true$2
.sym 131930 $auto$alumacc.cc:474:replace_alu$340.C[21]$2
.sym 131932 $auto$alumacc.cc:474:replace_alu$340.C[23]$2
.sym 131934 fifo_counter[22]
.sym 131935 $true$2
.sym 131936 $auto$alumacc.cc:474:replace_alu$340.C[22]$2
.sym 131938 $auto$alumacc.cc:474:replace_alu$340.C[24]$2
.sym 131940 fifo_counter[23]
.sym 131941 $true$2
.sym 131942 $auto$alumacc.cc:474:replace_alu$340.C[23]$2
.sym 132014 $auto$alumacc.cc:474:replace_alu$340.C[24]$2
.sym 132051 $auto$alumacc.cc:474:replace_alu$340.C[25]
.sym 132053 fifo_counter[24]
.sym 132054 $true$2
.sym 132055 $auto$alumacc.cc:474:replace_alu$340.C[24]$2
.sym 132058 $false
.sym 132059 fifo_counter[25]
.sym 132060 $false
.sym 132061 $auto$alumacc.cc:474:replace_alu$340.C[25]
.sym 132064 $false
.sym 132065 fifo_counter[17]
.sym 132066 $false
.sym 132067 $auto$alumacc.cc:474:replace_alu$340.C[17]
.sym 132070 $false
.sym 132071 fifo_counter[18]
.sym 132072 $false
.sym 132073 $auto$alumacc.cc:474:replace_alu$340.C[18]
.sym 132076 $false
.sym 132077 fifo_counter[24]
.sym 132078 $false
.sym 132079 $auto$alumacc.cc:474:replace_alu$340.C[24]
.sym 132082 $false
.sym 132083 fifo_counter[21]
.sym 132084 $false
.sym 132085 $auto$alumacc.cc:474:replace_alu$340.C[21]
.sym 132088 $false
.sym 132089 fifo_counter[22]
.sym 132090 $false
.sym 132091 $auto$alumacc.cc:474:replace_alu$340.C[22]
.sym 132094 $false
.sym 132095 fifo_counter[16]
.sym 132096 $false
.sym 132097 $auto$alumacc.cc:474:replace_alu$340.C[16]
.sym 132098 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723$2
.sym 132099 i_clk$2$2
.sym 132100 fifo_valid$2
.sym 132207 receiver.o_data[5]
.sym 132208 $false
.sym 132209 $false
.sym 132210 $false
.sym 132253 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179
.sym 132254 i_clk$2$2
.sym 132255 $false
.sym 132374 receiver.o_data[2]
.sym 132375 $false
.sym 132376 $false
.sym 132377 $false
.sym 132380 receiver.o_data[6]
.sym 132381 $false
.sym 132382 $false
.sym 132383 $false
.sym 132398 receiver.o_data[0]
.sym 132399 $false
.sym 132400 $false
.sym 132401 $false
.sym 132408 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795
.sym 132409 i_clk$2$2
.sym 132410 $false
.sym 132547 receiver.o_data[0]
.sym 132548 $false
.sym 132549 $false
.sym 132550 $false
.sym 132563 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883
.sym 132564 i_clk$2$2
.sym 132565 $false
.sym 132672 receiver.o_data[2]
.sym 132673 $false
.sym 132674 $false
.sym 132675 $false
.sym 132678 receiver.o_data[6]
.sym 132679 $false
.sym 132680 $false
.sym 132681 $false
.sym 132708 receiver.o_data[1]
.sym 132709 $false
.sym 132710 $false
.sym 132711 $false
.sym 132718 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643
.sym 132719 i_clk$2$2
.sym 132720 $false
.sym 132833 receiver.o_data[3]
.sym 132834 $false
.sym 132835 $false
.sym 132836 $false
.sym 132845 receiver.o_data[0]
.sym 132846 $false
.sym 132847 $false
.sym 132848 $false
.sym 132857 receiver.o_data[6]
.sym 132858 $false
.sym 132859 $false
.sym 132860 $false
.sym 132873 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715
.sym 132874 i_clk$2$2
.sym 132875 $false
.sym 133024 receiver.o_data[0]
.sym 133025 $false
.sym 133026 $false
.sym 133027 $false
.sym 133028 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555
.sym 133029 i_clk$2$2
.sym 133030 $false
.sym 133155 receiver.o_data[2]
.sym 133156 $false
.sym 133157 $false
.sym 133158 $false
.sym 133173 receiver.o_data[4]
.sym 133174 $false
.sym 133175 $false
.sym 133176 $false
.sym 133179 receiver.o_data[3]
.sym 133180 $false
.sym 133181 $false
.sym 133182 $false
.sym 133183 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961
.sym 133184 i_clk$2$2
.sym 133185 $false
.sym 133292 receiver.o_data[5]
.sym 133293 $false
.sym 133294 $false
.sym 133295 $false
.sym 133298 receiver.o_data[0]
.sym 133299 $false
.sym 133300 $false
.sym 133301 $false
.sym 133322 receiver.o_data[4]
.sym 133323 $false
.sym 133324 $false
.sym 133325 $false
.sym 133338 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729
.sym 133339 i_clk$2$2
.sym 133340 $false
.sym 133483 receiver.o_data[1]
.sym 133484 $false
.sym 133485 $false
.sym 133486 $false
.sym 133493 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883
.sym 133494 i_clk$2$2
.sym 133495 $false
.sym 134681 $abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723
.sym 134711 fifo_valid
