$date
	Sun Oct 23 06:26:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#672180
b11 !
1"
#672182
b11 &
b11 %
1$
#672183
0"
#672186
b1010 &
b1010 %
#672190
b101 &
b101 %
#672194
b10000 &
b10000 %
#672198
b1000 &
b1000 %
#672202
b100 &
b100 %
#672206
b10 &
b10 %
#672210
b1 &
b1 %
1#
#672214
b0 &
0#
b0 %
0$
#1667422
b1 &
b1 %
1$
b1 !
1"
#1667423
0"
#1667426
1#
#1667430
b0 &
0#
b0 %
0$
#2629324
b11101 !
1"
#2629326
b11101 &
b11101 %
1$
#2629327
0"
#2629330
b1011000 &
b1011000 %
#2629334
b101100 &
b101100 %
#2629338
b10110 &
b10110 %
#2629342
b1011 &
b1011 %
#2629346
b100010 &
b100010 %
#2629350
b10001 &
b10001 %
#2629354
b110100 &
b110100 %
#2629358
b11010 &
b11010 %
#2629362
b1101 &
b1101 %
#2629366
b101000 &
b101000 %
#2629370
b10100 &
b10100 %
#2629374
b1010 &
b1010 %
#2629378
b101 &
b101 %
#2629382
b10000 &
b10000 %
#2629386
b1000 &
b1000 %
#2629390
b100 &
b100 %
#2629394
b10 &
b10 %
#2629398
b1 &
1#
b1 %
#2629402
b0 &
b0 %
0#
0$
#4500012
