
*** Running vivado
    with args -log top_lab10.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_lab10.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_lab10.tcl -notrace
Command: synth_design -top top_lab10 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4068
WARNING: [Synth 8-2611] redeclaration of ansi port num is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/add3.sv:28]
WARNING: [Synth 8-2611] redeclaration of ansi port modnum is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/add3.sv:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/aajos/Documents/GitHub/Lab09/alu.sv:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/aajos/Documents/GitHub/Lab09/alu.sv:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/aajos/Documents/GitHub/Lab09/alu.sv:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/aajos/Documents/GitHub/Lab09/alu.sv:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/aajos/Documents/GitHub/Lab09/alu.sv:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_lab10' [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/top_lab10.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_lab9' [C:/Users/aajos/Documents/GitHub/Lab09/top_lab9.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/aajos/Documents/GitHub/Lab09/register.sv:23]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/aajos/Documents/GitHub/Lab09/register.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aajos/Documents/GitHub/Lab09/alu.sv:23]
	Parameter N bound to: 8 - type: integer 
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
	Parameter AND bound to: 2 - type: integer 
	Parameter OR bound to: 3 - type: integer 
	Parameter XOR bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (2#1) [C:/Users/aajos/Documents/GitHub/Lab09/alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_lab9' (3#1) [C:/Users/aajos/Documents/GitHub/Lab09/top_lab9.sv:23]
INFO: [Synth 8-6157] synthesizing module 'show2c' [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/show2c.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'show2c' (4#1) [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/show2c.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ncount' [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/ncount.sv:23]
	Parameter N bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/aajos/Documents/GitHub/Lab09/register.sv:23]
	Parameter N bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (4#1) [C:/Users/aajos/Documents/GitHub/Lab09/register.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ncount' (5#1) [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/ncount.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sseg4' [C:/Users/aajos/Documents/GitHub/Lab08/sseg4.sv:23]
	Parameter BITS bound to: 16 - type: integer 
	Parameter BITS1 bound to: 4 - type: integer 
	Parameter BITS2 bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BCD11b' [C:/Users/aajos/Documents/GitHub/Lab08/BCD11b.sv:23]
INFO: [Synth 8-6157] synthesizing module 'add3' [C:/Users/aajos/Documents/GitHub/Lab07/add3.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'add3' (6#1) [C:/Users/aajos/Documents/GitHub/Lab07/add3.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD11b' (7#1) [C:/Users/aajos/Documents/GitHub/Lab08/BCD11b.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aajos/Documents/GitHub/Lab08/mux2.sv:23]
	Parameter BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (8#1) [C:/Users/aajos/Documents/GitHub/Lab08/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/aajos/Documents/GitHub/Lab08/mux4.sv:23]
	Parameter BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (9#1) [C:/Users/aajos/Documents/GitHub/Lab08/mux4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sseg_decoder' [C:/Users/aajos/Documents/GitHub/Lab06/sseg_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sseg_decoder' (10#1) [C:/Users/aajos/Documents/GitHub/Lab06/sseg_decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'an_decoder' [C:/Users/aajos/Documents/GitHub/Lab08/an_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'an_decoder' (11#1) [C:/Users/aajos/Documents/GitHub/Lab08/an_decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aajos/Documents/GitHub/Lab08/mux2.sv:23]
	Parameter BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (11#1) [C:/Users/aajos/Documents/GitHub/Lab08/mux2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sseg4' (12#1) [C:/Users/aajos/Documents/GitHub/Lab08/sseg4.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_lab10' (13#1) [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/top_lab10.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1019.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aajos/Documents/GitHub/Lab10/systemverilogcode/Basys3_lab10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_lab10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_lab10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 15    
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT3   |    20|
|6     |LUT4   |     2|
|7     |LUT5   |     6|
|8     |LUT6   |    32|
|9     |FDCE   |    37|
|10    |IBUF   |    17|
|11    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1019.473 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 1019.473 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1019.473 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1019.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 13 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:36 . Memory (MB): peak = 1019.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aajos/Documents/GitHub/Lab10/Lab10/Lab10.runs/synth_1/top_lab10.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_lab10_utilization_synth.rpt -pb top_lab10_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 12 11:47:54 2020...
