/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmw9dnm
+ date
Sat Nov  8 03:00:34 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1762570834
+ CACTUS_STARTTIME=1762570834
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Nov 08 2025 (02:53:07)
Run date:          Nov 08 2025 (03:00:35+0000)
Run host:          runnervmw9dnm.zwsmc1cdvcpe5b1nwwrkw5zkmd.cx.internal.cloudapp.net (pid=131710)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmw9dnm
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=a7fc8239-0f43-5d42-a28d-aece0a8d8207, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmw9dnm, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00129 sec
      iterations=10000000... time=0.0125187 sec
      iterations=100000000... time=0.12445 sec
      iterations=900000000... time=1.12044 sec
      iterations=900000000... time=0.840427 sec
      result: 6.42833 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0019829 sec
      iterations=10000000... time=0.0198379 sec
      iterations=100000000... time=0.198329 sec
      iterations=600000000... time=1.19044 sec
      result: 16.1285 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00156183 sec
      iterations=10000000... time=0.0155295 sec
      iterations=100000000... time=0.155433 sec
      iterations=700000000... time=1.08817 sec
      result: 10.2925 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.00012343 sec
      iterations=10000... time=0.00124185 sec
      iterations=100000... time=0.0124231 sec
      iterations=1000000... time=0.124358 sec
      iterations=9000000... time=1.11888 sec
      result: 1.2432 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000494181 sec
      iterations=10000... time=0.00419607 sec
      iterations=100000... time=0.0411713 sec
      iterations=1000000... time=0.411472 sec
      iterations=3000000... time=1.23083 sec
      result: 4.10277 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.81e-07 sec
      iterations=10... time=3.045e-06 sec
      iterations=100... time=2.8914e-05 sec
      iterations=1000... time=0.000287756 sec
      iterations=10000... time=0.00257053 sec
      iterations=100000... time=0.0245206 sec
      iterations=1000000... time=0.245105 sec
      iterations=4000000... time=0.980519 sec
      iterations=8000000... time=1.96096 sec
      result: 100.261 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.781e-06 sec
      iterations=10... time=4.9421e-05 sec
      iterations=100... time=0.000491024 sec
      iterations=1000... time=0.00485596 sec
      iterations=10000... time=0.0484686 sec
      iterations=100000... time=0.487983 sec
      iterations=200000... time=0.951694 sec
      iterations=400000... time=1.90395 sec
      result: 82.6104 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.525e-06 sec
      iterations=10000... time=4.2499e-05 sec
      iterations=100000... time=0.00024682 sec
      iterations=1000000... time=0.00248782 sec
      iterations=10000000... time=0.0248429 sec
      iterations=100000000... time=0.248879 sec
      iterations=400000000... time=0.995179 sec
      iterations=800000000... time=1.99137 sec
      result: 0.311152 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=8.827e-06 sec
      iterations=10000... time=8.6972e-05 sec
      iterations=100000... time=0.0010349 sec
      iterations=1000000... time=0.0103796 sec
      iterations=10000000... time=0.104202 sec
      iterations=100000000... time=1.04058 sec
      result: 1.30073 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.21e-07 sec
      iterations=10... time=2.825e-06 sec
      iterations=100... time=2.7611e-05 sec
      iterations=1000... time=0.000275985 sec
      iterations=10000... time=0.00278412 sec
      iterations=100000... time=0.0278577 sec
      iterations=1000000... time=0.278821 sec
      iterations=4000000... time=1.1144 sec
      result: 88.2127 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.971e-06 sec
      iterations=10... time=5.2828e-05 sec
      iterations=100... time=0.000544295 sec
      iterations=1000... time=0.00447981 sec
      iterations=10000... time=0.0434004 sec
      iterations=100000... time=0.434681 sec
      iterations=300000... time=1.30388 sec
      result: 90.4723 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.858e-05 sec
      iterations=10... time=0.000349161 sec
      iterations=100... time=0.0033507 sec
      iterations=1000... time=0.0346377 sec
      iterations=10000... time=0.339935 sec
      iterations=30000... time=1.00584 sec
      result: 0.0515389 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000138118 sec
      iterations=10... time=0.00146232 sec
      iterations=100... time=0.0145575 sec
      iterations=1000... time=0.158148 sec
      iterations=7000... time=1.10412 sec
      result: 0.154623 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00405441 sec
      iterations=10... time=0.0380589 sec
      iterations=100... time=0.385666 sec
      iterations=300... time=1.1368 sec
      result: 0.411919 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00139231 sec
      iterations=10000000... time=0.0124587 sec
      iterations=100000000... time=0.124538 sec
      iterations=900000000... time=1.12141 sec
      iterations=900000000... time=0.842098 sec
      result: 6.44449 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198628 sec
      iterations=10000000... time=0.0198428 sec
      iterations=100000000... time=0.198446 sec
      iterations=600000000... time=1.19066 sec
      result: 16.1255 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00156876 sec
      iterations=10000000... time=0.0155657 sec
      iterations=100000000... time=0.155644 sec
      iterations=700000000... time=1.09083 sec
      result: 10.2674 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00012633 sec
      iterations=10000... time=0.00124424 sec
      iterations=100000... time=0.0124621 sec
      iterations=1000000... time=0.124386 sec
      iterations=9000000... time=1.11928 sec
      result: 1.24365 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000447634 sec
      iterations=10000... time=0.00420425 sec
      iterations=100000... time=0.0415897 sec
      iterations=1000000... time=0.416377 sec
      iterations=3000000... time=1.24465 sec
      result: 4.14885 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.81e-07 sec
      iterations=10... time=3.5665e-06 sec
      iterations=100... time=3.75345e-05 sec
      iterations=1000... time=0.000346685 sec
      iterations=10000... time=0.00267526 sec
      iterations=100000... time=0.0245512 sec
      iterations=1000000... time=0.24513 sec
      iterations=4000000... time=0.980698 sec
      iterations=8000000... time=1.96331 sec
      result: 100.141 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.8565e-06 sec
      iterations=10... time=5.27375e-05 sec
      iterations=100... time=0.000498655 sec
      iterations=1000... time=0.0049685 sec
      iterations=10000... time=0.0500717 sec
      iterations=100000... time=0.498387 sec
      iterations=200000... time=0.997372 sec
      iterations=400000... time=1.99098 sec
      result: 78.9997 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.3015e-06 sec
      iterations=10000... time=3.25555e-05 sec
      iterations=100000... time=0.000290882 sec
      iterations=1000000... time=0.00255341 sec
      iterations=10000000... time=0.0249228 sec
      iterations=100000000... time=0.248888 sec
      iterations=400000000... time=0.995585 sec
      iterations=800000000... time=1.99194 sec
      result: 0.311241 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=9.4225e-06 sec
      iterations=10000... time=8.8815e-05 sec
      iterations=100000... time=0.000935429 sec
      iterations=1000000... time=0.00926789 sec
      iterations=10000000... time=0.0932789 sec
      iterations=100000000... time=0.939355 sec
      iterations=200000000... time=1.88005 sec
      result: 1.17503 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.31e-07 sec
      iterations=10... time=3.692e-06 sec
      iterations=100... time=3.36675e-05 sec
      iterations=1000... time=0.000281064 sec
      iterations=10000... time=0.00288641 sec
      iterations=100000... time=0.0278398 sec
      iterations=1000000... time=0.278651 sec
      iterations=4000000... time=1.11574 sec
      result: 88.1062 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.04395e-05 sec
      iterations=10... time=6.2436e-05 sec
      iterations=100... time=0.000597197 sec
      iterations=1000... time=0.00470659 sec
      iterations=10000... time=0.0459554 sec
      iterations=100000... time=0.459511 sec
      iterations=200000... time=0.944072 sec
      iterations=400000... time=1.83674 sec
      result: 85.6333 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.08355e-05 sec
      iterations=10... time=9.2813e-05 sec
      iterations=100... time=0.000935228 sec
      iterations=1000... time=0.00967336 sec
      iterations=10000... time=0.0927324 sec
      iterations=100000... time=0.917544 sec
      iterations=200000... time=1.81849 sec
      result: 0.190048 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.94785e-05 sec
      iterations=10... time=0.000415505 sec
      iterations=100... time=0.00405067 sec
      iterations=1000... time=0.0398372 sec
      iterations=10000... time=0.399783 sec
      iterations=30000... time=1.1971 sec
      result: 0.611201 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00144841 sec
      iterations=10... time=0.0112156 sec
      iterations=100... time=0.113171 sec
      iterations=1000... time=1.14138 sec
      result: 1.36755 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Nov  8 03:01:39 UTC 2025
+ echo Done.
Done.
  Elapsed time: 64.6 s
