# compile verilog/system verilog design source files
verilog xil_defaultlib  "TB_Collection_time_synth.v" --include "../../../../Register_File.srcs/sources_1/ip/clk_wiz_0"

# Do not sort compile order
nosort
