;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	SUB 12, @10
	ADD -7, <-420
	ADD -7, <-420
	SUB #4, @8
	SUB @121, 103
	ADD 4, 900
	SUB @121, 103
	ADD 0, 4
	SPL 0, 90
	ADD 0, 4
	ADD 0, 4
	JMP -1, @-20
	SUB #4, @8
	SLT 121, 16
	DJN -1, @-20
	MOV <13, 0
	MOV 0, 2
	DJN 121, 16
	JMP -600
	JMZ 0, 2
	ADD -7, <-420
	ADD 0, 101
	MOV @0, 0
	SUB @121, 103
	SUB @-127, 100
	SUB 12, @10
	ADD 0, 900
	ADD 0, 900
	ADD 0, 900
	JMP @12, #201
	JMN 14, 90
	DJN 13, 0
	SUB -207, <-120
	JMN 130, 9
	JMZ 0, 2
	JMN 14, 90
	ADD 0, 4
	DAT #0, #4
	JMP @12, #201
	MOV 12, @10
	MOV 12, @10
	JMP @12, #201
	JMP @12, #201
	JMP @12, #201
