

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_54_3'
================================================================
* Date:           Mon Jan 26 22:00:05 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.991 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_3  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:54]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_3, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_2, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_1, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_0, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i"   --->   Operation 11 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln54 = store i7 0, i7 %j" [top.cpp:54]   --->   Operation 12 'store' 'store_ln54' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:54]   --->   Operation 15 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.89ns)   --->   "%icmp_ln54 = icmp_eq  i7 %j_2, i7 64" [top.cpp:54]   --->   Operation 16 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.89ns)   --->   "%add_ln54 = add i7 %j_2, i7 1" [top.cpp:54]   --->   Operation 17 'add' 'add_ln54' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.body9.split, void %for.end16.exitStub" [top.cpp:54]   --->   Operation 18 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i7 %j_2" [top.cpp:54]   --->   Operation 19 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %j_2, i32 2, i32 5" [top.cpp:54]   --->   Operation 20 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %i_read, i4 %lshr_ln1" [top.cpp:57]   --->   Operation 21 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i12 %tmp_s" [top.cpp:57]   --->   Operation 22 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i24 %A_0, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 23 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 24 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 25 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 26 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.35ns)   --->   "%A_0_load = load i12 %A_0_addr" [top.cpp:57]   --->   Operation 27 'load' 'A_0_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 28 [2/2] (1.35ns)   --->   "%A_1_load = load i12 %A_1_addr" [top.cpp:57]   --->   Operation 28 'load' 'A_1_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 29 [2/2] (1.35ns)   --->   "%A_2_load = load i12 %A_2_addr" [top.cpp:57]   --->   Operation 29 'load' 'A_2_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 30 [2/2] (1.35ns)   --->   "%A_3_load = load i12 %A_3_addr" [top.cpp:57]   --->   Operation 30 'load' 'A_3_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln54 = store i7 %add_ln54, i7 %j" [top.cpp:54]   --->   Operation 31 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_load3 = load i24 %empty"   --->   Operation 54 'load' 'p_load3' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load3"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:57]   --->   Operation 32 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [top.cpp:56]   --->   Operation 33 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:54]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [top.cpp:54]   --->   Operation 35 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i24 %p_load" [top.cpp:57]   --->   Operation 36 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_0_load = load i12 %A_0_addr" [top.cpp:57]   --->   Operation 37 'load' 'A_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 38 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i12 %A_1_addr" [top.cpp:57]   --->   Operation 38 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 39 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i12 %A_2_addr" [top.cpp:57]   --->   Operation 39 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 40 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i12 %A_3_addr" [top.cpp:57]   --->   Operation 40 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 41 [1/1] (0.60ns)   --->   "%tmp_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %A_0_load, i2 1, i24 %A_1_load, i2 2, i24 %A_2_load, i2 3, i24 %A_3_load, i24 0, i2 %trunc_ln54" [top.cpp:57]   --->   Operation 41 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i24 %tmp_2" [top.cpp:57]   --->   Operation 42 'sext' 'sext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.10ns)   --->   "%add_ln57 = add i24 %tmp_2, i24 %p_load" [top.cpp:57]   --->   Operation 43 'add' 'add_ln57' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.10ns)   --->   "%add_ln57_1 = add i25 %sext_ln57_1, i25 %sext_ln57" [top.cpp:57]   --->   Operation 44 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln57_1, i32 24" [top.cpp:57]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln57, i32 23" [top.cpp:57]   --->   Operation 46 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%xor_ln57 = xor i1 %tmp, i1 1" [top.cpp:57]   --->   Operation 47 'xor' 'xor_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%and_ln57 = and i1 %tmp_24, i1 %xor_ln57" [top.cpp:57]   --->   Operation 48 'and' 'and_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%xor_ln57_1 = xor i1 %tmp, i1 %tmp_24" [top.cpp:57]   --->   Operation 49 'xor' 'xor_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%select_ln57 = select i1 %and_ln57, i24 8388607, i24 8388608" [top.cpp:57]   --->   Operation 50 'select' 'select_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln57_1 = select i1 %xor_ln57_1, i24 %select_ln57, i24 %add_ln57" [top.cpp:57]   --->   Operation 51 'select' 'select_ln57_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln57 = store i24 %select_ln57_1, i24 %empty" [top.cpp:57]   --->   Operation 52 'store' 'store_ln57' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.body9" [top.cpp:54]   --->   Operation 53 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (alloca           ) [ 011]
j                      (alloca           ) [ 010]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
i_read                 (read             ) [ 000]
store_ln54             (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
j_2                    (load             ) [ 000]
icmp_ln54              (icmp             ) [ 010]
add_ln54               (add              ) [ 000]
br_ln54                (br               ) [ 000]
trunc_ln54             (trunc            ) [ 011]
lshr_ln1               (partselect       ) [ 000]
tmp_s                  (bitconcatenate   ) [ 000]
zext_ln57              (zext             ) [ 000]
A_0_addr               (getelementptr    ) [ 011]
A_1_addr               (getelementptr    ) [ 011]
A_2_addr               (getelementptr    ) [ 011]
A_3_addr               (getelementptr    ) [ 011]
store_ln54             (store            ) [ 000]
p_load                 (load             ) [ 000]
specpipeline_ln56      (specpipeline     ) [ 000]
speclooptripcount_ln54 (speclooptripcount) [ 000]
specloopname_ln54      (specloopname     ) [ 000]
sext_ln57              (sext             ) [ 000]
A_0_load               (load             ) [ 000]
A_1_load               (load             ) [ 000]
A_2_load               (load             ) [ 000]
A_3_load               (load             ) [ 000]
tmp_2                  (sparsemux        ) [ 000]
sext_ln57_1            (sext             ) [ 000]
add_ln57               (add              ) [ 000]
add_ln57_1             (add              ) [ 000]
tmp                    (bitselect        ) [ 000]
tmp_24                 (bitselect        ) [ 000]
xor_ln57               (xor              ) [ 000]
and_ln57               (and              ) [ 000]
xor_ln57_1             (xor              ) [ 000]
select_ln57            (select           ) [ 000]
select_ln57_1          (select           ) [ 000]
store_ln57             (store            ) [ 000]
br_ln54                (br               ) [ 000]
p_load3                (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i24.i24.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="empty_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="24" slack="0"/>
<pin id="99" dir="0" index="2" bw="24" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_0_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="24" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="A_1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="A_2_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="24" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="12" slack="0"/>
<pin id="121" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_3_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln54_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="24" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_2_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln54_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln54_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln54_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="lshr_ln1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="0" index="3" bw="4" slack="0"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln57_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln54_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="24" slack="1"/>
<pin id="217" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln57_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="0"/>
<pin id="220" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="24" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="0" index="2" bw="24" slack="0"/>
<pin id="226" dir="0" index="3" bw="2" slack="0"/>
<pin id="227" dir="0" index="4" bw="24" slack="0"/>
<pin id="228" dir="0" index="5" bw="2" slack="0"/>
<pin id="229" dir="0" index="6" bw="24" slack="0"/>
<pin id="230" dir="0" index="7" bw="2" slack="0"/>
<pin id="231" dir="0" index="8" bw="24" slack="0"/>
<pin id="232" dir="0" index="9" bw="24" slack="0"/>
<pin id="233" dir="0" index="10" bw="2" slack="1"/>
<pin id="234" dir="1" index="11" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln57_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="0"/>
<pin id="247" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln57_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="0" index="1" bw="24" slack="0"/>
<pin id="252" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln57_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="24" slack="0"/>
<pin id="257" dir="0" index="1" bw="24" slack="0"/>
<pin id="258" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="25" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_24_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="24" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="xor_ln57_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="and_ln57_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="xor_ln57_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln57_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="24" slack="0"/>
<pin id="298" dir="0" index="2" bw="24" slack="0"/>
<pin id="299" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln57_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="24" slack="0"/>
<pin id="306" dir="0" index="2" bw="24" slack="0"/>
<pin id="307" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln57_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="0"/>
<pin id="313" dir="0" index="1" bw="24" slack="1"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_load3_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="24" slack="0"/>
<pin id="318" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load3/1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="empty_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="0"/>
<pin id="322" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="328" class="1005" name="j_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="338" class="1005" name="trunc_ln54_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="1"/>
<pin id="340" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="343" class="1005" name="A_0_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="1"/>
<pin id="345" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="A_1_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="1"/>
<pin id="350" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="A_2_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="1"/>
<pin id="355" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="A_3_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="1"/>
<pin id="360" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="80" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="103" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="110" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="117" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="124" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="165" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="165" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="165" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="90" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="184" pin="4"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="214"><net_src comp="174" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="237"><net_src comp="131" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="239"><net_src comp="137" pin="3"/><net_sink comp="222" pin=4"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="222" pin=5"/></net>

<net id="241"><net_src comp="143" pin="3"/><net_sink comp="222" pin=6"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="222" pin=7"/></net>

<net id="243"><net_src comp="149" pin="3"/><net_sink comp="222" pin=8"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="222" pin=9"/></net>

<net id="248"><net_src comp="222" pin="11"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="222" pin="11"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="215" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="245" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="218" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="249" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="261" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="269" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="261" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="269" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="283" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="76" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="78" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="289" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="295" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="249" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="323"><net_src comp="82" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="86" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="341"><net_src comp="180" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="222" pin=10"/></net>

<net id="346"><net_src comp="103" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="351"><net_src comp="110" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="356"><net_src comp="117" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="361"><net_src comp="124" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {1 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_54_3 : i | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_54_3 : A_0 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_54_3 : A_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_54_3 : A_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_54_3 : A_3 | {1 2 }
  - Chain level:
	State 1
		store_ln54 : 1
		store_ln0 : 1
		j_2 : 1
		icmp_ln54 : 2
		add_ln54 : 2
		br_ln54 : 3
		trunc_ln54 : 2
		lshr_ln1 : 2
		tmp_s : 3
		zext_ln57 : 4
		A_0_addr : 5
		A_1_addr : 5
		A_2_addr : 5
		A_3_addr : 5
		A_0_load : 6
		A_1_load : 6
		A_2_load : 6
		A_3_load : 6
		store_ln54 : 3
		p_load3 : 1
		write_ln0 : 2
	State 2
		sext_ln57 : 1
		tmp_2 : 1
		sext_ln57_1 : 2
		add_ln57 : 2
		add_ln57_1 : 3
		tmp : 4
		tmp_24 : 3
		xor_ln57 : 5
		and_ln57 : 5
		xor_ln57_1 : 5
		select_ln57 : 5
		select_ln57_1 : 6
		store_ln57 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln54_fu_174    |    0    |    14   |
|    add   |    add_ln57_fu_249    |    0    |    31   |
|          |   add_ln57_1_fu_255   |    0    |    31   |
|----------|-----------------------|---------|---------|
|  select  |   select_ln57_fu_295  |    0    |    24   |
|          |  select_ln57_1_fu_303 |    0    |    24   |
|----------|-----------------------|---------|---------|
| sparsemux|      tmp_2_fu_222     |    0    |    20   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln54_fu_168   |    0    |    14   |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln57_fu_277    |    0    |    2    |
|          |   xor_ln57_1_fu_289   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln57_fu_283    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |   i_read_read_fu_90   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_96 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln54_fu_180   |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|    lshr_ln1_fu_184    |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_194     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln57_fu_202   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |    sext_ln57_fu_218   |    0    |    0    |
|          |   sext_ln57_1_fu_245  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_261      |    0    |    0    |
|          |     tmp_24_fu_269     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   164   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| A_0_addr_reg_343 |   12   |
| A_1_addr_reg_348 |   12   |
| A_2_addr_reg_353 |   12   |
| A_3_addr_reg_358 |   12   |
|   empty_reg_320  |   24   |
|     j_reg_328    |    7   |
|trunc_ln54_reg_338|    2   |
+------------------+--------+
|       Total      |   81   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_137 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_143 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_149 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   96   ||  1.956  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   164  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   36   |
|  Register |    -   |   81   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   81   |   200  |
+-----------+--------+--------+--------+
