// Half Adder Module
module half_adder(
    input a,
    input b,
    output sum,
    output carry
);
    assign sum = a ^ b;   // XOR for sum
    assign carry = a & b; // AND for carry
endmodule

// Half Adder Testbench Code
module half_adder_tb;
    // Inputs
    reg a;
    reg b;

    // Outputs
    wire sum;
    wire carry;

    // Instantiate the half adder
    half_adder HA (
        .a(a),
        .b(b),
        .sum(sum),
        .carry(carry)
    );

    // Test sequence
    initial begin
      $dumpfile("test.vcd");
      $dumpvars(1);
        // Initialize inputs
        a = 0; b = 0;
        #10; // Wait for 10 time units
        a = 0; b = 1;
        #10; // Wait for 10 time units
        a = 1; b = 0;
        #10; // Wait for 10 time units
        a = 1; b = 1;
        #10; // Wait for 10 time units

        // Finish simulation
        $finish;
    end

    // Monitor changes
    initial begin
        $monitor("Time = %0t, a = %b, b = %b, sum = %b, carry = %b", $time, a, b, sum, carry);
    end
endmodule
