// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _xFResizeAreaUpScale_s_HH_
#define _xFResizeAreaUpScale_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "xFUDivAreaUp_2.h"
#include "CoreProcessUpArea_2.h"
#include "xfExtractPixels.h"
#include "xFResizeAreaUpScabck.h"
#include "xFResizeAreaUpScabfk.h"
#include "xFResizeAreaUpScabgk.h"
#include "xFResizeAreaUpScabhl.h"
#include "xFResizeAreaUpScabil.h"

namespace ap_rtl {

struct xFResizeAreaUpScale_s : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<24> > stream_in_data_V_dout;
    sc_in< sc_logic > stream_in_data_V_empty_n;
    sc_out< sc_logic > stream_in_data_V_read;
    sc_out< sc_lv<24> > resize_out_data_V_din;
    sc_in< sc_logic > resize_out_data_V_full_n;
    sc_out< sc_logic > resize_out_data_V_write;
    sc_signal< sc_lv<1> > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const1;


    // Module declarations
    xFResizeAreaUpScale_s(sc_module_name name);
    SC_HAS_PROCESS(xFResizeAreaUpScale_s);

    ~xFResizeAreaUpScale_s();

    sc_trace_file* mVcdFile;

    xFResizeAreaUpScabck* lbuf_in0_V_U;
    xFResizeAreaUpScabck* lbuf_in1_V_U;
    xFResizeAreaUpScabck* lbuf_in2_V_U;
    xFResizeAreaUpScabfk* Hoffset_V_U;
    xFResizeAreaUpScabgk* Voffset_V_U;
    xFResizeAreaUpScabhl* Hweight_U;
    xFResizeAreaUpScabil* Vweight_U;
    xFUDivAreaUp_2* grp_xFUDivAreaUp_2_fu_984;
    CoreProcessUpArea_2* Pixels_CoreProcessUpArea_2_fu_1024;
    CoreProcessUpArea_2* Pixels_0_1_CoreProcessUpArea_2_fu_1035;
    CoreProcessUpArea_2* Pixels_0_2_CoreProcessUpArea_2_fu_1046;
    xfExtractPixels* call_ret1_xfExtractPixels_fu_1057;
    xfExtractPixels* call_ret_xfExtractPixels_fu_1069;
    xfExtractPixels* call_ret2_xfExtractPixels_fu_1081;
    xfExtractPixels* call_ret3_xfExtractPixels_fu_1093;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > stream_in_data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln733_reg_2494;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln740_reg_2508;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > and_ln887_reg_2651;
    sc_signal< sc_lv<1> > and_ln813_reg_2731;
    sc_signal< sc_logic > resize_out_data_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_lv<1> > icmp_ln805_reg_2709;
    sc_signal< sc_lv<1> > icmp_ln805_reg_2709_pp4_iter1_reg;
    sc_signal< sc_lv<9> > t_V_5_reg_641;
    sc_signal< sc_lv<9> > index_assign_reg_653;
    sc_signal< sc_lv<13> > t_V_6_reg_664;
    sc_signal< sc_lv<17> > index_assign_2_reg_676;
    sc_signal< sc_lv<11> > r_V_reg_813;
    sc_signal< sc_lv<20> > index_assign_3_reg_824;
    sc_signal< sc_lv<38> > grp_xFUDivAreaUp_2_fu_984_ap_return;
    sc_signal< sc_lv<38> > reg_1159;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_xFUDivAreaUp_2_fu_984_ap_ready;
    sc_signal< sc_logic > grp_xFUDivAreaUp_2_fu_984_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > trunc_ln669_fu_1163_p1;
    sc_signal< sc_lv<32> > trunc_ln669_reg_2432;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<38> > tmp_s_reg_2437;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<43> > zext_ln669_fu_1167_p1;
    sc_signal< sc_lv<43> > zext_ln669_reg_2442;
    sc_signal< sc_lv<58> > zext_ln669_1_fu_1170_p1;
    sc_signal< sc_lv<58> > zext_ln669_1_reg_2447;
    sc_signal< sc_lv<11> > x_V_fu_1180_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<43> > add_ln673_1_fu_1193_p2;
    sc_signal< sc_lv<1> > icmp_ln887_fu_1174_p2;
    sc_signal< sc_lv<42> > zext_ln1597_fu_1276_p1;
    sc_signal< sc_lv<42> > zext_ln1597_reg_2468;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<58> > zext_ln1597_1_fu_1280_p1;
    sc_signal< sc_lv<58> > zext_ln1597_1_reg_2473;
    sc_signal< sc_lv<10> > x_V_1_fu_1290_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<42> > add_ln709_1_fu_1303_p2;
    sc_signal< sc_lv<1> > icmp_ln887_7_fu_1284_p2;
    sc_signal< sc_lv<1> > icmp_ln733_fu_1411_p2;
    sc_signal< bool > ap_block_state10_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<9> > x_V_2_fu_1417_p2;
    sc_signal< sc_lv<9> > x_V_2_reg_2498;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<9> > add_ln736_fu_1423_p2;
    sc_signal< sc_lv<1> > icmp_ln740_fu_1434_p2;
    sc_signal< bool > ap_block_state13_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp3_stage0_iter1;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<13> > x_V_3_fu_1440_p2;
    sc_signal< sc_lv<13> > x_V_3_reg_2512;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<17> > read_index_fu_1446_p2;
    sc_signal< sc_lv<10> > ret_V_6_fu_1463_p2;
    sc_signal< sc_lv<10> > ret_V_6_reg_2573;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<16> > lind1_V_5_fu_1527_p3;
    sc_signal< sc_lv<16> > lind1_V_5_reg_2578;
    sc_signal< sc_lv<1> > icmp_ln887_10_fu_1457_p2;
    sc_signal< sc_lv<16> > lind1_V_6_fu_1535_p3;
    sc_signal< sc_lv<16> > lind1_V_6_reg_2585;
    sc_signal< sc_lv<16> > t_V_9_fu_1543_p3;
    sc_signal< sc_lv<16> > t_V_9_reg_2592;
    sc_signal< sc_lv<16> > out_j_V_1_fu_1551_p3;
    sc_signal< sc_lv<16> > out_j_V_1_reg_2599;
    sc_signal< sc_lv<1> > icmp_ln887_11_fu_1565_p2;
    sc_signal< sc_lv<1> > icmp_ln887_11_reg_2614;
    sc_signal< sc_lv<1> > icmp_ln887_12_fu_1576_p2;
    sc_signal< sc_lv<1> > icmp_ln887_12_reg_2624;
    sc_signal< sc_lv<32> > Vweight_q0;
    sc_signal< sc_lv<32> > Yweight_reg_2629;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<2> > p_0887_3_fu_1726_p3;
    sc_signal< sc_lv<2> > p_0887_3_reg_2636;
    sc_signal< sc_lv<2> > p_01010_3_fu_1750_p3;
    sc_signal< sc_lv<2> > p_01010_3_reg_2641;
    sc_signal< sc_lv<2> > p_0893_3_fu_1774_p3;
    sc_signal< sc_lv<2> > p_0893_3_reg_2646;
    sc_signal< sc_lv<1> > and_ln887_fu_1788_p2;
    sc_signal< sc_lv<20> > write_index_fu_1793_p2;
    sc_signal< sc_lv<20> > write_index_reg_2656;
    sc_signal< sc_lv<1> > icmp_ln879_8_fu_1799_p2;
    sc_signal< sc_lv<1> > icmp_ln879_8_reg_2661;
    sc_signal< sc_lv<1> > icmp_ln879_9_fu_1805_p2;
    sc_signal< sc_lv<1> > icmp_ln879_9_reg_2665;
    sc_signal< sc_lv<1> > icmp_ln879_10_fu_1811_p2;
    sc_signal< sc_lv<1> > icmp_ln879_10_reg_2669;
    sc_signal< sc_lv<1> > icmp_ln879_11_fu_1817_p2;
    sc_signal< sc_lv<1> > icmp_ln879_11_reg_2674;
    sc_signal< sc_lv<1> > icmp_ln879_12_fu_1823_p2;
    sc_signal< sc_lv<1> > icmp_ln879_12_reg_2679;
    sc_signal< sc_lv<1> > icmp_ln879_13_fu_1829_p2;
    sc_signal< sc_lv<1> > icmp_ln879_13_reg_2684;
    sc_signal< sc_lv<1> > xor_ln879_2_fu_1835_p2;
    sc_signal< sc_lv<1> > xor_ln879_2_reg_2689;
    sc_signal< sc_lv<1> > xor_ln879_3_fu_1841_p2;
    sc_signal< sc_lv<1> > xor_ln879_3_reg_2694;
    sc_signal< sc_lv<1> > xor_ln879_4_fu_1847_p2;
    sc_signal< sc_lv<1> > xor_ln879_4_reg_2699;
    sc_signal< sc_lv<1> > and_ln879_10_fu_1859_p2;
    sc_signal< sc_lv<1> > and_ln879_10_reg_2704;
    sc_signal< sc_lv<1> > icmp_ln805_fu_1865_p2;
    sc_signal< bool > ap_block_state18_pp4_stage0_iter0;
    sc_signal< bool > ap_predicate_op305_read_state19;
    sc_signal< bool > ap_block_state19_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state20_pp4_stage0_iter2;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<11> > i_V_fu_1871_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<64> > zext_ln544_11_fu_1877_p1;
    sc_signal< sc_lv<64> > zext_ln544_11_reg_2718;
    sc_signal< sc_lv<1> > and_ln813_fu_1888_p2;
    sc_signal< sc_lv<1> > and_ln813_reg_2731_pp4_iter1_reg;
    sc_signal< sc_lv<20> > add_ln910_fu_1893_p2;
    sc_signal< sc_lv<1> > icmp_ln887_13_fu_1899_p2;
    sc_signal< sc_lv<1> > icmp_ln887_13_reg_2740;
    sc_signal< sc_lv<1> > icmp_ln887_15_fu_1922_p2;
    sc_signal< sc_lv<1> > icmp_ln887_15_reg_2769;
    sc_signal< sc_lv<9> > lbuf_in1_V_addr_7_gep_fu_442_p3;
    sc_signal< sc_lv<9> > lbuf_in2_V_addr_8_gep_fu_449_p3;
    sc_signal< sc_lv<9> > lbuf_in0_V_addr_8_gep_fu_456_p3;
    sc_signal< sc_lv<9> > lbuf_in0_V_addr_5_gep_fu_463_p3;
    sc_signal< sc_lv<9> > lbuf_in2_V_addr_5_gep_fu_470_p3;
    sc_signal< sc_lv<9> > lbuf_in1_V_addr_6_gep_fu_477_p3;
    sc_signal< sc_lv<1> > icmp_ln887_18_fu_1957_p2;
    sc_signal< sc_lv<1> > icmp_ln887_18_reg_2828;
    sc_signal< sc_lv<1> > icmp_ln887_17_fu_1985_p2;
    sc_signal< sc_lv<1> > icmp_ln887_17_reg_2852;
    sc_signal< sc_lv<1> > icmp_ln887_16_fu_2013_p2;
    sc_signal< sc_lv<1> > icmp_ln887_16_reg_2876;
    sc_signal< sc_lv<20> > add_ln748_fu_2426_p2;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state10;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state13;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state18;
    sc_signal< sc_lv<9> > lbuf_in0_V_address0;
    sc_signal< sc_logic > lbuf_in0_V_ce0;
    sc_signal< sc_logic > lbuf_in0_V_we0;
    sc_signal< sc_lv<24> > lbuf_in0_V_q0;
    sc_signal< sc_lv<9> > lbuf_in0_V_address1;
    sc_signal< sc_logic > lbuf_in0_V_ce1;
    sc_signal< sc_lv<24> > lbuf_in0_V_q1;
    sc_signal< sc_lv<9> > lbuf_in1_V_address0;
    sc_signal< sc_logic > lbuf_in1_V_ce0;
    sc_signal< sc_logic > lbuf_in1_V_we0;
    sc_signal< sc_lv<24> > lbuf_in1_V_q0;
    sc_signal< sc_lv<9> > lbuf_in1_V_address1;
    sc_signal< sc_logic > lbuf_in1_V_ce1;
    sc_signal< sc_lv<24> > lbuf_in1_V_q1;
    sc_signal< sc_lv<9> > lbuf_in2_V_address0;
    sc_signal< sc_logic > lbuf_in2_V_ce0;
    sc_signal< sc_logic > lbuf_in2_V_we0;
    sc_signal< sc_lv<24> > lbuf_in2_V_q0;
    sc_signal< sc_lv<9> > lbuf_in2_V_address1;
    sc_signal< sc_logic > lbuf_in2_V_ce1;
    sc_signal< sc_lv<24> > lbuf_in2_V_q1;
    sc_signal< sc_lv<11> > Hoffset_V_address0;
    sc_signal< sc_logic > Hoffset_V_ce0;
    sc_signal< sc_logic > Hoffset_V_we0;
    sc_signal< sc_lv<13> > Hoffset_V_d0;
    sc_signal< sc_lv<13> > Hoffset_V_q0;
    sc_signal< sc_lv<10> > Voffset_V_address0;
    sc_signal< sc_logic > Voffset_V_ce0;
    sc_signal< sc_logic > Voffset_V_we0;
    sc_signal< sc_lv<13> > Voffset_V_d0;
    sc_signal< sc_lv<13> > Voffset_V_q0;
    sc_signal< sc_lv<10> > Voffset_V_address1;
    sc_signal< sc_logic > Voffset_V_ce1;
    sc_signal< sc_lv<13> > Voffset_V_q1;
    sc_signal< sc_lv<11> > Hweight_address0;
    sc_signal< sc_logic > Hweight_ce0;
    sc_signal< sc_logic > Hweight_we0;
    sc_signal< sc_lv<32> > Hweight_d0;
    sc_signal< sc_lv<32> > Hweight_q0;
    sc_signal< sc_lv<10> > Vweight_address0;
    sc_signal< sc_logic > Vweight_ce0;
    sc_signal< sc_logic > Vweight_we0;
    sc_signal< sc_lv<32> > Vweight_d0;
    sc_signal< sc_logic > grp_xFUDivAreaUp_2_fu_984_ap_start;
    sc_signal< sc_logic > grp_xFUDivAreaUp_2_fu_984_ap_idle;
    sc_signal< sc_lv<45> > grp_xFUDivAreaUp_2_fu_984_in_n;
    sc_signal< sc_lv<12> > grp_xFUDivAreaUp_2_fu_984_in_d;
    sc_signal< sc_logic > Pixels_CoreProcessUpArea_2_fu_1024_ap_ready;
    sc_signal< sc_lv<8> > Pixels_CoreProcessUpArea_2_fu_1024_A0;
    sc_signal< sc_lv<8> > Pixels_CoreProcessUpArea_2_fu_1024_B0;
    sc_signal< sc_lv<8> > Pixels_CoreProcessUpArea_2_fu_1024_A1;
    sc_signal< sc_lv<8> > Pixels_CoreProcessUpArea_2_fu_1024_B1;
    sc_signal< sc_lv<8> > Pixels_CoreProcessUpArea_2_fu_1024_ap_return;
    sc_signal< sc_logic > Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_ready;
    sc_signal< sc_lv<8> > Pixels_0_1_CoreProcessUpArea_2_fu_1035_A0;
    sc_signal< sc_lv<8> > Pixels_0_1_CoreProcessUpArea_2_fu_1035_B0;
    sc_signal< sc_lv<8> > Pixels_0_1_CoreProcessUpArea_2_fu_1035_A1;
    sc_signal< sc_lv<8> > Pixels_0_1_CoreProcessUpArea_2_fu_1035_B1;
    sc_signal< sc_lv<8> > Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_return;
    sc_signal< sc_logic > Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_ready;
    sc_signal< sc_lv<8> > Pixels_0_2_CoreProcessUpArea_2_fu_1046_A0;
    sc_signal< sc_lv<8> > Pixels_0_2_CoreProcessUpArea_2_fu_1046_B0;
    sc_signal< sc_lv<8> > Pixels_0_2_CoreProcessUpArea_2_fu_1046_A1;
    sc_signal< sc_lv<8> > Pixels_0_2_CoreProcessUpArea_2_fu_1046_B1;
    sc_signal< sc_lv<8> > Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_return;
    sc_signal< sc_logic > call_ret1_xfExtractPixels_fu_1057_ap_ready;
    sc_signal< sc_lv<24> > call_ret1_xfExtractPixels_fu_1057_ap_return_0;
    sc_signal< sc_lv<24> > call_ret1_xfExtractPixels_fu_1057_ap_return_1;
    sc_signal< sc_lv<24> > call_ret1_xfExtractPixels_fu_1057_ap_return_2;
    sc_signal< sc_lv<24> > call_ret1_xfExtractPixels_fu_1057_ap_return_3;
    sc_signal< sc_logic > call_ret_xfExtractPixels_fu_1069_ap_ready;
    sc_signal< sc_lv<24> > call_ret_xfExtractPixels_fu_1069_ap_return_0;
    sc_signal< sc_lv<24> > call_ret_xfExtractPixels_fu_1069_ap_return_1;
    sc_signal< sc_lv<24> > call_ret_xfExtractPixels_fu_1069_ap_return_2;
    sc_signal< sc_lv<24> > call_ret_xfExtractPixels_fu_1069_ap_return_3;
    sc_signal< sc_logic > call_ret2_xfExtractPixels_fu_1081_ap_ready;
    sc_signal< sc_lv<24> > call_ret2_xfExtractPixels_fu_1081_ap_return_0;
    sc_signal< sc_lv<24> > call_ret2_xfExtractPixels_fu_1081_ap_return_1;
    sc_signal< sc_lv<24> > call_ret2_xfExtractPixels_fu_1081_ap_return_2;
    sc_signal< sc_lv<24> > call_ret2_xfExtractPixels_fu_1081_ap_return_3;
    sc_signal< sc_logic > call_ret3_xfExtractPixels_fu_1093_ap_ready;
    sc_signal< sc_lv<24> > call_ret3_xfExtractPixels_fu_1093_ap_return_0;
    sc_signal< sc_lv<24> > call_ret3_xfExtractPixels_fu_1093_ap_return_1;
    sc_signal< sc_lv<24> > call_ret3_xfExtractPixels_fu_1093_ap_return_2;
    sc_signal< sc_lv<24> > call_ret3_xfExtractPixels_fu_1093_ap_return_3;
    sc_signal< sc_lv<11> > t_V_reg_597;
    sc_signal< sc_lv<43> > phi_mul_reg_608;
    sc_signal< sc_lv<10> > t_V_4_reg_619;
    sc_signal< sc_lv<42> > phi_mul474_reg_630;
    sc_signal< sc_lv<9> > ap_phi_mux_t_V_5_phi_fu_645_p4;
    sc_signal< sc_lv<13> > ap_phi_mux_t_V_6_phi_fu_668_p4;
    sc_signal< sc_lv<20> > indvars_iv_reg_687;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<10> > t_V_10_reg_699;
    sc_signal< sc_lv<2> > p_0887_0_reg_710;
    sc_signal< sc_lv<2> > p_01010_0_reg_722;
    sc_signal< sc_lv<2> > p_0893_0_reg_734;
    sc_signal< sc_lv<16> > p_0821_0_reg_746;
    sc_signal< sc_lv<16> > p_0823_0_reg_757;
    sc_signal< sc_lv<16> > p_0831_0_reg_768;
    sc_signal< sc_lv<16> > lind1_V_7_reg_779;
    sc_signal< sc_lv<20> > write_index_0_reg_790;
    sc_signal< sc_lv<1> > read_flag_0_reg_802;
    sc_signal< sc_lv<24> > ap_phi_mux_D1_V_1_0_phi_fu_837_p26;
    sc_signal< sc_lv<24> > ap_phi_reg_pp4_iter2_D1_V_1_0_reg_834;
    sc_signal< sc_lv<24> > ap_phi_mux_D1_V_0_1_phi_fu_881_p26;
    sc_signal< sc_lv<24> > D1_0_V_1_fu_2149_p3;
    sc_signal< sc_lv<24> > ap_phi_reg_pp4_iter2_D1_V_0_1_reg_878;
    sc_signal< sc_lv<24> > D1_0_V_fu_1150_p3;
    sc_signal< sc_lv<24> > D1_0_V_2_fu_1114_p3;
    sc_signal< sc_lv<24> > D1_0_V_3_fu_1123_p3;
    sc_signal< sc_lv<24> > ap_phi_mux_D0_V_1_2_phi_fu_912_p26;
    sc_signal< sc_lv<24> > ap_phi_reg_pp4_iter2_D0_V_1_2_reg_909;
    sc_signal< sc_lv<24> > ap_phi_mux_D0_V_0_5_phi_fu_956_p26;
    sc_signal< sc_lv<24> > D0_0_V_8_fu_2103_p3;
    sc_signal< sc_lv<24> > ap_phi_reg_pp4_iter2_D0_V_0_5_reg_953;
    sc_signal< sc_lv<24> > select_ln887_fu_1132_p3;
    sc_signal< sc_lv<24> > select_ln887_6_fu_1141_p3;
    sc_signal< sc_lv<24> > select_ln887_8_fu_1105_p3;
    sc_signal< sc_logic > grp_xFUDivAreaUp_2_fu_984_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln544_fu_1186_p1;
    sc_signal< sc_lv<1> > tmp_12_fu_1260_p3;
    sc_signal< sc_lv<11> > Hweight_addr_gep_fu_273_p3;
    sc_signal< sc_lv<64> > zext_ln544_5_fu_1296_p1;
    sc_signal< sc_lv<1> > tmp_15_fu_1369_p3;
    sc_signal< sc_lv<10> > Vweight_addr_gep_fu_305_p3;
    sc_signal< sc_lv<64> > zext_ln544_7_fu_1429_p1;
    sc_signal< sc_lv<64> > zext_ln544_8_fu_1452_p1;
    sc_signal< sc_lv<64> > zext_ln544_9_fu_1559_p1;
    sc_signal< sc_lv<64> > zext_ln544_10_fu_1571_p1;
    sc_signal< sc_lv<64> > zext_ln544_12_fu_1909_p1;
    sc_signal< sc_lv<64> > zext_ln544_13_fu_1928_p1;
    sc_signal< sc_lv<64> > zext_ln544_17_fu_1945_p1;
    sc_signal< sc_lv<64> > zext_ln544_19_fu_1963_p1;
    sc_signal< sc_lv<64> > zext_ln544_16_fu_1973_p1;
    sc_signal< sc_lv<64> > zext_ln544_18_fu_1991_p1;
    sc_signal< sc_lv<64> > zext_ln544_14_fu_2001_p1;
    sc_signal< sc_lv<64> > zext_ln544_15_fu_2019_p1;
    sc_signal< sc_lv<24> > line0_0_V_2_fu_216;
    sc_signal< sc_lv<24> > line0_1_V_2_fu_220;
    sc_signal< sc_lv<24> > line0_2_V_2_fu_224;
    sc_signal< sc_lv<24> > line0_3_V_2_fu_228;
    sc_signal< sc_lv<24> > line1_0_V_2_fu_232;
    sc_signal< sc_lv<24> > line1_1_V_2_fu_236;
    sc_signal< sc_lv<24> > line1_2_V_2_fu_240;
    sc_signal< sc_lv<24> > line1_3_V_2_fu_244;
    sc_signal< bool > ap_block_pp4_stage0_01001;
    sc_signal< sc_lv<32> > trunc_ln678_fu_1268_p1;
    sc_signal< sc_lv<32> > select_ln714_fu_1387_p3;
    sc_signal< sc_lv<43> > add_ln673_fu_1198_p2;
    sc_signal< sc_lv<11> > tmp_10_fu_1204_p4;
    sc_signal< sc_lv<43> > tmp_11_fu_1219_p3;
    sc_signal< sc_lv<14> > zext_ln215_8_fu_1231_p1;
    sc_signal< sc_lv<14> > ret_V_fu_1235_p2;
    sc_signal< sc_lv<12> > mul_ln544_fu_1245_p0;
    sc_signal< sc_lv<38> > mul_ln544_fu_1245_p1;
    sc_signal< sc_lv<58> > mul_ln544_fu_1245_p2;
    sc_signal< sc_lv<59> > zext_ln215_fu_1227_p1;
    sc_signal< sc_lv<59> > zext_ln1472_fu_1250_p1;
    sc_signal< sc_lv<59> > Xtemp_fu_1254_p2;
    sc_signal< sc_lv<32> > trunc_ln1597_fu_1273_p1;
    sc_signal< sc_lv<42> > add_ln709_fu_1308_p2;
    sc_signal< sc_lv<10> > tmp_13_fu_1314_p4;
    sc_signal< sc_lv<42> > tmp_14_fu_1328_p3;
    sc_signal< sc_lv<14> > zext_ln215_10_fu_1340_p1;
    sc_signal< sc_lv<14> > ret_V_3_fu_1344_p2;
    sc_signal< sc_lv<11> > mul_ln544_1_fu_1354_p0;
    sc_signal< sc_lv<38> > mul_ln544_1_fu_1354_p1;
    sc_signal< sc_lv<58> > mul_ln544_1_fu_1354_p2;
    sc_signal< sc_lv<59> > zext_ln215_9_fu_1336_p1;
    sc_signal< sc_lv<59> > zext_ln1472_1_fu_1359_p1;
    sc_signal< sc_lv<59> > Ytemp_fu_1363_p2;
    sc_signal< sc_lv<1> > icmp_ln887_8_fu_1377_p2;
    sc_signal< sc_lv<32> > trunc_ln714_fu_1383_p1;
    sc_signal< sc_lv<13> > offset_temp_V_fu_1324_p1;
    sc_signal< sc_lv<1> > icmp_ln887_9_fu_1396_p2;
    sc_signal< sc_lv<1> > icmp_ln879_1_fu_1475_p2;
    sc_signal< sc_lv<1> > icmp_ln879_fu_1469_p2;
    sc_signal< sc_lv<16> > lind1_V_fu_1481_p3;
    sc_signal< sc_lv<16> > lind1_V_2_fu_1489_p3;
    sc_signal< sc_lv<16> > lind1_V_3_fu_1497_p3;
    sc_signal< sc_lv<16> > lind1_V_4_fu_1505_p3;
    sc_signal< sc_lv<16> > t_V_7_fu_1513_p3;
    sc_signal< sc_lv<16> > out_j_V_fu_1521_p2;
    sc_signal< sc_lv<16> > zext_ln879_fu_1582_p1;
    sc_signal< sc_lv<14> > zext_ln215_11_fu_1591_p1;
    sc_signal< sc_lv<14> > ret_V_4_fu_1595_p2;
    sc_signal< sc_lv<16> > zext_ln1353_fu_1601_p1;
    sc_signal< sc_lv<1> > icmp_ln879_7_fu_1625_p2;
    sc_signal< sc_lv<1> > icmp_ln879_2_fu_1586_p2;
    sc_signal< sc_lv<1> > icmp_ln879_3_fu_1605_p2;
    sc_signal< sc_lv<1> > icmp_ln879_5_fu_1615_p2;
    sc_signal< sc_lv<1> > icmp_ln879_4_fu_1610_p2;
    sc_signal< sc_lv<1> > and_ln879_fu_1654_p2;
    sc_signal< sc_lv<1> > and_ln879_1_fu_1660_p2;
    sc_signal< sc_lv<1> > or_ln879_fu_1666_p2;
    sc_signal< sc_lv<1> > icmp_ln879_6_fu_1620_p2;
    sc_signal< sc_lv<1> > xor_ln879_fu_1672_p2;
    sc_signal< sc_lv<1> > sel_tmp80_fu_1678_p2;
    sc_signal< sc_lv<2> > select_ln782_fu_1630_p3;
    sc_signal< sc_lv<1> > and_ln879_2_fu_1692_p2;
    sc_signal< sc_lv<1> > xor_ln879_1_fu_1698_p2;
    sc_signal< sc_lv<1> > tmp145_fu_1704_p2;
    sc_signal< sc_lv<1> > sel_tmp88_fu_1710_p2;
    sc_signal< sc_lv<1> > empty_93_fu_1720_p2;
    sc_signal< sc_lv<2> > sel_tmp83_fu_1716_p1;
    sc_signal< sc_lv<2> > sel_tmp81_fu_1684_p3;
    sc_signal< sc_lv<2> > select_ln782_1_fu_1638_p3;
    sc_signal< sc_lv<2> > sel_tmp108_fu_1742_p3;
    sc_signal< sc_lv<2> > sel_tmp106_fu_1734_p3;
    sc_signal< sc_lv<2> > select_ln782_2_fu_1646_p3;
    sc_signal< sc_lv<2> > sel_tmp133_fu_1766_p3;
    sc_signal< sc_lv<2> > sel_tmp131_fu_1758_p3;
    sc_signal< sc_lv<1> > icmp_ln791_fu_1782_p2;
    sc_signal< sc_lv<1> > xor_ln879_5_fu_1853_p2;
    sc_signal< sc_lv<1> > icmp_ln887_14_fu_1882_p2;
    sc_signal< sc_lv<14> > rhs_V_4_fu_1905_p1;
    sc_signal< sc_lv<14> > add_ln1353_5_fu_1916_p2;
    sc_signal< sc_lv<14> > rhs_V_3_fu_1941_p1;
    sc_signal< sc_lv<14> > add_ln1353_4_fu_1951_p2;
    sc_signal< sc_lv<14> > rhs_V_2_fu_1969_p1;
    sc_signal< sc_lv<14> > add_ln1353_3_fu_1979_p2;
    sc_signal< sc_lv<14> > rhs_V_fu_1997_p1;
    sc_signal< sc_lv<14> > add_ln1353_fu_2007_p2;
    sc_signal< sc_lv<1> > and_ln879_3_fu_2025_p2;
    sc_signal< sc_lv<1> > and_ln879_4_fu_2029_p2;
    sc_signal< sc_lv<1> > and_ln879_5_fu_2042_p2;
    sc_signal< sc_lv<24> > D0_0_V_3_fu_2034_p3;
    sc_signal< sc_lv<1> > and_ln879_6_fu_2055_p2;
    sc_signal< sc_lv<1> > and_ln879_7_fu_2059_p2;
    sc_signal< sc_lv<1> > and_ln879_8_fu_2064_p2;
    sc_signal< sc_lv<24> > D0_0_V_4_fu_2047_p3;
    sc_signal< sc_lv<1> > and_ln879_9_fu_2077_p2;
    sc_signal< sc_lv<24> > D0_0_V_5_fu_2069_p3;
    sc_signal< sc_lv<1> > and_ln879_11_fu_2090_p2;
    sc_signal< sc_lv<24> > D0_0_V_6_fu_2082_p3;
    sc_signal< sc_lv<24> > D0_0_V_7_fu_2095_p3;
    sc_signal< sc_lv<24> > select_ln879_fu_2117_p3;
    sc_signal< sc_lv<24> > select_ln879_1_fu_2125_p3;
    sc_signal< sc_lv<24> > select_ln879_2_fu_2133_p3;
    sc_signal< sc_lv<24> > select_ln879_3_fu_2141_p3;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_lv<58> > mul_ln544_1_fu_1354_p00;
    sc_signal< sc_lv<58> > mul_ln544_fu_1245_p00;
    sc_signal< bool > ap_condition_381;
    sc_signal< bool > ap_condition_400;
    sc_signal< bool > ap_condition_407;
    sc_signal< bool > ap_condition_439;
    sc_signal< bool > ap_condition_455;
    sc_signal< bool > ap_condition_90;
    sc_signal< bool > ap_condition_374;
    sc_signal< bool > ap_condition_388;
    sc_signal< bool > ap_condition_421;
    sc_signal< bool > ap_condition_471;
    sc_signal< bool > ap_condition_348;
    sc_signal< bool > ap_condition_430;
    sc_signal< bool > ap_condition_446;
    sc_signal< bool > ap_condition_462;
    sc_signal< bool > ap_condition_367;
    sc_signal< bool > ap_condition_394;
    sc_signal< bool > ap_condition_414;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_state4;
    static const sc_lv<17> ap_ST_fsm_state5;
    static const sc_lv<17> ap_ST_fsm_state6;
    static const sc_lv<17> ap_ST_fsm_state7;
    static const sc_lv<17> ap_ST_fsm_state8;
    static const sc_lv<17> ap_ST_fsm_state9;
    static const sc_lv<17> ap_ST_fsm_pp2_stage0;
    static const sc_lv<17> ap_ST_fsm_state12;
    static const sc_lv<17> ap_ST_fsm_pp3_stage0;
    static const sc_lv<17> ap_ST_fsm_state15;
    static const sc_lv<17> ap_ST_fsm_state16;
    static const sc_lv<17> ap_ST_fsm_state17;
    static const sc_lv<17> ap_ST_fsm_pp4_stage0;
    static const sc_lv<17> ap_ST_fsm_state21;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<43> ap_const_lv43_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<42> ap_const_lv42_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<17> ap_const_lv17_140;
    static const sc_lv<20> ap_const_lv20_500;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<16> ap_const_lv16_2;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<45> ap_const_lv45_14000000000;
    static const sc_lv<45> ap_const_lv45_B400000000;
    static const sc_lv<45> ap_const_lv45_50000000000;
    static const sc_lv<45> ap_const_lv45_2D000000000;
    static const sc_lv<12> ap_const_lv12_500;
    static const sc_lv<12> ap_const_lv12_2D0;
    static const sc_lv<12> ap_const_lv12_140;
    static const sc_lv<12> ap_const_lv12_B4;
    static const sc_lv<11> ap_const_lv11_500;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<43> ap_const_lv43_68DB8;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<10> ap_const_lv10_2D0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<42> ap_const_lv42_68DB8;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<10> ap_const_lv10_B3;
    static const sc_lv<13> ap_const_lv13_B3;
    static const sc_lv<9> ap_const_lv9_140;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<17> ap_const_lv17_280;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<10> ap_const_lv10_2CF;
    static const sc_lv<16> ap_const_lv16_B4;
    static const sc_lv<11> ap_const_lv11_140;
    static const sc_lv<20> ap_const_lv20_1;
    static const sc_lv<13> ap_const_lv13_140;
    static const sc_lv<14> ap_const_lv14_140;
    static const sc_lv<32> ap_const_lv32_17;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_D0_0_V_3_fu_2034_p3();
    void thread_D0_0_V_4_fu_2047_p3();
    void thread_D0_0_V_5_fu_2069_p3();
    void thread_D0_0_V_6_fu_2082_p3();
    void thread_D0_0_V_7_fu_2095_p3();
    void thread_D0_0_V_8_fu_2103_p3();
    void thread_D1_0_V_1_fu_2149_p3();
    void thread_D1_0_V_2_fu_1114_p3();
    void thread_D1_0_V_3_fu_1123_p3();
    void thread_D1_0_V_fu_1150_p3();
    void thread_Hoffset_V_address0();
    void thread_Hoffset_V_ce0();
    void thread_Hoffset_V_d0();
    void thread_Hoffset_V_we0();
    void thread_Hweight_addr_gep_fu_273_p3();
    void thread_Hweight_address0();
    void thread_Hweight_ce0();
    void thread_Hweight_d0();
    void thread_Hweight_we0();
    void thread_Pixels_0_1_CoreProcessUpArea_2_fu_1035_A0();
    void thread_Pixels_0_1_CoreProcessUpArea_2_fu_1035_A1();
    void thread_Pixels_0_1_CoreProcessUpArea_2_fu_1035_B0();
    void thread_Pixels_0_1_CoreProcessUpArea_2_fu_1035_B1();
    void thread_Pixels_0_2_CoreProcessUpArea_2_fu_1046_A0();
    void thread_Pixels_0_2_CoreProcessUpArea_2_fu_1046_A1();
    void thread_Pixels_0_2_CoreProcessUpArea_2_fu_1046_B0();
    void thread_Pixels_0_2_CoreProcessUpArea_2_fu_1046_B1();
    void thread_Pixels_CoreProcessUpArea_2_fu_1024_A0();
    void thread_Pixels_CoreProcessUpArea_2_fu_1024_A1();
    void thread_Pixels_CoreProcessUpArea_2_fu_1024_B0();
    void thread_Pixels_CoreProcessUpArea_2_fu_1024_B1();
    void thread_Voffset_V_address0();
    void thread_Voffset_V_address1();
    void thread_Voffset_V_ce0();
    void thread_Voffset_V_ce1();
    void thread_Voffset_V_d0();
    void thread_Voffset_V_we0();
    void thread_Vweight_addr_gep_fu_305_p3();
    void thread_Vweight_address0();
    void thread_Vweight_ce0();
    void thread_Vweight_d0();
    void thread_Vweight_we0();
    void thread_Xtemp_fu_1254_p2();
    void thread_Ytemp_fu_1363_p2();
    void thread_add_ln1353_3_fu_1979_p2();
    void thread_add_ln1353_4_fu_1951_p2();
    void thread_add_ln1353_5_fu_1916_p2();
    void thread_add_ln1353_fu_2007_p2();
    void thread_add_ln673_1_fu_1193_p2();
    void thread_add_ln673_fu_1198_p2();
    void thread_add_ln709_1_fu_1303_p2();
    void thread_add_ln709_fu_1308_p2();
    void thread_add_ln736_fu_1423_p2();
    void thread_add_ln748_fu_2426_p2();
    void thread_add_ln910_fu_1893_p2();
    void thread_and_ln813_fu_1888_p2();
    void thread_and_ln879_10_fu_1859_p2();
    void thread_and_ln879_11_fu_2090_p2();
    void thread_and_ln879_1_fu_1660_p2();
    void thread_and_ln879_2_fu_1692_p2();
    void thread_and_ln879_3_fu_2025_p2();
    void thread_and_ln879_4_fu_2029_p2();
    void thread_and_ln879_5_fu_2042_p2();
    void thread_and_ln879_6_fu_2055_p2();
    void thread_and_ln879_7_fu_2059_p2();
    void thread_and_ln879_8_fu_2064_p2();
    void thread_and_ln879_9_fu_2077_p2();
    void thread_and_ln879_fu_1654_p2();
    void thread_and_ln887_fu_1788_p2();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_01001();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_state10_pp2_stage0_iter0();
    void thread_ap_block_state11_pp2_stage0_iter1();
    void thread_ap_block_state13_pp3_stage0_iter0();
    void thread_ap_block_state14_pp3_stage0_iter1();
    void thread_ap_block_state18_pp4_stage0_iter0();
    void thread_ap_block_state19_pp4_stage0_iter1();
    void thread_ap_block_state20_pp4_stage0_iter2();
    void thread_ap_condition_348();
    void thread_ap_condition_367();
    void thread_ap_condition_374();
    void thread_ap_condition_381();
    void thread_ap_condition_388();
    void thread_ap_condition_394();
    void thread_ap_condition_400();
    void thread_ap_condition_407();
    void thread_ap_condition_414();
    void thread_ap_condition_421();
    void thread_ap_condition_430();
    void thread_ap_condition_439();
    void thread_ap_condition_446();
    void thread_ap_condition_455();
    void thread_ap_condition_462();
    void thread_ap_condition_471();
    void thread_ap_condition_90();
    void thread_ap_condition_pp2_exit_iter0_state10();
    void thread_ap_condition_pp3_exit_iter0_state13();
    void thread_ap_condition_pp4_exit_iter0_state18();
    void thread_ap_done();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_idle();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_D0_V_0_5_phi_fu_956_p26();
    void thread_ap_phi_mux_D0_V_1_2_phi_fu_912_p26();
    void thread_ap_phi_mux_D1_V_0_1_phi_fu_881_p26();
    void thread_ap_phi_mux_D1_V_1_0_phi_fu_837_p26();
    void thread_ap_phi_mux_t_V_5_phi_fu_645_p4();
    void thread_ap_phi_mux_t_V_6_phi_fu_668_p4();
    void thread_ap_phi_reg_pp4_iter2_D0_V_0_5_reg_953();
    void thread_ap_phi_reg_pp4_iter2_D0_V_1_2_reg_909();
    void thread_ap_phi_reg_pp4_iter2_D1_V_0_1_reg_878();
    void thread_ap_phi_reg_pp4_iter2_D1_V_1_0_reg_834();
    void thread_ap_predicate_op305_read_state19();
    void thread_ap_ready();
    void thread_empty_93_fu_1720_p2();
    void thread_grp_xFUDivAreaUp_2_fu_984_ap_start();
    void thread_grp_xFUDivAreaUp_2_fu_984_in_d();
    void thread_grp_xFUDivAreaUp_2_fu_984_in_n();
    void thread_i_V_fu_1871_p2();
    void thread_icmp_ln733_fu_1411_p2();
    void thread_icmp_ln740_fu_1434_p2();
    void thread_icmp_ln791_fu_1782_p2();
    void thread_icmp_ln805_fu_1865_p2();
    void thread_icmp_ln879_10_fu_1811_p2();
    void thread_icmp_ln879_11_fu_1817_p2();
    void thread_icmp_ln879_12_fu_1823_p2();
    void thread_icmp_ln879_13_fu_1829_p2();
    void thread_icmp_ln879_1_fu_1475_p2();
    void thread_icmp_ln879_2_fu_1586_p2();
    void thread_icmp_ln879_3_fu_1605_p2();
    void thread_icmp_ln879_4_fu_1610_p2();
    void thread_icmp_ln879_5_fu_1615_p2();
    void thread_icmp_ln879_6_fu_1620_p2();
    void thread_icmp_ln879_7_fu_1625_p2();
    void thread_icmp_ln879_8_fu_1799_p2();
    void thread_icmp_ln879_9_fu_1805_p2();
    void thread_icmp_ln879_fu_1469_p2();
    void thread_icmp_ln887_10_fu_1457_p2();
    void thread_icmp_ln887_11_fu_1565_p2();
    void thread_icmp_ln887_12_fu_1576_p2();
    void thread_icmp_ln887_13_fu_1899_p2();
    void thread_icmp_ln887_14_fu_1882_p2();
    void thread_icmp_ln887_15_fu_1922_p2();
    void thread_icmp_ln887_16_fu_2013_p2();
    void thread_icmp_ln887_17_fu_1985_p2();
    void thread_icmp_ln887_18_fu_1957_p2();
    void thread_icmp_ln887_7_fu_1284_p2();
    void thread_icmp_ln887_8_fu_1377_p2();
    void thread_icmp_ln887_9_fu_1396_p2();
    void thread_icmp_ln887_fu_1174_p2();
    void thread_lbuf_in0_V_addr_5_gep_fu_463_p3();
    void thread_lbuf_in0_V_addr_8_gep_fu_456_p3();
    void thread_lbuf_in0_V_address0();
    void thread_lbuf_in0_V_address1();
    void thread_lbuf_in0_V_ce0();
    void thread_lbuf_in0_V_ce1();
    void thread_lbuf_in0_V_we0();
    void thread_lbuf_in1_V_addr_6_gep_fu_477_p3();
    void thread_lbuf_in1_V_addr_7_gep_fu_442_p3();
    void thread_lbuf_in1_V_address0();
    void thread_lbuf_in1_V_address1();
    void thread_lbuf_in1_V_ce0();
    void thread_lbuf_in1_V_ce1();
    void thread_lbuf_in1_V_we0();
    void thread_lbuf_in2_V_addr_5_gep_fu_470_p3();
    void thread_lbuf_in2_V_addr_8_gep_fu_449_p3();
    void thread_lbuf_in2_V_address0();
    void thread_lbuf_in2_V_address1();
    void thread_lbuf_in2_V_ce0();
    void thread_lbuf_in2_V_ce1();
    void thread_lbuf_in2_V_we0();
    void thread_lind1_V_2_fu_1489_p3();
    void thread_lind1_V_3_fu_1497_p3();
    void thread_lind1_V_4_fu_1505_p3();
    void thread_lind1_V_5_fu_1527_p3();
    void thread_lind1_V_6_fu_1535_p3();
    void thread_lind1_V_fu_1481_p3();
    void thread_mul_ln544_1_fu_1354_p0();
    void thread_mul_ln544_1_fu_1354_p00();
    void thread_mul_ln544_1_fu_1354_p1();
    void thread_mul_ln544_1_fu_1354_p2();
    void thread_mul_ln544_fu_1245_p0();
    void thread_mul_ln544_fu_1245_p00();
    void thread_mul_ln544_fu_1245_p1();
    void thread_mul_ln544_fu_1245_p2();
    void thread_offset_temp_V_fu_1324_p1();
    void thread_or_ln879_fu_1666_p2();
    void thread_out_j_V_1_fu_1551_p3();
    void thread_out_j_V_fu_1521_p2();
    void thread_p_01010_3_fu_1750_p3();
    void thread_p_0887_3_fu_1726_p3();
    void thread_p_0893_3_fu_1774_p3();
    void thread_read_index_fu_1446_p2();
    void thread_resize_out_data_V_blk_n();
    void thread_resize_out_data_V_din();
    void thread_resize_out_data_V_write();
    void thread_ret_V_3_fu_1344_p2();
    void thread_ret_V_4_fu_1595_p2();
    void thread_ret_V_6_fu_1463_p2();
    void thread_ret_V_fu_1235_p2();
    void thread_rhs_V_2_fu_1969_p1();
    void thread_rhs_V_3_fu_1941_p1();
    void thread_rhs_V_4_fu_1905_p1();
    void thread_rhs_V_fu_1997_p1();
    void thread_sel_tmp106_fu_1734_p3();
    void thread_sel_tmp108_fu_1742_p3();
    void thread_sel_tmp131_fu_1758_p3();
    void thread_sel_tmp133_fu_1766_p3();
    void thread_sel_tmp80_fu_1678_p2();
    void thread_sel_tmp81_fu_1684_p3();
    void thread_sel_tmp83_fu_1716_p1();
    void thread_sel_tmp88_fu_1710_p2();
    void thread_select_ln714_fu_1387_p3();
    void thread_select_ln782_1_fu_1638_p3();
    void thread_select_ln782_2_fu_1646_p3();
    void thread_select_ln782_fu_1630_p3();
    void thread_select_ln879_1_fu_2125_p3();
    void thread_select_ln879_2_fu_2133_p3();
    void thread_select_ln879_3_fu_2141_p3();
    void thread_select_ln879_fu_2117_p3();
    void thread_select_ln887_6_fu_1141_p3();
    void thread_select_ln887_8_fu_1105_p3();
    void thread_select_ln887_fu_1132_p3();
    void thread_stream_in_data_V_blk_n();
    void thread_stream_in_data_V_read();
    void thread_t_V_7_fu_1513_p3();
    void thread_t_V_9_fu_1543_p3();
    void thread_tmp145_fu_1704_p2();
    void thread_tmp_10_fu_1204_p4();
    void thread_tmp_11_fu_1219_p3();
    void thread_tmp_12_fu_1260_p3();
    void thread_tmp_13_fu_1314_p4();
    void thread_tmp_14_fu_1328_p3();
    void thread_tmp_15_fu_1369_p3();
    void thread_trunc_ln1597_fu_1273_p1();
    void thread_trunc_ln669_fu_1163_p1();
    void thread_trunc_ln678_fu_1268_p1();
    void thread_trunc_ln714_fu_1383_p1();
    void thread_write_index_fu_1793_p2();
    void thread_x_V_1_fu_1290_p2();
    void thread_x_V_2_fu_1417_p2();
    void thread_x_V_3_fu_1440_p2();
    void thread_x_V_fu_1180_p2();
    void thread_xor_ln879_1_fu_1698_p2();
    void thread_xor_ln879_2_fu_1835_p2();
    void thread_xor_ln879_3_fu_1841_p2();
    void thread_xor_ln879_4_fu_1847_p2();
    void thread_xor_ln879_5_fu_1853_p2();
    void thread_xor_ln879_fu_1672_p2();
    void thread_zext_ln1353_fu_1601_p1();
    void thread_zext_ln1472_1_fu_1359_p1();
    void thread_zext_ln1472_fu_1250_p1();
    void thread_zext_ln1597_1_fu_1280_p1();
    void thread_zext_ln1597_fu_1276_p1();
    void thread_zext_ln215_10_fu_1340_p1();
    void thread_zext_ln215_11_fu_1591_p1();
    void thread_zext_ln215_8_fu_1231_p1();
    void thread_zext_ln215_9_fu_1336_p1();
    void thread_zext_ln215_fu_1227_p1();
    void thread_zext_ln544_10_fu_1571_p1();
    void thread_zext_ln544_11_fu_1877_p1();
    void thread_zext_ln544_12_fu_1909_p1();
    void thread_zext_ln544_13_fu_1928_p1();
    void thread_zext_ln544_14_fu_2001_p1();
    void thread_zext_ln544_15_fu_2019_p1();
    void thread_zext_ln544_16_fu_1973_p1();
    void thread_zext_ln544_17_fu_1945_p1();
    void thread_zext_ln544_18_fu_1991_p1();
    void thread_zext_ln544_19_fu_1963_p1();
    void thread_zext_ln544_5_fu_1296_p1();
    void thread_zext_ln544_7_fu_1429_p1();
    void thread_zext_ln544_8_fu_1452_p1();
    void thread_zext_ln544_9_fu_1559_p1();
    void thread_zext_ln544_fu_1186_p1();
    void thread_zext_ln669_1_fu_1170_p1();
    void thread_zext_ln669_fu_1167_p1();
    void thread_zext_ln879_fu_1582_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
