vhdl xil_defaultlib  \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/axi/xCORE_CPRI_RUn77_RE_axi_lite_ipif_wrapper.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_watchdog.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_drp_arbiter.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_block_sync_sm.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_speed_change.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_support.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_resets.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_clocking.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_alignment.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_gtye4_common_wrapper.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd" \
"../../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.vhd" \

nosort
