// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN:   -target-feature +zvfh -disable-O0-optnone \
// RUN:   -emit-llvm %s -o - | opt -S -passes=mem2reg | \
// RUN:   FileCheck --check-prefix=CHECK-RV64 %s

#include <riscv_vector.h>

vfloat16mf4x5_t test_vluxseg5ei64_v_f16mf4x5_tu(vfloat16mf4x5_t vd,
                                                const _Float16 *rs1,
                                                vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16mf4x5_tu(vd, rs1, rs2, vl);
}

vfloat16mf2x5_t test_vluxseg5ei64_v_f16mf2x5_tu(vfloat16mf2x5_t vd,
                                                const _Float16 *rs1,
                                                vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16mf2x5_tu(vd, rs1, rs2, vl);
}

vfloat16m1x5_t test_vluxseg5ei64_v_f16m1x5_tu(vfloat16m1x5_t vd,
                                              const _Float16 *rs1,
                                              vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16m1x5_tu(vd, rs1, rs2, vl);
}

vfloat32mf2x5_t test_vluxseg5ei64_v_f32mf2x5_tu(vfloat32mf2x5_t vd,
                                                const float *rs1,
                                                vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f32mf2x5_tu(vd, rs1, rs2, vl);
}

vfloat32m1x5_t test_vluxseg5ei64_v_f32m1x5_tu(vfloat32m1x5_t vd,
                                              const float *rs1, vuint64m2_t rs2,
                                              size_t vl) {
  return __riscv_vluxseg5ei64_v_f32m1x5_tu(vd, rs1, rs2, vl);
}

vfloat64m1x5_t test_vluxseg5ei64_v_f64m1x5_tu(vfloat64m1x5_t vd,
                                              const double *rs1,
                                              vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f64m1x5_tu(vd, rs1, rs2, vl);
}

vint8mf8x5_t test_vluxseg5ei64_v_i8mf8x5_tu(vint8mf8x5_t vd, const int8_t *rs1,
                                            vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf8x5_tu(vd, rs1, rs2, vl);
}

vint8mf4x5_t test_vluxseg5ei64_v_i8mf4x5_tu(vint8mf4x5_t vd, const int8_t *rs1,
                                            vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf4x5_tu(vd, rs1, rs2, vl);
}

vint8mf2x5_t test_vluxseg5ei64_v_i8mf2x5_tu(vint8mf2x5_t vd, const int8_t *rs1,
                                            vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf2x5_tu(vd, rs1, rs2, vl);
}

vint8m1x5_t test_vluxseg5ei64_v_i8m1x5_tu(vint8m1x5_t vd, const int8_t *rs1,
                                          vuint64m8_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i8m1x5_tu(vd, rs1, rs2, vl);
}

vint16mf4x5_t test_vluxseg5ei64_v_i16mf4x5_tu(vint16mf4x5_t vd,
                                              const int16_t *rs1,
                                              vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i16mf4x5_tu(vd, rs1, rs2, vl);
}

vint16mf2x5_t test_vluxseg5ei64_v_i16mf2x5_tu(vint16mf2x5_t vd,
                                              const int16_t *rs1,
                                              vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i16mf2x5_tu(vd, rs1, rs2, vl);
}

vint16m1x5_t test_vluxseg5ei64_v_i16m1x5_tu(vint16m1x5_t vd, const int16_t *rs1,
                                            vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i16m1x5_tu(vd, rs1, rs2, vl);
}

vint32mf2x5_t test_vluxseg5ei64_v_i32mf2x5_tu(vint32mf2x5_t vd,
                                              const int32_t *rs1,
                                              vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i32mf2x5_tu(vd, rs1, rs2, vl);
}

vint32m1x5_t test_vluxseg5ei64_v_i32m1x5_tu(vint32m1x5_t vd, const int32_t *rs1,
                                            vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i32m1x5_tu(vd, rs1, rs2, vl);
}

vint64m1x5_t test_vluxseg5ei64_v_i64m1x5_tu(vint64m1x5_t vd, const int64_t *rs1,
                                            vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i64m1x5_tu(vd, rs1, rs2, vl);
}

vuint8mf8x5_t test_vluxseg5ei64_v_u8mf8x5_tu(vuint8mf8x5_t vd,
                                             const uint8_t *rs1,
                                             vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf8x5_tu(vd, rs1, rs2, vl);
}

vuint8mf4x5_t test_vluxseg5ei64_v_u8mf4x5_tu(vuint8mf4x5_t vd,
                                             const uint8_t *rs1,
                                             vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf4x5_tu(vd, rs1, rs2, vl);
}

vuint8mf2x5_t test_vluxseg5ei64_v_u8mf2x5_tu(vuint8mf2x5_t vd,
                                             const uint8_t *rs1,
                                             vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf2x5_tu(vd, rs1, rs2, vl);
}

vuint8m1x5_t test_vluxseg5ei64_v_u8m1x5_tu(vuint8m1x5_t vd, const uint8_t *rs1,
                                           vuint64m8_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8m1x5_tu(vd, rs1, rs2, vl);
}

vuint16mf4x5_t test_vluxseg5ei64_v_u16mf4x5_tu(vuint16mf4x5_t vd,
                                               const uint16_t *rs1,
                                               vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16mf4x5_tu(vd, rs1, rs2, vl);
}

vuint16mf2x5_t test_vluxseg5ei64_v_u16mf2x5_tu(vuint16mf2x5_t vd,
                                               const uint16_t *rs1,
                                               vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16mf2x5_tu(vd, rs1, rs2, vl);
}

vuint16m1x5_t test_vluxseg5ei64_v_u16m1x5_tu(vuint16m1x5_t vd,
                                             const uint16_t *rs1,
                                             vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16m1x5_tu(vd, rs1, rs2, vl);
}

vuint32mf2x5_t test_vluxseg5ei64_v_u32mf2x5_tu(vuint32mf2x5_t vd,
                                               const uint32_t *rs1,
                                               vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u32mf2x5_tu(vd, rs1, rs2, vl);
}

vuint32m1x5_t test_vluxseg5ei64_v_u32m1x5_tu(vuint32m1x5_t vd,
                                             const uint32_t *rs1,
                                             vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u32m1x5_tu(vd, rs1, rs2, vl);
}

vuint64m1x5_t test_vluxseg5ei64_v_u64m1x5_tu(vuint64m1x5_t vd,
                                             const uint64_t *rs1,
                                             vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u64m1x5_tu(vd, rs1, rs2, vl);
}

vfloat16mf4x5_t test_vluxseg5ei64_v_f16mf4x5_tum(vbool64_t vm,
                                                 vfloat16mf4x5_t vd,
                                                 const _Float16 *rs1,
                                                 vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16mf4x5_tum(vm, vd, rs1, rs2, vl);
}

vfloat16mf2x5_t test_vluxseg5ei64_v_f16mf2x5_tum(vbool32_t vm,
                                                 vfloat16mf2x5_t vd,
                                                 const _Float16 *rs1,
                                                 vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16mf2x5_tum(vm, vd, rs1, rs2, vl);
}

vfloat16m1x5_t test_vluxseg5ei64_v_f16m1x5_tum(vbool16_t vm, vfloat16m1x5_t vd,
                                               const _Float16 *rs1,
                                               vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16m1x5_tum(vm, vd, rs1, rs2, vl);
}

vfloat32mf2x5_t test_vluxseg5ei64_v_f32mf2x5_tum(vbool64_t vm,
                                                 vfloat32mf2x5_t vd,
                                                 const float *rs1,
                                                 vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f32mf2x5_tum(vm, vd, rs1, rs2, vl);
}

vfloat32m1x5_t test_vluxseg5ei64_v_f32m1x5_tum(vbool32_t vm, vfloat32m1x5_t vd,
                                               const float *rs1,
                                               vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f32m1x5_tum(vm, vd, rs1, rs2, vl);
}

vfloat64m1x5_t test_vluxseg5ei64_v_f64m1x5_tum(vbool64_t vm, vfloat64m1x5_t vd,
                                               const double *rs1,
                                               vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f64m1x5_tum(vm, vd, rs1, rs2, vl);
}

vint8mf8x5_t test_vluxseg5ei64_v_i8mf8x5_tum(vbool64_t vm, vint8mf8x5_t vd,
                                             const int8_t *rs1, vuint64m1_t rs2,
                                             size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf8x5_tum(vm, vd, rs1, rs2, vl);
}

vint8mf4x5_t test_vluxseg5ei64_v_i8mf4x5_tum(vbool32_t vm, vint8mf4x5_t vd,
                                             const int8_t *rs1, vuint64m2_t rs2,
                                             size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf4x5_tum(vm, vd, rs1, rs2, vl);
}

vint8mf2x5_t test_vluxseg5ei64_v_i8mf2x5_tum(vbool16_t vm, vint8mf2x5_t vd,
                                             const int8_t *rs1, vuint64m4_t rs2,
                                             size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf2x5_tum(vm, vd, rs1, rs2, vl);
}

vint8m1x5_t test_vluxseg5ei64_v_i8m1x5_tum(vbool8_t vm, vint8m1x5_t vd,
                                           const int8_t *rs1, vuint64m8_t rs2,
                                           size_t vl) {
  return __riscv_vluxseg5ei64_v_i8m1x5_tum(vm, vd, rs1, rs2, vl);
}

vint16mf4x5_t test_vluxseg5ei64_v_i16mf4x5_tum(vbool64_t vm, vint16mf4x5_t vd,
                                               const int16_t *rs1,
                                               vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i16mf4x5_tum(vm, vd, rs1, rs2, vl);
}

vint16mf2x5_t test_vluxseg5ei64_v_i16mf2x5_tum(vbool32_t vm, vint16mf2x5_t vd,
                                               const int16_t *rs1,
                                               vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i16mf2x5_tum(vm, vd, rs1, rs2, vl);
}

vint16m1x5_t test_vluxseg5ei64_v_i16m1x5_tum(vbool16_t vm, vint16m1x5_t vd,
                                             const int16_t *rs1,
                                             vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i16m1x5_tum(vm, vd, rs1, rs2, vl);
}

vint32mf2x5_t test_vluxseg5ei64_v_i32mf2x5_tum(vbool64_t vm, vint32mf2x5_t vd,
                                               const int32_t *rs1,
                                               vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i32mf2x5_tum(vm, vd, rs1, rs2, vl);
}

vint32m1x5_t test_vluxseg5ei64_v_i32m1x5_tum(vbool32_t vm, vint32m1x5_t vd,
                                             const int32_t *rs1,
                                             vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i32m1x5_tum(vm, vd, rs1, rs2, vl);
}

vint64m1x5_t test_vluxseg5ei64_v_i64m1x5_tum(vbool64_t vm, vint64m1x5_t vd,
                                             const int64_t *rs1,
                                             vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i64m1x5_tum(vm, vd, rs1, rs2, vl);
}

vuint8mf8x5_t test_vluxseg5ei64_v_u8mf8x5_tum(vbool64_t vm, vuint8mf8x5_t vd,
                                              const uint8_t *rs1,
                                              vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf8x5_tum(vm, vd, rs1, rs2, vl);
}

vuint8mf4x5_t test_vluxseg5ei64_v_u8mf4x5_tum(vbool32_t vm, vuint8mf4x5_t vd,
                                              const uint8_t *rs1,
                                              vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf4x5_tum(vm, vd, rs1, rs2, vl);
}

vuint8mf2x5_t test_vluxseg5ei64_v_u8mf2x5_tum(vbool16_t vm, vuint8mf2x5_t vd,
                                              const uint8_t *rs1,
                                              vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf2x5_tum(vm, vd, rs1, rs2, vl);
}

vuint8m1x5_t test_vluxseg5ei64_v_u8m1x5_tum(vbool8_t vm, vuint8m1x5_t vd,
                                            const uint8_t *rs1, vuint64m8_t rs2,
                                            size_t vl) {
  return __riscv_vluxseg5ei64_v_u8m1x5_tum(vm, vd, rs1, rs2, vl);
}

vuint16mf4x5_t test_vluxseg5ei64_v_u16mf4x5_tum(vbool64_t vm, vuint16mf4x5_t vd,
                                                const uint16_t *rs1,
                                                vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16mf4x5_tum(vm, vd, rs1, rs2, vl);
}

vuint16mf2x5_t test_vluxseg5ei64_v_u16mf2x5_tum(vbool32_t vm, vuint16mf2x5_t vd,
                                                const uint16_t *rs1,
                                                vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16mf2x5_tum(vm, vd, rs1, rs2, vl);
}

vuint16m1x5_t test_vluxseg5ei64_v_u16m1x5_tum(vbool16_t vm, vuint16m1x5_t vd,
                                              const uint16_t *rs1,
                                              vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16m1x5_tum(vm, vd, rs1, rs2, vl);
}

vuint32mf2x5_t test_vluxseg5ei64_v_u32mf2x5_tum(vbool64_t vm, vuint32mf2x5_t vd,
                                                const uint32_t *rs1,
                                                vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u32mf2x5_tum(vm, vd, rs1, rs2, vl);
}

vuint32m1x5_t test_vluxseg5ei64_v_u32m1x5_tum(vbool32_t vm, vuint32m1x5_t vd,
                                              const uint32_t *rs1,
                                              vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u32m1x5_tum(vm, vd, rs1, rs2, vl);
}

vuint64m1x5_t test_vluxseg5ei64_v_u64m1x5_tum(vbool64_t vm, vuint64m1x5_t vd,
                                              const uint64_t *rs1,
                                              vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u64m1x5_tum(vm, vd, rs1, rs2, vl);
}

vfloat16mf4x5_t test_vluxseg5ei64_v_f16mf4x5_tumu(vbool64_t vm,
                                                  vfloat16mf4x5_t vd,
                                                  const _Float16 *rs1,
                                                  vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16mf4x5_tumu(vm, vd, rs1, rs2, vl);
}

vfloat16mf2x5_t test_vluxseg5ei64_v_f16mf2x5_tumu(vbool32_t vm,
                                                  vfloat16mf2x5_t vd,
                                                  const _Float16 *rs1,
                                                  vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16mf2x5_tumu(vm, vd, rs1, rs2, vl);
}

vfloat16m1x5_t test_vluxseg5ei64_v_f16m1x5_tumu(vbool16_t vm, vfloat16m1x5_t vd,
                                                const _Float16 *rs1,
                                                vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16m1x5_tumu(vm, vd, rs1, rs2, vl);
}

vfloat32mf2x5_t test_vluxseg5ei64_v_f32mf2x5_tumu(vbool64_t vm,
                                                  vfloat32mf2x5_t vd,
                                                  const float *rs1,
                                                  vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f32mf2x5_tumu(vm, vd, rs1, rs2, vl);
}

vfloat32m1x5_t test_vluxseg5ei64_v_f32m1x5_tumu(vbool32_t vm, vfloat32m1x5_t vd,
                                                const float *rs1,
                                                vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f32m1x5_tumu(vm, vd, rs1, rs2, vl);
}

vfloat64m1x5_t test_vluxseg5ei64_v_f64m1x5_tumu(vbool64_t vm, vfloat64m1x5_t vd,
                                                const double *rs1,
                                                vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f64m1x5_tumu(vm, vd, rs1, rs2, vl);
}

vint8mf8x5_t test_vluxseg5ei64_v_i8mf8x5_tumu(vbool64_t vm, vint8mf8x5_t vd,
                                              const int8_t *rs1,
                                              vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf8x5_tumu(vm, vd, rs1, rs2, vl);
}

vint8mf4x5_t test_vluxseg5ei64_v_i8mf4x5_tumu(vbool32_t vm, vint8mf4x5_t vd,
                                              const int8_t *rs1,
                                              vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf4x5_tumu(vm, vd, rs1, rs2, vl);
}

vint8mf2x5_t test_vluxseg5ei64_v_i8mf2x5_tumu(vbool16_t vm, vint8mf2x5_t vd,
                                              const int8_t *rs1,
                                              vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf2x5_tumu(vm, vd, rs1, rs2, vl);
}

vint8m1x5_t test_vluxseg5ei64_v_i8m1x5_tumu(vbool8_t vm, vint8m1x5_t vd,
                                            const int8_t *rs1, vuint64m8_t rs2,
                                            size_t vl) {
  return __riscv_vluxseg5ei64_v_i8m1x5_tumu(vm, vd, rs1, rs2, vl);
}

vint16mf4x5_t test_vluxseg5ei64_v_i16mf4x5_tumu(vbool64_t vm, vint16mf4x5_t vd,
                                                const int16_t *rs1,
                                                vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i16mf4x5_tumu(vm, vd, rs1, rs2, vl);
}

vint16mf2x5_t test_vluxseg5ei64_v_i16mf2x5_tumu(vbool32_t vm, vint16mf2x5_t vd,
                                                const int16_t *rs1,
                                                vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i16mf2x5_tumu(vm, vd, rs1, rs2, vl);
}

vint16m1x5_t test_vluxseg5ei64_v_i16m1x5_tumu(vbool16_t vm, vint16m1x5_t vd,
                                              const int16_t *rs1,
                                              vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i16m1x5_tumu(vm, vd, rs1, rs2, vl);
}

vint32mf2x5_t test_vluxseg5ei64_v_i32mf2x5_tumu(vbool64_t vm, vint32mf2x5_t vd,
                                                const int32_t *rs1,
                                                vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i32mf2x5_tumu(vm, vd, rs1, rs2, vl);
}

vint32m1x5_t test_vluxseg5ei64_v_i32m1x5_tumu(vbool32_t vm, vint32m1x5_t vd,
                                              const int32_t *rs1,
                                              vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i32m1x5_tumu(vm, vd, rs1, rs2, vl);
}

vint64m1x5_t test_vluxseg5ei64_v_i64m1x5_tumu(vbool64_t vm, vint64m1x5_t vd,
                                              const int64_t *rs1,
                                              vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i64m1x5_tumu(vm, vd, rs1, rs2, vl);
}

vuint8mf8x5_t test_vluxseg5ei64_v_u8mf8x5_tumu(vbool64_t vm, vuint8mf8x5_t vd,
                                               const uint8_t *rs1,
                                               vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf8x5_tumu(vm, vd, rs1, rs2, vl);
}

vuint8mf4x5_t test_vluxseg5ei64_v_u8mf4x5_tumu(vbool32_t vm, vuint8mf4x5_t vd,
                                               const uint8_t *rs1,
                                               vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf4x5_tumu(vm, vd, rs1, rs2, vl);
}

vuint8mf2x5_t test_vluxseg5ei64_v_u8mf2x5_tumu(vbool16_t vm, vuint8mf2x5_t vd,
                                               const uint8_t *rs1,
                                               vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf2x5_tumu(vm, vd, rs1, rs2, vl);
}

vuint8m1x5_t test_vluxseg5ei64_v_u8m1x5_tumu(vbool8_t vm, vuint8m1x5_t vd,
                                             const uint8_t *rs1,
                                             vuint64m8_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8m1x5_tumu(vm, vd, rs1, rs2, vl);
}

vuint16mf4x5_t test_vluxseg5ei64_v_u16mf4x5_tumu(vbool64_t vm,
                                                 vuint16mf4x5_t vd,
                                                 const uint16_t *rs1,
                                                 vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16mf4x5_tumu(vm, vd, rs1, rs2, vl);
}

vuint16mf2x5_t test_vluxseg5ei64_v_u16mf2x5_tumu(vbool32_t vm,
                                                 vuint16mf2x5_t vd,
                                                 const uint16_t *rs1,
                                                 vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16mf2x5_tumu(vm, vd, rs1, rs2, vl);
}

vuint16m1x5_t test_vluxseg5ei64_v_u16m1x5_tumu(vbool16_t vm, vuint16m1x5_t vd,
                                               const uint16_t *rs1,
                                               vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16m1x5_tumu(vm, vd, rs1, rs2, vl);
}

vuint32mf2x5_t test_vluxseg5ei64_v_u32mf2x5_tumu(vbool64_t vm,
                                                 vuint32mf2x5_t vd,
                                                 const uint32_t *rs1,
                                                 vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u32mf2x5_tumu(vm, vd, rs1, rs2, vl);
}

vuint32m1x5_t test_vluxseg5ei64_v_u32m1x5_tumu(vbool32_t vm, vuint32m1x5_t vd,
                                               const uint32_t *rs1,
                                               vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u32m1x5_tumu(vm, vd, rs1, rs2, vl);
}

vuint64m1x5_t test_vluxseg5ei64_v_u64m1x5_tumu(vbool64_t vm, vuint64m1x5_t vd,
                                               const uint64_t *rs1,
                                               vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u64m1x5_tumu(vm, vd, rs1, rs2, vl);
}

vfloat16mf4x5_t test_vluxseg5ei64_v_f16mf4x5_mu(vbool64_t vm,
                                                vfloat16mf4x5_t vd,
                                                const _Float16 *rs1,
                                                vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16mf4x5_mu(vm, vd, rs1, rs2, vl);
}

vfloat16mf2x5_t test_vluxseg5ei64_v_f16mf2x5_mu(vbool32_t vm,
                                                vfloat16mf2x5_t vd,
                                                const _Float16 *rs1,
                                                vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16mf2x5_mu(vm, vd, rs1, rs2, vl);
}

vfloat16m1x5_t test_vluxseg5ei64_v_f16m1x5_mu(vbool16_t vm, vfloat16m1x5_t vd,
                                              const _Float16 *rs1,
                                              vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f16m1x5_mu(vm, vd, rs1, rs2, vl);
}

vfloat32mf2x5_t test_vluxseg5ei64_v_f32mf2x5_mu(vbool64_t vm,
                                                vfloat32mf2x5_t vd,
                                                const float *rs1,
                                                vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f32mf2x5_mu(vm, vd, rs1, rs2, vl);
}

vfloat32m1x5_t test_vluxseg5ei64_v_f32m1x5_mu(vbool32_t vm, vfloat32m1x5_t vd,
                                              const float *rs1, vuint64m2_t rs2,
                                              size_t vl) {
  return __riscv_vluxseg5ei64_v_f32m1x5_mu(vm, vd, rs1, rs2, vl);
}

vfloat64m1x5_t test_vluxseg5ei64_v_f64m1x5_mu(vbool64_t vm, vfloat64m1x5_t vd,
                                              const double *rs1,
                                              vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_f64m1x5_mu(vm, vd, rs1, rs2, vl);
}

vint8mf8x5_t test_vluxseg5ei64_v_i8mf8x5_mu(vbool64_t vm, vint8mf8x5_t vd,
                                            const int8_t *rs1, vuint64m1_t rs2,
                                            size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf8x5_mu(vm, vd, rs1, rs2, vl);
}

vint8mf4x5_t test_vluxseg5ei64_v_i8mf4x5_mu(vbool32_t vm, vint8mf4x5_t vd,
                                            const int8_t *rs1, vuint64m2_t rs2,
                                            size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf4x5_mu(vm, vd, rs1, rs2, vl);
}

vint8mf2x5_t test_vluxseg5ei64_v_i8mf2x5_mu(vbool16_t vm, vint8mf2x5_t vd,
                                            const int8_t *rs1, vuint64m4_t rs2,
                                            size_t vl) {
  return __riscv_vluxseg5ei64_v_i8mf2x5_mu(vm, vd, rs1, rs2, vl);
}

vint8m1x5_t test_vluxseg5ei64_v_i8m1x5_mu(vbool8_t vm, vint8m1x5_t vd,
                                          const int8_t *rs1, vuint64m8_t rs2,
                                          size_t vl) {
  return __riscv_vluxseg5ei64_v_i8m1x5_mu(vm, vd, rs1, rs2, vl);
}

vint16mf4x5_t test_vluxseg5ei64_v_i16mf4x5_mu(vbool64_t vm, vint16mf4x5_t vd,
                                              const int16_t *rs1,
                                              vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i16mf4x5_mu(vm, vd, rs1, rs2, vl);
}

vint16mf2x5_t test_vluxseg5ei64_v_i16mf2x5_mu(vbool32_t vm, vint16mf2x5_t vd,
                                              const int16_t *rs1,
                                              vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i16mf2x5_mu(vm, vd, rs1, rs2, vl);
}

vint16m1x5_t test_vluxseg5ei64_v_i16m1x5_mu(vbool16_t vm, vint16m1x5_t vd,
                                            const int16_t *rs1, vuint64m4_t rs2,
                                            size_t vl) {
  return __riscv_vluxseg5ei64_v_i16m1x5_mu(vm, vd, rs1, rs2, vl);
}

vint32mf2x5_t test_vluxseg5ei64_v_i32mf2x5_mu(vbool64_t vm, vint32mf2x5_t vd,
                                              const int32_t *rs1,
                                              vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_i32mf2x5_mu(vm, vd, rs1, rs2, vl);
}

vint32m1x5_t test_vluxseg5ei64_v_i32m1x5_mu(vbool32_t vm, vint32m1x5_t vd,
                                            const int32_t *rs1, vuint64m2_t rs2,
                                            size_t vl) {
  return __riscv_vluxseg5ei64_v_i32m1x5_mu(vm, vd, rs1, rs2, vl);
}

vint64m1x5_t test_vluxseg5ei64_v_i64m1x5_mu(vbool64_t vm, vint64m1x5_t vd,
                                            const int64_t *rs1, vuint64m1_t rs2,
                                            size_t vl) {
  return __riscv_vluxseg5ei64_v_i64m1x5_mu(vm, vd, rs1, rs2, vl);
}

vuint8mf8x5_t test_vluxseg5ei64_v_u8mf8x5_mu(vbool64_t vm, vuint8mf8x5_t vd,
                                             const uint8_t *rs1,
                                             vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf8x5_mu(vm, vd, rs1, rs2, vl);
}

vuint8mf4x5_t test_vluxseg5ei64_v_u8mf4x5_mu(vbool32_t vm, vuint8mf4x5_t vd,
                                             const uint8_t *rs1,
                                             vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf4x5_mu(vm, vd, rs1, rs2, vl);
}

vuint8mf2x5_t test_vluxseg5ei64_v_u8mf2x5_mu(vbool16_t vm, vuint8mf2x5_t vd,
                                             const uint8_t *rs1,
                                             vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u8mf2x5_mu(vm, vd, rs1, rs2, vl);
}

vuint8m1x5_t test_vluxseg5ei64_v_u8m1x5_mu(vbool8_t vm, vuint8m1x5_t vd,
                                           const uint8_t *rs1, vuint64m8_t rs2,
                                           size_t vl) {
  return __riscv_vluxseg5ei64_v_u8m1x5_mu(vm, vd, rs1, rs2, vl);
}

vuint16mf4x5_t test_vluxseg5ei64_v_u16mf4x5_mu(vbool64_t vm, vuint16mf4x5_t vd,
                                               const uint16_t *rs1,
                                               vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16mf4x5_mu(vm, vd, rs1, rs2, vl);
}

vuint16mf2x5_t test_vluxseg5ei64_v_u16mf2x5_mu(vbool32_t vm, vuint16mf2x5_t vd,
                                               const uint16_t *rs1,
                                               vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16mf2x5_mu(vm, vd, rs1, rs2, vl);
}

vuint16m1x5_t test_vluxseg5ei64_v_u16m1x5_mu(vbool16_t vm, vuint16m1x5_t vd,
                                             const uint16_t *rs1,
                                             vuint64m4_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u16m1x5_mu(vm, vd, rs1, rs2, vl);
}

vuint32mf2x5_t test_vluxseg5ei64_v_u32mf2x5_mu(vbool64_t vm, vuint32mf2x5_t vd,
                                               const uint32_t *rs1,
                                               vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u32mf2x5_mu(vm, vd, rs1, rs2, vl);
}

vuint32m1x5_t test_vluxseg5ei64_v_u32m1x5_mu(vbool32_t vm, vuint32m1x5_t vd,
                                             const uint32_t *rs1,
                                             vuint64m2_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u32m1x5_mu(vm, vd, rs1, rs2, vl);
}

vuint64m1x5_t test_vluxseg5ei64_v_u64m1x5_mu(vbool64_t vm, vuint64m1x5_t vd,
                                             const uint64_t *rs1,
                                             vuint64m1_t rs2, size_t vl) {
  return __riscv_vluxseg5ei64_v_u64m1x5_mu(vm, vd, rs1, rs2, vl);
}
