Analysis & Synthesis report for proyecto-procesador
Thu Nov 25 08:31:51 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: pc:PC
 14. Parameter Settings for User Entity Instance: adder:PC_4
 15. Parameter Settings for User Entity Instance: adder:PC_8
 16. Parameter Settings for User Entity Instance: mux_16bits:MUX_0
 17. Parameter Settings for User Entity Instance: mux_4bits:MUX_1
 18. Parameter Settings for User Entity Instance: mux_4bits:MUX_2
 19. Parameter Settings for User Entity Instance: mux_32bits:MUX_3
 20. Parameter Settings for User Entity Instance: alu:ALU
 21. Parameter Settings for User Entity Instance: alu:ALU|and_op:AND_OP
 22. Parameter Settings for User Entity Instance: alu:ALU|xor_op:XOR_OP
 23. Parameter Settings for User Entity Instance: alu:ALU|sub_op:SUB_OP
 24. Parameter Settings for User Entity Instance: alu:ALU|revsub_op:REVSUB_OP
 25. Parameter Settings for User Entity Instance: alu:ALU|add_op:ADD_OP
 26. Parameter Settings for User Entity Instance: alu:ALU|compare_op:COMP_OP
 27. Parameter Settings for User Entity Instance: alu:ALU|compneg_op:COMPNEG_OP
 28. Parameter Settings for User Entity Instance: alu:ALU|or_op:OR_OP
 29. Parameter Settings for User Entity Instance: alu:ALU|move_op:MOVE_OP
 30. Parameter Settings for User Entity Instance: alu:ALU|sll_op:SLL_OP
 31. Parameter Settings for User Entity Instance: alu:ALU|srl_op:SRL_OP
 32. Parameter Settings for User Entity Instance: alu:ALU|clear_op:CLEAR_OP
 33. Parameter Settings for User Entity Instance: alu:ALU|not_op:NOT_OP
 34. Port Connectivity Checks: "alu:ALU|or_op:OR_OP"
 35. Port Connectivity Checks: "register_file:REG_FILE"
 36. Port Connectivity Checks: "mux_4bits:MUX_1"
 37. Port Connectivity Checks: "mux_16bits:MUX_0"
 38. Port Connectivity Checks: "adder:PC_8"
 39. Port Connectivity Checks: "adder:PC_4"
 40. Port Connectivity Checks: "pc:PC"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 25 08:31:51 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; proyecto-procesador                         ;
; Top-level Entity Name           ; cpu                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 497                                         ;
; Total pins                      ; 148                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                          ; Setting            ; Default Value       ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                     ;
; Top-level entity name                                                           ; cpu                ; proyecto-procesador ;
; Family name                                                                     ; Cyclone V          ; Cyclone V           ;
; Use smart compilation                                                           ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                  ;
; Enable compact report table                                                     ; Off                ; Off                 ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                 ;
; Preserve fewer node names                                                       ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto               ; Auto                ;
; Safe State Machine                                                              ; Off                ; Off                 ;
; Extract Verilog State Machines                                                  ; On                 ; On                  ;
; Extract VHDL State Machines                                                     ; On                 ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                  ;
; Parallel Synthesis                                                              ; On                 ; On                  ;
; DSP Block Balancing                                                             ; Auto               ; Auto                ;
; NOT Gate Push-Back                                                              ; On                 ; On                  ;
; Power-Up Don't Care                                                             ; On                 ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced            ;
; Carry Chain Length                                                              ; 70                 ; 70                  ;
; Auto Carry Chains                                                               ; On                 ; On                  ;
; Auto Open-Drain Pins                                                            ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                 ;
; Auto ROM Replacement                                                            ; On                 ; On                  ;
; Auto RAM Replacement                                                            ; On                 ; On                  ;
; Auto DSP Block Replacement                                                      ; On                 ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                  ;
; Strict RAM Replacement                                                          ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                           ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                 ; On                  ;
; Report Parameter Settings                                                       ; On                 ; On                  ;
; Report Source Assignments                                                       ; On                 ; On                  ;
; Report Connectivity Checks                                                      ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation  ;
; HDL message level                                                               ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                 ;
; Clock MUX Protection                                                            ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                 ;
; Block Design Naming                                                             ; Auto               ; Auto                ;
; SDC constraint protection                                                       ; Off                ; Off                 ;
; Synthesis Effort                                                                ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                 ;
+---------------------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; alu_decoder.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv       ;         ;
; main_decoder.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/main_decoder.sv      ;         ;
; pc_logic.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/pc_logic.sv          ;         ;
; aluFlags_register.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/aluFlags_register.sv ;         ;
; condition_check.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/condition_check.sv   ;         ;
; conditional_logic.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv ;         ;
; decoder_unit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv      ;         ;
; control_unit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv      ;         ;
; pc.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/pc.sv                ;         ;
; register_file.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/register_file.sv     ;         ;
; mux_4bits.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/mux_4bits.sv         ;         ;
; mux_32bits.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/mux_32bits.sv        ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv               ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/adder.sv             ;         ;
; and_op.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/and_op.sv            ;         ;
; xor_op.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/xor_op.sv            ;         ;
; revsub_op.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/revsub_op.sv         ;         ;
; sub_op.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/sub_op.sv            ;         ;
; extend.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/extend.sv            ;         ;
; compare_op.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/compare_op.sv        ;         ;
; compneg_op.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/compneg_op.sv        ;         ;
; sll_op.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/sll_op.sv            ;         ;
; srl_op.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/srl_op.sv            ;         ;
; or_op.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/or_op.sv             ;         ;
; clear_op.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/clear_op.sv          ;         ;
; not_op.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/not_op.sv            ;         ;
; move_op.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/move_op.sv           ;         ;
; add_op.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/add_op.sv            ;         ;
; cpu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv               ;         ;
; mux_16bits.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/mux_16bits.sv        ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 811       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1055      ;
;     -- 7 input functions                    ; 6         ;
;     -- 6 input functions                    ; 507       ;
;     -- 5 input functions                    ; 308       ;
;     -- 4 input functions                    ; 80        ;
;     -- <=3 input functions                  ; 154       ;
;                                             ;           ;
; Dedicated logic registers                   ; 497       ;
;                                             ;           ;
; I/O pins                                    ; 148       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 497       ;
; Total fan-out                               ; 7159      ;
; Average fan-out                             ; 3.87      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                             ; Entity Name       ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-------------------+--------------+
; |cpu                                 ; 1055 (0)            ; 497 (0)                   ; 0                 ; 0          ; 148  ; 0            ; |cpu                                                                            ; cpu               ; work         ;
;    |adder:PC_4|                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|adder:PC_4                                                                 ; adder             ; work         ;
;    |adder:PC_8|                      ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|adder:PC_8                                                                 ; adder             ; work         ;
;    |alu:ALU|                         ; 552 (217)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:ALU                                                                    ; alu               ; work         ;
;       |add_op:ADD_OP|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:ALU|add_op:ADD_OP                                                      ; add_op            ; work         ;
;       |and_op:AND_OP|                ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:ALU|and_op:AND_OP                                                      ; and_op            ; work         ;
;       |compare_op:COMP_OP|           ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:ALU|compare_op:COMP_OP                                                 ; compare_op        ; work         ;
;       |revsub_op:REVSUB_OP|          ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:ALU|revsub_op:REVSUB_OP                                                ; revsub_op         ; work         ;
;       |sll_op:SLL_OP|                ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:ALU|sll_op:SLL_OP                                                      ; sll_op            ; work         ;
;       |srl_op:SRL_OP|                ; 105 (105)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:ALU|srl_op:SRL_OP                                                      ; srl_op            ; work         ;
;       |sub_op:SUB_OP|                ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:ALU|sub_op:SUB_OP                                                      ; sub_op            ; work         ;
;    |control_unit:CTRL_UNT|           ; 38 (0)              ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|control_unit:CTRL_UNT                                                      ; control_unit      ; work         ;
;       |conditional_logic:COND_LOGIC| ; 21 (3)              ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|control_unit:CTRL_UNT|conditional_logic:COND_LOGIC                         ; conditional_logic ; work         ;
;          |aluFlags_register:FLAGS|   ; 16 (16)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|control_unit:CTRL_UNT|conditional_logic:COND_LOGIC|aluFlags_register:FLAGS ; aluFlags_register ; work         ;
;          |condition_check:COND_EX|   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|control_unit:CTRL_UNT|conditional_logic:COND_LOGIC|condition_check:COND_EX ; condition_check   ; work         ;
;       |decoder_unit:DECO_UNIT|       ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|control_unit:CTRL_UNT|decoder_unit:DECO_UNIT                               ; decoder_unit      ; work         ;
;          |alu_decoder:ALU_DECO|      ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO          ; alu_decoder       ; work         ;
;          |main_decoder:MAIN_DECO|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|main_decoder:MAIN_DECO        ; main_decoder      ; work         ;
;    |mux_32bits:MUX_3|                ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|mux_32bits:MUX_3                                                           ; mux_32bits        ; work         ;
;    |mux_4bits:MUX_1|                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|mux_4bits:MUX_1                                                            ; mux_4bits         ; work         ;
;    |mux_4bits:MUX_2|                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|mux_4bits:MUX_2                                                            ; mux_4bits         ; work         ;
;    |pc:PC|                           ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu|pc:PC                                                                      ; pc                ; work         ;
;    |register_file:REG_FILE|          ; 370 (370)           ; 480 (480)                 ; 0                 ; 0          ; 0    ; 0            ; |cpu|register_file:REG_FILE                                                     ; register_file     ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                              ;
+--------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; Latch Name                                                                     ; Latch Enable Signal                                                    ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO|temp_flag[1] ; control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO|Mux0 ; yes                    ;
; Number of user-specified and inferred latches = 1                              ;                                                                        ;                        ;
+--------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                 ;
+-------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                             ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------+----------------------------------------+
; control_unit:CTRL_UNT|conditional_logic:COND_LOGIC|aluFlags_register:FLAGS|temp_flag10[1] ; Stuck at GND due to stuck port data_in ;
; control_unit:CTRL_UNT|conditional_logic:COND_LOGIC|aluFlags_register:FLAGS|temp_flag32[0] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2                                                     ;                                        ;
+-------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                    ;
+-------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; control_unit:CTRL_UNT|conditional_logic:COND_LOGIC|aluFlags_register:FLAGS|temp_flag10[1] ; Stuck at GND              ; control_unit:CTRL_UNT|conditional_logic:COND_LOGIC|aluFlags_register:FLAGS|temp_flag32[0] ;
;                                                                                           ; due to stuck port data_in ;                                                                                           ;
+-------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 497   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 480   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu|control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|main_decoder:MAIN_DECO|Mux2      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu|mux_32bits:MUX_3|result[0]                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |cpu|mux_32bits:MUX_3|result[25]                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cpu|alu:ALU|srl_op:SRL_OP|ShiftRight0                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|alu:ALU|srl_op:SRL_OP|ShiftRight0                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|alu:ALU|srl_op:SRL_OP|ShiftRight0                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|alu:ALU|srl_op:SRL_OP|ShiftRight0                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu|alu:ALU|srl_op:SRL_OP|ShiftRight0                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu|alu:ALU|sll_op:SLL_OP|ShiftLeft0                                              ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |cpu|alu:ALU|sll_op:SLL_OP|ShiftLeft0                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cpu|mux_32bits:MUX_3|result[10]                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |cpu|mux_32bits:MUX_3|result[5]                                                    ;
; 16:1               ; 31 bits   ; 310 LEs       ; 310 LEs              ; 0 LEs                  ; No         ; |cpu|alu:ALU|Mux20                                                                 ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |cpu|alu:ALU|sll_op:SLL_OP|ShiftLeft0                                              ;
; 18:1               ; 3 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; No         ; |cpu|control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO|alu_ctrl[1] ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |cpu|alu:ALU|sll_op:SLL_OP|ShiftLeft0                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Parameter Settings for User Entity Instance: pc:PC ;
+----------------+-------+---------------------------+
; Parameter Name ; Value ; Type                      ;
+----------------+-------+---------------------------+
; N              ; 16    ; Signed Integer            ;
+----------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:PC_4 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; N              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:PC_8 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; N              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_16bits:MUX_0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4bits:MUX_1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4bits:MUX_2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_32bits:MUX_3 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; N              ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|and_op:AND_OP ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|xor_op:XOR_OP ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|sub_op:SUB_OP ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|revsub_op:REVSUB_OP ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|add_op:ADD_OP ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|compare_op:COMP_OP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|compneg_op:COMPNEG_OP ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|or_op:OR_OP ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|move_op:MOVE_OP ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|sll_op:SLL_OP ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|srl_op:SRL_OP ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|clear_op:CLEAR_OP ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|not_op:NOT_OP ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|or_op:OR_OP"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flags  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_file:REG_FILE"                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; r15  ; Input ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "mux_4bits:MUX_1" ;
+---------+-------+----------+----------------+
; Port    ; Type  ; Severity ; Details        ;
+---------+-------+----------+----------------+
; signalB ; Input ; Info     ; Stuck at VCC   ;
+---------+-------+----------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_16bits:MUX_0"                                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; signalA ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:PC_8"                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; signalA ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result  ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:PC_4"                                                                                                                                                                ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "pc:PC"      ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; en   ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 497                         ;
;     CLR               ; 1                           ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 480                         ;
; arriav_lcell_comb     ; 1055                        ;
;     arith             ; 129                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 3                           ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 78                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 920                         ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 64                          ;
;         5 data inputs ; 230                         ;
;         6 data inputs ; 507                         ;
; boundary_port         ; 148                         ;
;                       ;                             ;
; Max LUT depth         ; 12.50                       ;
; Average LUT depth     ; 10.76                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 25 08:31:30 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto-procesador -c proyecto-procesador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.sv
    Info (12023): Found entity 1: alu_decoder File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_decoder.sv
    Info (12023): Found entity 1: main_decoder File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/main_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_logic.sv
    Info (12023): Found entity 1: pc_logic File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/pc_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aluflags_register.sv
    Info (12023): Found entity 1: aluFlags_register File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/aluFlags_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condition_check.sv
    Info (12023): Found entity 1: condition_check File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/condition_check.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditional_logic.sv
    Info (12023): Found entity 1: conditional_logic File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_unit.sv
    Info (12023): Found entity 1: decoder_unit File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file individual_test_tb.sv
    Info (12023): Found entity 1: individual_test_tb File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/individual_test_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4bits.sv
    Info (12023): Found entity 1: mux_4bits File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/mux_4bits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32bits.sv
    Info (12023): Found entity 1: mux_32bits File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/mux_32bits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_op.sv
    Info (12023): Found entity 1: and_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/and_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_op.sv
    Info (12023): Found entity 1: xor_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/xor_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file revsub_op.sv
    Info (12023): Found entity 1: revsub_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/revsub_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub_op.sv
    Info (12023): Found entity 1: sub_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/sub_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compare_op.sv
    Info (12023): Found entity 1: compare_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/compare_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compneg_op.sv
    Info (12023): Found entity 1: compneg_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/compneg_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sll_op.sv
    Info (12023): Found entity 1: sll_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/sll_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file srl_op.sv
    Info (12023): Found entity 1: srl_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/srl_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_op.sv
    Info (12023): Found entity 1: or_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/or_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clear_op.sv
    Info (12023): Found entity 1: clear_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/clear_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_op.sv
    Info (12023): Found entity 1: not_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/not_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file move_op.sv
    Info (12023): Found entity 1: move_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/move_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_op.sv
    Info (12023): Found entity 1: add_op File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/add_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: instruction_memory File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/instruction_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/data_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux_16bits.sv
    Info (12023): Found entity 1: mux_16bits File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/mux_16bits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_tb.sv
    Info (12023): Found entity 1: control_unit_tb File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_tb.sv
    Info (12023): Found entity 1: extend_tb File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/extend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_tb.sv
    Info (12023): Found entity 1: rom_tb File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/rom_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_tb.sv
    Info (12023): Found entity 1: top_tb File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/top_tb.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at decoder_unit.sv(20): created implicit net for "branch" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 20
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "pc" for hierarchy "pc:PC" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 51
Info (12128): Elaborating entity "adder" for hierarchy "adder:PC_4" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 52
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:CTRL_UNT" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 54
Info (12128): Elaborating entity "decoder_unit" for hierarchy "control_unit:CTRL_UNT|decoder_unit:DECO_UNIT" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv Line: 24
Info (12128): Elaborating entity "main_decoder" for hierarchy "control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|main_decoder:MAIN_DECO" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 20
Info (12128): Elaborating entity "alu_decoder" for hierarchy "control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 21
Warning (10240): Verilog HDL Always Construct warning at alu_decoder.sv(16): inferring latch(es) for variable "temp_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv Line: 16
Info (10041): Inferred latch for "temp_flag[0]" at alu_decoder.sv(24) File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv Line: 24
Info (10041): Inferred latch for "temp_flag[1]" at alu_decoder.sv(24) File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv Line: 24
Info (12128): Elaborating entity "pc_logic" for hierarchy "control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|pc_logic:PC_LOGIC" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 22
Info (12128): Elaborating entity "conditional_logic" for hierarchy "control_unit:CTRL_UNT|conditional_logic:COND_LOGIC" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv Line: 25
Info (12128): Elaborating entity "aluFlags_register" for hierarchy "control_unit:CTRL_UNT|conditional_logic:COND_LOGIC|aluFlags_register:FLAGS" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv Line: 19
Info (12128): Elaborating entity "condition_check" for hierarchy "control_unit:CTRL_UNT|conditional_logic:COND_LOGIC|condition_check:COND_EX" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv Line: 20
Info (12128): Elaborating entity "mux_16bits" for hierarchy "mux_16bits:MUX_0" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 55
Info (12128): Elaborating entity "mux_4bits" for hierarchy "mux_4bits:MUX_1" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 56
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:REG_FILE" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 58
Info (12128): Elaborating entity "extend" for hierarchy "extend:EXTND" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 59
Info (12128): Elaborating entity "mux_32bits" for hierarchy "mux_32bits:MUX_3" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 60
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 61
Info (12128): Elaborating entity "and_op" for hierarchy "alu:ALU|and_op:AND_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 47
Info (12128): Elaborating entity "xor_op" for hierarchy "alu:ALU|xor_op:XOR_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 48
Info (12128): Elaborating entity "sub_op" for hierarchy "alu:ALU|sub_op:SUB_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 49
Info (12128): Elaborating entity "revsub_op" for hierarchy "alu:ALU|revsub_op:REVSUB_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 50
Info (12128): Elaborating entity "add_op" for hierarchy "alu:ALU|add_op:ADD_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 51
Info (12128): Elaborating entity "compare_op" for hierarchy "alu:ALU|compare_op:COMP_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 52
Info (12128): Elaborating entity "compneg_op" for hierarchy "alu:ALU|compneg_op:COMPNEG_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 53
Info (12128): Elaborating entity "or_op" for hierarchy "alu:ALU|or_op:OR_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 54
Info (12128): Elaborating entity "move_op" for hierarchy "alu:ALU|move_op:MOVE_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 55
Info (12128): Elaborating entity "sll_op" for hierarchy "alu:ALU|sll_op:SLL_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 56
Info (12128): Elaborating entity "srl_op" for hierarchy "alu:ALU|srl_op:SRL_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 57
Info (12128): Elaborating entity "clear_op" for hierarchy "alu:ALU|clear_op:CLEAR_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 58
Info (12128): Elaborating entity "not_op" for hierarchy "alu:ALU|not_op:NOT_OP" File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 59
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "pc_8[31]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[30]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[29]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[28]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[27]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[26]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[25]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[24]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[23]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[22]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[21]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[20]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[19]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[18]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[17]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[16]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "pc_4[31]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[30]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[29]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[28]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[27]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[26]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[25]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[24]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[23]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[22]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[21]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[20]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[19]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[18]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[17]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[16]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_8[31]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[30]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[29]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[28]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[27]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[26]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[25]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[24]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[23]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[22]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[21]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[20]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[19]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[18]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[17]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[16]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "pc_4[31]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[30]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[29]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[28]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[27]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[26]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[25]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[24]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[23]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[22]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[21]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[20]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[19]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[18]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[17]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_4[16]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 25
    Warning (12110): Net "pc_8[31]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[30]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[29]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[28]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[27]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[26]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[25]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[24]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[23]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[22]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[21]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[20]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[19]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[18]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[17]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
    Warning (12110): Net "pc_8[16]" is missing source, defaulting to GND File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 26
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "register_file:REG_FILE|data" is uninferred due to asynchronous read logic File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/register_file.sv Line: 14
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO|temp_flag[1] has unsafe behavior File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instr[21] File: C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/output_files/proyecto-procesador.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1699 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 66 input pins
    Info (21059): Implemented 82 output pins
    Info (21061): Implemented 1551 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 4826 megabytes
    Info: Processing ended: Thu Nov 25 08:31:51 2021
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ranmsy/Desktop/proyecto-final/CE3201-Proyecto-Procesador/poyecto-procesador/output_files/proyecto-procesador.map.smsg.


