$date
	Sun Jun 15 14:03:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module malu_TB $end
$var wire 4 ! c [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' c [3:0] $end
$upscope $end
$scope begin TEST $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 '
b1111 &
b111 %
0$
b1111 #
b111 "
b1 !
$end
#5000
1$
#10000
b10 !
b10 '
0$
b1100 #
b1100 &
b100 "
b100 %
#15000
1$
#20000
0$
b100 #
b100 &
b110 "
b110 %
#25000
1$
#30000
b110 !
b110 '
0$
b110 #
b110 &
b1001 "
b1001 %
#35000
1$
#40000
0$
