hmLoadTopic({
hmKeywords:"",
hmTitle:"11.6 Exception and Interrupt Invariants",
hmDescription:"11.6.1 Classification  Faults are synchronous (detected in EX, associated with a specific instruction). Traps are synchronous but post-commit (delivered after instruction...",
hmPrevLink:"11_5-privilege-and-pal-invaria.html",
hmNextLink:"11_7-smp-invariants.html",
hmParentLink:"chapter-11---architectural-inv.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-11---architectural-inv.html\">Chapter 11 - Architectural Invariants<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 11 - Architectural Invariants > 11.6 Exception and Interrupt Invariants",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">11.6 Exception and Interrupt Invariants<\/span><\/h1>\n\r",
hmBody:"<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">11.6.1 Classification<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Faults are synchronous (detected in EX, associated with a specific instruction). Traps are synchronous but post-commit (delivered after instruction retirement). Interrupts are asynchronous (sampled between instructions). Each follows distinct delivery rules.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Enforced by: PendingEventKind (Exception\/Interrupt\/Ast\/MachineCheck\/Reset\/PalCall), ExceptionClass_EV6 (32 values classifying fault type), IRQPendingState (asynchronous sampling).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">11.6.2 Priority and Isolation<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Only one exception or interrupt is delivered at a time. Exceptions are prioritized deterministically (Reset &gt; Machine Check &gt; Arithmetic &gt; ... &gt; Interrupts). Interrupts are maskable and deferrable (by IPL). Faults affect only the current CPU.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Enforced by: FaultDispatcher delivers highest-priority event first (EventPriority enum), lower-priority events remain queued. Per-CPU FaultDispatcher instances ensure isolation. IRQPendingState::hasDeliverable(currentIPL) gates interrupt delivery.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">11.6.3 PAL-Mediated Delivery<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">All exceptions and interrupts enter PAL. No exception bypasses PAL. PAL is the sole authority for dispatch.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Enforced by: all exception delivery paths call enterPal() with appropriate PalEntryReason and PalVectorId_EV6 vector. All interrupt delivery calls PalService::deliverInterrupt(). No exception handler exists outside PAL code.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-7---interrupt-and-ipi-.html\" class=\"topiclink\">Chapter 7 - Exceptions, Faults, and Interrupts<\/a>.<\/span><\/p>\n\r"
})
