`timescale 1ns / 1ps




module sv_uart_tx(
    input              clk,
    input  logic       rst,
    input  logic       start,
    input  logic [7:0] tx_data,
    input  logic       b_tick,
    output logic       tx,
    output logic       tx_busy   
 );

    //enumeration by state
    typedef enum logic [1:0] { 
        IDLE, 
        START,
        DATA,
        STOP
    } state_e;
    
    state_e c_state, n_state;

    logic [7:0] data_reg, data_next; 
    logic [2:0] bit_cnt_reg, bit_cnt_next;
    logic [3:0] b_tick_cnt_reg, b_tick_cnt_next; 
    logic       tx_next;
    logic       tx_busy_next;



    always @(posedge clk, posedge rst) begin
        if(rst) begin
            tx              <= 1'b1;
            tx_busy         <= 1'b0;
            data_reg        <= 8'h0;
            bit_cnt_reg     <= 0; 
            b_tick_cnt_reg  <= 3'b0;
            c_state         <= IDLE;
        end 
        else begin
            c_state         <= n_state;
            tx              <= tx_next;
            tx_busy         <= tx_busy_next; 
            data_reg        <= data_next;
            b_tick_cnt_reg  <= b_tick_cnt_next;
            bit_cnt_reg     <= bit_cnt_next;
        end 
    end

    always @(*) begin
        n_state         = c_state;
        tx_next         = tx;
        tx_busy_next    = tx_busy;
        data_next       = data_reg;
        bit_cnt_next    = bit_cnt_reg;
        b_tick_cnt_next = b_tick_cnt_reg;

        case(c_state) 
            IDLE : begin
                        tx_next =1'b1;
                        tx_busy_next = 1'b0;
                    if(start) begin
                        n_state         = START; 
                        data_next       = tx_data;
                        b_tick_cnt_next = 0;
                        bit_cnt_next = 0;
                        tx_busy_next    = 1'b1;
                    end
            end
            START : begin
                    tx_next = 1'b0;  
                    if(b_tick) begin
                        if(b_tick_cnt_reg ==15) begin
                            b_tick_cnt_next = 0;
                            n_state = DATA;
                        end
                        else begin
                            b_tick_cnt_next = b_tick_cnt_reg+1;
                        end
                    end
            end
            DATA : begin
                    tx_next = data_reg[0];
                    if(b_tick) begin
                        if(b_tick_cnt_reg == 15) begin
                            b_tick_cnt_next =0;
                            if(bit_cnt_reg ==7) begin
                                b_tick_cnt_next = 1'b0;
                                n_state = STOP;
                            end else begin
                                bit_cnt_next = bit_cnt_reg +1;
                                data_next = {1'b0,data_reg[7:1]};
                            end
                        end else begin
                            b_tick_cnt_next = b_tick_cnt_reg +1;
                        end
                    end 
            end    
            STOP :begin
                    tx_next = 1'b1;
                    if(b_tick) begin
                        if(b_tick_cnt_reg ==15) begin
                            tx_busy_next = 1'b0;
                            n_state =IDLE;
                        end else begin
                            b_tick_cnt_next = b_tick_cnt_reg +1;
                        end
                    end
            end

        endcase

    
    end




endmodule



