[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"./gen"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fifo|fifo>io_read_bits",
    "sources":[
      "~fifo|fifo>io_rst_r",
      "~fifo|fifo>io_read_valid",
      "~fifo|fifo>io_read_ready"
    ]
  }
]