SCHM0106

HEADER
{
 FREEID 12
 VARIABLES
 {
  #ARCHITECTURE="Alarma"
  #BLOCKTABLE_INCLUDED="0"
  #ENTITY="Alarma"
  #LANGUAGE="VHDL"
  CREATIONDATE="30/01/2019"
 }
}

PAGE ""
{
 PAGEHEADER
 {
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #LANGUAGE="VHDL"
  }
 }
 
 BODY
 {
  INSTANCE  1, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="M"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (440,460)
  }
  TEXT  2, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (208,460,385,460)
   ALIGN 6
   MARGINS (1,1)
   PARENT 1
  }
  INSTANCE  3, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="P"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (440,520)
  }
  TEXT  4, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (208,520,385,520)
   ALIGN 6
   MARGINS (1,1)
   PARENT 3
  }
  INSTANCE  5, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="L"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (440,580)
  }
  TEXT  6, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (208,580,385,580)
   ALIGN 6
   MARGINS (1,1)
   PARENT 5
  }
  INSTANCE  7, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="C"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (440,640)
  }
  TEXT  8, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (208,640,385,640)
   ALIGN 6
   MARGINS (1,1)
   PARENT 7
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="A"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1780,460)
  }
  TEXT  10, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1836,460,2013,460)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9
  }
  VHDLDESIGNUNITHDR  11, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
   RECT (200,200,600,400)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
  }
 }
 
}

