v 4
file . "full_adder_tb.vhdl" "538e323d43d93268008e1d9959e63b6fb79f1a7c" "20240210160136.573":
  entity full_adder_tb at 1( 0) + 0 on 13;
  architecture tb of full_adder_tb at 7( 89) + 0 on 14;
file . "full_adder.vhdl" "d5c5deed557b409c4eb8855155984edd97b213b1" "20240210160136.544":
  entity full_adder at 1( 0) + 0 on 11;
  architecture full_adder1 of full_adder at 11( 164) + 0 on 12;
