module AndGate (anded,A,B) ;
input [3:0] A,B;
output[3:0] anded;
and first (anded[0],A[0],B[0]);
and second (anded[1],A[1],B[1]);
and third(anded[2],A[2],B[2]);
and fourth(anded[3],A[3],B[3]);
endmodule  