// Seed: 123229515
module module_0;
  id_2(
      .id_0(id_1),
      .id_1(1'b0),
      .id_2(id_1),
      .id_3(id_1),
      .id_4(id_1),
      .id_5(1),
      .id_6(1'b0),
      .id_7(1),
      .id_8(1'b0),
      .id_9(id_1 - "")
  );
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input wire id_2,
    input wand id_3,
    input supply0 id_4
);
  supply1 id_6;
  module_0();
  assign id_6 = 1;
  wire id_7;
  initial begin
    id_0 <= 1;
  end
endmodule
