Release 10.1.03 Map K.39 (nt)
Xilinx Mapping Report File for Design 'xilinx_pci_exp_ep'

Design Information
------------------
Command Line   : map -timing -ol high -xe c -pr b -o mapped.ncd
endpoint_blk_plus_v1_9_top.ngd mapped.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.46.12.2 $
Mapped Date    : Fri Oct 24 13:47:05 2008

Design Summary
--------------
Number of errors:      0
Number of warnings:   14
Slice Logic Utilization:
  Number of Slice Registers:                 2,816 out of  69,120    4%
    Number used as Flip Flops:               2,815
    Number used as Latches:                      1
  Number of Slice LUTs:                      2,504 out of  69,120    3%
    Number used as logic:                    2,282 out of  69,120    3%
      Number using O6 output only:           2,178
      Number using O5 output only:              53
      Number using O5 and O6:                   51
    Number used as Memory:                     211 out of  17,920    1%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             8
        Number using O5 and O6:                 64
      Number used as Shift Register:           139
        Number using O6 output only:           139
    Number used as exclusive route-thru:        11
  Number of route-thrus:                        69 out of 138,240    1%
    Number using O6 output only:                64
    Number using O5 output only:                 5

Slice Logic Distribution:
  Number of occupied Slices:                 1,385 out of  17,280    8%
  Number of LUT Flip Flop pairs used:        3,582
    Number with an unused Flip Flop:           766 out of   3,582   21%
    Number with an unused LUT:               1,078 out of   3,582   30%
    Number of fully used LUT-FF pairs:       1,738 out of   3,582   48%
    Number of unique control sets:             221
    Number of slice register sites lost
      to control set restrictions:             489 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     640    1%
    Number of bonded IPADs:                      4
    Number of bonded OPADs                       2

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      10 out of     148    6%
    Number using BlockRAM only:                 10
    Total primitives used:
      Number of 36k BlockRAM used:              10
    Total Memory used (KB):                    360 out of   5,328    6%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of BUFDSs:                              1 out of       8   12%
  Number of GTP_DUALs:                           1 out of       8   12%
  Number of PCIEs:                               1 out of       1  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Peak Memory Usage:  532 MB
Total REAL time to MAP completion:  3 mins 14 secs 
Total CPU time to MAP completion:   3 mins 13 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network cfg_to_turnoff_n_c has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 208
   more times for the following (max. 5 shown):
   trn_rbar_hit_n_c<1>,
   trn_rbar_hit_n_c<2>,
   trn_rbar_hit_n_c<3>,
   trn_rbar_hit_n_c<4>,
   trn_rbar_hit_n_c<5>
   To see the details of these warning messages, please use the -detail switch.
WARNING:Pack:231 - trimming timing constraints from pin
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ra
   m_tdp2_inst of frag REGCLKAU connected to power/ground net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ra
   m_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ra
   m_tdp2_inst of frag REGCLKAL connected to power/ground net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ra
   m_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ra
   m_tdp2_inst of frag REGCLKAU connected to power/ground net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ra
   m_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ra
   m_tdp2_inst of frag REGCLKAL connected to power/ground net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ra
   m_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ra
   m_tdp2_inst of frag REGCLKAU connected to power/ground net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ra
   m_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ra
   m_tdp2_inst of frag REGCLKAL connected to power/ground net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ra
   m_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ra
   m_tdp2_inst of frag REGCLKAU connected to power/ground net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ra
   m_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ra
   m_tdp2_inst of frag REGCLKAL connected to power/ground net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ra
   m_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_reg
   Bank of frag RDRCLKU connected to power/ground net
   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_reg
   Bank_RDRCLKU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_reg
   Bank of frag RDRCLKL connected to power/ground net
   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_reg
   Bank_RDRCLKL_tiesig
WARNING:PhysDesignRules:1724 - One or more GTPs are being used in this design.
   Evaluate the SelectIO-To-GTP Crosstalk section of the Virtex-5 RocketIO GTP
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTP performance. 
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV
   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 2 IOs, 1 are locked and
   1 are not locked. If you would like to print the names of these IOs, please
   set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 445 block(s) removed
 217 block(s) optimized away
 611 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg1"
(CKBUF) removed.
 The signal "ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_clk" is
loadless and has been removed.
Loadless block "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.gtxclk_pll_bufg"
(CKBUF) removed.
 The signal "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout2" is loadless and has
been removed.
The signal "ep/cfg_interrupt_do<7>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<7>1" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<7>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_do<6>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<6>1" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<6>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_do<5>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<5>1" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<5>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_do<4>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<4>1" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<4>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_do<3>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<3>1" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<3>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_do<2>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<2>1" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<2>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_do<1>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<1>1" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<1>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_do<0>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<0>1" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_ve
ctor_mux0000<0>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<7>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<6>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<5>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<4>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<3>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<2>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<1>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<0>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<15>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<14>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<13>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<12>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<11>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<10>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<9>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<8>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<7>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<6>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<5>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<4>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<3>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<2>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<1>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<0>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<15>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<14>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<13>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<12>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<11>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<10>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<9>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<8>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<7>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<6>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<5>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<4>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<3>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<2>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<1>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<0>" is sourceless and has been removed.
The signal "ep/cfg_status<15>" is sourceless and has been removed.
The signal "ep/cfg_status<14>" is sourceless and has been removed.
The signal "ep/cfg_status<13>" is sourceless and has been removed.
The signal "ep/cfg_status<12>" is sourceless and has been removed.
The signal "ep/cfg_status<11>" is sourceless and has been removed.
The signal "ep/cfg_status<10>" is sourceless and has been removed.
The signal "ep/cfg_status<9>" is sourceless and has been removed.
The signal "ep/cfg_status<8>" is sourceless and has been removed.
The signal "ep/cfg_status<7>" is sourceless and has been removed.
The signal "ep/cfg_status<6>" is sourceless and has been removed.
The signal "ep/cfg_status<5>" is sourceless and has been removed.
The signal "ep/cfg_status<4>" is sourceless and has been removed.
The signal "ep/cfg_status<3>" is sourceless and has been removed.
The signal "ep/cfg_status<2>" is sourceless and has been removed.
The signal "ep/cfg_status<1>" is sourceless and has been removed.
The signal "ep/cfg_status<0>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_mmenable<2>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_mmenable<1>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_mmenable<0>" is sourceless and has been removed.
The signal "ep/cfg_command<15>" is sourceless and has been removed.
The signal "ep/cfg_command<14>" is sourceless and has been removed.
The signal "ep/cfg_command<13>" is sourceless and has been removed.
The signal "ep/cfg_command<12>" is sourceless and has been removed.
The signal "ep/cfg_command<11>" is sourceless and has been removed.
The signal "ep/cfg_command<10>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/allow_i
nt_or00001" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/allow_i
nt_or0000" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/allow_i
nt" (FF) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/allow_i
nt" is sourceless and has been removed.
The signal "ep/cfg_command<9>" is sourceless and has been removed.
The signal "ep/cfg_command<7>" is sourceless and has been removed.
The signal "ep/cfg_command<5>" is sourceless and has been removed.
The signal "ep/cfg_command<4>" is sourceless and has been removed.
The signal "ep/cfg_command<3>" is sourceless and has been removed.
The signal "ep/cfg_command<0>" is sourceless and has been removed.
The signal "ep/cfg_do<31>" is sourceless and has been removed.
The signal "ep/cfg_do<30>" is sourceless and has been removed.
The signal "ep/cfg_do<29>" is sourceless and has been removed.
The signal "ep/cfg_do<28>" is sourceless and has been removed.
The signal "ep/cfg_do<27>" is sourceless and has been removed.
The signal "ep/cfg_do<26>" is sourceless and has been removed.
The signal "ep/cfg_do<25>" is sourceless and has been removed.
The signal "ep/cfg_do<24>" is sourceless and has been removed.
The signal "ep/cfg_do<23>" is sourceless and has been removed.
The signal "ep/cfg_do<22>" is sourceless and has been removed.
The signal "ep/cfg_do<21>" is sourceless and has been removed.
The signal "ep/cfg_do<20>" is sourceless and has been removed.
The signal "ep/cfg_do<19>" is sourceless and has been removed.
The signal "ep/cfg_do<18>" is sourceless and has been removed.
The signal "ep/cfg_do<17>" is sourceless and has been removed.
The signal "ep/cfg_do<16>" is sourceless and has been removed.
The signal "ep/cfg_do<15>" is sourceless and has been removed.
The signal "ep/cfg_do<14>" is sourceless and has been removed.
The signal "ep/cfg_do<13>" is sourceless and has been removed.
The signal "ep/cfg_do<12>" is sourceless and has been removed.
The signal "ep/cfg_do<11>" is sourceless and has been removed.
The signal "ep/cfg_do<10>" is sourceless and has been removed.
The signal "ep/cfg_do<9>" is sourceless and has been removed.
The signal "ep/cfg_do<8>" is sourceless and has been removed.
The signal "ep/cfg_do<7>" is sourceless and has been removed.
The signal "ep/cfg_do<6>" is sourceless and has been removed.
The signal "ep/cfg_do<5>" is sourceless and has been removed.
The signal "ep/cfg_do<4>" is sourceless and has been removed.
The signal "ep/cfg_do<3>" is sourceless and has been removed.
The signal "ep/cfg_do<2>" is sourceless and has been removed.
The signal "ep/cfg_do<1>" is sourceless and has been removed.
The signal "ep/cfg_do<0>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_rdy_n" is sourceless and has been removed.
The signal "ep/trn_rerrfwd_n" is sourceless and has been removed.
The signal "ep/cfg_interrupt_msienable" is sourceless and has been removed.
The signal "ep/cfg_dcommand<15>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<14>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<13>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<12>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<11>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<10>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<8>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<7>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<6>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<5>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<4>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<1>" is sourceless and has been removed.
The signal "ep/cfg_rd_wr_done_n" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lock_useraccess_o
r00001" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lock_useraccess_n
ot0002_inv" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_en_n_d_or0
00011_INV_0" (BUF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_en_n_d_or0
0001" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_en_n_d"
(SFF) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_en_n_d" is
sourceless and has been removed.
The signal "ep/cfg_err_cpl_rdy_n" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<7>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<6>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<5>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<4>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<3>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<2>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<1>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<0>" is sourceless and has been removed.
The signal "ep/cfg_pcie_link_state_n<2>" is sourceless and has been removed.
The signal "ep/cfg_pcie_link_state_n<1>" is sourceless and has been removed.
The signal "ep/cfg_pcie_link_state_n<0>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<15>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<14>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<13>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<12>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<11>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<10>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<9>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<8>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<7>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<6>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<5>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<4>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<3>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<2>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<1>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<0>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<11>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<10>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<9>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<8>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<7>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<6>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<5>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<4>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<3>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<2>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<1>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<0>" is sourceless and has been removed.
The signal "ep/trn_tbuf_av<3>" is sourceless and has been removed.
The signal "ep/trn_tbuf_av<2>" is sourceless and has been removed.
The signal "ep/trn_tbuf_av<1>" is sourceless and has been removed.
The signal "ep/trn_tbuf_av<0>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_mac_link_up" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_msi_enable0" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_stats_tlp_received" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_io_space_enable" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/fe_mem_space_enable" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_pme_ack" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_pwr_turn_off_req" is sourceless and has
been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/pwr_interface/cfg_to_turnoff_n" (SFF)
removed.
  The signal "cfg_to_turnoff_n_c" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_bus_master_enable" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/fe_parity_error_response" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_serr_enable" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<7>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<6>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<5>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<4>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<3>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<2>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<1>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<9>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<8>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<7>" is sourceless and
has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_1_and0000"
(ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_1_and0000"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_1" (SFF)
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<6>" is sourceless and
has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_1_and0000_SW
0" (ROM) removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N460" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<5>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<4>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<3>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<2>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<1>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<0>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<7>" is sourceless
and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_0_and0000"
(ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_0_and0000"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_0" (SFF)
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<6>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<5>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<4>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<3>" is sourceless
and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_0_and0000_SW
0" (ROM) removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N453" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<2>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<1>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<0>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<7>" is sourceless
and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_2_and0000_SW
0" (ROM) removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N462" is sourceless and has been
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_2_and0000"
(ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_2_and0000"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_int_2" (SFF)
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<6>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<5>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<4>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<3>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<2>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<1>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<0>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_rx_valid_n<1>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<16>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<15>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<14>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<13>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<12>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<11>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<5>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<4>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<3>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<2>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<1>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_pso<0>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_mac_negotiated_link_width<2>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_mac_negotiated_link_width<1>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_mac_negotiated_link_width<0>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_payload_size<2>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_payload_size<1>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_payload_size<0>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_read_request_size<2>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_read_request_size<1>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_read_request_size<0>" is sourceless and
has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_elec_idle/VCC" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0/VCC"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1/VCC"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0/VCC"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1/VCC"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset/VCC" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_elec_idle/VCC" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_phy_status/VCC"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/intr_rdy" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/cfg_interrupt_rdy_
n1_INV_0" (BUF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_rd
y_q" (SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_rd
y_q" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_is_np_and_cpl_abort"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectedcorrectable_
not0001" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectednonfatal_or0
000" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<0
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<5
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<6
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<7
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<8
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<9
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
8>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
9>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
8>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
9>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
8>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
9>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_cmp_eq000
2" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
9>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_posted"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wp_add0000<0>"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wp_add0000<1>"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wp_add0000<2>"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<8>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<10>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<12>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<13>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<14>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<15>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<20>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<22>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<23>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<25>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<26>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<27>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<28>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<29>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<30>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<31>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte_mux
0000<2>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte_1"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte<1>"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_9_mux00001
" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_9_mux0000"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_9" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_8_mux00001
" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_8_mux0000"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_8" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_15_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_15_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_15" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_14_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_14_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_14" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_13_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_13_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_13" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_12_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_12_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_12" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_11_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_11_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_11" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_10_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_10_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_10" (SFF)
removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/N2" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte_2"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte<2>"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_31_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_31_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_31" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_30_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_30_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_30" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_29_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_29_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_29" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_28_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_28_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_28" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_27_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_27_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_27" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_26_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_26_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_26" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_25_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_25_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_25" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_24_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_24_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_24" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_23_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_23_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_23" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_22_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_22_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_22" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_21_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_21_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_21" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_20_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_20_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_20" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_19_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_19_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_19" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_18_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_18_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_18" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_17_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_17_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_17" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_16_mux0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_16_mux0000
" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_16" (SFF)
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte_mux
0000<2>1" (ROM) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word_mux000
02" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word_mux000
0" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word" (SFF)
removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_7_mux00001
" (ROM) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_7_mux0000"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_7" (SFF)
removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_6_mux00001
" (ROM) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_6_mux0000"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_6" (SFF)
removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_5_mux00001
" (ROM) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_5_mux0000"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_5" (SFF)
removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_4_mux00001
" (ROM) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_4_mux0000"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_4" (SFF)
removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_3_mux00001
" (ROM) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_3_mux0000"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_3" (SFF)
removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_2_mux00001
" (ROM) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_2_mux0000"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_2" (SFF)
removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_1_mux00001
" (ROM) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_1_mux0000"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_1" (SFF)
removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_0_mux00001
" (ROM) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_0_mux0000"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_0" (SFF)
removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lock_useraccess_n
ot0003_inv" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_data_en" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_data_en_d"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_data_en_d" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_wr_done_n_
not00011_INV_0" (BUF) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_wr_done_n_
not0001" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_wr_done_n"
(SFF) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_not00
01" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_0"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_1"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_2"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_3"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_4"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_5"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_6"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_7"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_8"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_9"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_10"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_11"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_12"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_13"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_14"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_15"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_0"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_1"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_2"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_3"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_4"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_5"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_6"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_7"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_8"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_9"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_10"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_11"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_12"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_13"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_14"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_15"
(SFF) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_int<0>
" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_int<1>
" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_int<2>
" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_int<3>
" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_int<4>
" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/pwr_interface/cfg_pm_wake_n_inv" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/dout_int<6
8>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/output_sta
ge_68" (FF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/output_sta
ge<68>" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rerrfwd_mux000
01" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rerrfwd_mux000
0" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rerrfwd" (SFF)
removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rerrfwd" is
sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rerrfwd_n1_INV_0" (BUF)
removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/dout_int<6
9>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/output_sta
ge_69" (FF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/output_sta
ge<69>" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rrem_mux0000<0
>1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rrem_mux0000<0
>" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rrem_0" (SFF)
removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rrem<0>" is
sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rrem_n<3>1_INV_0" (BUF)
removed.
        The signal "trn_rrem_n_c<0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/output_sta
ge<68>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/output_sta
ge<69>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/bram_style
_fifo_dout_reg<68>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/output_sta
ge_68" (FF) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/bram_style
_fifo_dout_reg<69>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/output_sta
ge_69" (FF) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst_not0001" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<5>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_5"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<5>"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rbar_hit_n<5>1_INV_0"
(BUF) removed.
    The signal "trn_rbar_hit_n_c<5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<4>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_4"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<4>"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rbar_hit_n<4>1_INV_0"
(BUF) removed.
    The signal "trn_rbar_hit_n_c<4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<3>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_3"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<3>"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rbar_hit_n<3>1_INV_0"
(BUF) removed.
    The signal "trn_rbar_hit_n_c<3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<2>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_2"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<2>"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rbar_hit_n<2>1_INV_0"
(BUF) removed.
    The signal "trn_rbar_hit_n_c<2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<1>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_1"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<1>"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rbar_hit_n<1>1_INV_0"
(BUF) removed.
    The signal "trn_rbar_hit_n_c<1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rrem<4>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rrem_n<7>1_INV_0" (BUF)
removed.
  The signal "trn_rrem_n_c<4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_byp_in_progress
_reg_and0000" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_ph_cmp_eq0000"
is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_ph" (SFF)
removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_ph"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_ph_d" (SFF)
removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_ph_d" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc_0" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc<0>"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<0>" (ROM) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<0>" is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<0>" (MUX) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<0>" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<1>" (MUX) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<1>" is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<2>" (MUX) removed.
              The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<2>" is sourceless and has been removed.
               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<3>" (MUX) removed.
                The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<3>" is sourceless and has been removed.
                 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<4>" (MUX) removed.
                  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<4>" is sourceless and has been removed.
                   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<5>" (MUX) removed.
                    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<5>" is sourceless and has been removed.
                     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<6>" (MUX) removed.
                      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_c
y<6>" is sourceless and has been removed.
                       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_x
or<7>" (XOR) removed.
                        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_sub0000<7>" is
sourceless and has been removed.
                         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_7" (SFF)
removed.
                     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_x
or<6>" (XOR) removed.
                      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_sub0000<6>" is
sourceless and has been removed.
                       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_6" (SFF)
removed.
                   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_x
or<5>" (XOR) removed.
                    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_sub0000<5>" is
sourceless and has been removed.
                     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_5" (SFF)
removed.
                 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_x
or<4>" (XOR) removed.
                  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_sub0000<4>" is
sourceless and has been removed.
                   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_4" (SFF)
removed.
               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_x
or<3>" (XOR) removed.
                The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_sub0000<3>" is
sourceless and has been removed.
                 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_3" (SFF)
removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_x
or<2>" (XOR) removed.
              The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_sub0000<2>" is
sourceless and has been removed.
               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_2" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_x
or<1>" (XOR) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_sub0000<1>" is
sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_1" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_x
or<0>" (XOR) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_sub0000<0>" is
sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_ph_av_0" (SFF)
removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc_1" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc<1>"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<1>" (ROM) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<1>" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc_2" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc<2>"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<2>" (ROM) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<2>" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc_3" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc<3>"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<3>" (ROM) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<3>" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc_4" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc<4>"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<4>" (ROM) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<4>" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc_5" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc<5>"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<5>" (ROM) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<5>" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc_6" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc<6>"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<6>" (ROM) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<6>" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc_7" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_ph_alloc<7>"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<7>" (ROM) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_ph_av_sub0000_l
ut<7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_ph_cmp_eq0000"
is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_ph" (SFF)
removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_ph"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_ph_d" (SFF)
removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_ph_d" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_ph_d2" (SFF)
removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_ph_d2" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_or00001" (ROM)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_or0000"
is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_0" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<0>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<0>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<0>" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<0>" (MUX) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<0>" is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<1>" (MUX) removed.
              The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<1>" is sourceless and has been removed.
               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<2>" (MUX) removed.
                The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<2>" is sourceless and has been removed.
                 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<3>" (MUX) removed.
                  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<3>" is sourceless and has been removed.
                   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<4>" (MUX) removed.
                    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<4>" is sourceless and has been removed.
                     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<5>" (MUX) removed.
                      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<5>" is sourceless and has been removed.
                       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<6>" (MUX) removed.
                        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
cy<6>" is sourceless and has been removed.
                         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
xor<7>" (XOR) removed.
                          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_sub0000<7>"
is sourceless and has been removed.
                           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_7" (SFF)
removed.
                       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
xor<6>" (XOR) removed.
                        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_sub0000<6>"
is sourceless and has been removed.
                         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_6" (SFF)
removed.
                     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
xor<5>" (XOR) removed.
                      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_sub0000<5>"
is sourceless and has been removed.
                       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_5" (SFF)
removed.
                   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
xor<4>" (XOR) removed.
                    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_sub0000<4>"
is sourceless and has been removed.
                     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_4" (SFF)
removed.
                 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
xor<3>" (XOR) removed.
                  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_sub0000<3>"
is sourceless and has been removed.
                   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_3" (SFF)
removed.
               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
xor<2>" (XOR) removed.
                The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_sub0000<2>"
is sourceless and has been removed.
                 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_2" (SFF)
removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
xor<1>" (XOR) removed.
              The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_sub0000<1>"
is sourceless and has been removed.
               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_1" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
xor<0>" (XOR) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_sub0000<0>"
is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_nph_av_0" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<0>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<0>" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<0>" (MUX) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<0>" is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<1>" (MUX) removed.
              The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<1>" is sourceless and has been removed.
               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<2>" (MUX) removed.
                The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<2>" is sourceless and has been removed.
                 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<3>" (MUX) removed.
                  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<3>" is sourceless and has been removed.
                   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<4>" (MUX) removed.
                    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<4>" is sourceless and has been removed.
                     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<5>" (MUX) removed.
                      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<5>" is sourceless and has been removed.
                       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<6>" (MUX) removed.
                        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<6>" is sourceless and has been removed.
                         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<7>" (MUX) removed.
                          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<7>" is sourceless and has been removed.
                           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<8>" (MUX) removed.
                            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<8>" is sourceless and has been removed.
                             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<9>" (MUX) removed.
                              The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<9>" is sourceless and has been removed.
                               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<10>" (MUX) removed.
                                The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_c
y<10>" is sourceless and has been removed.
                                 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<11>" (XOR) removed.
                                  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<11>"
is sourceless and has been removed.
                                   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_11" (SFF)
removed.
                               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<10>" (XOR) removed.
                                The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<10>"
is sourceless and has been removed.
                                 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_10" (SFF)
removed.
                             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<9>" (XOR) removed.
                              The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<9>" is
sourceless and has been removed.
                               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_9" (SFF)
removed.
                           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<8>" (XOR) removed.
                            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<8>" is
sourceless and has been removed.
                             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_8" (SFF)
removed.
                         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<7>" (XOR) removed.
                          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<7>" is
sourceless and has been removed.
                           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_7" (SFF)
removed.
                       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<6>" (XOR) removed.
                        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<6>" is
sourceless and has been removed.
                         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_6" (SFF)
removed.
                     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<5>" (XOR) removed.
                      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<5>" is
sourceless and has been removed.
                       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_5" (SFF)
removed.
                   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<4>" (XOR) removed.
                    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<4>" is
sourceless and has been removed.
                     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_4" (SFF)
removed.
                 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<3>" (XOR) removed.
                  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<3>" is
sourceless and has been removed.
                   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_3" (SFF)
removed.
               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<2>" (XOR) removed.
                The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<2>" is
sourceless and has been removed.
                 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_2" (SFF)
removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<1>" (XOR) removed.
              The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<1>" is
sourceless and has been removed.
               Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_1" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_x
or<0>" (XOR) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_sub0000<0>" is
sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/trn_rfc_pd_av_0" (SFF)
removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_1" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<1>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<1>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<1>" is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<1>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<1>" is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_2" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<2>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<2>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<2>" is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<2>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<2>" is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_3" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<3>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<3>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<3>" is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<3>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<3>" is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_4" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<4>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<4>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<4>" is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<4>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<4>" is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_5" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<5>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<5>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<5>" is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<5>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<5>" is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_6" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<6>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<6>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<6>" is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<6>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<6>" is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_7" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<7>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<7>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_nph_av_sub0000_
lut<7>" is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<7>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<7>" is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_8" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<8>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<8>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<8>" is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_9" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<9>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<9>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<9>" is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_10" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<10>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<10>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<10>" is sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd_11" (SFF) removed.
        The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_recvd<11>" is
sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<11>" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/Msub_trn_rfc_pd_av_sub0000_l
ut<11>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_nph_cmp_eq0000
" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_nph" (SFF)
removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_nph" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_nph_d" (SFF)
removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_nph_d" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc_0" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc<0>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc_1" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc<1>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc_2" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc<2>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc_3" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc<3>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc_4" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc<4>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc_5" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc<5>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc_6" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc<6>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc_7" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_nph_alloc<7>"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_pd_cmp_eq0000"
is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_pd" (SFF)
removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_pd"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_pd_d" (SFF)
removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_pd_d" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_0" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<0>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_1" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<1>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_2" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<2>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_3" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<3>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_4" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<4>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_5" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<5>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_6" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<6>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_7" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<7>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_8" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<8>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_9" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<9>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_10" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<10>"
is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc_11" (SFF)
removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/reg_pd_alloc<11>"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_pd_cmp_eq0000"
is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_pd" (SFF)
removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_pd"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_pd_d" (SFF)
removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_pd_d" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_pd_d2" (SFF)
removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_pd_d2" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_nph_cmp_eq0000
" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_nph" (SFF)
removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_nph" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_nph_d" (SFF)
removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_nph_d" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_nph_d2" (SFF)
removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_nph_d2" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/N19" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/full_rstpo
t" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/full_rstpo
t" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/full" (FF)
removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/full" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/afull_rstp
ot_SW0" (ROM) removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N504" is sourceless and has been
removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/afull_rstp
ot" (ROM) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/afull_rstp
ot" is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/afull"
(FF) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/afull" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/data_count
_int_4_rstpot_SW1" (ROM) removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N512" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N494" is sourceless and has been
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<2>" (ROM) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/N14" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<4>" (ROM) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<3>" (ROM) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N496" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N498" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N729" is sourceless and has been
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word_mux000
01" (ROM) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N759" is sourceless and has been
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<1>" (MUX) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N760" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N761" is sourceless and has been
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<5>" (MUX) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N762" is sourceless and has been
removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_re
q" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_rd
yx_and0000" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_rd
yx" (FF) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_assert_n_q" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q<0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q<1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q<2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q<3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q<4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q<5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q<6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q<7>" is sourceless and has been removed.
The signal "app/PIO/PIO_EP/EP_TX/trn_trem_n_mux0000<4>" is sourceless and has
been removed.
 Sourceless block "app/PIO/PIO_EP/EP_TX/trn_trem_n_3" (FF) removed.
  The signal "trn_trem_n_c<3>" is sourceless and has been removed.
   Sourceless block "app/PIO/PIO_EP/EP_TX/trn_trem_n_mux0000<4>1" (ROM) removed.
The signal "app/PIO/PIO_EP/EP_TX/trn_trem_n_mux0000<5>" is sourceless and has
been removed.
 Sourceless block "app/PIO/PIO_EP/EP_TX/trn_trem_n_2" (FF) removed.
  The signal "trn_trem_n_c<2>" is sourceless and has been removed.
   Sourceless block "app/PIO/PIO_EP/EP_TX/trn_trem_n_mux0000<5>1" (ROM) removed.
The signal "app/PIO/PIO_EP/EP_TX/trn_trem_n_mux0000<6>" is sourceless and has
been removed.
 Sourceless block "app/PIO/PIO_EP/EP_TX/trn_trem_n_1" (FF) removed.
  The signal "trn_trem_n_c<1>" is sourceless and has been removed.
   Sourceless block "app/PIO/PIO_EP/EP_TX/trn_trem_n_mux0000<6>1" (ROM) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "cfg_command_c<2>" is unused and has been removed.
 Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_2"
(SFF) removed.
The signal "trn_reof_n_c" is unused and has been removed.
 Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_reof_n1_INV_0" (BUF)
removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_pcie_link_state_n_not00031" (ROM)
removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_pcie_link_state_n_not00041" (ROM)
removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_pcie_link_state_n_not00051" (ROM)
removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_err_cpl_rdy_n1"
(ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_assert_n_q" (FF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q_0" (FF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q_1" (FF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q_2" (FF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q_3" (FF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q_4" (FF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q_5" (FF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q_6" (FF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/cfg_int
errupt_di_q_7" (FF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_rd
yx_and00001" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_0"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_10"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_11"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_12"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_13"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_14"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_15"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_3"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_7"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_9"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_data_en1"
(ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_1"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_10"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_11"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_12"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_13"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_14"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_15"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_6"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_7"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_8"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_0"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_1"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_10"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_11"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_12"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_13"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_14"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_15"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_2"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_3"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_6"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_7"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_8"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_9"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_not00
011" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgctrl_0"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgctrl_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgctrl_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgctrl_6"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_0"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_1"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_2"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_3"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_6"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_7"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_0"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_1"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_10"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_11"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_12"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_13"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_14"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_15"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_2"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_3"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_6"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_7"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_8"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_9"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word_mux000
01_SW0_SW0" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_nph_cmp_eq0000
1" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_pd_cmp_eq00001
" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxall_ph_cmp_eq00001
" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_nph_cmp_eq0000
1" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_pd_cmp_eq00001
" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/service_rxrcd_ph_cmp_eq00001
" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/Mshreg_dou
t_int_68_0" () removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/Mshreg_dou
t_int_69_0" () removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/full_not00
0111" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_byp_in_progress
_reg_and00001" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<1>_F" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<1>_G" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<2>_SW0_SW0" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<3>_SW0_SW0" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<4>_SW0_SW0" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<5>_F" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<5>_G" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_reof_mux000011
" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rrem_4" (SFF)
removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tbuf_av_cpl1"
(ROM) removed.
Unused block "ep/GND" (ZERO) removed.
Unused block "ep/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT4 		app/PIO/PIO_EP/EP_TX/trn_td_mux0000<16>38_SW0_F
LUT4 		app/PIO/PIO_EP/EP_TX/trn_td_mux0000<17>38_SW0_F
LUT4 		app/PIO/PIO_EP/EP_TX/trn_td_mux0000<18>38_SW0_F
GND 		app/PIO/XST_GND
VCC 		app/PIO/XST_VCC
GND 		ep/BU2/U0/pcie_ep0/pcie_blk_if/XST_GND
VCC 		ep/BU2/U0/pcie_ep0/pcie_blk_if/XST_VCC
INV
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/Madd_reg_cfg_wp_add0000
_xor<0>11_INV_0
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/Madd_reg_cfg_wp_add0000
_xor<1>11
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/Madd_reg_cfg_wp_add0000
_xor<2>11
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_is_np_and_cpl_abort
1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_posted_and00001
FDRE 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wp_0
   optimized to 0
FDRE 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wp_1
   optimized to 0
FDRE 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wp_2
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_0
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_1
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_10
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_11
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_12
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_13
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_14
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_15
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_16
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_17
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_18
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_19
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_2
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_20
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_21
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_22
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_23
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_24
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_25
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_26
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_27
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_28
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_29
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_3
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_30
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_31
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_32
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_33
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_34
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_35
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_36
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_37
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_38
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_39
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_4
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_40
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_41
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_42
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_43
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_44
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_45
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_46
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_47
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_48
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_49
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_5
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_6
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_7
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_8
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_9
   optimized to 0
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_cmp_eq00
021
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
0>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
10>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
11>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
12>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
13>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
14>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
15>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
16>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
17>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
18>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
19>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
1>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
20>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
21>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
22>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
23>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
24>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
25>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
26>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
27>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
28>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
29>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
2>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
30>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
31>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
32>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
33>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
34>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
35>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
36>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
37>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
38>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
39>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
3>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
40>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
41>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
42>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
43>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
44>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
45>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
46>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
47>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
49>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
4>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
5>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
6>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
7>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
8>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
9>1
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectedcorrectable
   optimized to 0
INV
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectedcorrectable
_not00011_INV_0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectednonfatal
   optimized to 0
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectednonfatal_or
00001
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_incr_cplu
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledtargetabort
   optimized to 0
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_r
eq1
FDC
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_r
eq_q
   optimized to 0
FDE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_v
ector_0
   optimized to 0
FDE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_v
ector_1
   optimized to 0
FDE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_v
ector_2
   optimized to 0
FDE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_v
ector_3
   optimized to 0
FDE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_v
ector_4
   optimized to 0
FDE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_v
ector_5
   optimized to 0
FDE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_v
ector_6
   optimized to 0
FDE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/intr_v
ector_7
   optimized to 0
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr/state_
FSM_FFd1-In11
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mxor_cfg_dwaddr_
int_Result<0>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mxor_cfg_dwaddr_
int_Result<1>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mxor_cfg_dwaddr_
int_Result<2>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mxor_cfg_dwaddr_
int_Result<3>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mxor_cfg_dwaddr_
int_Result<4>1
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_0
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_1
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_2
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_3
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_4
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_5
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_6
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_set_detected_
corr_error_d
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lock_useraccess
   optimized to 0
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lock_useraccess_
and00001
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom0
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom1
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom2
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom3
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom4
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom5
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom6
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_1
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_10
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_12
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_13
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_14
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_15
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_20
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_22
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_23
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_25
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_26
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_27
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_28
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_29
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_3
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_30
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_31
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_6
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_7
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_8
   optimized to 0
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<10>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<12>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<13>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<14>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<15>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<1>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<20>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<22>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<23>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<25>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<26>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<27>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<28>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<29>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<30>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<31>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<3>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<6>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<7>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<8>1
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_not00
0211
INV
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/pwr_interface/cfg_pm_wake_n_inv1_INV_
0
FDRSE 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/pwr_interface/l0_pme_req_in
   optimized to 0
INV 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/transactions_pending1_INV_0
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo/wr_en_int
1
LUT6
		ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_pktcnt_not0001
21
LUT6 		ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_wren1
FDRSE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_byp_in_progres
s_reg
   optimized to 0
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trigger_bypass1
FDS 		ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rnp_ok_d
   optimized to 1
INV
		ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst_not00011_INV_0
GND 		ep/BU2/XST_GND
VCC 		ep/BU2/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Strength | Rate |              |          | Delay    |
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| pci_exp_rxn<0>                     | IPAD             | INPUT     |                      |          |      |              |          |          |
| pci_exp_rxp<0>                     | IPAD             | INPUT     |                      |          |      |              |          |          |
| pci_exp_txn<0>                     | OPAD             | OUTPUT    |                      |          |      |              |          |          |
| pci_exp_txp<0>                     | OPAD             | OUTPUT    |                      |          |      |              |          |          |
| refclkout                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sys_clk_n                          | IPAD             | INPUT     |                      |          |      |              |          |          |
| sys_clk_p                          | IPAD             | INPUT     |                      |          |      |              |          |          |
| sys_reset_n                        | IOB              | INPUT     | LVCMOS25             |          |      |              | PULLUP   |          |
+-------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Development System Reference Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 14 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM   | PLL   | Full Hierarchical Name                                                                           |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| xilinx_pci_exp_ep/                 |           | 101/1587      | 0/2816        | 134/2504      | 64/211        | 0/10      | 0/0     | 0/3   | 0/0   | 0/0   | 0/0   | 0/1   | xilinx_pci_exp_ep                                                                                |
| +app                               |           | 0/149         | 0/258         | 0/368         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/app                                                                            |
| ++PIO                              |           | 0/149         | 0/258         | 0/368         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/app/PIO                                                                        |
| +++PIO_EP                          |           | 0/149         | 0/258         | 0/368         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/app/PIO/PIO_EP                                                                 |
| ++++EP_MEM                         |           | 31/31         | 67/67         | 81/81         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/app/PIO/PIO_EP/EP_MEM                                                          |
| +++++EP_MEM                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 4/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/app/PIO/PIO_EP/EP_MEM/EP_MEM                                                   |
| ++++EP_RX                          |           | 56/56         | 115/115       | 143/143       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/app/PIO/PIO_EP/EP_RX                                                           |
| ++++EP_TX                          |           | 62/62         | 76/76         | 144/144       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/app/PIO/PIO_EP/EP_TX                                                           |
| +ep                                |           | 0/1337        | 0/2558        | 0/2002        | 0/147         | 0/6       | 0/0     | 0/3   | 0/0   | 0/0   | 0/0   | 0/1   | xilinx_pci_exp_ep/ep                                                                             |
| ++BU2                              |           | 0/1337        | 0/2558        | 0/2002        | 0/147         | 0/6       | 0/0     | 0/3   | 0/0   | 0/0   | 0/0   | 0/1   | xilinx_pci_exp_ep/ep/BU2                                                                         |
| +++U0                              |           | 0/1337        | 0/2558        | 0/2002        | 0/147         | 0/6       | 0/0     | 0/3   | 0/0   | 0/0   | 0/0   | 0/1   | xilinx_pci_exp_ep/ep/BU2/U0                                                                      |
| ++++pcie_ep0                       |           | 2/1337        | 2/2558        | 1/2002        | 0/147         | 0/6       | 0/0     | 0/3   | 0/0   | 0/0   | 0/0   | 0/1   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0                                                             |
| +++++extend_clk                    |           | 7/7           | 15/15         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/extend_clk                                                  |
| +++++pcie_blk                      |           | 7/70          | 10/100        | 10/64         | 0/0           | 0/5       | 0/0     | 0/3   | 0/0   | 0/0   | 0/0   | 0/1   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk                                                    |
| ++++++SIO                          |           | 0/42          | 0/70          | 0/22          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk/SIO                                                |
| +++++++.pcie_gt_wrapper_i          |           | 28/42         | 43/70         | 15/22         | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i                             |
| ++++++++tile0_txsync_i             |           | 14/14         | 27/27         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i              |
| ++++++clocking_i                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 0/0   | 1/1   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i                                         |
| ++++++pcie_mim_wrapper_i           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/5       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i                                 |
| +++++++bram_retry                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry                      |
| +++++++bram_tl_rx                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx                      |
| +++++++bram_tl_tx                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx                      |
| ++++++prod_fixes_I                 |           | 14/14         | 15/15         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I                                       |
| ++++++use_reset_logic.reset_i      |           | 7/7           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i                            |
| +++++pcie_blk_if                   |           | 1/1258        | 0/2441        | 1/1932        | 0/147         | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if                                                 |
| ++++++cf_bridge                    |           | 8/368         | 14/692        | 1/426         | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge                                       |
| +++++++cfg_arb                     |           | 133/133       | 187/187       | 240/240       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb                               |
| +++++++error_manager               |           | 36/104        | 69/233        | 24/107        | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager                         |
| ++++++++cfg_hdr_buf                |           | 18/18         | 50/50         | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf             |
| ++++++++cmt_hdr_buf                |           | 18/18         | 50/50         | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf             |
| ++++++++cor_cntr                   |           | 6/6           | 11/11         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr                |
| ++++++++cplt_cntr                  |           | 5/5           | 11/11         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr               |
| ++++++++cplu_cntr                  |           | 4/4           | 11/11         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr               |
| ++++++++ftl_cntr                   |           | 5/5           | 11/11         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr                |
| ++++++++nfl_cntr                   |           | 4/4           | 11/11         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr                |
| ++++++++wtd_cor                    |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor                 |
| ++++++++wtd_cplt                   |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt                |
| ++++++++wtd_cplu                   |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu                |
| ++++++++wtd_ftl                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl                 |
| ++++++++wtd_nfl                    |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl                 |
| +++++++interrupt_interface         |           | 1/8           | 0/2           | 1/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface                   |
| ++++++++u_cmm_intr                 |           | 7/7           | 2/2           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/u_cmm_intr        |
| +++++++management_interface        |           | 115/115       | 256/256       | 62/62         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface                  |
| ++++++ll_bridge                    |           | 0/889         | 0/1749        | 0/1505        | 0/139         | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge                                       |
| +++++++ll_credit                   |           | 84/144        | 199/387       | 117/157       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit                             |
| ++++++++srl_gen[0].srl_cal2        |           | 6/6           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/srl_gen[0].srl_cal2         |
| ++++++++srl_gen[0].srl_cal3        |           | 6/6           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/srl_gen[0].srl_cal3         |
| ++++++++srl_gen[0].srl_cal4        |           | 6/6           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/srl_gen[0].srl_cal4         |
| ++++++++srl_gen[0].srl_cal5        |           | 6/6           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/srl_gen[0].srl_cal5         |
| ++++++++srl_gen[0].srl_cal6        |           | 6/6           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/srl_gen[0].srl_cal6         |
| ++++++++srl_gen[0].srl_cal7        |           | 5/5           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/srl_gen[0].srl_cal7         |
| ++++++++srl_gen[0].srl_cal_tag0    |           | 5/5           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/srl_gen[0].srl_cal_tag0     |
| ++++++++srl_gen[0].srl_cal_tag1    |           | 5/5           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/srl_gen[0].srl_cal_tag1     |
| ++++++++sub_srl_gen[0].srl_sub_cal |           | 3/3           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/sub_srl_gen[0].srl_sub_cal2 |
| ++++++++sub_srl_gen[0].srl_sub_cal |           | 3/3           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/sub_srl_gen[0].srl_sub_cal3 |
| ++++++++sub_srl_gen[0].srl_sub_cal |           | 3/3           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/sub_srl_gen[0].srl_sub_cal4 |
| ++++++++sub_srl_gen[0].srl_sub_cal |           | 3/3           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/sub_srl_gen[0].srl_sub_cal5 |
| ++++++++sub_srl_gen[0].srl_sub_cal |           | 3/3           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/ll_credit/sub_srl_gen[0].srl_sub_cal6 |
| +++++++rx_bridge                   |           | 37/465        | 73/849        | 12/745        | 0/139         | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge                             |
| ++++++++arb_inst                   |           | 57/57         | 65/65         | 127/127       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst                    |
| ++++++++bar_decoder                |           | 15/15         | 9/9           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder                 |
| ++++++++fifo_inst                  |           | 63/157        | 101/324       | 137/305       | 0/70          | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst                   |
| +++++++++bq_fifo                   |           | 32/32         | 81/81         | 86/86         | 70/70         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bq_fifo           |
| +++++++++oq_fifo                   |           | 62/62         | 142/142       | 82/82         | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo           |
| ++++++++snk_inst                   |           | 133/199       | 285/378       | 166/269       | 67/69         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst                    |
| +++++++++bar_hit                   |           | 16/16         | 26/26         | 24/24         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit            |
| +++++++++malformed_checks          |           | 45/45         | 62/62         | 74/74         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks   |
| +++++++++pwr_mgmt                  |           | 5/5           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt           |
| +++++++tx_bridge                   |           | 1/280         | 1/513         | 1/603         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge                             |
| ++++++++tx_arb                     |           | 115/115       | 142/142       | 289/289       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb                      |
| ++++++++tx_bridge                  |           | 164/164       | 370/370       | 313/313       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | xilinx_pci_exp_ep/ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge                   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
