# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do and_gate_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate {C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:20 on Oct 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate" C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate.v 
# -- Compiling module and_gate
# 
# Top level modules:
# 	and_gate
# End time: 22:07:20 on Oct 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate {C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:20 on Oct 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate" C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate_tb.v 
# -- Compiling module and_gate_tb
# 
# Top level modules:
# 	and_gate_tb
# End time: 22:07:20 on Oct 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  and_gate_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" and_gate_tb 
# Start time: 22:07:22 on Oct 28,2017
# Loading work.and_gate_tb
# Loading work.and_gate
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# End time: 22:07:36 on Oct 28,2017, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
