{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510118871717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510118871723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 00:27:51 2017 " "Processing started: Wed Nov 08 00:27:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510118871723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510118871723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bloque -c bloque " "Command: quartus_map --read_settings_files=on --write_settings_files=off bloque -c bloque" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510118871723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510118872442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510118872442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloque " "Found entity 1: bloque" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510118889964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510118889964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloque_test " "Found entity 1: bloque_test" {  } { { "bloque_test.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510118889971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510118889971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloque " "Elaborating entity \"bloque\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510118890004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 17 bloque.v(76) " "Verilog HDL assignment warning at bloque.v(76): truncated value with size 23 to match size of target (17)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510118890006 "|bloque"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 17 bloque.v(77) " "Verilog HDL assignment warning at bloque.v(77): truncated value with size 23 to match size of target (17)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510118890006 "|bloque"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 bloque.v(78) " "Verilog HDL assignment warning at bloque.v(78): truncated value with size 22 to match size of target (17)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510118890007 "|bloque"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 17 bloque.v(79) " "Verilog HDL assignment warning at bloque.v(79): truncated value with size 23 to match size of target (17)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510118890007 "|bloque"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 17 bloque.v(80) " "Verilog HDL assignment warning at bloque.v(80): truncated value with size 23 to match size of target (17)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510118890007 "|bloque"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 bloque.v(81) " "Verilog HDL assignment warning at bloque.v(81): truncated value with size 22 to match size of target (17)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510118890007 "|bloque"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[0\] GND " "Pin \"y0\[0\]\" is stuck at GND" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510118890851 "|bloque|y0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[1\] GND " "Pin \"y0\[1\]\" is stuck at GND" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510118890851 "|bloque|y0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[2\] GND " "Pin \"y0\[2\]\" is stuck at GND" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510118890851 "|bloque|y0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[3\] GND " "Pin \"y0\[3\]\" is stuck at GND" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510118890851 "|bloque|y0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[4\] GND " "Pin \"y0\[4\]\" is stuck at GND" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510118890851 "|bloque|y0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[5\] GND " "Pin \"y0\[5\]\" is stuck at GND" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510118890851 "|bloque|y0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y2\[0\] GND " "Pin \"y2\[0\]\" is stuck at GND" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510118890851 "|bloque|y2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y2\[1\] GND " "Pin \"y2\[1\]\" is stuck at GND" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510118890851 "|bloque|y2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y2\[2\] GND " "Pin \"y2\[2\]\" is stuck at GND" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510118890851 "|bloque|y2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y2\[3\] GND " "Pin \"y2\[3\]\" is stuck at GND" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510118890851 "|bloque|y2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y2\[4\] GND " "Pin \"y2\[4\]\" is stuck at GND" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/bloque/bloque.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510118890851 "|bloque|y2[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510118890851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510118890990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510118891477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510118891477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "342 " "Implemented 342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510118891567 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510118891567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "235 " "Implemented 235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510118891567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510118891567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510118891591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 00:28:11 2017 " "Processing ended: Wed Nov 08 00:28:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510118891591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510118891591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510118891591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510118891591 ""}
