#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 25 14:02:06 2018
# Process ID: 6732
# Current directory: C:/Users/hatic/deigit_des
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12840 C:\Users\hatic\deigit_des\deigit_des.xpr
# Log file: C:/Users/hatic/deigit_des/vivado.log
# Journal file: C:/Users/hatic/deigit_des\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hatic/deigit_des/deigit_des.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hatic/Masaüstü/Library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hatic/match_password'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hatic/time_end'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hatic/display_and_record'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 941.598 ; gain = 221.844
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736752A
set_property PROGRAM.FILE {C:/Users/hatic/deigit_des/deigit_des.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hatic/deigit_des/deigit_des.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {C:/Users/hatic/deigit_des/deigit_des.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:display_and_record:1.0 - display_and_record_0
Adding cell -- xilinx.com:user:match_password:1.0 - match_password_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_8
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_9
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_10
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_11
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:XUP:xup_dff:1.0 - xup_dff_0
Adding cell -- xilinx.com:XUP:xup_dff:1.0 - xup_dff_1
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:XUP:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:XUP:xup_inv:1.0 - xup_inv_1
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_2
Adding cell -- xilinx.com:XUP:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_3
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_4
Adding cell -- xilinx.com:XUP:debounce:1.0 - debounce_0
Adding cell -- xilinx.com:XUP:debounce:1.0 - debounce_1
Adding cell -- xilinx.com:XUP:xup_dff:1.0 - xup_dff_2
Adding cell -- xilinx.com:XUP:debounce:1.0 - debounce_2
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_5
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_6
Adding cell -- xilinx.com:XUP:xup_or2:1.0 - xup_or2_1
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_7
Adding cell -- xilinx.com:XUP:debounce:1.0 - debounce_3
Adding cell -- xilinx.com:XUP:xup_inv:1.0 - xup_inv_2
Adding cell -- xilinx.com:XUP:xup_and3:1.0 - xup_and3_0
Adding cell -- xilinx.com:XUP:xup_inv:1.0 - xup_inv_3
Adding cell -- xilinx.com:XUP:seg7display:1.0 - seg7display_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:XUP:xup_2_to_1_mux_vector:1.0 - xup_2_to_1_mux_vector_0
Adding cell -- xilinx.com:XUP:xup_2_to_1_mux_vector:1.0 - xup_2_to_1_mux_vector_1
Adding cell -- xilinx.com:XUP:xup_2_to_1_mux:1.0 - xup_2_to_1_mux_0
Adding cell -- xilinx.com:XUP:xup_dff:1.0 - xup_dff_3
Adding cell -- xilinx.com:XUP:debounce:1.0 - debounce_4
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_1
Adding cell -- xilinx.com:XUP:xup_and3:1.0 - xup_and3_1
Adding cell -- xilinx.com:XUP:xup_or2:1.0 - xup_or2_2
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_8
Adding cell -- xilinx.com:XUP:xup_inv:1.0 - xup_inv_4
Adding cell -- xilinx.com:XUP:xup_inv:1.0 - xup_inv_5
Adding cell -- xilinx.com:XUP:xup_dff:1.0 - xup_dff_4
Adding cell -- xilinx.com:XUP:xup_and3:1.0 - xup_and3_2
Adding cell -- xilinx.com:XUP:xup_inv:1.0 - xup_inv_6
Adding cell -- xilinx.com:XUP:xup_dff:1.0 - xup_dff_5
Adding cell -- xilinx.com:XUP:xup_dff:1.0 - xup_dff_6
Adding cell -- xilinx.com:XUP:xup_or3:1.0 - xup_or3_1
Adding cell -- xilinx.com:XUP:xup_and3:1.0 - xup_and3_4
Adding cell -- xilinx.com:XUP:xup_or3:1.0 - xup_or3_0
Adding cell -- xilinx.com:XUP:xup_and3:1.0 - xup_and3_5
Adding cell -- xilinx.com:XUP:xup_or4:1.0 - xup_or4_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_13
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_9
Adding cell -- xilinx.com:XUP:xup_or2:1.0 - xup_or2_3
Adding cell -- xilinx.com:XUP:xup_and3:1.0 - xup_and3_6
Adding cell -- xilinx.com:XUP:xup_and3:1.0 - xup_and3_7
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_10
Adding cell -- xilinx.com:XUP:xup_or2:1.0 - xup_or2_4
Adding cell -- xilinx.com:XUP:xup_and3:1.0 - xup_and3_3
Adding cell -- xilinx.com:XUP:xup_and3:1.0 - xup_and3_8
Adding cell -- xilinx.com:XUP:xup_clk_divider:1.0 - xup_clk_divider_0
Adding cell -- xilinx.com:user:time_ended:1.0 - time_ended_0
Adding cell -- xilinx.com:XUP:xup_or3:1.0 - xup_or3_2
Adding cell -- xilinx.com:XUP:xup_inv:1.0 - xup_inv_7
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(clk) and /xup_clk_divider_0/clkin(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /xup_dff_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /xup_dff_1/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /xup_dff_2/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /xup_dff_3/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /xup_dff_5/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /xup_dff_4/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /xup_dff_6/clk(clk)
Successfully read diagram <design_1> from BD file <C:/Users/hatic/deigit_des/deigit_des.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1725.867 ; gain = 99.504
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 25 14:04:42 2018...
