

================================================================
== Vitis HLS Report for 'zculling'
================================================================
* Date:           Tue Dec 17 15:07:10 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        6|   196615|  60.000 ns|  1.966 ms|    6|  196615|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+----------+-------+--------+---------+
        |                                                                 |                                                       |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
        |                             Instance                            |                         Module                        |   min   |   max   |    min    |    max   |  min  |   max  |   Type  |
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+----------+-------+--------+---------+
        |grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48  |zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL  |    65538|    65538|   0.655 ms|  0.655 ms|  65538|   65538|       no|
        |grp_zculling_Pipeline_ZCULLING_fu_54                             |zculling_Pipeline_ZCULLING                             |        2|   131073|  20.000 ns|  1.311 ms|      2|  131073|       no|
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      165|      331|    -|
|Memory               |        4|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       87|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      173|      432|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                         Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_zculling_Pipeline_ZCULLING_fu_54                             |zculling_Pipeline_ZCULLING                             |        0|   0|  127|  163|    0|
    |grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48  |zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL  |        0|   0|   38|  168|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                       |        0|   0|  165|  331|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory    |               Module              | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |z_buffer_V_U  |zculling_z_buffer_V_RAM_AUTO_1R1W  |        4|  0|   0|    0|  65536|    8|     1|       524288|
    +--------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total         |                                   |        4|  0|   0|    0|  65536|    8|     1|       524288|
    +--------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_fu_76_p2             |      icmp|   0|  0|  12|          12|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  14|          13|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  31|          6|    1|          6|
    |z_buffer_V_address0  |  14|          3|   16|         48|
    |z_buffer_V_ce0       |  14|          3|    1|          3|
    |z_buffer_V_d0        |  14|          3|    8|         24|
    |z_buffer_V_we0       |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  87|         18|   27|         84|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                     |  5|   0|    5|          0|
    |grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_start_reg  |  1|   0|    1|          0|
    |grp_zculling_Pipeline_ZCULLING_fu_54_ap_start_reg                             |  1|   0|    1|          0|
    |icmp_ln1019_reg_96                                                            |  1|   0|    1|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         |  8|   0|    8|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|         zculling|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|         zculling|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|         zculling|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|         zculling|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|         zculling|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|         zculling|  return value|
|ap_return                 |  out|   16|  ap_ctrl_hs|         zculling|  return value|
|counter                   |   in|   12|     ap_none|          counter|        scalar|
|fragments_x_address0      |  out|    9|   ap_memory|      fragments_x|         array|
|fragments_x_ce0           |  out|    1|   ap_memory|      fragments_x|         array|
|fragments_x_q0            |   in|    8|   ap_memory|      fragments_x|         array|
|fragments_y_address0      |  out|    9|   ap_memory|      fragments_y|         array|
|fragments_y_ce0           |  out|    1|   ap_memory|      fragments_y|         array|
|fragments_y_q0            |   in|    8|   ap_memory|      fragments_y|         array|
|fragments_z_address0      |  out|    9|   ap_memory|      fragments_z|         array|
|fragments_z_ce0           |  out|    1|   ap_memory|      fragments_z|         array|
|fragments_z_q0            |   in|    8|   ap_memory|      fragments_z|         array|
|fragments_color_address0  |  out|    9|   ap_memory|  fragments_color|         array|
|fragments_color_ce0       |  out|    1|   ap_memory|  fragments_color|         array|
|fragments_color_q0        |   in|    6|   ap_memory|  fragments_color|         array|
|size                      |   in|   16|     ap_none|             size|        scalar|
|pixels_x_address0         |  out|    9|   ap_memory|         pixels_x|         array|
|pixels_x_ce0              |  out|    1|   ap_memory|         pixels_x|         array|
|pixels_x_we0              |  out|    1|   ap_memory|         pixels_x|         array|
|pixels_x_d0               |  out|    8|   ap_memory|         pixels_x|         array|
|pixels_y_address0         |  out|    9|   ap_memory|         pixels_y|         array|
|pixels_y_ce0              |  out|    1|   ap_memory|         pixels_y|         array|
|pixels_y_we0              |  out|    1|   ap_memory|         pixels_y|         array|
|pixels_y_d0               |  out|    8|   ap_memory|         pixels_y|         array|
|pixels_color_address0     |  out|    9|   ap_memory|     pixels_color|         array|
|pixels_color_ce0          |  out|    1|   ap_memory|     pixels_color|         array|
|pixels_color_we0          |  out|    1|   ap_memory|     pixels_color|         array|
|pixels_color_d0           |  out|    6|   ap_memory|     pixels_color|         array|
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.62>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%size_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size"   --->   Operation 6 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%counter_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %counter"   --->   Operation 7 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%agg_result_0_loc = alloca i64 1"   --->   Operation 8 'alloca' 'agg_result_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.62ns)   --->   "%icmp_ln1019 = icmp_eq  i12 %counter_read, i12 0"   --->   Operation 9 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln1019, void %if.end, void %for.inc.preheader" [rendering.cpp:217]   --->   Operation 10 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL, i8 %z_buffer_V"   --->   Operation 11 'call' 'call_ln0' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL, i8 %z_buffer_V"   --->   Operation 12 'call' 'call_ln0' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 13 'br' 'br_ln0' <Predicate = (icmp_ln1019)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 14 [2/2] (1.06ns)   --->   "%call_ln0 = call void @zculling_Pipeline_ZCULLING, i16 %size_read, i8 %fragments_y, i8 %fragments_x, i8 %fragments_z, i8 %pixels_x, i8 %pixels_y, i6 %fragments_color, i6 %pixels_color, i16 %agg_result_0_loc, i8 %z_buffer_V"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @zculling_Pipeline_ZCULLING, i16 %size_read, i8 %fragments_y, i8 %fragments_x, i8 %fragments_z, i8 %pixels_x, i8 %pixels_y, i6 %fragments_color, i6 %pixels_color, i16 %agg_result_0_loc, i8 %z_buffer_V"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%agg_result_0_loc_load = load i16 %agg_result_0_loc"   --->   Operation 16 'load' 'agg_result_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln246 = ret i16 %agg_result_0_loc_load" [rendering.cpp:246]   --->   Operation 17 'ret' 'ret_ln246' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fragments_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fragments_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fragments_z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fragments_color]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixels_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pixels_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pixels_color]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_buffer_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read             (read  ) [ 001110]
counter_read          (read  ) [ 000000]
agg_result_0_loc      (alloca) [ 001111]
icmp_ln1019           (icmp  ) [ 011000]
br_ln217              (br    ) [ 000000]
call_ln0              (call  ) [ 000000]
br_ln0                (br    ) [ 000000]
call_ln0              (call  ) [ 000000]
agg_result_0_loc_load (load  ) [ 000000]
ret_ln246             (ret   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="counter">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fragments_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragments_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fragments_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragments_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fragments_z">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragments_z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fragments_color">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragments_color"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pixels_x">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixels_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pixels_y">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixels_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pixels_color">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixels_color"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="z_buffer_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_buffer_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zculling_Pipeline_ZCULLING"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="agg_result_0_loc_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_0_loc/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="size_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="counter_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="12" slack="0"/>
<pin id="44" dir="0" index="1" bw="12" slack="0"/>
<pin id="45" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="counter_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_zculling_Pipeline_ZCULLING_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="2"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="0" index="3" bw="8" slack="0"/>
<pin id="59" dir="0" index="4" bw="8" slack="0"/>
<pin id="60" dir="0" index="5" bw="8" slack="0"/>
<pin id="61" dir="0" index="6" bw="8" slack="0"/>
<pin id="62" dir="0" index="7" bw="6" slack="0"/>
<pin id="63" dir="0" index="8" bw="6" slack="0"/>
<pin id="64" dir="0" index="9" bw="16" slack="2"/>
<pin id="65" dir="0" index="10" bw="8" slack="0"/>
<pin id="66" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln1019_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="0"/>
<pin id="78" dir="0" index="1" bw="12" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="agg_result_0_loc_load_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="4"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_0_loc_load/5 "/>
</bind>
</comp>

<comp id="85" class="1005" name="size_read_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="2"/>
<pin id="87" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="90" class="1005" name="agg_result_0_loc_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="2"/>
<pin id="92" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_0_loc "/>
</bind>
</comp>

<comp id="96" class="1005" name="icmp_ln1019_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="24" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="20" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="54" pin=5"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="54" pin=6"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="54" pin=7"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="54" pin=8"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="54" pin=10"/></net>

<net id="80"><net_src comp="42" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="36" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="93"><net_src comp="32" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="54" pin=9"/></net>

<net id="95"><net_src comp="90" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="99"><net_src comp="76" pin="2"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pixels_x | {3 4 }
	Port: pixels_y | {3 4 }
	Port: pixels_color | {3 4 }
	Port: z_buffer_V | {1 2 3 4 }
 - Input state : 
	Port: zculling : counter | {1 }
	Port: zculling : fragments_x | {3 4 }
	Port: zculling : fragments_y | {3 4 }
	Port: zculling : fragments_z | {3 4 }
	Port: zculling : fragments_color | {3 4 }
	Port: zculling : size | {1 }
	Port: zculling : z_buffer_V | {3 4 }
  - Chain level:
	State 1
		br_ln217 : 1
	State 2
	State 3
	State 4
	State 5
		ret_ln246 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                         |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|   call   | grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48 |    0    |    35   |   121   |
|          |               grp_zculling_Pipeline_ZCULLING_fu_54              |  1.935  |   254   |   115   |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|   icmp   |                        icmp_ln1019_fu_76                        |    0    |    0    |    12   |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|   read   |                       size_read_read_fu_36                      |    0    |    0    |    0    |
|          |                     counter_read_read_fu_42                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                 |  1.935  |   289   |   248   |
|----------|-----------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|agg_result_0_loc_reg_90|   16   |
|   icmp_ln1019_reg_96  |    1   |
|    size_read_reg_85   |   16   |
+-----------------------+--------+
|         Total         |   33   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   289  |   248  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   322  |   248  |
+-----------+--------+--------+--------+
