
WeatherStation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c78  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08007e08  08007e08  00017e08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008098  08008098  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08008098  08008098  00018098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080a0  080080a0  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080a0  080080a0  000180a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080080a4  080080a4  000180a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  080080a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001998  200000d0  08008178  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a68  08008178  00021a68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000202c9  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000424b  00000000  00000000  000403c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001aa8  00000000  00000000  00044618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018d0  00000000  00000000  000460c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000633b  00000000  00000000  00047990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e2e7  00000000  00000000  0004dccb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001038ad  00000000  00000000  0006bfb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016f85f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000075ec  00000000  00000000  0016f8b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stabstr      00000183  00000000  00000000  00176ea0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d0 	.word	0x200000d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007df0 	.word	0x08007df0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d4 	.word	0x200000d4
 80001cc:	08007df0 	.word	0x08007df0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b80:	f000 b96e 	b.w	8000e60 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9d08      	ldr	r5, [sp, #32]
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	468c      	mov	ip, r1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	f040 8083 	bne.w	8000cb2 <__udivmoddi4+0x116>
 8000bac:	428a      	cmp	r2, r1
 8000bae:	4617      	mov	r7, r2
 8000bb0:	d947      	bls.n	8000c42 <__udivmoddi4+0xa6>
 8000bb2:	fab2 f282 	clz	r2, r2
 8000bb6:	b142      	cbz	r2, 8000bca <__udivmoddi4+0x2e>
 8000bb8:	f1c2 0020 	rsb	r0, r2, #32
 8000bbc:	fa24 f000 	lsr.w	r0, r4, r0
 8000bc0:	4091      	lsls	r1, r2
 8000bc2:	4097      	lsls	r7, r2
 8000bc4:	ea40 0c01 	orr.w	ip, r0, r1
 8000bc8:	4094      	lsls	r4, r2
 8000bca:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	fbbc f6f8 	udiv	r6, ip, r8
 8000bd4:	fa1f fe87 	uxth.w	lr, r7
 8000bd8:	fb08 c116 	mls	r1, r8, r6, ip
 8000bdc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000be0:	fb06 f10e 	mul.w	r1, r6, lr
 8000be4:	4299      	cmp	r1, r3
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x60>
 8000be8:	18fb      	adds	r3, r7, r3
 8000bea:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bee:	f080 8119 	bcs.w	8000e24 <__udivmoddi4+0x288>
 8000bf2:	4299      	cmp	r1, r3
 8000bf4:	f240 8116 	bls.w	8000e24 <__udivmoddi4+0x288>
 8000bf8:	3e02      	subs	r6, #2
 8000bfa:	443b      	add	r3, r7
 8000bfc:	1a5b      	subs	r3, r3, r1
 8000bfe:	b2a4      	uxth	r4, r4
 8000c00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c04:	fb08 3310 	mls	r3, r8, r0, r3
 8000c08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x8c>
 8000c14:	193c      	adds	r4, r7, r4
 8000c16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c1a:	f080 8105 	bcs.w	8000e28 <__udivmoddi4+0x28c>
 8000c1e:	45a6      	cmp	lr, r4
 8000c20:	f240 8102 	bls.w	8000e28 <__udivmoddi4+0x28c>
 8000c24:	3802      	subs	r0, #2
 8000c26:	443c      	add	r4, r7
 8000c28:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	2600      	movs	r6, #0
 8000c32:	b11d      	cbz	r5, 8000c3c <__udivmoddi4+0xa0>
 8000c34:	40d4      	lsrs	r4, r2
 8000c36:	2300      	movs	r3, #0
 8000c38:	e9c5 4300 	strd	r4, r3, [r5]
 8000c3c:	4631      	mov	r1, r6
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	b902      	cbnz	r2, 8000c46 <__udivmoddi4+0xaa>
 8000c44:	deff      	udf	#255	; 0xff
 8000c46:	fab2 f282 	clz	r2, r2
 8000c4a:	2a00      	cmp	r2, #0
 8000c4c:	d150      	bne.n	8000cf0 <__udivmoddi4+0x154>
 8000c4e:	1bcb      	subs	r3, r1, r7
 8000c50:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c54:	fa1f f887 	uxth.w	r8, r7
 8000c58:	2601      	movs	r6, #1
 8000c5a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c5e:	0c21      	lsrs	r1, r4, #16
 8000c60:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c68:	fb08 f30c 	mul.w	r3, r8, ip
 8000c6c:	428b      	cmp	r3, r1
 8000c6e:	d907      	bls.n	8000c80 <__udivmoddi4+0xe4>
 8000c70:	1879      	adds	r1, r7, r1
 8000c72:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c76:	d202      	bcs.n	8000c7e <__udivmoddi4+0xe2>
 8000c78:	428b      	cmp	r3, r1
 8000c7a:	f200 80e9 	bhi.w	8000e50 <__udivmoddi4+0x2b4>
 8000c7e:	4684      	mov	ip, r0
 8000c80:	1ac9      	subs	r1, r1, r3
 8000c82:	b2a3      	uxth	r3, r4
 8000c84:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c88:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c8c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c90:	fb08 f800 	mul.w	r8, r8, r0
 8000c94:	45a0      	cmp	r8, r4
 8000c96:	d907      	bls.n	8000ca8 <__udivmoddi4+0x10c>
 8000c98:	193c      	adds	r4, r7, r4
 8000c9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9e:	d202      	bcs.n	8000ca6 <__udivmoddi4+0x10a>
 8000ca0:	45a0      	cmp	r8, r4
 8000ca2:	f200 80d9 	bhi.w	8000e58 <__udivmoddi4+0x2bc>
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	eba4 0408 	sub.w	r4, r4, r8
 8000cac:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cb0:	e7bf      	b.n	8000c32 <__udivmoddi4+0x96>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0x12e>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80b1 	beq.w	8000e1e <__udivmoddi4+0x282>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x1cc>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0x140>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80b8 	bhi.w	8000e4c <__udivmoddi4+0x2b0>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0103 	sbc.w	r1, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	468c      	mov	ip, r1
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0a8      	beq.n	8000c3c <__udivmoddi4+0xa0>
 8000cea:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cee:	e7a5      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000cf0:	f1c2 0320 	rsb	r3, r2, #32
 8000cf4:	fa20 f603 	lsr.w	r6, r0, r3
 8000cf8:	4097      	lsls	r7, r2
 8000cfa:	fa01 f002 	lsl.w	r0, r1, r2
 8000cfe:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d02:	40d9      	lsrs	r1, r3
 8000d04:	4330      	orrs	r0, r6
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d0c:	fa1f f887 	uxth.w	r8, r7
 8000d10:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d18:	fb06 f108 	mul.w	r1, r6, r8
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x19c>
 8000d24:	18fb      	adds	r3, r7, r3
 8000d26:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d2a:	f080 808d 	bcs.w	8000e48 <__udivmoddi4+0x2ac>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 808a 	bls.w	8000e48 <__udivmoddi4+0x2ac>
 8000d34:	3e02      	subs	r6, #2
 8000d36:	443b      	add	r3, r7
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b281      	uxth	r1, r0
 8000d3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d48:	fb00 f308 	mul.w	r3, r0, r8
 8000d4c:	428b      	cmp	r3, r1
 8000d4e:	d907      	bls.n	8000d60 <__udivmoddi4+0x1c4>
 8000d50:	1879      	adds	r1, r7, r1
 8000d52:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d56:	d273      	bcs.n	8000e40 <__udivmoddi4+0x2a4>
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d971      	bls.n	8000e40 <__udivmoddi4+0x2a4>
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	4439      	add	r1, r7
 8000d60:	1acb      	subs	r3, r1, r3
 8000d62:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d66:	e778      	b.n	8000c5a <__udivmoddi4+0xbe>
 8000d68:	f1c6 0c20 	rsb	ip, r6, #32
 8000d6c:	fa03 f406 	lsl.w	r4, r3, r6
 8000d70:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d74:	431c      	orrs	r4, r3
 8000d76:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d82:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d86:	431f      	orrs	r7, r3
 8000d88:	0c3b      	lsrs	r3, r7, #16
 8000d8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d8e:	fa1f f884 	uxth.w	r8, r4
 8000d92:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d96:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d9a:	fb09 fa08 	mul.w	sl, r9, r8
 8000d9e:	458a      	cmp	sl, r1
 8000da0:	fa02 f206 	lsl.w	r2, r2, r6
 8000da4:	fa00 f306 	lsl.w	r3, r0, r6
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0x220>
 8000daa:	1861      	adds	r1, r4, r1
 8000dac:	f109 30ff 	add.w	r0, r9, #4294967295
 8000db0:	d248      	bcs.n	8000e44 <__udivmoddi4+0x2a8>
 8000db2:	458a      	cmp	sl, r1
 8000db4:	d946      	bls.n	8000e44 <__udivmoddi4+0x2a8>
 8000db6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dba:	4421      	add	r1, r4
 8000dbc:	eba1 010a 	sub.w	r1, r1, sl
 8000dc0:	b2bf      	uxth	r7, r7
 8000dc2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dca:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dce:	fb00 f808 	mul.w	r8, r0, r8
 8000dd2:	45b8      	cmp	r8, r7
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x24a>
 8000dd6:	19e7      	adds	r7, r4, r7
 8000dd8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ddc:	d22e      	bcs.n	8000e3c <__udivmoddi4+0x2a0>
 8000dde:	45b8      	cmp	r8, r7
 8000de0:	d92c      	bls.n	8000e3c <__udivmoddi4+0x2a0>
 8000de2:	3802      	subs	r0, #2
 8000de4:	4427      	add	r7, r4
 8000de6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dea:	eba7 0708 	sub.w	r7, r7, r8
 8000dee:	fba0 8902 	umull	r8, r9, r0, r2
 8000df2:	454f      	cmp	r7, r9
 8000df4:	46c6      	mov	lr, r8
 8000df6:	4649      	mov	r1, r9
 8000df8:	d31a      	bcc.n	8000e30 <__udivmoddi4+0x294>
 8000dfa:	d017      	beq.n	8000e2c <__udivmoddi4+0x290>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x27a>
 8000dfe:	ebb3 020e 	subs.w	r2, r3, lr
 8000e02:	eb67 0701 	sbc.w	r7, r7, r1
 8000e06:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e0a:	40f2      	lsrs	r2, r6
 8000e0c:	ea4c 0202 	orr.w	r2, ip, r2
 8000e10:	40f7      	lsrs	r7, r6
 8000e12:	e9c5 2700 	strd	r2, r7, [r5]
 8000e16:	2600      	movs	r6, #0
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	462e      	mov	r6, r5
 8000e20:	4628      	mov	r0, r5
 8000e22:	e70b      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000e24:	4606      	mov	r6, r0
 8000e26:	e6e9      	b.n	8000bfc <__udivmoddi4+0x60>
 8000e28:	4618      	mov	r0, r3
 8000e2a:	e6fd      	b.n	8000c28 <__udivmoddi4+0x8c>
 8000e2c:	4543      	cmp	r3, r8
 8000e2e:	d2e5      	bcs.n	8000dfc <__udivmoddi4+0x260>
 8000e30:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e34:	eb69 0104 	sbc.w	r1, r9, r4
 8000e38:	3801      	subs	r0, #1
 8000e3a:	e7df      	b.n	8000dfc <__udivmoddi4+0x260>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	e7d2      	b.n	8000de6 <__udivmoddi4+0x24a>
 8000e40:	4660      	mov	r0, ip
 8000e42:	e78d      	b.n	8000d60 <__udivmoddi4+0x1c4>
 8000e44:	4681      	mov	r9, r0
 8000e46:	e7b9      	b.n	8000dbc <__udivmoddi4+0x220>
 8000e48:	4666      	mov	r6, ip
 8000e4a:	e775      	b.n	8000d38 <__udivmoddi4+0x19c>
 8000e4c:	4630      	mov	r0, r6
 8000e4e:	e74a      	b.n	8000ce6 <__udivmoddi4+0x14a>
 8000e50:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e54:	4439      	add	r1, r7
 8000e56:	e713      	b.n	8000c80 <__udivmoddi4+0xe4>
 8000e58:	3802      	subs	r0, #2
 8000e5a:	443c      	add	r4, r7
 8000e5c:	e724      	b.n	8000ca8 <__udivmoddi4+0x10c>
 8000e5e:	bf00      	nop

08000e60 <__aeabi_idiv0>:
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop

08000e64 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	60f8      	str	r0, [r7, #12]
 8000e6c:	60b9      	str	r1, [r7, #8]
 8000e6e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	4a07      	ldr	r2, [pc, #28]	; (8000e90 <vApplicationGetIdleTaskMemory+0x2c>)
 8000e74:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	4a06      	ldr	r2, [pc, #24]	; (8000e94 <vApplicationGetIdleTaskMemory+0x30>)
 8000e7a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2280      	movs	r2, #128	; 0x80
 8000e80:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e82:	bf00      	nop
 8000e84:	3714      	adds	r7, #20
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	200000ec 	.word	0x200000ec
 8000e94:	20000140 	.word	0x20000140

08000e98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e98:	b5b0      	push	{r4, r5, r7, lr}
 8000e9a:	b0aa      	sub	sp, #168	; 0xa8
 8000e9c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e9e:	f001 fb20 	bl	80024e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea2:	f000 f891 	bl	8000fc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea6:	f000 f973 	bl	8001190 <MX_GPIO_Init>
  MX_SPI3_Init();
 8000eaa:	f000 f903 	bl	80010b4 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000eae:	f000 f93f 	bl	8001130 <MX_USART1_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000eb2:	4b39      	ldr	r3, [pc, #228]	; (8000f98 <main+0x100>)
 8000eb4:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8000eb8:	461d      	mov	r5, r3
 8000eba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ebc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ebe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ec2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000ec6:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000eca:	2100      	movs	r1, #0
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f004 ff0b 	bl	8005ce8 <osThreadCreate>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	4a31      	ldr	r2, [pc, #196]	; (8000f9c <main+0x104>)
 8000ed6:	6013      	str	r3, [r2, #0]

  /* definition and creation of readTemp */
  osThreadDef(readTemp, StartReadTemp, osPriorityNormal, 0, 128);
 8000ed8:	4b31      	ldr	r3, [pc, #196]	; (8000fa0 <main+0x108>)
 8000eda:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000ede:	461d      	mov	r5, r3
 8000ee0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ee2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ee4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ee8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readTempHandle = osThreadCreate(osThread(readTemp), NULL);
 8000eec:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f004 fef8 	bl	8005ce8 <osThreadCreate>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	4a2a      	ldr	r2, [pc, #168]	; (8000fa4 <main+0x10c>)
 8000efc:	6013      	str	r3, [r2, #0]

  /* definition and creation of readHumidity */
  osThreadDef(readHumidity, StartReadHum, osPriorityNormal, 0, 128);
 8000efe:	4b2a      	ldr	r3, [pc, #168]	; (8000fa8 <main+0x110>)
 8000f00:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000f04:	461d      	mov	r5, r3
 8000f06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f0a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readHumidityHandle = osThreadCreate(osThread(readHumidity), NULL);
 8000f12:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f16:	2100      	movs	r1, #0
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f004 fee5 	bl	8005ce8 <osThreadCreate>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	4a22      	ldr	r2, [pc, #136]	; (8000fac <main+0x114>)
 8000f22:	6013      	str	r3, [r2, #0]

  /* definition and creation of readPressure */
  osThreadDef(readPressure, StartReadPressure, osPriorityNormal, 0, 128);
 8000f24:	4b22      	ldr	r3, [pc, #136]	; (8000fb0 <main+0x118>)
 8000f26:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000f2a:	461d      	mov	r5, r3
 8000f2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f30:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readPressureHandle = osThreadCreate(osThread(readPressure), NULL);
 8000f38:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f004 fed2 	bl	8005ce8 <osThreadCreate>
 8000f44:	4603      	mov	r3, r0
 8000f46:	4a1b      	ldr	r2, [pc, #108]	; (8000fb4 <main+0x11c>)
 8000f48:	6013      	str	r3, [r2, #0]

  /* definition and creation of readMagneto */
  osThreadDef(readMagneto, StartReadMagnetometer, osPriorityNormal, 0, 128);
 8000f4a:	4b1b      	ldr	r3, [pc, #108]	; (8000fb8 <main+0x120>)
 8000f4c:	f107 041c 	add.w	r4, r7, #28
 8000f50:	461d      	mov	r5, r3
 8000f52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f56:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readMagnetoHandle = osThreadCreate(osThread(readMagneto), NULL);
 8000f5e:	f107 031c 	add.w	r3, r7, #28
 8000f62:	2100      	movs	r1, #0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f004 febf 	bl	8005ce8 <osThreadCreate>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	4a13      	ldr	r2, [pc, #76]	; (8000fbc <main+0x124>)
 8000f6e:	6013      	str	r3, [r2, #0]

  /* definition and creation of WebServer */
  osThreadDef(WebServer, StartWebServer, osPriorityNormal, 0, 128);
 8000f70:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <main+0x128>)
 8000f72:	463c      	mov	r4, r7
 8000f74:	461d      	mov	r5, r3
 8000f76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f7a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f7e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  WebServerHandle = osThreadCreate(osThread(WebServer), NULL);
 8000f82:	463b      	mov	r3, r7
 8000f84:	2100      	movs	r1, #0
 8000f86:	4618      	mov	r0, r3
 8000f88:	f004 feae 	bl	8005ce8 <osThreadCreate>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4a0d      	ldr	r2, [pc, #52]	; (8000fc4 <main+0x12c>)
 8000f90:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000f92:	f004 fea2 	bl	8005cda <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f96:	e7fe      	b.n	8000f96 <main+0xfe>
 8000f98:	08007e58 	.word	0x08007e58
 8000f9c:	20001838 	.word	0x20001838
 8000fa0:	08007e74 	.word	0x08007e74
 8000fa4:	20001840 	.word	0x20001840
 8000fa8:	08007e90 	.word	0x08007e90
 8000fac:	20001934 	.word	0x20001934
 8000fb0:	08007eac 	.word	0x08007eac
 8000fb4:	2000183c 	.word	0x2000183c
 8000fb8:	08007ec8 	.word	0x08007ec8
 8000fbc:	2000192c 	.word	0x2000192c
 8000fc0:	08007ee4 	.word	0x08007ee4
 8000fc4:	20001930 	.word	0x20001930

08000fc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b0b8      	sub	sp, #224	; 0xe0
 8000fcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fce:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000fd2:	2244      	movs	r2, #68	; 0x44
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f006 f8f0 	bl	80071bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fdc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fec:	463b      	mov	r3, r7
 8000fee:	2288      	movs	r2, #136	; 0x88
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f006 f8e2 	bl	80071bc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ffe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001002:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001006:	2310      	movs	r3, #16
 8001008:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800100c:	2302      	movs	r3, #2
 800100e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001012:	2302      	movs	r3, #2
 8001014:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001018:	2301      	movs	r3, #1
 800101a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800101e:	230a      	movs	r3, #10
 8001020:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001024:	2307      	movs	r3, #7
 8001026:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800102a:	2302      	movs	r3, #2
 800102c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001030:	2302      	movs	r3, #2
 8001032:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001036:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800103a:	4618      	mov	r0, r3
 800103c:	f002 fb14 	bl	8003668 <HAL_RCC_OscConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001046:	f000 fb23 	bl	8001690 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800104a:	230f      	movs	r3, #15
 800104c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001050:	2303      	movs	r3, #3
 8001052:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001056:	2300      	movs	r3, #0
 8001058:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800105c:	2300      	movs	r3, #0
 800105e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001062:	2300      	movs	r3, #0
 8001064:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001068:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800106c:	2104      	movs	r1, #4
 800106e:	4618      	mov	r0, r3
 8001070:	f002 fee0 	bl	8003e34 <HAL_RCC_ClockConfig>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800107a:	f000 fb09 	bl	8001690 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800107e:	2301      	movs	r3, #1
 8001080:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001082:	2300      	movs	r3, #0
 8001084:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001086:	463b      	mov	r3, r7
 8001088:	4618      	mov	r0, r3
 800108a:	f003 f90b 	bl	80042a4 <HAL_RCCEx_PeriphCLKConfig>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001094:	f000 fafc 	bl	8001690 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001098:	f44f 7000 	mov.w	r0, #512	; 0x200
 800109c:	f002 fa8e 	bl	80035bc <HAL_PWREx_ControlVoltageScaling>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80010a6:	f000 faf3 	bl	8001690 <Error_Handler>
  }
}
 80010aa:	bf00      	nop
 80010ac:	37e0      	adds	r7, #224	; 0xe0
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
	...

080010b4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80010b8:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <MX_SPI3_Init+0x74>)
 80010ba:	4a1c      	ldr	r2, [pc, #112]	; (800112c <MX_SPI3_Init+0x78>)
 80010bc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80010be:	4b1a      	ldr	r3, [pc, #104]	; (8001128 <MX_SPI3_Init+0x74>)
 80010c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010c4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80010c6:	4b18      	ldr	r3, [pc, #96]	; (8001128 <MX_SPI3_Init+0x74>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80010cc:	4b16      	ldr	r3, [pc, #88]	; (8001128 <MX_SPI3_Init+0x74>)
 80010ce:	f44f 7240 	mov.w	r2, #768	; 0x300
 80010d2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010d4:	4b14      	ldr	r3, [pc, #80]	; (8001128 <MX_SPI3_Init+0x74>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010da:	4b13      	ldr	r3, [pc, #76]	; (8001128 <MX_SPI3_Init+0x74>)
 80010dc:	2200      	movs	r2, #0
 80010de:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80010e0:	4b11      	ldr	r3, [pc, #68]	; (8001128 <MX_SPI3_Init+0x74>)
 80010e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010e6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010e8:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <MX_SPI3_Init+0x74>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <MX_SPI3_Init+0x74>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80010f4:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <MX_SPI3_Init+0x74>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010fa:	4b0b      	ldr	r3, [pc, #44]	; (8001128 <MX_SPI3_Init+0x74>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001100:	4b09      	ldr	r3, [pc, #36]	; (8001128 <MX_SPI3_Init+0x74>)
 8001102:	2207      	movs	r2, #7
 8001104:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001106:	4b08      	ldr	r3, [pc, #32]	; (8001128 <MX_SPI3_Init+0x74>)
 8001108:	2200      	movs	r2, #0
 800110a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800110c:	4b06      	ldr	r3, [pc, #24]	; (8001128 <MX_SPI3_Init+0x74>)
 800110e:	2208      	movs	r2, #8
 8001110:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001112:	4805      	ldr	r0, [pc, #20]	; (8001128 <MX_SPI3_Init+0x74>)
 8001114:	f003 fd82 	bl	8004c1c <HAL_SPI_Init>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800111e:	f000 fab7 	bl	8001690 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20001844 	.word	0x20001844
 800112c:	40003c00 	.word	0x40003c00

08001130 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001134:	4b14      	ldr	r3, [pc, #80]	; (8001188 <MX_USART1_UART_Init+0x58>)
 8001136:	4a15      	ldr	r2, [pc, #84]	; (800118c <MX_USART1_UART_Init+0x5c>)
 8001138:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800113a:	4b13      	ldr	r3, [pc, #76]	; (8001188 <MX_USART1_UART_Init+0x58>)
 800113c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001140:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001142:	4b11      	ldr	r3, [pc, #68]	; (8001188 <MX_USART1_UART_Init+0x58>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001148:	4b0f      	ldr	r3, [pc, #60]	; (8001188 <MX_USART1_UART_Init+0x58>)
 800114a:	2200      	movs	r2, #0
 800114c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800114e:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <MX_USART1_UART_Init+0x58>)
 8001150:	2200      	movs	r2, #0
 8001152:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001154:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <MX_USART1_UART_Init+0x58>)
 8001156:	220c      	movs	r2, #12
 8001158:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800115a:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <MX_USART1_UART_Init+0x58>)
 800115c:	2200      	movs	r2, #0
 800115e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001160:	4b09      	ldr	r3, [pc, #36]	; (8001188 <MX_USART1_UART_Init+0x58>)
 8001162:	2200      	movs	r2, #0
 8001164:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001166:	4b08      	ldr	r3, [pc, #32]	; (8001188 <MX_USART1_UART_Init+0x58>)
 8001168:	2200      	movs	r2, #0
 800116a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800116c:	4b06      	ldr	r3, [pc, #24]	; (8001188 <MX_USART1_UART_Init+0x58>)
 800116e:	2200      	movs	r2, #0
 8001170:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001172:	4805      	ldr	r0, [pc, #20]	; (8001188 <MX_USART1_UART_Init+0x58>)
 8001174:	f004 f8c6 	bl	8005304 <HAL_UART_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800117e:	f000 fa87 	bl	8001690 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200018a8 	.word	0x200018a8
 800118c:	40013800 	.word	0x40013800

08001190 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b088      	sub	sp, #32
 8001194:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001196:	f107 030c 	add.w	r3, r7, #12
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	609a      	str	r2, [r3, #8]
 80011a2:	60da      	str	r2, [r3, #12]
 80011a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a6:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <MX_GPIO_Init+0x90>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011aa:	4a1d      	ldr	r2, [pc, #116]	; (8001220 <MX_GPIO_Init+0x90>)
 80011ac:	f043 0302 	orr.w	r3, r3, #2
 80011b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011b2:	4b1b      	ldr	r3, [pc, #108]	; (8001220 <MX_GPIO_Init+0x90>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b6:	f003 0302 	and.w	r3, r3, #2
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011be:	4b18      	ldr	r3, [pc, #96]	; (8001220 <MX_GPIO_Init+0x90>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c2:	4a17      	ldr	r2, [pc, #92]	; (8001220 <MX_GPIO_Init+0x90>)
 80011c4:	f043 0301 	orr.w	r3, r3, #1
 80011c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ca:	4b15      	ldr	r3, [pc, #84]	; (8001220 <MX_GPIO_Init+0x90>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d6:	4b12      	ldr	r3, [pc, #72]	; (8001220 <MX_GPIO_Init+0x90>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011da:	4a11      	ldr	r2, [pc, #68]	; (8001220 <MX_GPIO_Init+0x90>)
 80011dc:	f043 0304 	orr.w	r3, r3, #4
 80011e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011e2:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <MX_GPIO_Init+0x90>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e6:	f003 0304 	and.w	r3, r3, #4
 80011ea:	603b      	str	r3, [r7, #0]
 80011ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80011ee:	2201      	movs	r2, #1
 80011f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011f4:	480b      	ldr	r0, [pc, #44]	; (8001224 <MX_GPIO_Init+0x94>)
 80011f6:	f001 fc39 	bl	8002a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80011fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80011fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001200:	2301      	movs	r3, #1
 8001202:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001208:	2303      	movs	r3, #3
 800120a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800120c:	f107 030c 	add.w	r3, r7, #12
 8001210:	4619      	mov	r1, r3
 8001212:	4804      	ldr	r0, [pc, #16]	; (8001224 <MX_GPIO_Init+0x94>)
 8001214:	f001 fa80 	bl	8002718 <HAL_GPIO_Init>

}
 8001218:	bf00      	nop
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40021000 	.word	0x40021000
 8001224:	48000400 	.word	0x48000400

08001228 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	 HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001230:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001234:	4803      	ldr	r0, [pc, #12]	; (8001244 <StartDefaultTask+0x1c>)
 8001236:	f001 fc31 	bl	8002a9c <HAL_GPIO_TogglePin>
	 osDelay(1000);
 800123a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800123e:	f004 fd9f 	bl	8005d80 <osDelay>
	 HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001242:	e7f5      	b.n	8001230 <StartDefaultTask+0x8>
 8001244:	48000400 	.word	0x48000400

08001248 <StartReadTemp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadTemp */
void StartReadTemp(void const * argument)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08a      	sub	sp, #40	; 0x28
 800124c:	af02      	add	r7, sp, #8
 800124e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadTemp */
	float temp_value = 0;
 8001250:	f04f 0300 	mov.w	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
	char *str_tmp = "Temperatura = %d.%02dC\n\r";
 8001256:	4b24      	ldr	r3, [pc, #144]	; (80012e8 <StartReadTemp+0xa0>)
 8001258:	61bb      	str	r3, [r7, #24]
	char output_str[sizeof(str_tmp)];
	int tmpInt1, tmpInt2;
	float tmpFrac;

	BSP_TSENSOR_Init();
 800125a:	f000 fdc7 	bl	8001dec <BSP_TSENSOR_Init>
	/* Infinite loop */
	for(;;)
	{
		temp_value = BSP_TSENSOR_ReadTemp();
 800125e:	f000 fde1 	bl	8001e24 <BSP_TSENSOR_ReadTemp>
 8001262:	ed87 0a07 	vstr	s0, [r7, #28]
		tmpInt1 = temp_value;
 8001266:	edd7 7a07 	vldr	s15, [r7, #28]
 800126a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800126e:	ee17 3a90 	vmov	r3, s15
 8001272:	617b      	str	r3, [r7, #20]
		tmpFrac = temp_value - tmpInt1;
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	ee07 3a90 	vmov	s15, r3
 800127a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800127e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001282:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001286:	edc7 7a04 	vstr	s15, [r7, #16]
		tmpInt2 = trunc(tmpFrac * 100);
 800128a:	edd7 7a04 	vldr	s15, [r7, #16]
 800128e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80012ec <StartReadTemp+0xa4>
 8001292:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001296:	ee17 0a90 	vmov	r0, s15
 800129a:	f7ff f94d 	bl	8000538 <__aeabi_f2d>
 800129e:	4602      	mov	r2, r0
 80012a0:	460b      	mov	r3, r1
 80012a2:	ec43 2b10 	vmov	d0, r2, r3
 80012a6:	f006 fd71 	bl	8007d8c <trunc>
 80012aa:	ec53 2b10 	vmov	r2, r3, d0
 80012ae:	4610      	mov	r0, r2
 80012b0:	4619      	mov	r1, r3
 80012b2:	f7ff fc33 	bl	8000b1c <__aeabi_d2iz>
 80012b6:	4603      	mov	r3, r0
 80012b8:	60fb      	str	r3, [r7, #12]
		snprintf(output_str, sizeof(output_str), str_tmp, tmpInt1, tmpInt2);
 80012ba:	f107 0008 	add.w	r0, r7, #8
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	2104      	movs	r1, #4
 80012c8:	f005 ff80 	bl	80071cc <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)output_str, sizeof(str_tmp), 1000);
 80012cc:	f107 0108 	add.w	r1, r7, #8
 80012d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d4:	2204      	movs	r2, #4
 80012d6:	4806      	ldr	r0, [pc, #24]	; (80012f0 <StartReadTemp+0xa8>)
 80012d8:	f004 f862 	bl	80053a0 <HAL_UART_Transmit>
		osDelay(1000);
 80012dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012e0:	f004 fd4e 	bl	8005d80 <osDelay>
		temp_value = BSP_TSENSOR_ReadTemp();
 80012e4:	e7bb      	b.n	800125e <StartReadTemp+0x16>
 80012e6:	bf00      	nop
 80012e8:	08007f00 	.word	0x08007f00
 80012ec:	42c80000 	.word	0x42c80000
 80012f0:	200018a8 	.word	0x200018a8

080012f4 <StartReadHum>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadHum */
void StartReadHum(void const * argument)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08a      	sub	sp, #40	; 0x28
 80012f8:	af02      	add	r7, sp, #8
 80012fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadHum */
  /* Infinite loop */
	float hum_value = 0;
 80012fc:	f04f 0300 	mov.w	r3, #0
 8001300:	61fb      	str	r3, [r7, #28]
	char *str_hum = "Umidita' = %d\%\n\r";
 8001302:	4b24      	ldr	r3, [pc, #144]	; (8001394 <StartReadHum+0xa0>)
 8001304:	61bb      	str	r3, [r7, #24]
	char output_str[sizeof(str_hum)];
	int humInt1, humInt2;
	float humFrac;

	BSP_HSENSOR_Init();
 8001306:	f000 fcd1 	bl	8001cac <BSP_HSENSOR_Init>
	/* Infinite loop */
	for(;;)
	{
		hum_value = BSP_HSENSOR_ReadHumidity();
 800130a:	f000 fcef 	bl	8001cec <BSP_HSENSOR_ReadHumidity>
 800130e:	ed87 0a07 	vstr	s0, [r7, #28]
		humInt1 = hum_value;
 8001312:	edd7 7a07 	vldr	s15, [r7, #28]
 8001316:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800131a:	ee17 3a90 	vmov	r3, s15
 800131e:	617b      	str	r3, [r7, #20]
		humFrac = hum_value - humInt1;
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	ee07 3a90 	vmov	s15, r3
 8001326:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800132a:	ed97 7a07 	vldr	s14, [r7, #28]
 800132e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001332:	edc7 7a04 	vstr	s15, [r7, #16]
		humInt2 = trunc(humFrac * 100);
 8001336:	edd7 7a04 	vldr	s15, [r7, #16]
 800133a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001398 <StartReadHum+0xa4>
 800133e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001342:	ee17 0a90 	vmov	r0, s15
 8001346:	f7ff f8f7 	bl	8000538 <__aeabi_f2d>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	ec43 2b10 	vmov	d0, r2, r3
 8001352:	f006 fd1b 	bl	8007d8c <trunc>
 8001356:	ec53 2b10 	vmov	r2, r3, d0
 800135a:	4610      	mov	r0, r2
 800135c:	4619      	mov	r1, r3
 800135e:	f7ff fbdd 	bl	8000b1c <__aeabi_d2iz>
 8001362:	4603      	mov	r3, r0
 8001364:	60fb      	str	r3, [r7, #12]
		snprintf(output_str, sizeof(output_str), str_hum, humInt1, humInt2);
 8001366:	f107 0008 	add.w	r0, r7, #8
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	9300      	str	r3, [sp, #0]
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	2104      	movs	r1, #4
 8001374:	f005 ff2a 	bl	80071cc <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)output_str, sizeof(str_hum), 1000);
 8001378:	f107 0108 	add.w	r1, r7, #8
 800137c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001380:	2204      	movs	r2, #4
 8001382:	4806      	ldr	r0, [pc, #24]	; (800139c <StartReadHum+0xa8>)
 8001384:	f004 f80c 	bl	80053a0 <HAL_UART_Transmit>
		osDelay(1000);
 8001388:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800138c:	f004 fcf8 	bl	8005d80 <osDelay>
		hum_value = BSP_HSENSOR_ReadHumidity();
 8001390:	e7bb      	b.n	800130a <StartReadHum+0x16>
 8001392:	bf00      	nop
 8001394:	08007f1c 	.word	0x08007f1c
 8001398:	42c80000 	.word	0x42c80000
 800139c:	200018a8 	.word	0x200018a8

080013a0 <StartReadPressure>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadPressure */
void StartReadPressure(void const * argument)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08a      	sub	sp, #40	; 0x28
 80013a4:	af02      	add	r7, sp, #8
 80013a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadPressure */
	float pres_value = 0;
 80013a8:	f04f 0300 	mov.w	r3, #0
 80013ac:	61fb      	str	r3, [r7, #28]
	char *str_pres = "Pressione = %d.%02d hPa\n\r";
 80013ae:	4b24      	ldr	r3, [pc, #144]	; (8001440 <StartReadPressure+0xa0>)
 80013b0:	61bb      	str	r3, [r7, #24]
	char output_str[sizeof(str_pres)];
	int presInt1, presInt2;
	float presFrac;

	BSP_PSENSOR_Init();
 80013b2:	f000 fced 	bl	8001d90 <BSP_PSENSOR_Init>
	/* Infinite loop */
	for(;;)
	{
		pres_value = BSP_PSENSOR_ReadPressure();
 80013b6:	f000 fd0b 	bl	8001dd0 <BSP_PSENSOR_ReadPressure>
 80013ba:	ed87 0a07 	vstr	s0, [r7, #28]
		presInt1 = pres_value;
 80013be:	edd7 7a07 	vldr	s15, [r7, #28]
 80013c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013c6:	ee17 3a90 	vmov	r3, s15
 80013ca:	617b      	str	r3, [r7, #20]
		presFrac = pres_value - presInt1;
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	ee07 3a90 	vmov	s15, r3
 80013d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013d6:	ed97 7a07 	vldr	s14, [r7, #28]
 80013da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013de:	edc7 7a04 	vstr	s15, [r7, #16]
		presInt2 = trunc(presFrac * 100);
 80013e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80013e6:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001444 <StartReadPressure+0xa4>
 80013ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ee:	ee17 0a90 	vmov	r0, s15
 80013f2:	f7ff f8a1 	bl	8000538 <__aeabi_f2d>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	ec43 2b10 	vmov	d0, r2, r3
 80013fe:	f006 fcc5 	bl	8007d8c <trunc>
 8001402:	ec53 2b10 	vmov	r2, r3, d0
 8001406:	4610      	mov	r0, r2
 8001408:	4619      	mov	r1, r3
 800140a:	f7ff fb87 	bl	8000b1c <__aeabi_d2iz>
 800140e:	4603      	mov	r3, r0
 8001410:	60fb      	str	r3, [r7, #12]
		snprintf(output_str, sizeof(output_str), str_pres, presInt1, presInt2);
 8001412:	f107 0008 	add.w	r0, r7, #8
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	2104      	movs	r1, #4
 8001420:	f005 fed4 	bl	80071cc <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)output_str, sizeof(str_pres), 1000);
 8001424:	f107 0108 	add.w	r1, r7, #8
 8001428:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800142c:	2204      	movs	r2, #4
 800142e:	4806      	ldr	r0, [pc, #24]	; (8001448 <StartReadPressure+0xa8>)
 8001430:	f003 ffb6 	bl	80053a0 <HAL_UART_Transmit>
		osDelay(1000);
 8001434:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001438:	f004 fca2 	bl	8005d80 <osDelay>
		pres_value = BSP_PSENSOR_ReadPressure();
 800143c:	e7bb      	b.n	80013b6 <StartReadPressure+0x16>
 800143e:	bf00      	nop
 8001440:	08007f30 	.word	0x08007f30
 8001444:	42c80000 	.word	0x42c80000
 8001448:	200018a8 	.word	0x200018a8
 800144c:	00000000 	.word	0x00000000

08001450 <StartReadMagnetometer>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadMagnetometer */
void StartReadMagnetometer(void const * argument)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b092      	sub	sp, #72	; 0x48
 8001454:	af02      	add	r7, sp, #8
 8001456:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadMagnetometer */
	int16_t xyz[3];
	int16_t x, y;
	char *str_tmp = "Direzione del nord = %d.%02d\n\r";
 8001458:	4b79      	ldr	r3, [pc, #484]	; (8001640 <StartReadMagnetometer+0x1f0>)
 800145a:	637b      	str	r3, [r7, #52]	; 0x34
	char output_str[sizeof(str_tmp)];
	double direction, magnFrac;
	int magnInt1, magnInt2;
	double declination_angle = 3.45;
 800145c:	a372      	add	r3, pc, #456	; (adr r3, 8001628 <StartReadMagnetometer+0x1d8>)
 800145e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001462:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28


	BSP_MAGNETO_Init();
 8001466:	f000 fc4f 	bl	8001d08 <BSP_MAGNETO_Init>
	/* Infinite loop */
	for(;;)
	{
		BSP_MAGNETO_GetXYZ(xyz);
 800146a:	f107 030c 	add.w	r3, r7, #12
 800146e:	4618      	mov	r0, r3
 8001470:	f000 fc76 	bl	8001d60 <BSP_MAGNETO_GetXYZ>
		x = xyz[0];
 8001474:	89bb      	ldrh	r3, [r7, #12]
 8001476:	84fb      	strh	r3, [r7, #38]	; 0x26
		y = xyz[1];
 8001478:	89fb      	ldrh	r3, [r7, #14]
 800147a:	84bb      	strh	r3, [r7, #36]	; 0x24

		if(y > 0)
 800147c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001480:	2b00      	cmp	r3, #0
 8001482:	dd2a      	ble.n	80014da <StartReadMagnetometer+0x8a>
			direction = 90 - (atan(x/y) * 180/M_PI);
 8001484:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8001488:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800148c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff f83f 	bl	8000514 <__aeabi_i2d>
 8001496:	4602      	mov	r2, r0
 8001498:	460b      	mov	r3, r1
 800149a:	ec43 2b10 	vmov	d0, r2, r3
 800149e:	f006 facb 	bl	8007a38 <atan>
 80014a2:	ec51 0b10 	vmov	r0, r1, d0
 80014a6:	f04f 0200 	mov.w	r2, #0
 80014aa:	4b66      	ldr	r3, [pc, #408]	; (8001644 <StartReadMagnetometer+0x1f4>)
 80014ac:	f7ff f89c 	bl	80005e8 <__aeabi_dmul>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4610      	mov	r0, r2
 80014b6:	4619      	mov	r1, r3
 80014b8:	a35d      	add	r3, pc, #372	; (adr r3, 8001630 <StartReadMagnetometer+0x1e0>)
 80014ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014be:	f7ff f9bd 	bl	800083c <__aeabi_ddiv>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	f04f 0000 	mov.w	r0, #0
 80014ca:	495f      	ldr	r1, [pc, #380]	; (8001648 <StartReadMagnetometer+0x1f8>)
 80014cc:	f7fe fed4 	bl	8000278 <__aeabi_dsub>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 80014d8:	e050      	b.n	800157c <StartReadMagnetometer+0x12c>
		else if(y < 0)
 80014da:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80014de:	2b00      	cmp	r3, #0
 80014e0:	da2a      	bge.n	8001538 <StartReadMagnetometer+0xe8>
			direction = 270 - (atan(x/y) * 180/M_PI);
 80014e2:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 80014e6:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80014ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff f810 	bl	8000514 <__aeabi_i2d>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	ec43 2b10 	vmov	d0, r2, r3
 80014fc:	f006 fa9c 	bl	8007a38 <atan>
 8001500:	ec51 0b10 	vmov	r0, r1, d0
 8001504:	f04f 0200 	mov.w	r2, #0
 8001508:	4b4e      	ldr	r3, [pc, #312]	; (8001644 <StartReadMagnetometer+0x1f4>)
 800150a:	f7ff f86d 	bl	80005e8 <__aeabi_dmul>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	a346      	add	r3, pc, #280	; (adr r3, 8001630 <StartReadMagnetometer+0x1e0>)
 8001518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151c:	f7ff f98e 	bl	800083c <__aeabi_ddiv>
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	a144      	add	r1, pc, #272	; (adr r1, 8001638 <StartReadMagnetometer+0x1e8>)
 8001526:	e9d1 0100 	ldrd	r0, r1, [r1]
 800152a:	f7fe fea5 	bl	8000278 <__aeabi_dsub>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8001536:	e021      	b.n	800157c <StartReadMagnetometer+0x12c>
		else if(y == 0 && x < 0)
 8001538:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800153c:	2b00      	cmp	r3, #0
 800153e:	d109      	bne.n	8001554 <StartReadMagnetometer+0x104>
 8001540:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001544:	2b00      	cmp	r3, #0
 8001546:	da05      	bge.n	8001554 <StartReadMagnetometer+0x104>
			direction = 180.0;
 8001548:	f04f 0200 	mov.w	r2, #0
 800154c:	4b3d      	ldr	r3, [pc, #244]	; (8001644 <StartReadMagnetometer+0x1f4>)
 800154e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8001552:	e013      	b.n	800157c <StartReadMagnetometer+0x12c>
		else if(y == 0 && x > 0)
 8001554:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001558:	2b00      	cmp	r3, #0
 800155a:	d10a      	bne.n	8001572 <StartReadMagnetometer+0x122>
 800155c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001560:	2b00      	cmp	r3, #0
 8001562:	dd06      	ble.n	8001572 <StartReadMagnetometer+0x122>
			direction = 0.0;
 8001564:	f04f 0200 	mov.w	r2, #0
 8001568:	f04f 0300 	mov.w	r3, #0
 800156c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8001570:	e004      	b.n	800157c <StartReadMagnetometer+0x12c>
		else
			direction = -1.0;
 8001572:	f04f 0200 	mov.w	r2, #0
 8001576:	4b35      	ldr	r3, [pc, #212]	; (800164c <StartReadMagnetometer+0x1fc>)
 8001578:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

		if(direction != -1.0){
 800157c:	f04f 0200 	mov.w	r2, #0
 8001580:	4b32      	ldr	r3, [pc, #200]	; (800164c <StartReadMagnetometer+0x1fc>)
 8001582:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001586:	f7ff fa97 	bl	8000ab8 <__aeabi_dcmpeq>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d146      	bne.n	800161e <StartReadMagnetometer+0x1ce>
			direction += declination_angle;
 8001590:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001594:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001598:	f7fe fe70 	bl	800027c <__adddf3>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
			magnInt1 = direction;
 80015a4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80015a8:	f7ff fab8 	bl	8000b1c <__aeabi_d2iz>
 80015ac:	4603      	mov	r3, r0
 80015ae:	623b      	str	r3, [r7, #32]
			magnFrac = direction - magnInt1;
 80015b0:	6a38      	ldr	r0, [r7, #32]
 80015b2:	f7fe ffaf 	bl	8000514 <__aeabi_i2d>
 80015b6:	4602      	mov	r2, r0
 80015b8:	460b      	mov	r3, r1
 80015ba:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80015be:	f7fe fe5b 	bl	8000278 <__aeabi_dsub>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	e9c7 2306 	strd	r2, r3, [r7, #24]
			magnInt2 = trunc(magnFrac * 100);
 80015ca:	f04f 0200 	mov.w	r2, #0
 80015ce:	4b20      	ldr	r3, [pc, #128]	; (8001650 <StartReadMagnetometer+0x200>)
 80015d0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80015d4:	f7ff f808 	bl	80005e8 <__aeabi_dmul>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	ec43 2b17 	vmov	d7, r2, r3
 80015e0:	eeb0 0a47 	vmov.f32	s0, s14
 80015e4:	eef0 0a67 	vmov.f32	s1, s15
 80015e8:	f006 fbd0 	bl	8007d8c <trunc>
 80015ec:	ec53 2b10 	vmov	r2, r3, d0
 80015f0:	4610      	mov	r0, r2
 80015f2:	4619      	mov	r1, r3
 80015f4:	f7ff fa92 	bl	8000b1c <__aeabi_d2iz>
 80015f8:	4603      	mov	r3, r0
 80015fa:	617b      	str	r3, [r7, #20]
			snprintf(output_str, sizeof(output_str), str_tmp, magnInt1, magnInt2);
 80015fc:	f107 0008 	add.w	r0, r7, #8
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	9300      	str	r3, [sp, #0]
 8001604:	6a3b      	ldr	r3, [r7, #32]
 8001606:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001608:	2104      	movs	r1, #4
 800160a:	f005 fddf 	bl	80071cc <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t *)output_str, sizeof(str_tmp), 1000);
 800160e:	f107 0108 	add.w	r1, r7, #8
 8001612:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001616:	2204      	movs	r2, #4
 8001618:	480e      	ldr	r0, [pc, #56]	; (8001654 <StartReadMagnetometer+0x204>)
 800161a:	f003 fec1 	bl	80053a0 <HAL_UART_Transmit>
		}

		osDelay(1000);
 800161e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001622:	f004 fbad 	bl	8005d80 <osDelay>
		BSP_MAGNETO_GetXYZ(xyz);
 8001626:	e720      	b.n	800146a <StartReadMagnetometer+0x1a>
 8001628:	9999999a 	.word	0x9999999a
 800162c:	400b9999 	.word	0x400b9999
 8001630:	54442d18 	.word	0x54442d18
 8001634:	400921fb 	.word	0x400921fb
 8001638:	00000000 	.word	0x00000000
 800163c:	4070e000 	.word	0x4070e000
 8001640:	08007f4c 	.word	0x08007f4c
 8001644:	40668000 	.word	0x40668000
 8001648:	40568000 	.word	0x40568000
 800164c:	bff00000 	.word	0xbff00000
 8001650:	40590000 	.word	0x40590000
 8001654:	200018a8 	.word	0x200018a8

08001658 <StartWebServer>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWebServer */
void StartWebServer(void const * argument)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWebServer */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 8001660:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001664:	f004 fb8c 	bl	8005d80 <osDelay>
 8001668:	e7fa      	b.n	8001660 <StartWebServer+0x8>
	...

0800166c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a04      	ldr	r2, [pc, #16]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d101      	bne.n	8001682 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800167e:	f000 ff49 	bl	8002514 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40001000 	.word	0x40001000

08001690 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001694:	b672      	cpsid	i
}
 8001696:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001698:	e7fe      	b.n	8001698 <Error_Handler+0x8>
	...

0800169c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a2:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <HAL_MspInit+0x4c>)
 80016a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016a6:	4a10      	ldr	r2, [pc, #64]	; (80016e8 <HAL_MspInit+0x4c>)
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	6613      	str	r3, [r2, #96]	; 0x60
 80016ae:	4b0e      	ldr	r3, [pc, #56]	; (80016e8 <HAL_MspInit+0x4c>)
 80016b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ba:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <HAL_MspInit+0x4c>)
 80016bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016be:	4a0a      	ldr	r2, [pc, #40]	; (80016e8 <HAL_MspInit+0x4c>)
 80016c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016c4:	6593      	str	r3, [r2, #88]	; 0x58
 80016c6:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <HAL_MspInit+0x4c>)
 80016c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ce:	603b      	str	r3, [r7, #0]
 80016d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	210f      	movs	r1, #15
 80016d6:	f06f 0001 	mvn.w	r0, #1
 80016da:	f000 fff3 	bl	80026c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40021000 	.word	0x40021000

080016ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	; 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a17      	ldr	r2, [pc, #92]	; (8001768 <HAL_SPI_MspInit+0x7c>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d128      	bne.n	8001760 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800170e:	4b17      	ldr	r3, [pc, #92]	; (800176c <HAL_SPI_MspInit+0x80>)
 8001710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001712:	4a16      	ldr	r2, [pc, #88]	; (800176c <HAL_SPI_MspInit+0x80>)
 8001714:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001718:	6593      	str	r3, [r2, #88]	; 0x58
 800171a:	4b14      	ldr	r3, [pc, #80]	; (800176c <HAL_SPI_MspInit+0x80>)
 800171c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800171e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001726:	4b11      	ldr	r3, [pc, #68]	; (800176c <HAL_SPI_MspInit+0x80>)
 8001728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172a:	4a10      	ldr	r2, [pc, #64]	; (800176c <HAL_SPI_MspInit+0x80>)
 800172c:	f043 0304 	orr.w	r3, r3, #4
 8001730:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001732:	4b0e      	ldr	r3, [pc, #56]	; (800176c <HAL_SPI_MspInit+0x80>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800173e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001742:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001744:	2302      	movs	r3, #2
 8001746:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174c:	2303      	movs	r3, #3
 800174e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001750:	2306      	movs	r3, #6
 8001752:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001754:	f107 0314 	add.w	r3, r7, #20
 8001758:	4619      	mov	r1, r3
 800175a:	4805      	ldr	r0, [pc, #20]	; (8001770 <HAL_SPI_MspInit+0x84>)
 800175c:	f000 ffdc 	bl	8002718 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001760:	bf00      	nop
 8001762:	3728      	adds	r7, #40	; 0x28
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40003c00 	.word	0x40003c00
 800176c:	40021000 	.word	0x40021000
 8001770:	48000800 	.word	0x48000800

08001774 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	; 0x28
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a18      	ldr	r2, [pc, #96]	; (80017f4 <HAL_UART_MspInit+0x80>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d129      	bne.n	80017ea <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001796:	4b18      	ldr	r3, [pc, #96]	; (80017f8 <HAL_UART_MspInit+0x84>)
 8001798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800179a:	4a17      	ldr	r2, [pc, #92]	; (80017f8 <HAL_UART_MspInit+0x84>)
 800179c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017a0:	6613      	str	r3, [r2, #96]	; 0x60
 80017a2:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <HAL_UART_MspInit+0x84>)
 80017a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017aa:	613b      	str	r3, [r7, #16]
 80017ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ae:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <HAL_UART_MspInit+0x84>)
 80017b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017b2:	4a11      	ldr	r2, [pc, #68]	; (80017f8 <HAL_UART_MspInit+0x84>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ba:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <HAL_UART_MspInit+0x84>)
 80017bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80017c6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80017ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017cc:	2302      	movs	r3, #2
 80017ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d4:	2303      	movs	r3, #3
 80017d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017d8:	2307      	movs	r3, #7
 80017da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	4619      	mov	r1, r3
 80017e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017e6:	f000 ff97 	bl	8002718 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80017ea:	bf00      	nop
 80017ec:	3728      	adds	r7, #40	; 0x28
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40013800 	.word	0x40013800
 80017f8:	40021000 	.word	0x40021000

080017fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08c      	sub	sp, #48	; 0x30
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800180c:	2200      	movs	r2, #0
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	2036      	movs	r0, #54	; 0x36
 8001812:	f000 ff57 	bl	80026c4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001816:	2036      	movs	r0, #54	; 0x36
 8001818:	f000 ff70 	bl	80026fc <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800181c:	4b1e      	ldr	r3, [pc, #120]	; (8001898 <HAL_InitTick+0x9c>)
 800181e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001820:	4a1d      	ldr	r2, [pc, #116]	; (8001898 <HAL_InitTick+0x9c>)
 8001822:	f043 0310 	orr.w	r3, r3, #16
 8001826:	6593      	str	r3, [r2, #88]	; 0x58
 8001828:	4b1b      	ldr	r3, [pc, #108]	; (8001898 <HAL_InitTick+0x9c>)
 800182a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800182c:	f003 0310 	and.w	r3, r3, #16
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001834:	f107 0210 	add.w	r2, r7, #16
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	4611      	mov	r1, r2
 800183e:	4618      	mov	r0, r3
 8001840:	f002 fc9e 	bl	8004180 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001844:	f002 fc70 	bl	8004128 <HAL_RCC_GetPCLK1Freq>
 8001848:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800184a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800184c:	4a13      	ldr	r2, [pc, #76]	; (800189c <HAL_InitTick+0xa0>)
 800184e:	fba2 2303 	umull	r2, r3, r2, r3
 8001852:	0c9b      	lsrs	r3, r3, #18
 8001854:	3b01      	subs	r3, #1
 8001856:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001858:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <HAL_InitTick+0xa4>)
 800185a:	4a12      	ldr	r2, [pc, #72]	; (80018a4 <HAL_InitTick+0xa8>)
 800185c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800185e:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <HAL_InitTick+0xa4>)
 8001860:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001864:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001866:	4a0e      	ldr	r2, [pc, #56]	; (80018a0 <HAL_InitTick+0xa4>)
 8001868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800186a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800186c:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <HAL_InitTick+0xa4>)
 800186e:	2200      	movs	r2, #0
 8001870:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001872:	4b0b      	ldr	r3, [pc, #44]	; (80018a0 <HAL_InitTick+0xa4>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001878:	4809      	ldr	r0, [pc, #36]	; (80018a0 <HAL_InitTick+0xa4>)
 800187a:	f003 fa72 	bl	8004d62 <HAL_TIM_Base_Init>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d104      	bne.n	800188e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001884:	4806      	ldr	r0, [pc, #24]	; (80018a0 <HAL_InitTick+0xa4>)
 8001886:	f003 facd 	bl	8004e24 <HAL_TIM_Base_Start_IT>
 800188a:	4603      	mov	r3, r0
 800188c:	e000      	b.n	8001890 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
}
 8001890:	4618      	mov	r0, r3
 8001892:	3730      	adds	r7, #48	; 0x30
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40021000 	.word	0x40021000
 800189c:	431bde83 	.word	0x431bde83
 80018a0:	20001938 	.word	0x20001938
 80018a4:	40001000 	.word	0x40001000

080018a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018ac:	e7fe      	b.n	80018ac <NMI_Handler+0x4>

080018ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ae:	b480      	push	{r7}
 80018b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b2:	e7fe      	b.n	80018b2 <HardFault_Handler+0x4>

080018b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018b8:	e7fe      	b.n	80018b8 <MemManage_Handler+0x4>

080018ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018be:	e7fe      	b.n	80018be <BusFault_Handler+0x4>

080018c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018c4:	e7fe      	b.n	80018c4 <UsageFault_Handler+0x4>

080018c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018c6:	b480      	push	{r7}
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80018d8:	4802      	ldr	r0, [pc, #8]	; (80018e4 <TIM6_DAC_IRQHandler+0x10>)
 80018da:	f003 fb13 	bl	8004f04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20001938 	.word	0x20001938

080018e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018f0:	4a14      	ldr	r2, [pc, #80]	; (8001944 <_sbrk+0x5c>)
 80018f2:	4b15      	ldr	r3, [pc, #84]	; (8001948 <_sbrk+0x60>)
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018fc:	4b13      	ldr	r3, [pc, #76]	; (800194c <_sbrk+0x64>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d102      	bne.n	800190a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001904:	4b11      	ldr	r3, [pc, #68]	; (800194c <_sbrk+0x64>)
 8001906:	4a12      	ldr	r2, [pc, #72]	; (8001950 <_sbrk+0x68>)
 8001908:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800190a:	4b10      	ldr	r3, [pc, #64]	; (800194c <_sbrk+0x64>)
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4413      	add	r3, r2
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	429a      	cmp	r2, r3
 8001916:	d207      	bcs.n	8001928 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001918:	f005 fc18 	bl	800714c <__errno>
 800191c:	4603      	mov	r3, r0
 800191e:	220c      	movs	r2, #12
 8001920:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001922:	f04f 33ff 	mov.w	r3, #4294967295
 8001926:	e009      	b.n	800193c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001928:	4b08      	ldr	r3, [pc, #32]	; (800194c <_sbrk+0x64>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800192e:	4b07      	ldr	r3, [pc, #28]	; (800194c <_sbrk+0x64>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4413      	add	r3, r2
 8001936:	4a05      	ldr	r2, [pc, #20]	; (800194c <_sbrk+0x64>)
 8001938:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800193a:	68fb      	ldr	r3, [r7, #12]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20018000 	.word	0x20018000
 8001948:	00000400 	.word	0x00000400
 800194c:	20000340 	.word	0x20000340
 8001950:	20001a68 	.word	0x20001a68

08001954 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001958:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <SystemInit+0x5c>)
 800195a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800195e:	4a14      	ldr	r2, [pc, #80]	; (80019b0 <SystemInit+0x5c>)
 8001960:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001964:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001968:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <SystemInit+0x60>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a11      	ldr	r2, [pc, #68]	; (80019b4 <SystemInit+0x60>)
 800196e:	f043 0301 	orr.w	r3, r3, #1
 8001972:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001974:	4b0f      	ldr	r3, [pc, #60]	; (80019b4 <SystemInit+0x60>)
 8001976:	2200      	movs	r2, #0
 8001978:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800197a:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <SystemInit+0x60>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a0d      	ldr	r2, [pc, #52]	; (80019b4 <SystemInit+0x60>)
 8001980:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001984:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001988:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800198a:	4b0a      	ldr	r3, [pc, #40]	; (80019b4 <SystemInit+0x60>)
 800198c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001990:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001992:	4b08      	ldr	r3, [pc, #32]	; (80019b4 <SystemInit+0x60>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a07      	ldr	r2, [pc, #28]	; (80019b4 <SystemInit+0x60>)
 8001998:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800199c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800199e:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <SystemInit+0x60>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	619a      	str	r2, [r3, #24]
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	e000ed00 	.word	0xe000ed00
 80019b4:	40021000 	.word	0x40021000

080019b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80019b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019f0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019bc:	f7ff ffca 	bl	8001954 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80019c0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80019c2:	e003      	b.n	80019cc <LoopCopyDataInit>

080019c4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80019c4:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80019c6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80019c8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80019ca:	3104      	adds	r1, #4

080019cc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80019cc:	480a      	ldr	r0, [pc, #40]	; (80019f8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80019ce:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <LoopForever+0xe>)
	adds	r2, r0, r1
 80019d0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80019d2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80019d4:	d3f6      	bcc.n	80019c4 <CopyDataInit>
	ldr	r2, =_sbss
 80019d6:	4a0a      	ldr	r2, [pc, #40]	; (8001a00 <LoopForever+0x12>)
	b	LoopFillZerobss
 80019d8:	e002      	b.n	80019e0 <LoopFillZerobss>

080019da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80019da:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80019dc:	f842 3b04 	str.w	r3, [r2], #4

080019e0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80019e0:	4b08      	ldr	r3, [pc, #32]	; (8001a04 <LoopForever+0x16>)
	cmp	r2, r3
 80019e2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80019e4:	d3f9      	bcc.n	80019da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019e6:	f005 fbb7 	bl	8007158 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019ea:	f7ff fa55 	bl	8000e98 <main>

080019ee <LoopForever>:

LoopForever:
    b LoopForever
 80019ee:	e7fe      	b.n	80019ee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019f0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80019f4:	080080a8 	.word	0x080080a8
	ldr	r0, =_sdata
 80019f8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80019fc:	200000d0 	.word	0x200000d0
	ldr	r2, =_sbss
 8001a00:	200000d0 	.word	0x200000d0
	ldr	r3, = _ebss
 8001a04:	20001a68 	.word	0x20001a68

08001a08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a08:	e7fe      	b.n	8001a08 <ADC1_2_IRQHandler>
	...

08001a0c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b08a      	sub	sp, #40	; 0x28
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001a14:	4b27      	ldr	r3, [pc, #156]	; (8001ab4 <I2Cx_MspInit+0xa8>)
 8001a16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a18:	4a26      	ldr	r2, [pc, #152]	; (8001ab4 <I2Cx_MspInit+0xa8>)
 8001a1a:	f043 0302 	orr.w	r3, r3, #2
 8001a1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a20:	4b24      	ldr	r3, [pc, #144]	; (8001ab4 <I2Cx_MspInit+0xa8>)
 8001a22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a24:	f003 0302 	and.w	r3, r3, #2
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001a2c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a30:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001a32:	2312      	movs	r3, #18
 8001a34:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001a36:	2301      	movs	r3, #1
 8001a38:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001a3e:	2304      	movs	r3, #4
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001a42:	f107 0314 	add.w	r3, r7, #20
 8001a46:	4619      	mov	r1, r3
 8001a48:	481b      	ldr	r0, [pc, #108]	; (8001ab8 <I2Cx_MspInit+0xac>)
 8001a4a:	f000 fe65 	bl	8002718 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001a4e:	f107 0314 	add.w	r3, r7, #20
 8001a52:	4619      	mov	r1, r3
 8001a54:	4818      	ldr	r0, [pc, #96]	; (8001ab8 <I2Cx_MspInit+0xac>)
 8001a56:	f000 fe5f 	bl	8002718 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001a5a:	4b16      	ldr	r3, [pc, #88]	; (8001ab4 <I2Cx_MspInit+0xa8>)
 8001a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a5e:	4a15      	ldr	r2, [pc, #84]	; (8001ab4 <I2Cx_MspInit+0xa8>)
 8001a60:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a64:	6593      	str	r3, [r2, #88]	; 0x58
 8001a66:	4b13      	ldr	r3, [pc, #76]	; (8001ab4 <I2Cx_MspInit+0xa8>)
 8001a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001a72:	4b10      	ldr	r3, [pc, #64]	; (8001ab4 <I2Cx_MspInit+0xa8>)
 8001a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a76:	4a0f      	ldr	r2, [pc, #60]	; (8001ab4 <I2Cx_MspInit+0xa8>)
 8001a78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a7c:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001a7e:	4b0d      	ldr	r3, [pc, #52]	; (8001ab4 <I2Cx_MspInit+0xa8>)
 8001a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a82:	4a0c      	ldr	r2, [pc, #48]	; (8001ab4 <I2Cx_MspInit+0xa8>)
 8001a84:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001a88:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	210f      	movs	r1, #15
 8001a8e:	2021      	movs	r0, #33	; 0x21
 8001a90:	f000 fe18 	bl	80026c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001a94:	2021      	movs	r0, #33	; 0x21
 8001a96:	f000 fe31 	bl	80026fc <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	210f      	movs	r1, #15
 8001a9e:	2022      	movs	r0, #34	; 0x22
 8001aa0:	f000 fe10 	bl	80026c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001aa4:	2022      	movs	r0, #34	; 0x22
 8001aa6:	f000 fe29 	bl	80026fc <HAL_NVIC_EnableIRQ>
}
 8001aaa:	bf00      	nop
 8001aac:	3728      	adds	r7, #40	; 0x28
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	48000400 	.word	0x48000400

08001abc <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4a12      	ldr	r2, [pc, #72]	; (8001b10 <I2Cx_Init+0x54>)
 8001ac8:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4a11      	ldr	r2, [pc, #68]	; (8001b14 <I2Cx_Init+0x58>)
 8001ace:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f7ff ff89 	bl	8001a0c <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f000 ffe8 	bl	8002ad0 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001b00:	2100      	movs	r1, #0
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f001 fd00 	bl	8003508 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40005800 	.word	0x40005800
 8001b14:	00702681 	.word	0x00702681

08001b18 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08a      	sub	sp, #40	; 0x28
 8001b1c:	af04      	add	r7, sp, #16
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	4608      	mov	r0, r1
 8001b22:	4611      	mov	r1, r2
 8001b24:	461a      	mov	r2, r3
 8001b26:	4603      	mov	r3, r0
 8001b28:	72fb      	strb	r3, [r7, #11]
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	813b      	strh	r3, [r7, #8]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001b36:	7afb      	ldrb	r3, [r7, #11]
 8001b38:	b299      	uxth	r1, r3
 8001b3a:	88f8      	ldrh	r0, [r7, #6]
 8001b3c:	893a      	ldrh	r2, [r7, #8]
 8001b3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b42:	9302      	str	r3, [sp, #8]
 8001b44:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	6a3b      	ldr	r3, [r7, #32]
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	68f8      	ldr	r0, [r7, #12]
 8001b50:	f001 f9a4 	bl	8002e9c <HAL_I2C_Mem_Read>
 8001b54:	4603      	mov	r3, r0
 8001b56:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001b58:	7dfb      	ldrb	r3, [r7, #23]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d004      	beq.n	8001b68 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001b5e:	7afb      	ldrb	r3, [r7, #11]
 8001b60:	4619      	mov	r1, r3
 8001b62:	68f8      	ldr	r0, [r7, #12]
 8001b64:	f000 f832 	bl	8001bcc <I2Cx_Error>
  }
  return status;
 8001b68:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3718      	adds	r7, #24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b08a      	sub	sp, #40	; 0x28
 8001b76:	af04      	add	r7, sp, #16
 8001b78:	60f8      	str	r0, [r7, #12]
 8001b7a:	4608      	mov	r0, r1
 8001b7c:	4611      	mov	r1, r2
 8001b7e:	461a      	mov	r2, r3
 8001b80:	4603      	mov	r3, r0
 8001b82:	72fb      	strb	r3, [r7, #11]
 8001b84:	460b      	mov	r3, r1
 8001b86:	813b      	strh	r3, [r7, #8]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001b90:	7afb      	ldrb	r3, [r7, #11]
 8001b92:	b299      	uxth	r1, r3
 8001b94:	88f8      	ldrh	r0, [r7, #6]
 8001b96:	893a      	ldrh	r2, [r7, #8]
 8001b98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b9c:	9302      	str	r3, [sp, #8]
 8001b9e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ba0:	9301      	str	r3, [sp, #4]
 8001ba2:	6a3b      	ldr	r3, [r7, #32]
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	68f8      	ldr	r0, [r7, #12]
 8001baa:	f001 f863 	bl	8002c74 <HAL_I2C_Mem_Write>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001bb2:	7dfb      	ldrb	r3, [r7, #23]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d004      	beq.n	8001bc2 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001bb8:	7afb      	ldrb	r3, [r7, #11]
 8001bba:	4619      	mov	r1, r3
 8001bbc:	68f8      	ldr	r0, [r7, #12]
 8001bbe:	f000 f805 	bl	8001bcc <I2Cx_Error>
  }
  return status;
 8001bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f001 f808 	bl	8002bee <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f7ff ff6c 	bl	8001abc <I2Cx_Init>
}
 8001be4:	bf00      	nop
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001bf0:	4802      	ldr	r0, [pc, #8]	; (8001bfc <SENSOR_IO_Init+0x10>)
 8001bf2:	f7ff ff63 	bl	8001abc <I2Cx_Init>
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20001a08 	.word	0x20001a08

08001c00 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af02      	add	r7, sp, #8
 8001c06:	4603      	mov	r3, r0
 8001c08:	71fb      	strb	r3, [r7, #7]
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	71bb      	strb	r3, [r7, #6]
 8001c0e:	4613      	mov	r3, r2
 8001c10:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001c12:	79bb      	ldrb	r3, [r7, #6]
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	79f9      	ldrb	r1, [r7, #7]
 8001c18:	2301      	movs	r3, #1
 8001c1a:	9301      	str	r3, [sp, #4]
 8001c1c:	1d7b      	adds	r3, r7, #5
 8001c1e:	9300      	str	r3, [sp, #0]
 8001c20:	2301      	movs	r3, #1
 8001c22:	4803      	ldr	r0, [pc, #12]	; (8001c30 <SENSOR_IO_Write+0x30>)
 8001c24:	f7ff ffa5 	bl	8001b72 <I2Cx_WriteMultiple>
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20001a08 	.word	0x20001a08

08001c34 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af02      	add	r7, sp, #8
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	460a      	mov	r2, r1
 8001c3e:	71fb      	strb	r3, [r7, #7]
 8001c40:	4613      	mov	r3, r2
 8001c42:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001c48:	79bb      	ldrb	r3, [r7, #6]
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	79f9      	ldrb	r1, [r7, #7]
 8001c4e:	2301      	movs	r3, #1
 8001c50:	9301      	str	r3, [sp, #4]
 8001c52:	f107 030f 	add.w	r3, r7, #15
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	2301      	movs	r3, #1
 8001c5a:	4804      	ldr	r0, [pc, #16]	; (8001c6c <SENSOR_IO_Read+0x38>)
 8001c5c:	f7ff ff5c 	bl	8001b18 <I2Cx_ReadMultiple>

  return read_value;
 8001c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20001a08 	.word	0x20001a08

08001c70 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af02      	add	r7, sp, #8
 8001c76:	603a      	str	r2, [r7, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	71fb      	strb	r3, [r7, #7]
 8001c7e:	460b      	mov	r3, r1
 8001c80:	71bb      	strb	r3, [r7, #6]
 8001c82:	4613      	mov	r3, r2
 8001c84:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001c86:	79bb      	ldrb	r3, [r7, #6]
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	79f9      	ldrb	r1, [r7, #7]
 8001c8c:	88bb      	ldrh	r3, [r7, #4]
 8001c8e:	9301      	str	r3, [sp, #4]
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	9300      	str	r3, [sp, #0]
 8001c94:	2301      	movs	r3, #1
 8001c96:	4804      	ldr	r0, [pc, #16]	; (8001ca8 <SENSOR_IO_ReadMultiple+0x38>)
 8001c98:	f7ff ff3e 	bl	8001b18 <I2Cx_ReadMultiple>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	b29b      	uxth	r3, r3
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20001a08 	.word	0x20001a08

08001cac <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8001cb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <BSP_HSENSOR_Init+0x38>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	20be      	movs	r0, #190	; 0xbe
 8001cb8:	4798      	blx	r3
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2bbc      	cmp	r3, #188	; 0xbc
 8001cbe:	d002      	beq.n	8001cc6 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	607b      	str	r3, [r7, #4]
 8001cc4:	e009      	b.n	8001cda <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8001cc6:	4b08      	ldr	r3, [pc, #32]	; (8001ce8 <BSP_HSENSOR_Init+0x3c>)
 8001cc8:	4a06      	ldr	r2, [pc, #24]	; (8001ce4 <BSP_HSENSOR_Init+0x38>)
 8001cca:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <BSP_HSENSOR_Init+0x3c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	20be      	movs	r0, #190	; 0xbe
 8001cd4:	4798      	blx	r3
    ret = HSENSOR_OK;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8001cda:	687b      	ldr	r3, [r7, #4]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000004 	.word	0x20000004
 8001ce8:	20000344 	.word	0x20000344

08001cec <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8001cf0:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <BSP_HSENSOR_ReadHumidity+0x18>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	20be      	movs	r0, #190	; 0xbe
 8001cf8:	4798      	blx	r3
 8001cfa:	eef0 7a40 	vmov.f32	s15, s0
}
 8001cfe:	eeb0 0a67 	vmov.f32	s0, s15
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20000344 	.word	0x20000344

08001d08 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 8001d12:	4b11      	ldr	r3, [pc, #68]	; (8001d58 <BSP_MAGNETO_Init+0x50>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	4798      	blx	r3
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b3d      	cmp	r3, #61	; 0x3d
 8001d1c:	d002      	beq.n	8001d24 <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	71fb      	strb	r3, [r7, #7]
 8001d22:	e013      	b.n	8001d4c <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 8001d24:	4b0d      	ldr	r3, [pc, #52]	; (8001d5c <BSP_MAGNETO_Init+0x54>)
 8001d26:	4a0c      	ldr	r2, [pc, #48]	; (8001d58 <BSP_MAGNETO_Init+0x50>)
 8001d28:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8001d2a:	2358      	movs	r3, #88	; 0x58
 8001d2c:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 8001d36:	2308      	movs	r3, #8
 8001d38:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8001d3a:	2340      	movs	r3, #64	; 0x40
 8001d3c:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8001d3e:	4b07      	ldr	r3, [pc, #28]	; (8001d5c <BSP_MAGNETO_Init+0x54>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	463a      	mov	r2, r7
 8001d46:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d4a:	4798      	blx	r3
  } 

  return ret;  
 8001d4c:	79fb      	ldrb	r3, [r7, #7]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000020 	.word	0x20000020
 8001d5c:	20000348 	.word	0x20000348

08001d60 <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 8001d68:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <BSP_MAGNETO_GetXYZ+0x2c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d009      	beq.n	8001d84 <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 8001d70:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <BSP_MAGNETO_GetXYZ+0x2c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d004      	beq.n	8001d84 <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 8001d7a:	4b04      	ldr	r3, [pc, #16]	; (8001d8c <BSP_MAGNETO_GetXYZ+0x2c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	4798      	blx	r3
    }
  }
}
 8001d84:	bf00      	nop
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20000348 	.word	0x20000348

08001d90 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8001d96:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <BSP_PSENSOR_Init+0x38>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	20ba      	movs	r0, #186	; 0xba
 8001d9c:	4798      	blx	r3
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2bb1      	cmp	r3, #177	; 0xb1
 8001da2:	d002      	beq.n	8001daa <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	607b      	str	r3, [r7, #4]
 8001da8:	e009      	b.n	8001dbe <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 8001daa:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <BSP_PSENSOR_Init+0x3c>)
 8001dac:	4a06      	ldr	r2, [pc, #24]	; (8001dc8 <BSP_PSENSOR_Init+0x38>)
 8001dae:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8001db0:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <BSP_PSENSOR_Init+0x3c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	20ba      	movs	r0, #186	; 0xba
 8001db8:	4798      	blx	r3
    ret = PSENSOR_OK;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8001dbe:	687b      	ldr	r3, [r7, #4]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000054 	.word	0x20000054
 8001dcc:	2000034c 	.word	0x2000034c

08001dd0 <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 8001dd4:	4b04      	ldr	r3, [pc, #16]	; (8001de8 <BSP_PSENSOR_ReadPressure+0x18>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	20ba      	movs	r0, #186	; 0xba
 8001ddc:	4798      	blx	r3
 8001dde:	eef0 7a40 	vmov.f32	s15, s0
}
 8001de2:	eeb0 0a67 	vmov.f32	s0, s15
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	2000034c 	.word	0x2000034c

08001dec <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8001df6:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <BSP_TSENSOR_Init+0x30>)
 8001df8:	4a09      	ldr	r2, [pc, #36]	; (8001e20 <BSP_TSENSOR_Init+0x34>)
 8001dfa:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8001dfc:	f7ff fef6 	bl	8001bec <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8001e00:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <BSP_TSENSOR_Init+0x30>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2100      	movs	r1, #0
 8001e08:	20be      	movs	r0, #190	; 0xbe
 8001e0a:	4798      	blx	r3

  ret = TSENSOR_OK;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001e10:	79fb      	ldrb	r3, [r7, #7]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000350 	.word	0x20000350
 8001e20:	20000010 	.word	0x20000010

08001e24 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8001e28:	4b04      	ldr	r3, [pc, #16]	; (8001e3c <BSP_TSENSOR_ReadTemp+0x18>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	20be      	movs	r0, #190	; 0xbe
 8001e30:	4798      	blx	r3
 8001e32:	eef0 7a40 	vmov.f32	s15, s0
}
 8001e36:	eeb0 0a67 	vmov.f32	s0, s15
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000350 	.word	0x20000350

08001e40 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8001e4a:	88fb      	ldrh	r3, [r7, #6]
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2120      	movs	r1, #32
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff feef 	bl	8001c34 <SENSOR_IO_Read>
 8001e56:	4603      	mov	r3, r0
 8001e58:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
 8001e5c:	f023 0304 	bic.w	r3, r3, #4
 8001e60:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8001e62:	7bfb      	ldrb	r3, [r7, #15]
 8001e64:	f043 0304 	orr.w	r3, r3, #4
 8001e68:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	f023 0303 	bic.w	r3, r3, #3
 8001e70:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8001e72:	7bfb      	ldrb	r3, [r7, #15]
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
 8001e7c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e80:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001e82:	88fb      	ldrh	r3, [r7, #6]
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	7bfa      	ldrb	r2, [r7, #15]
 8001e88:	2120      	movs	r1, #32
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff feb8 	bl	8001c00 <SENSOR_IO_Write>
}
 8001e90:	bf00      	nop
 8001e92:	3710      	adds	r7, #16
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8001ea6:	f7ff fea1 	bl	8001bec <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	210f      	movs	r1, #15
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff febf 	bl	8001c34 <SENSOR_IO_Read>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8001eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3710      	adds	r7, #16
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b088      	sub	sp, #32
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	b2d8      	uxtb	r0, r3
 8001ed2:	f107 020c 	add.w	r2, r7, #12
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	21b0      	movs	r1, #176	; 0xb0
 8001eda:	f7ff fec9 	bl	8001c70 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8001ede:	7b3b      	ldrb	r3, [r7, #12]
 8001ee0:	085b      	lsrs	r3, r3, #1
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8001ee6:	7b7b      	ldrb	r3, [r7, #13]
 8001ee8:	085b      	lsrs	r3, r3, #1
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8001eee:	88fb      	ldrh	r3, [r7, #6]
 8001ef0:	b2d8      	uxtb	r0, r3
 8001ef2:	f107 020c 	add.w	r2, r7, #12
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	21b6      	movs	r1, #182	; 0xb6
 8001efa:	f7ff feb9 	bl	8001c70 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001efe:	7b7b      	ldrb	r3, [r7, #13]
 8001f00:	021b      	lsls	r3, r3, #8
 8001f02:	b21a      	sxth	r2, r3
 8001f04:	7b3b      	ldrb	r3, [r7, #12]
 8001f06:	b21b      	sxth	r3, r3
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8001f0c:	88fb      	ldrh	r3, [r7, #6]
 8001f0e:	b2d8      	uxtb	r0, r3
 8001f10:	f107 020c 	add.w	r2, r7, #12
 8001f14:	2302      	movs	r3, #2
 8001f16:	21ba      	movs	r1, #186	; 0xba
 8001f18:	f7ff feaa 	bl	8001c70 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001f1c:	7b7b      	ldrb	r3, [r7, #13]
 8001f1e:	021b      	lsls	r3, r3, #8
 8001f20:	b21a      	sxth	r2, r3
 8001f22:	7b3b      	ldrb	r3, [r7, #12]
 8001f24:	b21b      	sxth	r3, r3
 8001f26:	4313      	orrs	r3, r2
 8001f28:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8001f2a:	88fb      	ldrh	r3, [r7, #6]
 8001f2c:	b2d8      	uxtb	r0, r3
 8001f2e:	f107 020c 	add.w	r2, r7, #12
 8001f32:	2302      	movs	r3, #2
 8001f34:	21a8      	movs	r1, #168	; 0xa8
 8001f36:	f7ff fe9b 	bl	8001c70 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001f3a:	7b7b      	ldrb	r3, [r7, #13]
 8001f3c:	021b      	lsls	r3, r3, #8
 8001f3e:	b21a      	sxth	r2, r3
 8001f40:	7b3b      	ldrb	r3, [r7, #12]
 8001f42:	b21b      	sxth	r3, r3
 8001f44:	4313      	orrs	r3, r2
 8001f46:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8001f48:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001f4c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	ee07 3a90 	vmov	s15, r3
 8001f56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f5a:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8001f5e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	ee07 3a90 	vmov	s15, r3
 8001f68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f6c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001f70:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001f74:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	ee07 3a90 	vmov	s15, r3
 8001f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f86:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001f8a:	ee07 3a90 	vmov	s15, r3
 8001f8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f96:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8001f9a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f9e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001fa2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fa6:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8001faa:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fae:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001ff4 <HTS221_H_ReadHumidity+0x130>
 8001fb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fba:	dd01      	ble.n	8001fc0 <HTS221_H_ReadHumidity+0xfc>
 8001fbc:	4b0e      	ldr	r3, [pc, #56]	; (8001ff8 <HTS221_H_ReadHumidity+0x134>)
 8001fbe:	e00a      	b.n	8001fd6 <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8001fc0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fc4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fcc:	d502      	bpl.n	8001fd4 <HTS221_H_ReadHumidity+0x110>
 8001fce:	f04f 0300 	mov.w	r3, #0
 8001fd2:	e000      	b.n	8001fd6 <HTS221_H_ReadHumidity+0x112>
 8001fd4:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8001fd6:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8001fd8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fdc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001fe0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001fe4:	eef0 7a66 	vmov.f32	s15, s13
}
 8001fe8:	eeb0 0a67 	vmov.f32	s0, s15
 8001fec:	3720      	adds	r7, #32
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	447a0000 	.word	0x447a0000
 8001ff8:	447a0000 	.word	0x447a0000

08001ffc <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	6039      	str	r1, [r7, #0]
 8002006:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8002008:	88fb      	ldrh	r3, [r7, #6]
 800200a:	b2db      	uxtb	r3, r3
 800200c:	2120      	movs	r1, #32
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff fe10 	bl	8001c34 <SENSOR_IO_Read>
 8002014:	4603      	mov	r3, r0
 8002016:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8002018:	7bfb      	ldrb	r3, [r7, #15]
 800201a:	f023 0304 	bic.w	r3, r3, #4
 800201e:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	f043 0304 	orr.w	r3, r3, #4
 8002026:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8002028:	7bfb      	ldrb	r3, [r7, #15]
 800202a:	f023 0303 	bic.w	r3, r3, #3
 800202e:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8002030:	7bfb      	ldrb	r3, [r7, #15]
 8002032:	f043 0301 	orr.w	r3, r3, #1
 8002036:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8002038:	7bfb      	ldrb	r3, [r7, #15]
 800203a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800203e:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8002040:	88fb      	ldrh	r3, [r7, #6]
 8002042:	b2db      	uxtb	r3, r3
 8002044:	7bfa      	ldrb	r2, [r7, #15]
 8002046:	2120      	movs	r1, #32
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff fdd9 	bl	8001c00 <SENSOR_IO_Write>
}
 800204e:	bf00      	nop
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b088      	sub	sp, #32
 800205a:	af00      	add	r7, sp, #0
 800205c:	4603      	mov	r3, r0
 800205e:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8002060:	88fb      	ldrh	r3, [r7, #6]
 8002062:	b2d8      	uxtb	r0, r3
 8002064:	f107 0208 	add.w	r2, r7, #8
 8002068:	2302      	movs	r3, #2
 800206a:	21b2      	movs	r1, #178	; 0xb2
 800206c:	f7ff fe00 	bl	8001c70 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8002070:	88fb      	ldrh	r3, [r7, #6]
 8002072:	b2db      	uxtb	r3, r3
 8002074:	2135      	movs	r1, #53	; 0x35
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff fddc 	bl	8001c34 <SENSOR_IO_Read>
 800207c:	4603      	mov	r3, r0
 800207e:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002080:	7ffb      	ldrb	r3, [r7, #31]
 8002082:	021b      	lsls	r3, r3, #8
 8002084:	b21b      	sxth	r3, r3
 8002086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800208a:	b21a      	sxth	r2, r3
 800208c:	7a3b      	ldrb	r3, [r7, #8]
 800208e:	b21b      	sxth	r3, r3
 8002090:	4313      	orrs	r3, r2
 8002092:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002094:	7ffb      	ldrb	r3, [r7, #31]
 8002096:	019b      	lsls	r3, r3, #6
 8002098:	b21b      	sxth	r3, r3
 800209a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800209e:	b21a      	sxth	r2, r3
 80020a0:	7a7b      	ldrb	r3, [r7, #9]
 80020a2:	b21b      	sxth	r3, r3
 80020a4:	4313      	orrs	r3, r2
 80020a6:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 80020a8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80020ac:	10db      	asrs	r3, r3, #3
 80020ae:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 80020b0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80020b4:	10db      	asrs	r3, r3, #3
 80020b6:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	b2d8      	uxtb	r0, r3
 80020bc:	f107 0208 	add.w	r2, r7, #8
 80020c0:	2304      	movs	r3, #4
 80020c2:	21bc      	movs	r1, #188	; 0xbc
 80020c4:	f7ff fdd4 	bl	8001c70 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80020c8:	7a7b      	ldrb	r3, [r7, #9]
 80020ca:	021b      	lsls	r3, r3, #8
 80020cc:	b21a      	sxth	r2, r3
 80020ce:	7a3b      	ldrb	r3, [r7, #8]
 80020d0:	b21b      	sxth	r3, r3
 80020d2:	4313      	orrs	r3, r2
 80020d4:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80020d6:	7afb      	ldrb	r3, [r7, #11]
 80020d8:	021b      	lsls	r3, r3, #8
 80020da:	b21a      	sxth	r2, r3
 80020dc:	7abb      	ldrb	r3, [r7, #10]
 80020de:	b21b      	sxth	r3, r3
 80020e0:	4313      	orrs	r3, r2
 80020e2:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 80020e4:	88fb      	ldrh	r3, [r7, #6]
 80020e6:	b2d8      	uxtb	r0, r3
 80020e8:	f107 0208 	add.w	r2, r7, #8
 80020ec:	2302      	movs	r3, #2
 80020ee:	21aa      	movs	r1, #170	; 0xaa
 80020f0:	f7ff fdbe 	bl	8001c70 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80020f4:	7a7b      	ldrb	r3, [r7, #9]
 80020f6:	021b      	lsls	r3, r3, #8
 80020f8:	b21a      	sxth	r2, r3
 80020fa:	7a3b      	ldrb	r3, [r7, #8]
 80020fc:	b21b      	sxth	r3, r3
 80020fe:	4313      	orrs	r3, r2
 8002100:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8002102:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002106:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	ee07 3a90 	vmov	s15, r3
 8002110:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002114:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002118:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	ee07 3a90 	vmov	s15, r3
 8002122:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002126:	ee67 6a27 	vmul.f32	s13, s14, s15
 800212a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800212e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	ee07 3a90 	vmov	s15, r3
 8002138:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800213c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002140:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002144:	ee07 3a90 	vmov	s15, r3
 8002148:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800214c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002150:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	ee07 3a90 	vmov	s15, r3
}
 800215a:	eeb0 0a67 	vmov.f32	s0, s15
 800215e:	3720      	adds	r7, #32
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	463b      	mov	r3, r7
 800216c:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 8002170:	783b      	ldrb	r3, [r7, #0]
 8002172:	461a      	mov	r2, r3
 8002174:	2120      	movs	r1, #32
 8002176:	203c      	movs	r0, #60	; 0x3c
 8002178:	f7ff fd42 	bl	8001c00 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 800217c:	787b      	ldrb	r3, [r7, #1]
 800217e:	461a      	mov	r2, r3
 8002180:	2121      	movs	r1, #33	; 0x21
 8002182:	203c      	movs	r0, #60	; 0x3c
 8002184:	f7ff fd3c 	bl	8001c00 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8002188:	78bb      	ldrb	r3, [r7, #2]
 800218a:	461a      	mov	r2, r3
 800218c:	2122      	movs	r1, #34	; 0x22
 800218e:	203c      	movs	r0, #60	; 0x3c
 8002190:	f7ff fd36 	bl	8001c00 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8002194:	78fb      	ldrb	r3, [r7, #3]
 8002196:	461a      	mov	r2, r3
 8002198:	2123      	movs	r1, #35	; 0x23
 800219a:	203c      	movs	r0, #60	; 0x3c
 800219c:	f7ff fd30 	bl	8001c00 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 80021a0:	793b      	ldrb	r3, [r7, #4]
 80021a2:	461a      	mov	r2, r3
 80021a4:	2124      	movs	r1, #36	; 0x24
 80021a6:	203c      	movs	r0, #60	; 0x3c
 80021a8:	f7ff fd2a 	bl	8001c00 <SENSOR_IO_Write>
}
 80021ac:	bf00      	nop
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80021ba:	2300      	movs	r3, #0
 80021bc:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80021be:	2122      	movs	r1, #34	; 0x22
 80021c0:	203c      	movs	r0, #60	; 0x3c
 80021c2:	f7ff fd37 	bl	8001c34 <SENSOR_IO_Read>
 80021c6:	4603      	mov	r3, r0
 80021c8:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 80021ca:	79fb      	ldrb	r3, [r7, #7]
 80021cc:	f023 0303 	bic.w	r3, r3, #3
 80021d0:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	f043 0303 	orr.w	r3, r3, #3
 80021d8:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80021da:	79fb      	ldrb	r3, [r7, #7]
 80021dc:	461a      	mov	r2, r3
 80021de:	2122      	movs	r1, #34	; 0x22
 80021e0:	203c      	movs	r0, #60	; 0x3c
 80021e2:	f7ff fd0d 	bl	8001c00 <SENSOR_IO_Write>
}
 80021e6:	bf00      	nop
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 80021f2:	f7ff fcfb 	bl	8001bec <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 80021f6:	210f      	movs	r1, #15
 80021f8:	203c      	movs	r0, #60	; 0x3c
 80021fa:	f7ff fd1b 	bl	8001c34 <SENSOR_IO_Read>
 80021fe:	4603      	mov	r3, r0
}
 8002200:	4618      	mov	r0, r3
 8002202:	bd80      	pop	{r7, pc}

08002204 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 800220e:	2300      	movs	r3, #0
 8002210:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8002212:	2122      	movs	r1, #34	; 0x22
 8002214:	203c      	movs	r0, #60	; 0x3c
 8002216:	f7ff fd0d 	bl	8001c34 <SENSOR_IO_Read>
 800221a:	4603      	mov	r3, r0
 800221c:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 800221e:	7bfb      	ldrb	r3, [r7, #15]
 8002220:	f023 0320 	bic.w	r3, r3, #32
 8002224:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002226:	88fb      	ldrh	r3, [r7, #6]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d003      	beq.n	8002234 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	f043 0320 	orr.w	r3, r3, #32
 8002232:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8002234:	7bfb      	ldrb	r3, [r7, #15]
 8002236:	461a      	mov	r2, r3
 8002238:	2122      	movs	r1, #34	; 0x22
 800223a:	203c      	movs	r0, #60	; 0x3c
 800223c:	f7ff fce0 	bl	8001c00 <SENSOR_IO_Write>
}
 8002240:	bf00      	nop
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b088      	sub	sp, #32
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 8002250:	2300      	movs	r3, #0
 8002252:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002254:	2300      	movs	r3, #0
 8002256:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002258:	f04f 0300 	mov.w	r3, #0
 800225c:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 800225e:	2121      	movs	r1, #33	; 0x21
 8002260:	203c      	movs	r0, #60	; 0x3c
 8002262:	f7ff fce7 	bl	8001c34 <SENSOR_IO_Read>
 8002266:	4603      	mov	r3, r0
 8002268:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 800226a:	f107 0208 	add.w	r2, r7, #8
 800226e:	2306      	movs	r3, #6
 8002270:	21a8      	movs	r1, #168	; 0xa8
 8002272:	203c      	movs	r0, #60	; 0x3c
 8002274:	f7ff fcfc 	bl	8001c70 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002278:	2300      	movs	r3, #0
 800227a:	77fb      	strb	r3, [r7, #31]
 800227c:	e01f      	b.n	80022be <LIS3MDL_MagReadXYZ+0x76>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800227e:	7ffb      	ldrb	r3, [r7, #31]
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	3301      	adds	r3, #1
 8002284:	f107 0220 	add.w	r2, r7, #32
 8002288:	4413      	add	r3, r2
 800228a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800228e:	b29b      	uxth	r3, r3
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	b29a      	uxth	r2, r3
 8002294:	7ffb      	ldrb	r3, [r7, #31]
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	f107 0120 	add.w	r1, r7, #32
 800229c:	440b      	add	r3, r1
 800229e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	4413      	add	r3, r2
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	7ffb      	ldrb	r3, [r7, #31]
 80022aa:	b212      	sxth	r2, r2
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	f107 0120 	add.w	r1, r7, #32
 80022b2:	440b      	add	r3, r1
 80022b4:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80022b8:	7ffb      	ldrb	r3, [r7, #31]
 80022ba:	3301      	adds	r3, #1
 80022bc:	77fb      	strb	r3, [r7, #31]
 80022be:	7ffb      	ldrb	r3, [r7, #31]
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d9dc      	bls.n	800227e <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 80022c4:	7dfb      	ldrb	r3, [r7, #23]
 80022c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80022ca:	2b60      	cmp	r3, #96	; 0x60
 80022cc:	d013      	beq.n	80022f6 <LIS3MDL_MagReadXYZ+0xae>
 80022ce:	2b60      	cmp	r3, #96	; 0x60
 80022d0:	dc14      	bgt.n	80022fc <LIS3MDL_MagReadXYZ+0xb4>
 80022d2:	2b40      	cmp	r3, #64	; 0x40
 80022d4:	d00c      	beq.n	80022f0 <LIS3MDL_MagReadXYZ+0xa8>
 80022d6:	2b40      	cmp	r3, #64	; 0x40
 80022d8:	dc10      	bgt.n	80022fc <LIS3MDL_MagReadXYZ+0xb4>
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d002      	beq.n	80022e4 <LIS3MDL_MagReadXYZ+0x9c>
 80022de:	2b20      	cmp	r3, #32
 80022e0:	d003      	beq.n	80022ea <LIS3MDL_MagReadXYZ+0xa2>
 80022e2:	e00b      	b.n	80022fc <LIS3MDL_MagReadXYZ+0xb4>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 80022e4:	4b19      	ldr	r3, [pc, #100]	; (800234c <LIS3MDL_MagReadXYZ+0x104>)
 80022e6:	61bb      	str	r3, [r7, #24]
    break;
 80022e8:	e008      	b.n	80022fc <LIS3MDL_MagReadXYZ+0xb4>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 80022ea:	4b19      	ldr	r3, [pc, #100]	; (8002350 <LIS3MDL_MagReadXYZ+0x108>)
 80022ec:	61bb      	str	r3, [r7, #24]
    break;
 80022ee:	e005      	b.n	80022fc <LIS3MDL_MagReadXYZ+0xb4>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 80022f0:	4b18      	ldr	r3, [pc, #96]	; (8002354 <LIS3MDL_MagReadXYZ+0x10c>)
 80022f2:	61bb      	str	r3, [r7, #24]
    break;
 80022f4:	e002      	b.n	80022fc <LIS3MDL_MagReadXYZ+0xb4>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 80022f6:	4b18      	ldr	r3, [pc, #96]	; (8002358 <LIS3MDL_MagReadXYZ+0x110>)
 80022f8:	61bb      	str	r3, [r7, #24]
    break;    
 80022fa:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 80022fc:	2300      	movs	r3, #0
 80022fe:	77fb      	strb	r3, [r7, #31]
 8002300:	e01b      	b.n	800233a <LIS3MDL_MagReadXYZ+0xf2>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002302:	7ffb      	ldrb	r3, [r7, #31]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	f107 0220 	add.w	r2, r7, #32
 800230a:	4413      	add	r3, r2
 800230c:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002310:	ee07 3a90 	vmov	s15, r3
 8002314:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002318:	edd7 7a06 	vldr	s15, [r7, #24]
 800231c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002320:	7ffb      	ldrb	r3, [r7, #31]
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	4413      	add	r3, r2
 8002328:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800232c:	ee17 2a90 	vmov	r2, s15
 8002330:	b212      	sxth	r2, r2
 8002332:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002334:	7ffb      	ldrb	r3, [r7, #31]
 8002336:	3301      	adds	r3, #1
 8002338:	77fb      	strb	r3, [r7, #31]
 800233a:	7ffb      	ldrb	r3, [r7, #31]
 800233c:	2b02      	cmp	r3, #2
 800233e:	d9e0      	bls.n	8002302 <LIS3MDL_MagReadXYZ+0xba>
  }
}
 8002340:	bf00      	nop
 8002342:	bf00      	nop
 8002344:	3720      	adds	r7, #32
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	3e0f5c29 	.word	0x3e0f5c29
 8002350:	3e947ae1 	.word	0x3e947ae1
 8002354:	3edc28f6 	.word	0x3edc28f6
 8002358:	3f147ae1 	.word	0x3f147ae1

0800235c <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 8002366:	88fb      	ldrh	r3, [r7, #6]
 8002368:	4618      	mov	r0, r3
 800236a:	f000 f87b 	bl	8002464 <LPS22HB_Init>
}
 800236e:	bf00      	nop
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 8002376:	b580      	push	{r7, lr}
 8002378:	b084      	sub	sp, #16
 800237a:	af00      	add	r7, sp, #0
 800237c:	4603      	mov	r3, r0
 800237e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002380:	2300      	movs	r3, #0
 8002382:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 8002384:	f7ff fc32 	bl	8001bec <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8002388:	88fb      	ldrh	r3, [r7, #6]
 800238a:	b2db      	uxtb	r3, r3
 800238c:	210f      	movs	r1, #15
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff fc50 	bl	8001c34 <SENSOR_IO_Read>
 8002394:	4603      	mov	r3, r0
 8002396:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8002398:	7bfb      	ldrb	r3, [r7, #15]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
	...

080023a4 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 80023a4:	b590      	push	{r4, r7, lr}
 80023a6:	b087      	sub	sp, #28
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 80023ae:	2300      	movs	r3, #0
 80023b0:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 80023b2:	2300      	movs	r3, #0
 80023b4:	74fb      	strb	r3, [r7, #19]
 80023b6:	e013      	b.n	80023e0 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	b2da      	uxtb	r2, r3
 80023bc:	7cfb      	ldrb	r3, [r7, #19]
 80023be:	3328      	adds	r3, #40	; 0x28
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	7cfc      	ldrb	r4, [r7, #19]
 80023c4:	4619      	mov	r1, r3
 80023c6:	4610      	mov	r0, r2
 80023c8:	f7ff fc34 	bl	8001c34 <SENSOR_IO_Read>
 80023cc:	4603      	mov	r3, r0
 80023ce:	461a      	mov	r2, r3
 80023d0:	f107 0318 	add.w	r3, r7, #24
 80023d4:	4423      	add	r3, r4
 80023d6:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 80023da:	7cfb      	ldrb	r3, [r7, #19]
 80023dc:	3301      	adds	r3, #1
 80023de:	74fb      	strb	r3, [r7, #19]
 80023e0:	7cfb      	ldrb	r3, [r7, #19]
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d9e8      	bls.n	80023b8 <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 80023e6:	2300      	movs	r3, #0
 80023e8:	74fb      	strb	r3, [r7, #19]
 80023ea:	e010      	b.n	800240e <LPS22HB_P_ReadPressure+0x6a>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 80023ec:	7cfb      	ldrb	r3, [r7, #19]
 80023ee:	f107 0218 	add.w	r2, r7, #24
 80023f2:	4413      	add	r3, r2
 80023f4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80023f8:	461a      	mov	r2, r3
 80023fa:	7cfb      	ldrb	r3, [r7, #19]
 80023fc:	00db      	lsls	r3, r3, #3
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	4313      	orrs	r3, r2
 8002406:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 8002408:	7cfb      	ldrb	r3, [r7, #19]
 800240a:	3301      	adds	r3, #1
 800240c:	74fb      	strb	r3, [r7, #19]
 800240e:	7cfb      	ldrb	r3, [r7, #19]
 8002410:	2b02      	cmp	r3, #2
 8002412:	d9eb      	bls.n	80023ec <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <LPS22HB_P_ReadPressure+0x82>
    tmp |= 0xFF000000;
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002424:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2264      	movs	r2, #100	; 0x64
 800242e:	fb02 f303 	mul.w	r3, r2, r3
 8002432:	2b00      	cmp	r3, #0
 8002434:	da01      	bge.n	800243a <LPS22HB_P_ReadPressure+0x96>
 8002436:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800243a:	131b      	asrs	r3, r3, #12
 800243c:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	ee07 3a90 	vmov	s15, r3
 8002444:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002448:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8002460 <LPS22HB_P_ReadPressure+0xbc>
 800244c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002450:	eef0 7a66 	vmov.f32	s15, s13
}
 8002454:	eeb0 0a67 	vmov.f32	s0, s15
 8002458:	371c      	adds	r7, #28
 800245a:	46bd      	mov	sp, r7
 800245c:	bd90      	pop	{r4, r7, pc}
 800245e:	bf00      	nop
 8002460:	42c80000 	.word	0x42c80000

08002464 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	4603      	mov	r3, r0
 800246c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 800246e:	88fb      	ldrh	r3, [r7, #6]
 8002470:	b2db      	uxtb	r3, r3
 8002472:	211a      	movs	r1, #26
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff fbdd 	bl	8001c34 <SENSOR_IO_Read>
 800247a:	4603      	mov	r3, r0
 800247c:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	f023 0301 	bic.w	r3, r3, #1
 8002484:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 8002486:	7bfb      	ldrb	r3, [r7, #15]
 8002488:	f043 0301 	orr.w	r3, r3, #1
 800248c:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 800248e:	88fb      	ldrh	r3, [r7, #6]
 8002490:	b2db      	uxtb	r3, r3
 8002492:	7bfa      	ldrb	r2, [r7, #15]
 8002494:	211a      	movs	r1, #26
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff fbb2 	bl	8001c00 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 800249c:	88fb      	ldrh	r3, [r7, #6]
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	2110      	movs	r1, #16
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fbc6 	bl	8001c34 <SENSOR_IO_Read>
 80024a8:	4603      	mov	r3, r0
 80024aa:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 80024ac:	7bfb      	ldrb	r3, [r7, #15]
 80024ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024b2:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 80024b4:	7bfb      	ldrb	r3, [r7, #15]
 80024b6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80024ba:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
 80024be:	f023 0302 	bic.w	r3, r3, #2
 80024c2:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
 80024c6:	f043 0302 	orr.w	r3, r3, #2
 80024ca:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 80024cc:	88fb      	ldrh	r3, [r7, #6]
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	7bfa      	ldrb	r2, [r7, #15]
 80024d2:	2110      	movs	r1, #16
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff fb93 	bl	8001c00 <SENSOR_IO_Write>
}  
 80024da:	bf00      	nop
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024ec:	2003      	movs	r0, #3
 80024ee:	f000 f8de 	bl	80026ae <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024f2:	2000      	movs	r0, #0
 80024f4:	f7ff f982 	bl	80017fc <HAL_InitTick>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d002      	beq.n	8002504 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	71fb      	strb	r3, [r7, #7]
 8002502:	e001      	b.n	8002508 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002504:	f7ff f8ca 	bl	800169c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002508:	79fb      	ldrb	r3, [r7, #7]
}
 800250a:	4618      	mov	r0, r3
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
	...

08002514 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002518:	4b06      	ldr	r3, [pc, #24]	; (8002534 <HAL_IncTick+0x20>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	461a      	mov	r2, r3
 800251e:	4b06      	ldr	r3, [pc, #24]	; (8002538 <HAL_IncTick+0x24>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4413      	add	r3, r2
 8002524:	4a04      	ldr	r2, [pc, #16]	; (8002538 <HAL_IncTick+0x24>)
 8002526:	6013      	str	r3, [r2, #0]
}
 8002528:	bf00      	nop
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	20000064 	.word	0x20000064
 8002538:	20001a54 	.word	0x20001a54

0800253c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  return uwTick;
 8002540:	4b03      	ldr	r3, [pc, #12]	; (8002550 <HAL_GetTick+0x14>)
 8002542:	681b      	ldr	r3, [r3, #0]
}
 8002544:	4618      	mov	r0, r3
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	20001a54 	.word	0x20001a54

08002554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002564:	4b0c      	ldr	r3, [pc, #48]	; (8002598 <__NVIC_SetPriorityGrouping+0x44>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800256a:	68ba      	ldr	r2, [r7, #8]
 800256c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002570:	4013      	ands	r3, r2
 8002572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800257c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002580:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002584:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002586:	4a04      	ldr	r2, [pc, #16]	; (8002598 <__NVIC_SetPriorityGrouping+0x44>)
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	60d3      	str	r3, [r2, #12]
}
 800258c:	bf00      	nop
 800258e:	3714      	adds	r7, #20
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025a0:	4b04      	ldr	r3, [pc, #16]	; (80025b4 <__NVIC_GetPriorityGrouping+0x18>)
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	0a1b      	lsrs	r3, r3, #8
 80025a6:	f003 0307 	and.w	r3, r3, #7
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	db0b      	blt.n	80025e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	f003 021f 	and.w	r2, r3, #31
 80025d0:	4907      	ldr	r1, [pc, #28]	; (80025f0 <__NVIC_EnableIRQ+0x38>)
 80025d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d6:	095b      	lsrs	r3, r3, #5
 80025d8:	2001      	movs	r0, #1
 80025da:	fa00 f202 	lsl.w	r2, r0, r2
 80025de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	e000e100 	.word	0xe000e100

080025f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	6039      	str	r1, [r7, #0]
 80025fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002604:	2b00      	cmp	r3, #0
 8002606:	db0a      	blt.n	800261e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	b2da      	uxtb	r2, r3
 800260c:	490c      	ldr	r1, [pc, #48]	; (8002640 <__NVIC_SetPriority+0x4c>)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	0112      	lsls	r2, r2, #4
 8002614:	b2d2      	uxtb	r2, r2
 8002616:	440b      	add	r3, r1
 8002618:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800261c:	e00a      	b.n	8002634 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	b2da      	uxtb	r2, r3
 8002622:	4908      	ldr	r1, [pc, #32]	; (8002644 <__NVIC_SetPriority+0x50>)
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	f003 030f 	and.w	r3, r3, #15
 800262a:	3b04      	subs	r3, #4
 800262c:	0112      	lsls	r2, r2, #4
 800262e:	b2d2      	uxtb	r2, r2
 8002630:	440b      	add	r3, r1
 8002632:	761a      	strb	r2, [r3, #24]
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	e000e100 	.word	0xe000e100
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002648:	b480      	push	{r7}
 800264a:	b089      	sub	sp, #36	; 0x24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	f1c3 0307 	rsb	r3, r3, #7
 8002662:	2b04      	cmp	r3, #4
 8002664:	bf28      	it	cs
 8002666:	2304      	movcs	r3, #4
 8002668:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3304      	adds	r3, #4
 800266e:	2b06      	cmp	r3, #6
 8002670:	d902      	bls.n	8002678 <NVIC_EncodePriority+0x30>
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	3b03      	subs	r3, #3
 8002676:	e000      	b.n	800267a <NVIC_EncodePriority+0x32>
 8002678:	2300      	movs	r3, #0
 800267a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800267c:	f04f 32ff 	mov.w	r2, #4294967295
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	43da      	mvns	r2, r3
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	401a      	ands	r2, r3
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002690:	f04f 31ff 	mov.w	r1, #4294967295
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	fa01 f303 	lsl.w	r3, r1, r3
 800269a:	43d9      	mvns	r1, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a0:	4313      	orrs	r3, r2
         );
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3724      	adds	r7, #36	; 0x24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b082      	sub	sp, #8
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f7ff ff4c 	bl	8002554 <__NVIC_SetPriorityGrouping>
}
 80026bc:	bf00      	nop
 80026be:	3708      	adds	r7, #8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
 80026d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026d2:	2300      	movs	r3, #0
 80026d4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026d6:	f7ff ff61 	bl	800259c <__NVIC_GetPriorityGrouping>
 80026da:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	68b9      	ldr	r1, [r7, #8]
 80026e0:	6978      	ldr	r0, [r7, #20]
 80026e2:	f7ff ffb1 	bl	8002648 <NVIC_EncodePriority>
 80026e6:	4602      	mov	r2, r0
 80026e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ec:	4611      	mov	r1, r2
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff ff80 	bl	80025f4 <__NVIC_SetPriority>
}
 80026f4:	bf00      	nop
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270a:	4618      	mov	r0, r3
 800270c:	f7ff ff54 	bl	80025b8 <__NVIC_EnableIRQ>
}
 8002710:	bf00      	nop
 8002712:	3708      	adds	r7, #8
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002718:	b480      	push	{r7}
 800271a:	b087      	sub	sp, #28
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002722:	2300      	movs	r3, #0
 8002724:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002726:	e17f      	b.n	8002a28 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	2101      	movs	r1, #1
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	fa01 f303 	lsl.w	r3, r1, r3
 8002734:	4013      	ands	r3, r2
 8002736:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2b00      	cmp	r3, #0
 800273c:	f000 8171 	beq.w	8002a22 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d00b      	beq.n	8002760 <HAL_GPIO_Init+0x48>
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	2b02      	cmp	r3, #2
 800274e:	d007      	beq.n	8002760 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002754:	2b11      	cmp	r3, #17
 8002756:	d003      	beq.n	8002760 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	2b12      	cmp	r3, #18
 800275e:	d130      	bne.n	80027c2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	2203      	movs	r2, #3
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	43db      	mvns	r3, r3
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	4013      	ands	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	68da      	ldr	r2, [r3, #12]
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	4313      	orrs	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002796:	2201      	movs	r2, #1
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	43db      	mvns	r3, r3
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	4013      	ands	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	091b      	lsrs	r3, r3, #4
 80027ac:	f003 0201 	and.w	r2, r3, #1
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f003 0303 	and.w	r3, r3, #3
 80027ca:	2b03      	cmp	r3, #3
 80027cc:	d118      	bne.n	8002800 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80027d4:	2201      	movs	r2, #1
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	43db      	mvns	r3, r3
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	4013      	ands	r3, r2
 80027e2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	08db      	lsrs	r3, r3, #3
 80027ea:	f003 0201 	and.w	r2, r3, #1
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	2203      	movs	r2, #3
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	43db      	mvns	r3, r3
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	4013      	ands	r3, r2
 8002816:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	4313      	orrs	r3, r2
 8002828:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	2b02      	cmp	r3, #2
 8002836:	d003      	beq.n	8002840 <HAL_GPIO_Init+0x128>
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b12      	cmp	r3, #18
 800283e:	d123      	bne.n	8002888 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	08da      	lsrs	r2, r3, #3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3208      	adds	r2, #8
 8002848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800284c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	f003 0307 	and.w	r3, r3, #7
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	220f      	movs	r2, #15
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	4013      	ands	r3, r2
 8002862:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	691a      	ldr	r2, [r3, #16]
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	693a      	ldr	r2, [r7, #16]
 8002876:	4313      	orrs	r3, r2
 8002878:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	08da      	lsrs	r2, r3, #3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	3208      	adds	r2, #8
 8002882:	6939      	ldr	r1, [r7, #16]
 8002884:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	2203      	movs	r2, #3
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	43db      	mvns	r3, r3
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	4013      	ands	r3, r2
 800289e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f003 0203 	and.w	r2, r3, #3
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	fa02 f303 	lsl.w	r3, r2, r3
 80028b0:	693a      	ldr	r2, [r7, #16]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f000 80ac 	beq.w	8002a22 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ca:	4b5f      	ldr	r3, [pc, #380]	; (8002a48 <HAL_GPIO_Init+0x330>)
 80028cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028ce:	4a5e      	ldr	r2, [pc, #376]	; (8002a48 <HAL_GPIO_Init+0x330>)
 80028d0:	f043 0301 	orr.w	r3, r3, #1
 80028d4:	6613      	str	r3, [r2, #96]	; 0x60
 80028d6:	4b5c      	ldr	r3, [pc, #368]	; (8002a48 <HAL_GPIO_Init+0x330>)
 80028d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	60bb      	str	r3, [r7, #8]
 80028e0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028e2:	4a5a      	ldr	r2, [pc, #360]	; (8002a4c <HAL_GPIO_Init+0x334>)
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	089b      	lsrs	r3, r3, #2
 80028e8:	3302      	adds	r3, #2
 80028ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	220f      	movs	r2, #15
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43db      	mvns	r3, r3
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	4013      	ands	r3, r2
 8002904:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800290c:	d025      	beq.n	800295a <HAL_GPIO_Init+0x242>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a4f      	ldr	r2, [pc, #316]	; (8002a50 <HAL_GPIO_Init+0x338>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d01f      	beq.n	8002956 <HAL_GPIO_Init+0x23e>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a4e      	ldr	r2, [pc, #312]	; (8002a54 <HAL_GPIO_Init+0x33c>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d019      	beq.n	8002952 <HAL_GPIO_Init+0x23a>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a4d      	ldr	r2, [pc, #308]	; (8002a58 <HAL_GPIO_Init+0x340>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d013      	beq.n	800294e <HAL_GPIO_Init+0x236>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a4c      	ldr	r2, [pc, #304]	; (8002a5c <HAL_GPIO_Init+0x344>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d00d      	beq.n	800294a <HAL_GPIO_Init+0x232>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a4b      	ldr	r2, [pc, #300]	; (8002a60 <HAL_GPIO_Init+0x348>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d007      	beq.n	8002946 <HAL_GPIO_Init+0x22e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a4a      	ldr	r2, [pc, #296]	; (8002a64 <HAL_GPIO_Init+0x34c>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d101      	bne.n	8002942 <HAL_GPIO_Init+0x22a>
 800293e:	2306      	movs	r3, #6
 8002940:	e00c      	b.n	800295c <HAL_GPIO_Init+0x244>
 8002942:	2307      	movs	r3, #7
 8002944:	e00a      	b.n	800295c <HAL_GPIO_Init+0x244>
 8002946:	2305      	movs	r3, #5
 8002948:	e008      	b.n	800295c <HAL_GPIO_Init+0x244>
 800294a:	2304      	movs	r3, #4
 800294c:	e006      	b.n	800295c <HAL_GPIO_Init+0x244>
 800294e:	2303      	movs	r3, #3
 8002950:	e004      	b.n	800295c <HAL_GPIO_Init+0x244>
 8002952:	2302      	movs	r3, #2
 8002954:	e002      	b.n	800295c <HAL_GPIO_Init+0x244>
 8002956:	2301      	movs	r3, #1
 8002958:	e000      	b.n	800295c <HAL_GPIO_Init+0x244>
 800295a:	2300      	movs	r3, #0
 800295c:	697a      	ldr	r2, [r7, #20]
 800295e:	f002 0203 	and.w	r2, r2, #3
 8002962:	0092      	lsls	r2, r2, #2
 8002964:	4093      	lsls	r3, r2
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	4313      	orrs	r3, r2
 800296a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800296c:	4937      	ldr	r1, [pc, #220]	; (8002a4c <HAL_GPIO_Init+0x334>)
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	089b      	lsrs	r3, r3, #2
 8002972:	3302      	adds	r3, #2
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800297a:	4b3b      	ldr	r3, [pc, #236]	; (8002a68 <HAL_GPIO_Init+0x350>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	43db      	mvns	r3, r3
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	4013      	ands	r3, r2
 8002988:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	4313      	orrs	r3, r2
 800299c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800299e:	4a32      	ldr	r2, [pc, #200]	; (8002a68 <HAL_GPIO_Init+0x350>)
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80029a4:	4b30      	ldr	r3, [pc, #192]	; (8002a68 <HAL_GPIO_Init+0x350>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	43db      	mvns	r3, r3
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	4013      	ands	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d003      	beq.n	80029c8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029c8:	4a27      	ldr	r2, [pc, #156]	; (8002a68 <HAL_GPIO_Init+0x350>)
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029ce:	4b26      	ldr	r3, [pc, #152]	; (8002a68 <HAL_GPIO_Init+0x350>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	43db      	mvns	r3, r3
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	4013      	ands	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029f2:	4a1d      	ldr	r2, [pc, #116]	; (8002a68 <HAL_GPIO_Init+0x350>)
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029f8:	4b1b      	ldr	r3, [pc, #108]	; (8002a68 <HAL_GPIO_Init+0x350>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	43db      	mvns	r3, r3
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	4013      	ands	r3, r2
 8002a06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002a14:	693a      	ldr	r2, [r7, #16]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a1c:	4a12      	ldr	r2, [pc, #72]	; (8002a68 <HAL_GPIO_Init+0x350>)
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	3301      	adds	r3, #1
 8002a26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f47f ae78 	bne.w	8002728 <HAL_GPIO_Init+0x10>
  }
}
 8002a38:	bf00      	nop
 8002a3a:	bf00      	nop
 8002a3c:	371c      	adds	r7, #28
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	40010000 	.word	0x40010000
 8002a50:	48000400 	.word	0x48000400
 8002a54:	48000800 	.word	0x48000800
 8002a58:	48000c00 	.word	0x48000c00
 8002a5c:	48001000 	.word	0x48001000
 8002a60:	48001400 	.word	0x48001400
 8002a64:	48001800 	.word	0x48001800
 8002a68:	40010400 	.word	0x40010400

08002a6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	460b      	mov	r3, r1
 8002a76:	807b      	strh	r3, [r7, #2]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a7c:	787b      	ldrb	r3, [r7, #1]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a82:	887a      	ldrh	r2, [r7, #2]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a88:	e002      	b.n	8002a90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a8a:	887a      	ldrh	r2, [r7, #2]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	695b      	ldr	r3, [r3, #20]
 8002aac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002aae:	887a      	ldrh	r2, [r7, #2]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	041a      	lsls	r2, r3, #16
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	43d9      	mvns	r1, r3
 8002aba:	887b      	ldrh	r3, [r7, #2]
 8002abc:	400b      	ands	r3, r1
 8002abe:	431a      	orrs	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	619a      	str	r2, [r3, #24]
}
 8002ac4:	bf00      	nop
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e081      	b.n	8002be6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d106      	bne.n	8002afc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f8a8 	bl	8002c4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2224      	movs	r2, #36	; 0x24
 8002b00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0201 	bic.w	r2, r2, #1
 8002b12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b20:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	689a      	ldr	r2, [r3, #8]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b30:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d107      	bne.n	8002b4a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b46:	609a      	str	r2, [r3, #8]
 8002b48:	e006      	b.n	8002b58 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002b56:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d104      	bne.n	8002b6a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	6812      	ldr	r2, [r2, #0]
 8002b74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b7c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68da      	ldr	r2, [r3, #12]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b8c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	691a      	ldr	r2, [r3, #16]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	ea42 0103 	orr.w	r1, r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	021a      	lsls	r2, r3, #8
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69d9      	ldr	r1, [r3, #28]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a1a      	ldr	r2, [r3, #32]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f042 0201 	orr.w	r2, r2, #1
 8002bc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2220      	movs	r2, #32
 8002bd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b082      	sub	sp, #8
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e021      	b.n	8002c44 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2224      	movs	r2, #36	; 0x24
 8002c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 0201 	bic.w	r2, r2, #1
 8002c16:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 f821 	bl	8002c60 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3708      	adds	r7, #8
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b088      	sub	sp, #32
 8002c78:	af02      	add	r7, sp, #8
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	4608      	mov	r0, r1
 8002c7e:	4611      	mov	r1, r2
 8002c80:	461a      	mov	r2, r3
 8002c82:	4603      	mov	r3, r0
 8002c84:	817b      	strh	r3, [r7, #10]
 8002c86:	460b      	mov	r3, r1
 8002c88:	813b      	strh	r3, [r7, #8]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b20      	cmp	r3, #32
 8002c98:	f040 80f9 	bne.w	8002e8e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c9c:	6a3b      	ldr	r3, [r7, #32]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d002      	beq.n	8002ca8 <HAL_I2C_Mem_Write+0x34>
 8002ca2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d105      	bne.n	8002cb4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e0ed      	b.n	8002e90 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d101      	bne.n	8002cc2 <HAL_I2C_Mem_Write+0x4e>
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	e0e6      	b.n	8002e90 <HAL_I2C_Mem_Write+0x21c>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002cca:	f7ff fc37 	bl	800253c <HAL_GetTick>
 8002cce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	9300      	str	r3, [sp, #0]
 8002cd4:	2319      	movs	r3, #25
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cdc:	68f8      	ldr	r0, [r7, #12]
 8002cde:	f000 fac3 	bl	8003268 <I2C_WaitOnFlagUntilTimeout>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e0d1      	b.n	8002e90 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2221      	movs	r2, #33	; 0x21
 8002cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2240      	movs	r2, #64	; 0x40
 8002cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6a3a      	ldr	r2, [r7, #32]
 8002d06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2200      	movs	r2, #0
 8002d12:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d14:	88f8      	ldrh	r0, [r7, #6]
 8002d16:	893a      	ldrh	r2, [r7, #8]
 8002d18:	8979      	ldrh	r1, [r7, #10]
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	9301      	str	r3, [sp, #4]
 8002d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d20:	9300      	str	r3, [sp, #0]
 8002d22:	4603      	mov	r3, r0
 8002d24:	68f8      	ldr	r0, [r7, #12]
 8002d26:	f000 f9d3 	bl	80030d0 <I2C_RequestMemoryWrite>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d005      	beq.n	8002d3c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e0a9      	b.n	8002e90 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	2bff      	cmp	r3, #255	; 0xff
 8002d44:	d90e      	bls.n	8002d64 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	22ff      	movs	r2, #255	; 0xff
 8002d4a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d50:	b2da      	uxtb	r2, r3
 8002d52:	8979      	ldrh	r1, [r7, #10]
 8002d54:	2300      	movs	r3, #0
 8002d56:	9300      	str	r3, [sp, #0]
 8002d58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d5c:	68f8      	ldr	r0, [r7, #12]
 8002d5e:	f000 fba5 	bl	80034ac <I2C_TransferConfig>
 8002d62:	e00f      	b.n	8002d84 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	8979      	ldrh	r1, [r7, #10]
 8002d76:	2300      	movs	r3, #0
 8002d78:	9300      	str	r3, [sp, #0]
 8002d7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 fb94 	bl	80034ac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d84:	697a      	ldr	r2, [r7, #20]
 8002d86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 faad 	bl	80032e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e07b      	b.n	8002e90 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9c:	781a      	ldrb	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da8:	1c5a      	adds	r2, r3, #1
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	3b01      	subs	r3, #1
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d034      	beq.n	8002e3c <HAL_I2C_Mem_Write+0x1c8>
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d130      	bne.n	8002e3c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	9300      	str	r3, [sp, #0]
 8002dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002de0:	2200      	movs	r2, #0
 8002de2:	2180      	movs	r1, #128	; 0x80
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f000 fa3f 	bl	8003268 <I2C_WaitOnFlagUntilTimeout>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e04d      	b.n	8002e90 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	2bff      	cmp	r3, #255	; 0xff
 8002dfc:	d90e      	bls.n	8002e1c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	22ff      	movs	r2, #255	; 0xff
 8002e02:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e08:	b2da      	uxtb	r2, r3
 8002e0a:	8979      	ldrh	r1, [r7, #10]
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	9300      	str	r3, [sp, #0]
 8002e10:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e14:	68f8      	ldr	r0, [r7, #12]
 8002e16:	f000 fb49 	bl	80034ac <I2C_TransferConfig>
 8002e1a:	e00f      	b.n	8002e3c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e20:	b29a      	uxth	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e2a:	b2da      	uxtb	r2, r3
 8002e2c:	8979      	ldrh	r1, [r7, #10]
 8002e2e:	2300      	movs	r3, #0
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	f000 fb38 	bl	80034ac <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d19e      	bne.n	8002d84 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e46:	697a      	ldr	r2, [r7, #20]
 8002e48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 fa8c 	bl	8003368 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e01a      	b.n	8002e90 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	2220      	movs	r2, #32
 8002e60:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6859      	ldr	r1, [r3, #4]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	4b0a      	ldr	r3, [pc, #40]	; (8002e98 <HAL_I2C_Mem_Write+0x224>)
 8002e6e:	400b      	ands	r3, r1
 8002e70:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	e000      	b.n	8002e90 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002e8e:	2302      	movs	r3, #2
  }
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3718      	adds	r7, #24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	fe00e800 	.word	0xfe00e800

08002e9c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b088      	sub	sp, #32
 8002ea0:	af02      	add	r7, sp, #8
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	4608      	mov	r0, r1
 8002ea6:	4611      	mov	r1, r2
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	4603      	mov	r3, r0
 8002eac:	817b      	strh	r3, [r7, #10]
 8002eae:	460b      	mov	r3, r1
 8002eb0:	813b      	strh	r3, [r7, #8]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b20      	cmp	r3, #32
 8002ec0:	f040 80fd 	bne.w	80030be <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ec4:	6a3b      	ldr	r3, [r7, #32]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d002      	beq.n	8002ed0 <HAL_I2C_Mem_Read+0x34>
 8002eca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d105      	bne.n	8002edc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ed6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e0f1      	b.n	80030c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d101      	bne.n	8002eea <HAL_I2C_Mem_Read+0x4e>
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	e0ea      	b.n	80030c0 <HAL_I2C_Mem_Read+0x224>
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002ef2:	f7ff fb23 	bl	800253c <HAL_GetTick>
 8002ef6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	9300      	str	r3, [sp, #0]
 8002efc:	2319      	movs	r3, #25
 8002efe:	2201      	movs	r2, #1
 8002f00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f000 f9af 	bl	8003268 <I2C_WaitOnFlagUntilTimeout>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e0d5      	b.n	80030c0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2222      	movs	r2, #34	; 0x22
 8002f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2240      	movs	r2, #64	; 0x40
 8002f20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2200      	movs	r2, #0
 8002f28:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6a3a      	ldr	r2, [r7, #32]
 8002f2e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002f34:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f3c:	88f8      	ldrh	r0, [r7, #6]
 8002f3e:	893a      	ldrh	r2, [r7, #8]
 8002f40:	8979      	ldrh	r1, [r7, #10]
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	9301      	str	r3, [sp, #4]
 8002f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f48:	9300      	str	r3, [sp, #0]
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f000 f913 	bl	8003178 <I2C_RequestMemoryRead>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d005      	beq.n	8002f64 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e0ad      	b.n	80030c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	2bff      	cmp	r3, #255	; 0xff
 8002f6c:	d90e      	bls.n	8002f8c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	22ff      	movs	r2, #255	; 0xff
 8002f72:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f78:	b2da      	uxtb	r2, r3
 8002f7a:	8979      	ldrh	r1, [r7, #10]
 8002f7c:	4b52      	ldr	r3, [pc, #328]	; (80030c8 <HAL_I2C_Mem_Read+0x22c>)
 8002f7e:	9300      	str	r3, [sp, #0]
 8002f80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f84:	68f8      	ldr	r0, [r7, #12]
 8002f86:	f000 fa91 	bl	80034ac <I2C_TransferConfig>
 8002f8a:	e00f      	b.n	8002fac <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f90:	b29a      	uxth	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	8979      	ldrh	r1, [r7, #10]
 8002f9e:	4b4a      	ldr	r3, [pc, #296]	; (80030c8 <HAL_I2C_Mem_Read+0x22c>)
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f000 fa80 	bl	80034ac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	2104      	movs	r1, #4
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f000 f956 	bl	8003268 <I2C_WaitOnFlagUntilTimeout>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e07c      	b.n	80030c0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd8:	1c5a      	adds	r2, r3, #1
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	b29a      	uxth	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	b29a      	uxth	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d034      	beq.n	800306c <HAL_I2C_Mem_Read+0x1d0>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003006:	2b00      	cmp	r3, #0
 8003008:	d130      	bne.n	800306c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003010:	2200      	movs	r2, #0
 8003012:	2180      	movs	r1, #128	; 0x80
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f000 f927 	bl	8003268 <I2C_WaitOnFlagUntilTimeout>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e04d      	b.n	80030c0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003028:	b29b      	uxth	r3, r3
 800302a:	2bff      	cmp	r3, #255	; 0xff
 800302c:	d90e      	bls.n	800304c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	22ff      	movs	r2, #255	; 0xff
 8003032:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003038:	b2da      	uxtb	r2, r3
 800303a:	8979      	ldrh	r1, [r7, #10]
 800303c:	2300      	movs	r3, #0
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 fa31 	bl	80034ac <I2C_TransferConfig>
 800304a:	e00f      	b.n	800306c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003050:	b29a      	uxth	r2, r3
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800305a:	b2da      	uxtb	r2, r3
 800305c:	8979      	ldrh	r1, [r7, #10]
 800305e:	2300      	movs	r3, #0
 8003060:	9300      	str	r3, [sp, #0]
 8003062:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f000 fa20 	bl	80034ac <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003070:	b29b      	uxth	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d19a      	bne.n	8002fac <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800307a:	68f8      	ldr	r0, [r7, #12]
 800307c:	f000 f974 	bl	8003368 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e01a      	b.n	80030c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2220      	movs	r2, #32
 8003090:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6859      	ldr	r1, [r3, #4]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	4b0b      	ldr	r3, [pc, #44]	; (80030cc <HAL_I2C_Mem_Read+0x230>)
 800309e:	400b      	ands	r3, r1
 80030a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2220      	movs	r2, #32
 80030a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	e000      	b.n	80030c0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80030be:	2302      	movs	r3, #2
  }
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3718      	adds	r7, #24
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	80002400 	.word	0x80002400
 80030cc:	fe00e800 	.word	0xfe00e800

080030d0 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af02      	add	r7, sp, #8
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	4608      	mov	r0, r1
 80030da:	4611      	mov	r1, r2
 80030dc:	461a      	mov	r2, r3
 80030de:	4603      	mov	r3, r0
 80030e0:	817b      	strh	r3, [r7, #10]
 80030e2:	460b      	mov	r3, r1
 80030e4:	813b      	strh	r3, [r7, #8]
 80030e6:	4613      	mov	r3, r2
 80030e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80030ea:	88fb      	ldrh	r3, [r7, #6]
 80030ec:	b2da      	uxtb	r2, r3
 80030ee:	8979      	ldrh	r1, [r7, #10]
 80030f0:	4b20      	ldr	r3, [pc, #128]	; (8003174 <I2C_RequestMemoryWrite+0xa4>)
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 f9d7 	bl	80034ac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030fe:	69fa      	ldr	r2, [r7, #28]
 8003100:	69b9      	ldr	r1, [r7, #24]
 8003102:	68f8      	ldr	r0, [r7, #12]
 8003104:	f000 f8f0 	bl	80032e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e02c      	b.n	800316c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003112:	88fb      	ldrh	r3, [r7, #6]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d105      	bne.n	8003124 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003118:	893b      	ldrh	r3, [r7, #8]
 800311a:	b2da      	uxtb	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	629a      	str	r2, [r3, #40]	; 0x28
 8003122:	e015      	b.n	8003150 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003124:	893b      	ldrh	r3, [r7, #8]
 8003126:	0a1b      	lsrs	r3, r3, #8
 8003128:	b29b      	uxth	r3, r3
 800312a:	b2da      	uxtb	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003132:	69fa      	ldr	r2, [r7, #28]
 8003134:	69b9      	ldr	r1, [r7, #24]
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f000 f8d6 	bl	80032e8 <I2C_WaitOnTXISFlagUntilTimeout>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e012      	b.n	800316c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003146:	893b      	ldrh	r3, [r7, #8]
 8003148:	b2da      	uxtb	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	2200      	movs	r2, #0
 8003158:	2180      	movs	r1, #128	; 0x80
 800315a:	68f8      	ldr	r0, [r7, #12]
 800315c:	f000 f884 	bl	8003268 <I2C_WaitOnFlagUntilTimeout>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e000      	b.n	800316c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800316a:	2300      	movs	r3, #0
}
 800316c:	4618      	mov	r0, r3
 800316e:	3710      	adds	r7, #16
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	80002000 	.word	0x80002000

08003178 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af02      	add	r7, sp, #8
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	4608      	mov	r0, r1
 8003182:	4611      	mov	r1, r2
 8003184:	461a      	mov	r2, r3
 8003186:	4603      	mov	r3, r0
 8003188:	817b      	strh	r3, [r7, #10]
 800318a:	460b      	mov	r3, r1
 800318c:	813b      	strh	r3, [r7, #8]
 800318e:	4613      	mov	r3, r2
 8003190:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003192:	88fb      	ldrh	r3, [r7, #6]
 8003194:	b2da      	uxtb	r2, r3
 8003196:	8979      	ldrh	r1, [r7, #10]
 8003198:	4b20      	ldr	r3, [pc, #128]	; (800321c <I2C_RequestMemoryRead+0xa4>)
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	2300      	movs	r3, #0
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f000 f984 	bl	80034ac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031a4:	69fa      	ldr	r2, [r7, #28]
 80031a6:	69b9      	ldr	r1, [r7, #24]
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f000 f89d 	bl	80032e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d001      	beq.n	80031b8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e02c      	b.n	8003212 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031b8:	88fb      	ldrh	r3, [r7, #6]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d105      	bne.n	80031ca <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031be:	893b      	ldrh	r3, [r7, #8]
 80031c0:	b2da      	uxtb	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	629a      	str	r2, [r3, #40]	; 0x28
 80031c8:	e015      	b.n	80031f6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80031ca:	893b      	ldrh	r3, [r7, #8]
 80031cc:	0a1b      	lsrs	r3, r3, #8
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	b2da      	uxtb	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031d8:	69fa      	ldr	r2, [r7, #28]
 80031da:	69b9      	ldr	r1, [r7, #24]
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f000 f883 	bl	80032e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e012      	b.n	8003212 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031ec:	893b      	ldrh	r3, [r7, #8]
 80031ee:	b2da      	uxtb	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	2200      	movs	r2, #0
 80031fe:	2140      	movs	r1, #64	; 0x40
 8003200:	68f8      	ldr	r0, [r7, #12]
 8003202:	f000 f831 	bl	8003268 <I2C_WaitOnFlagUntilTimeout>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e000      	b.n	8003212 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	80002000 	.word	0x80002000

08003220 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b02      	cmp	r3, #2
 8003234:	d103      	bne.n	800323e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2200      	movs	r2, #0
 800323c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	2b01      	cmp	r3, #1
 800324a:	d007      	beq.n	800325c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	699a      	ldr	r2, [r3, #24]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f042 0201 	orr.w	r2, r2, #1
 800325a:	619a      	str	r2, [r3, #24]
  }
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	603b      	str	r3, [r7, #0]
 8003274:	4613      	mov	r3, r2
 8003276:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003278:	e022      	b.n	80032c0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003280:	d01e      	beq.n	80032c0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003282:	f7ff f95b 	bl	800253c <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	429a      	cmp	r2, r3
 8003290:	d302      	bcc.n	8003298 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d113      	bne.n	80032c0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329c:	f043 0220 	orr.w	r2, r3, #32
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2220      	movs	r2, #32
 80032a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e00f      	b.n	80032e0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	699a      	ldr	r2, [r3, #24]
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	4013      	ands	r3, r2
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	bf0c      	ite	eq
 80032d0:	2301      	moveq	r3, #1
 80032d2:	2300      	movne	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	461a      	mov	r2, r3
 80032d8:	79fb      	ldrb	r3, [r7, #7]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d0cd      	beq.n	800327a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80032f4:	e02c      	b.n	8003350 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	68b9      	ldr	r1, [r7, #8]
 80032fa:	68f8      	ldr	r0, [r7, #12]
 80032fc:	f000 f870 	bl	80033e0 <I2C_IsAcknowledgeFailed>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e02a      	b.n	8003360 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003310:	d01e      	beq.n	8003350 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003312:	f7ff f913 	bl	800253c <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	68ba      	ldr	r2, [r7, #8]
 800331e:	429a      	cmp	r2, r3
 8003320:	d302      	bcc.n	8003328 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d113      	bne.n	8003350 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800332c:	f043 0220 	orr.w	r2, r3, #32
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2220      	movs	r2, #32
 8003338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e007      	b.n	8003360 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b02      	cmp	r3, #2
 800335c:	d1cb      	bne.n	80032f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800335e:	2300      	movs	r3, #0
}
 8003360:	4618      	mov	r0, r3
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003374:	e028      	b.n	80033c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	68b9      	ldr	r1, [r7, #8]
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f000 f830 	bl	80033e0 <I2C_IsAcknowledgeFailed>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e026      	b.n	80033d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800338a:	f7ff f8d7 	bl	800253c <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	68ba      	ldr	r2, [r7, #8]
 8003396:	429a      	cmp	r2, r3
 8003398:	d302      	bcc.n	80033a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d113      	bne.n	80033c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a4:	f043 0220 	orr.w	r2, r3, #32
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2220      	movs	r2, #32
 80033b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e007      	b.n	80033d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	f003 0320 	and.w	r3, r3, #32
 80033d2:	2b20      	cmp	r3, #32
 80033d4:	d1cf      	bne.n	8003376 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3710      	adds	r7, #16
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	f003 0310 	and.w	r3, r3, #16
 80033f6:	2b10      	cmp	r3, #16
 80033f8:	d151      	bne.n	800349e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033fa:	e022      	b.n	8003442 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003402:	d01e      	beq.n	8003442 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003404:	f7ff f89a 	bl	800253c <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	68ba      	ldr	r2, [r7, #8]
 8003410:	429a      	cmp	r2, r3
 8003412:	d302      	bcc.n	800341a <I2C_IsAcknowledgeFailed+0x3a>
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d113      	bne.n	8003442 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341e:	f043 0220 	orr.w	r2, r3, #32
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2220      	movs	r2, #32
 800342a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2200      	movs	r2, #0
 800343a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e02e      	b.n	80034a0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	699b      	ldr	r3, [r3, #24]
 8003448:	f003 0320 	and.w	r3, r3, #32
 800344c:	2b20      	cmp	r3, #32
 800344e:	d1d5      	bne.n	80033fc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2210      	movs	r2, #16
 8003456:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2220      	movs	r2, #32
 800345e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f7ff fedd 	bl	8003220 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6859      	ldr	r1, [r3, #4]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	4b0d      	ldr	r3, [pc, #52]	; (80034a8 <I2C_IsAcknowledgeFailed+0xc8>)
 8003472:	400b      	ands	r3, r1
 8003474:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800347a:	f043 0204 	orr.w	r2, r3, #4
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2220      	movs	r2, #32
 8003486:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3710      	adds	r7, #16
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	fe00e800 	.word	0xfe00e800

080034ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	607b      	str	r3, [r7, #4]
 80034b6:	460b      	mov	r3, r1
 80034b8:	817b      	strh	r3, [r7, #10]
 80034ba:	4613      	mov	r3, r2
 80034bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	0d5b      	lsrs	r3, r3, #21
 80034c8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80034cc:	4b0d      	ldr	r3, [pc, #52]	; (8003504 <I2C_TransferConfig+0x58>)
 80034ce:	430b      	orrs	r3, r1
 80034d0:	43db      	mvns	r3, r3
 80034d2:	ea02 0103 	and.w	r1, r2, r3
 80034d6:	897b      	ldrh	r3, [r7, #10]
 80034d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034dc:	7a7b      	ldrb	r3, [r7, #9]
 80034de:	041b      	lsls	r3, r3, #16
 80034e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80034e4:	431a      	orrs	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	431a      	orrs	r2, r3
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	431a      	orrs	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	430a      	orrs	r2, r1
 80034f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80034f6:	bf00      	nop
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	03ff63ff 	.word	0x03ff63ff

08003508 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b20      	cmp	r3, #32
 800351c:	d138      	bne.n	8003590 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003524:	2b01      	cmp	r3, #1
 8003526:	d101      	bne.n	800352c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003528:	2302      	movs	r3, #2
 800352a:	e032      	b.n	8003592 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2224      	movs	r2, #36	; 0x24
 8003538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 0201 	bic.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800355a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6819      	ldr	r1, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	683a      	ldr	r2, [r7, #0]
 8003568:	430a      	orrs	r2, r1
 800356a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 0201 	orr.w	r2, r2, #1
 800357a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2220      	movs	r2, #32
 8003580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800358c:	2300      	movs	r3, #0
 800358e:	e000      	b.n	8003592 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003590:	2302      	movs	r3, #2
  }
}
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
	...

080035a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80035a4:	4b04      	ldr	r3, [pc, #16]	; (80035b8 <HAL_PWREx_GetVoltageRange+0x18>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	40007000 	.word	0x40007000

080035bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035ca:	d130      	bne.n	800362e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80035cc:	4b23      	ldr	r3, [pc, #140]	; (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80035d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035d8:	d038      	beq.n	800364c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035da:	4b20      	ldr	r3, [pc, #128]	; (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80035e2:	4a1e      	ldr	r2, [pc, #120]	; (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80035e8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80035ea:	4b1d      	ldr	r3, [pc, #116]	; (8003660 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2232      	movs	r2, #50	; 0x32
 80035f0:	fb02 f303 	mul.w	r3, r2, r3
 80035f4:	4a1b      	ldr	r2, [pc, #108]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80035f6:	fba2 2303 	umull	r2, r3, r2, r3
 80035fa:	0c9b      	lsrs	r3, r3, #18
 80035fc:	3301      	adds	r3, #1
 80035fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003600:	e002      	b.n	8003608 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	3b01      	subs	r3, #1
 8003606:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003608:	4b14      	ldr	r3, [pc, #80]	; (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003614:	d102      	bne.n	800361c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1f2      	bne.n	8003602 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800361c:	4b0f      	ldr	r3, [pc, #60]	; (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003624:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003628:	d110      	bne.n	800364c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e00f      	b.n	800364e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800362e:	4b0b      	ldr	r3, [pc, #44]	; (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003636:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800363a:	d007      	beq.n	800364c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800363c:	4b07      	ldr	r3, [pc, #28]	; (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003644:	4a05      	ldr	r2, [pc, #20]	; (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003646:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800364a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3714      	adds	r7, #20
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	40007000 	.word	0x40007000
 8003660:	20000000 	.word	0x20000000
 8003664:	431bde83 	.word	0x431bde83

08003668 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b088      	sub	sp, #32
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e3d4      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800367a:	4ba1      	ldr	r3, [pc, #644]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f003 030c 	and.w	r3, r3, #12
 8003682:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003684:	4b9e      	ldr	r3, [pc, #632]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	f003 0303 	and.w	r3, r3, #3
 800368c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0310 	and.w	r3, r3, #16
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 80e4 	beq.w	8003864 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d007      	beq.n	80036b2 <HAL_RCC_OscConfig+0x4a>
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	2b0c      	cmp	r3, #12
 80036a6:	f040 808b 	bne.w	80037c0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	f040 8087 	bne.w	80037c0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80036b2:	4b93      	ldr	r3, [pc, #588]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d005      	beq.n	80036ca <HAL_RCC_OscConfig+0x62>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e3ac      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1a      	ldr	r2, [r3, #32]
 80036ce:	4b8c      	ldr	r3, [pc, #560]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0308 	and.w	r3, r3, #8
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d004      	beq.n	80036e4 <HAL_RCC_OscConfig+0x7c>
 80036da:	4b89      	ldr	r3, [pc, #548]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036e2:	e005      	b.n	80036f0 <HAL_RCC_OscConfig+0x88>
 80036e4:	4b86      	ldr	r3, [pc, #536]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80036e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036ea:	091b      	lsrs	r3, r3, #4
 80036ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d223      	bcs.n	800373c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f000 fd73 	bl	80041e4 <RCC_SetFlashLatencyFromMSIRange>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e38d      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003708:	4b7d      	ldr	r3, [pc, #500]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a7c      	ldr	r2, [pc, #496]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 800370e:	f043 0308 	orr.w	r3, r3, #8
 8003712:	6013      	str	r3, [r2, #0]
 8003714:	4b7a      	ldr	r3, [pc, #488]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6a1b      	ldr	r3, [r3, #32]
 8003720:	4977      	ldr	r1, [pc, #476]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003722:	4313      	orrs	r3, r2
 8003724:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003726:	4b76      	ldr	r3, [pc, #472]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	021b      	lsls	r3, r3, #8
 8003734:	4972      	ldr	r1, [pc, #456]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003736:	4313      	orrs	r3, r2
 8003738:	604b      	str	r3, [r1, #4]
 800373a:	e025      	b.n	8003788 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800373c:	4b70      	ldr	r3, [pc, #448]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a6f      	ldr	r2, [pc, #444]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003742:	f043 0308 	orr.w	r3, r3, #8
 8003746:	6013      	str	r3, [r2, #0]
 8003748:	4b6d      	ldr	r3, [pc, #436]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	496a      	ldr	r1, [pc, #424]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003756:	4313      	orrs	r3, r2
 8003758:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800375a:	4b69      	ldr	r3, [pc, #420]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	021b      	lsls	r3, r3, #8
 8003768:	4965      	ldr	r1, [pc, #404]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 800376a:	4313      	orrs	r3, r2
 800376c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d109      	bne.n	8003788 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a1b      	ldr	r3, [r3, #32]
 8003778:	4618      	mov	r0, r3
 800377a:	f000 fd33 	bl	80041e4 <RCC_SetFlashLatencyFromMSIRange>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e34d      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003788:	f000 fc36 	bl	8003ff8 <HAL_RCC_GetSysClockFreq>
 800378c:	4602      	mov	r2, r0
 800378e:	4b5c      	ldr	r3, [pc, #368]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	091b      	lsrs	r3, r3, #4
 8003794:	f003 030f 	and.w	r3, r3, #15
 8003798:	495a      	ldr	r1, [pc, #360]	; (8003904 <HAL_RCC_OscConfig+0x29c>)
 800379a:	5ccb      	ldrb	r3, [r1, r3]
 800379c:	f003 031f 	and.w	r3, r3, #31
 80037a0:	fa22 f303 	lsr.w	r3, r2, r3
 80037a4:	4a58      	ldr	r2, [pc, #352]	; (8003908 <HAL_RCC_OscConfig+0x2a0>)
 80037a6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80037a8:	4b58      	ldr	r3, [pc, #352]	; (800390c <HAL_RCC_OscConfig+0x2a4>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7fe f825 	bl	80017fc <HAL_InitTick>
 80037b2:	4603      	mov	r3, r0
 80037b4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80037b6:	7bfb      	ldrb	r3, [r7, #15]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d052      	beq.n	8003862 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80037bc:	7bfb      	ldrb	r3, [r7, #15]
 80037be:	e331      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d032      	beq.n	800382e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80037c8:	4b4d      	ldr	r3, [pc, #308]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a4c      	ldr	r2, [pc, #304]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80037ce:	f043 0301 	orr.w	r3, r3, #1
 80037d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037d4:	f7fe feb2 	bl	800253c <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037dc:	f7fe feae 	bl	800253c <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e31a      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037ee:	4b44      	ldr	r3, [pc, #272]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0f0      	beq.n	80037dc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037fa:	4b41      	ldr	r3, [pc, #260]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a40      	ldr	r2, [pc, #256]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003800:	f043 0308 	orr.w	r3, r3, #8
 8003804:	6013      	str	r3, [r2, #0]
 8003806:	4b3e      	ldr	r3, [pc, #248]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a1b      	ldr	r3, [r3, #32]
 8003812:	493b      	ldr	r1, [pc, #236]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003814:	4313      	orrs	r3, r2
 8003816:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003818:	4b39      	ldr	r3, [pc, #228]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	69db      	ldr	r3, [r3, #28]
 8003824:	021b      	lsls	r3, r3, #8
 8003826:	4936      	ldr	r1, [pc, #216]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003828:	4313      	orrs	r3, r2
 800382a:	604b      	str	r3, [r1, #4]
 800382c:	e01a      	b.n	8003864 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800382e:	4b34      	ldr	r3, [pc, #208]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a33      	ldr	r2, [pc, #204]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003834:	f023 0301 	bic.w	r3, r3, #1
 8003838:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800383a:	f7fe fe7f 	bl	800253c <HAL_GetTick>
 800383e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003840:	e008      	b.n	8003854 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003842:	f7fe fe7b 	bl	800253c <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d901      	bls.n	8003854 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e2e7      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003854:	4b2a      	ldr	r3, [pc, #168]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0302 	and.w	r3, r3, #2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1f0      	bne.n	8003842 <HAL_RCC_OscConfig+0x1da>
 8003860:	e000      	b.n	8003864 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003862:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b00      	cmp	r3, #0
 800386e:	d074      	beq.n	800395a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	2b08      	cmp	r3, #8
 8003874:	d005      	beq.n	8003882 <HAL_RCC_OscConfig+0x21a>
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	2b0c      	cmp	r3, #12
 800387a:	d10e      	bne.n	800389a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	2b03      	cmp	r3, #3
 8003880:	d10b      	bne.n	800389a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003882:	4b1f      	ldr	r3, [pc, #124]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d064      	beq.n	8003958 <HAL_RCC_OscConfig+0x2f0>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d160      	bne.n	8003958 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e2c4      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038a2:	d106      	bne.n	80038b2 <HAL_RCC_OscConfig+0x24a>
 80038a4:	4b16      	ldr	r3, [pc, #88]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a15      	ldr	r2, [pc, #84]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80038aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038ae:	6013      	str	r3, [r2, #0]
 80038b0:	e01d      	b.n	80038ee <HAL_RCC_OscConfig+0x286>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038ba:	d10c      	bne.n	80038d6 <HAL_RCC_OscConfig+0x26e>
 80038bc:	4b10      	ldr	r3, [pc, #64]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a0f      	ldr	r2, [pc, #60]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80038c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038c6:	6013      	str	r3, [r2, #0]
 80038c8:	4b0d      	ldr	r3, [pc, #52]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a0c      	ldr	r2, [pc, #48]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80038ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038d2:	6013      	str	r3, [r2, #0]
 80038d4:	e00b      	b.n	80038ee <HAL_RCC_OscConfig+0x286>
 80038d6:	4b0a      	ldr	r3, [pc, #40]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a09      	ldr	r2, [pc, #36]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80038dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038e0:	6013      	str	r3, [r2, #0]
 80038e2:	4b07      	ldr	r3, [pc, #28]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a06      	ldr	r2, [pc, #24]	; (8003900 <HAL_RCC_OscConfig+0x298>)
 80038e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038ec:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d01c      	beq.n	8003930 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f6:	f7fe fe21 	bl	800253c <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038fc:	e011      	b.n	8003922 <HAL_RCC_OscConfig+0x2ba>
 80038fe:	bf00      	nop
 8003900:	40021000 	.word	0x40021000
 8003904:	08007f78 	.word	0x08007f78
 8003908:	20000000 	.word	0x20000000
 800390c:	20000060 	.word	0x20000060
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003910:	f7fe fe14 	bl	800253c <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b64      	cmp	r3, #100	; 0x64
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e280      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003922:	4baf      	ldr	r3, [pc, #700]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0f0      	beq.n	8003910 <HAL_RCC_OscConfig+0x2a8>
 800392e:	e014      	b.n	800395a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003930:	f7fe fe04 	bl	800253c <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003938:	f7fe fe00 	bl	800253c <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b64      	cmp	r3, #100	; 0x64
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e26c      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800394a:	4ba5      	ldr	r3, [pc, #660]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f0      	bne.n	8003938 <HAL_RCC_OscConfig+0x2d0>
 8003956:	e000      	b.n	800395a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d060      	beq.n	8003a28 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003966:	69bb      	ldr	r3, [r7, #24]
 8003968:	2b04      	cmp	r3, #4
 800396a:	d005      	beq.n	8003978 <HAL_RCC_OscConfig+0x310>
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	2b0c      	cmp	r3, #12
 8003970:	d119      	bne.n	80039a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	2b02      	cmp	r3, #2
 8003976:	d116      	bne.n	80039a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003978:	4b99      	ldr	r3, [pc, #612]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003980:	2b00      	cmp	r3, #0
 8003982:	d005      	beq.n	8003990 <HAL_RCC_OscConfig+0x328>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d101      	bne.n	8003990 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e249      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003990:	4b93      	ldr	r3, [pc, #588]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	061b      	lsls	r3, r3, #24
 800399e:	4990      	ldr	r1, [pc, #576]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039a4:	e040      	b.n	8003a28 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d023      	beq.n	80039f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039ae:	4b8c      	ldr	r3, [pc, #560]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a8b      	ldr	r2, [pc, #556]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 80039b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ba:	f7fe fdbf 	bl	800253c <HAL_GetTick>
 80039be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039c0:	e008      	b.n	80039d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039c2:	f7fe fdbb 	bl	800253c <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e227      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039d4:	4b82      	ldr	r3, [pc, #520]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0f0      	beq.n	80039c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039e0:	4b7f      	ldr	r3, [pc, #508]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	061b      	lsls	r3, r3, #24
 80039ee:	497c      	ldr	r1, [pc, #496]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	604b      	str	r3, [r1, #4]
 80039f4:	e018      	b.n	8003a28 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039f6:	4b7a      	ldr	r3, [pc, #488]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a79      	ldr	r2, [pc, #484]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 80039fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a02:	f7fe fd9b 	bl	800253c <HAL_GetTick>
 8003a06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a08:	e008      	b.n	8003a1c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a0a:	f7fe fd97 	bl	800253c <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d901      	bls.n	8003a1c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e203      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a1c:	4b70      	ldr	r3, [pc, #448]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d1f0      	bne.n	8003a0a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0308 	and.w	r3, r3, #8
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d03c      	beq.n	8003aae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d01c      	beq.n	8003a76 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a3c:	4b68      	ldr	r3, [pc, #416]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a42:	4a67      	ldr	r2, [pc, #412]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003a44:	f043 0301 	orr.w	r3, r3, #1
 8003a48:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a4c:	f7fe fd76 	bl	800253c <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a54:	f7fe fd72 	bl	800253c <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e1de      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a66:	4b5e      	ldr	r3, [pc, #376]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003a68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0ef      	beq.n	8003a54 <HAL_RCC_OscConfig+0x3ec>
 8003a74:	e01b      	b.n	8003aae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a76:	4b5a      	ldr	r3, [pc, #360]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003a78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a7c:	4a58      	ldr	r2, [pc, #352]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003a7e:	f023 0301 	bic.w	r3, r3, #1
 8003a82:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a86:	f7fe fd59 	bl	800253c <HAL_GetTick>
 8003a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a8c:	e008      	b.n	8003aa0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a8e:	f7fe fd55 	bl	800253c <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d901      	bls.n	8003aa0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e1c1      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003aa0:	4b4f      	ldr	r3, [pc, #316]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1ef      	bne.n	8003a8e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0304 	and.w	r3, r3, #4
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	f000 80a6 	beq.w	8003c08 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003abc:	2300      	movs	r3, #0
 8003abe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003ac0:	4b47      	ldr	r3, [pc, #284]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10d      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003acc:	4b44      	ldr	r3, [pc, #272]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad0:	4a43      	ldr	r2, [pc, #268]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003ad2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ad6:	6593      	str	r3, [r2, #88]	; 0x58
 8003ad8:	4b41      	ldr	r3, [pc, #260]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003adc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae0:	60bb      	str	r3, [r7, #8]
 8003ae2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ae8:	4b3e      	ldr	r3, [pc, #248]	; (8003be4 <HAL_RCC_OscConfig+0x57c>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d118      	bne.n	8003b26 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003af4:	4b3b      	ldr	r3, [pc, #236]	; (8003be4 <HAL_RCC_OscConfig+0x57c>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a3a      	ldr	r2, [pc, #232]	; (8003be4 <HAL_RCC_OscConfig+0x57c>)
 8003afa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003afe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b00:	f7fe fd1c 	bl	800253c <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b08:	f7fe fd18 	bl	800253c <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e184      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b1a:	4b32      	ldr	r3, [pc, #200]	; (8003be4 <HAL_RCC_OscConfig+0x57c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d0f0      	beq.n	8003b08 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d108      	bne.n	8003b40 <HAL_RCC_OscConfig+0x4d8>
 8003b2e:	4b2c      	ldr	r3, [pc, #176]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b34:	4a2a      	ldr	r2, [pc, #168]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003b36:	f043 0301 	orr.w	r3, r3, #1
 8003b3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b3e:	e024      	b.n	8003b8a <HAL_RCC_OscConfig+0x522>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	2b05      	cmp	r3, #5
 8003b46:	d110      	bne.n	8003b6a <HAL_RCC_OscConfig+0x502>
 8003b48:	4b25      	ldr	r3, [pc, #148]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b4e:	4a24      	ldr	r2, [pc, #144]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003b50:	f043 0304 	orr.w	r3, r3, #4
 8003b54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b58:	4b21      	ldr	r3, [pc, #132]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b5e:	4a20      	ldr	r2, [pc, #128]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003b60:	f043 0301 	orr.w	r3, r3, #1
 8003b64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b68:	e00f      	b.n	8003b8a <HAL_RCC_OscConfig+0x522>
 8003b6a:	4b1d      	ldr	r3, [pc, #116]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b70:	4a1b      	ldr	r2, [pc, #108]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003b72:	f023 0301 	bic.w	r3, r3, #1
 8003b76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b7a:	4b19      	ldr	r3, [pc, #100]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b80:	4a17      	ldr	r2, [pc, #92]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003b82:	f023 0304 	bic.w	r3, r3, #4
 8003b86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d016      	beq.n	8003bc0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b92:	f7fe fcd3 	bl	800253c <HAL_GetTick>
 8003b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b98:	e00a      	b.n	8003bb0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b9a:	f7fe fccf 	bl	800253c <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e139      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bb0:	4b0b      	ldr	r3, [pc, #44]	; (8003be0 <HAL_RCC_OscConfig+0x578>)
 8003bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0ed      	beq.n	8003b9a <HAL_RCC_OscConfig+0x532>
 8003bbe:	e01a      	b.n	8003bf6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc0:	f7fe fcbc 	bl	800253c <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bc6:	e00f      	b.n	8003be8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc8:	f7fe fcb8 	bl	800253c <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d906      	bls.n	8003be8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e122      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
 8003bde:	bf00      	nop
 8003be0:	40021000 	.word	0x40021000
 8003be4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003be8:	4b90      	ldr	r3, [pc, #576]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1e8      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bf6:	7ffb      	ldrb	r3, [r7, #31]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d105      	bne.n	8003c08 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bfc:	4b8b      	ldr	r3, [pc, #556]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003bfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c00:	4a8a      	ldr	r2, [pc, #552]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003c02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c06:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f000 8108 	beq.w	8003e22 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	f040 80d0 	bne.w	8003dbc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c1c:	4b83      	ldr	r3, [pc, #524]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f003 0203 	and.w	r2, r3, #3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d130      	bne.n	8003c92 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d127      	bne.n	8003c92 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c4c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d11f      	bne.n	8003c92 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c5c:	2a07      	cmp	r2, #7
 8003c5e:	bf14      	ite	ne
 8003c60:	2201      	movne	r2, #1
 8003c62:	2200      	moveq	r2, #0
 8003c64:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d113      	bne.n	8003c92 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c74:	085b      	lsrs	r3, r3, #1
 8003c76:	3b01      	subs	r3, #1
 8003c78:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d109      	bne.n	8003c92 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c88:	085b      	lsrs	r3, r3, #1
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d06e      	beq.n	8003d70 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	2b0c      	cmp	r3, #12
 8003c96:	d069      	beq.n	8003d6c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c98:	4b64      	ldr	r3, [pc, #400]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d105      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003ca4:	4b61      	ldr	r3, [pc, #388]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e0b7      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003cb4:	4b5d      	ldr	r3, [pc, #372]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a5c      	ldr	r2, [pc, #368]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003cba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003cbe:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003cc0:	f7fe fc3c 	bl	800253c <HAL_GetTick>
 8003cc4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc8:	f7fe fc38 	bl	800253c <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e0a4      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cda:	4b54      	ldr	r3, [pc, #336]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1f0      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ce6:	4b51      	ldr	r3, [pc, #324]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	4b51      	ldr	r3, [pc, #324]	; (8003e30 <HAL_RCC_OscConfig+0x7c8>)
 8003cec:	4013      	ands	r3, r2
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003cf6:	3a01      	subs	r2, #1
 8003cf8:	0112      	lsls	r2, r2, #4
 8003cfa:	4311      	orrs	r1, r2
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d00:	0212      	lsls	r2, r2, #8
 8003d02:	4311      	orrs	r1, r2
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d08:	0852      	lsrs	r2, r2, #1
 8003d0a:	3a01      	subs	r2, #1
 8003d0c:	0552      	lsls	r2, r2, #21
 8003d0e:	4311      	orrs	r1, r2
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003d14:	0852      	lsrs	r2, r2, #1
 8003d16:	3a01      	subs	r2, #1
 8003d18:	0652      	lsls	r2, r2, #25
 8003d1a:	4311      	orrs	r1, r2
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d20:	0912      	lsrs	r2, r2, #4
 8003d22:	0452      	lsls	r2, r2, #17
 8003d24:	430a      	orrs	r2, r1
 8003d26:	4941      	ldr	r1, [pc, #260]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d2c:	4b3f      	ldr	r3, [pc, #252]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a3e      	ldr	r2, [pc, #248]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003d32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d36:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d38:	4b3c      	ldr	r3, [pc, #240]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	4a3b      	ldr	r2, [pc, #236]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003d3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d42:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d44:	f7fe fbfa 	bl	800253c <HAL_GetTick>
 8003d48:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d4c:	f7fe fbf6 	bl	800253c <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e062      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d5e:	4b33      	ldr	r3, [pc, #204]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0f0      	beq.n	8003d4c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d6a:	e05a      	b.n	8003e22 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e059      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d70:	4b2e      	ldr	r3, [pc, #184]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d152      	bne.n	8003e22 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d7c:	4b2b      	ldr	r3, [pc, #172]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a2a      	ldr	r2, [pc, #168]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003d82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d86:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d88:	4b28      	ldr	r3, [pc, #160]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	4a27      	ldr	r2, [pc, #156]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003d8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d92:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d94:	f7fe fbd2 	bl	800253c <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d9c:	f7fe fbce 	bl	800253c <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e03a      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dae:	4b1f      	ldr	r3, [pc, #124]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d0f0      	beq.n	8003d9c <HAL_RCC_OscConfig+0x734>
 8003dba:	e032      	b.n	8003e22 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	2b0c      	cmp	r3, #12
 8003dc0:	d02d      	beq.n	8003e1e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dc2:	4b1a      	ldr	r3, [pc, #104]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a19      	ldr	r2, [pc, #100]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003dc8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003dcc:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003dce:	4b17      	ldr	r3, [pc, #92]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d105      	bne.n	8003de6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003dda:	4b14      	ldr	r3, [pc, #80]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	4a13      	ldr	r2, [pc, #76]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003de0:	f023 0303 	bic.w	r3, r3, #3
 8003de4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003de6:	4b11      	ldr	r3, [pc, #68]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	4a10      	ldr	r2, [pc, #64]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003dec:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003df0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003df4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df6:	f7fe fba1 	bl	800253c <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dfe:	f7fe fb9d 	bl	800253c <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e009      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e10:	4b06      	ldr	r3, [pc, #24]	; (8003e2c <HAL_RCC_OscConfig+0x7c4>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d1f0      	bne.n	8003dfe <HAL_RCC_OscConfig+0x796>
 8003e1c:	e001      	b.n	8003e22 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e000      	b.n	8003e24 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3720      	adds	r7, #32
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	f99d808c 	.word	0xf99d808c

08003e34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d101      	bne.n	8003e48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e0c8      	b.n	8003fda <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e48:	4b66      	ldr	r3, [pc, #408]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b0>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0307 	and.w	r3, r3, #7
 8003e50:	683a      	ldr	r2, [r7, #0]
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d910      	bls.n	8003e78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e56:	4b63      	ldr	r3, [pc, #396]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b0>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f023 0207 	bic.w	r2, r3, #7
 8003e5e:	4961      	ldr	r1, [pc, #388]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b0>)
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e66:	4b5f      	ldr	r3, [pc, #380]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b0>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0307 	and.w	r3, r3, #7
 8003e6e:	683a      	ldr	r2, [r7, #0]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d001      	beq.n	8003e78 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e0b0      	b.n	8003fda <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0301 	and.w	r3, r3, #1
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d04c      	beq.n	8003f1e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	2b03      	cmp	r3, #3
 8003e8a:	d107      	bne.n	8003e9c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e8c:	4b56      	ldr	r3, [pc, #344]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d121      	bne.n	8003edc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e09e      	b.n	8003fda <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d107      	bne.n	8003eb4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ea4:	4b50      	ldr	r3, [pc, #320]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d115      	bne.n	8003edc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e092      	b.n	8003fda <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d107      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ebc:	4b4a      	ldr	r3, [pc, #296]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d109      	bne.n	8003edc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e086      	b.n	8003fda <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ecc:	4b46      	ldr	r3, [pc, #280]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d101      	bne.n	8003edc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e07e      	b.n	8003fda <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003edc:	4b42      	ldr	r3, [pc, #264]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f023 0203 	bic.w	r2, r3, #3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	493f      	ldr	r1, [pc, #252]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eee:	f7fe fb25 	bl	800253c <HAL_GetTick>
 8003ef2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ef4:	e00a      	b.n	8003f0c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ef6:	f7fe fb21 	bl	800253c <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d901      	bls.n	8003f0c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e066      	b.n	8003fda <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f0c:	4b36      	ldr	r3, [pc, #216]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f003 020c 	and.w	r2, r3, #12
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d1eb      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d008      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f2a:	4b2f      	ldr	r3, [pc, #188]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	492c      	ldr	r1, [pc, #176]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f3c:	4b29      	ldr	r3, [pc, #164]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b0>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0307 	and.w	r3, r3, #7
 8003f44:	683a      	ldr	r2, [r7, #0]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d210      	bcs.n	8003f6c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f4a:	4b26      	ldr	r3, [pc, #152]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b0>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f023 0207 	bic.w	r2, r3, #7
 8003f52:	4924      	ldr	r1, [pc, #144]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b0>)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f5a:	4b22      	ldr	r3, [pc, #136]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b0>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0307 	and.w	r3, r3, #7
 8003f62:	683a      	ldr	r2, [r7, #0]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d001      	beq.n	8003f6c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e036      	b.n	8003fda <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0304 	and.w	r3, r3, #4
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d008      	beq.n	8003f8a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f78:	4b1b      	ldr	r3, [pc, #108]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	4918      	ldr	r1, [pc, #96]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003f86:	4313      	orrs	r3, r2
 8003f88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0308 	and.w	r3, r3, #8
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d009      	beq.n	8003faa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f96:	4b14      	ldr	r3, [pc, #80]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	00db      	lsls	r3, r3, #3
 8003fa4:	4910      	ldr	r1, [pc, #64]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003faa:	f000 f825 	bl	8003ff8 <HAL_RCC_GetSysClockFreq>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	4b0d      	ldr	r3, [pc, #52]	; (8003fe8 <HAL_RCC_ClockConfig+0x1b4>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	091b      	lsrs	r3, r3, #4
 8003fb6:	f003 030f 	and.w	r3, r3, #15
 8003fba:	490c      	ldr	r1, [pc, #48]	; (8003fec <HAL_RCC_ClockConfig+0x1b8>)
 8003fbc:	5ccb      	ldrb	r3, [r1, r3]
 8003fbe:	f003 031f 	and.w	r3, r3, #31
 8003fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8003fc6:	4a0a      	ldr	r2, [pc, #40]	; (8003ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fca:	4b0a      	ldr	r3, [pc, #40]	; (8003ff4 <HAL_RCC_ClockConfig+0x1c0>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fd fc14 	bl	80017fc <HAL_InitTick>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	72fb      	strb	r3, [r7, #11]

  return status;
 8003fd8:	7afb      	ldrb	r3, [r7, #11]
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40022000 	.word	0x40022000
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	08007f78 	.word	0x08007f78
 8003ff0:	20000000 	.word	0x20000000
 8003ff4:	20000060 	.word	0x20000060

08003ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b089      	sub	sp, #36	; 0x24
 8003ffc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003ffe:	2300      	movs	r3, #0
 8004000:	61fb      	str	r3, [r7, #28]
 8004002:	2300      	movs	r3, #0
 8004004:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004006:	4b3e      	ldr	r3, [pc, #248]	; (8004100 <HAL_RCC_GetSysClockFreq+0x108>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f003 030c 	and.w	r3, r3, #12
 800400e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004010:	4b3b      	ldr	r3, [pc, #236]	; (8004100 <HAL_RCC_GetSysClockFreq+0x108>)
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	f003 0303 	and.w	r3, r3, #3
 8004018:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d005      	beq.n	800402c <HAL_RCC_GetSysClockFreq+0x34>
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	2b0c      	cmp	r3, #12
 8004024:	d121      	bne.n	800406a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2b01      	cmp	r3, #1
 800402a:	d11e      	bne.n	800406a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800402c:	4b34      	ldr	r3, [pc, #208]	; (8004100 <HAL_RCC_GetSysClockFreq+0x108>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0308 	and.w	r3, r3, #8
 8004034:	2b00      	cmp	r3, #0
 8004036:	d107      	bne.n	8004048 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004038:	4b31      	ldr	r3, [pc, #196]	; (8004100 <HAL_RCC_GetSysClockFreq+0x108>)
 800403a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800403e:	0a1b      	lsrs	r3, r3, #8
 8004040:	f003 030f 	and.w	r3, r3, #15
 8004044:	61fb      	str	r3, [r7, #28]
 8004046:	e005      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004048:	4b2d      	ldr	r3, [pc, #180]	; (8004100 <HAL_RCC_GetSysClockFreq+0x108>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	091b      	lsrs	r3, r3, #4
 800404e:	f003 030f 	and.w	r3, r3, #15
 8004052:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004054:	4a2b      	ldr	r2, [pc, #172]	; (8004104 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800405c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d10d      	bne.n	8004080 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004068:	e00a      	b.n	8004080 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	2b04      	cmp	r3, #4
 800406e:	d102      	bne.n	8004076 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004070:	4b25      	ldr	r3, [pc, #148]	; (8004108 <HAL_RCC_GetSysClockFreq+0x110>)
 8004072:	61bb      	str	r3, [r7, #24]
 8004074:	e004      	b.n	8004080 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	2b08      	cmp	r3, #8
 800407a:	d101      	bne.n	8004080 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800407c:	4b23      	ldr	r3, [pc, #140]	; (800410c <HAL_RCC_GetSysClockFreq+0x114>)
 800407e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	2b0c      	cmp	r3, #12
 8004084:	d134      	bne.n	80040f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004086:	4b1e      	ldr	r3, [pc, #120]	; (8004100 <HAL_RCC_GetSysClockFreq+0x108>)
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	f003 0303 	and.w	r3, r3, #3
 800408e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	2b02      	cmp	r3, #2
 8004094:	d003      	beq.n	800409e <HAL_RCC_GetSysClockFreq+0xa6>
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	2b03      	cmp	r3, #3
 800409a:	d003      	beq.n	80040a4 <HAL_RCC_GetSysClockFreq+0xac>
 800409c:	e005      	b.n	80040aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800409e:	4b1a      	ldr	r3, [pc, #104]	; (8004108 <HAL_RCC_GetSysClockFreq+0x110>)
 80040a0:	617b      	str	r3, [r7, #20]
      break;
 80040a2:	e005      	b.n	80040b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040a4:	4b19      	ldr	r3, [pc, #100]	; (800410c <HAL_RCC_GetSysClockFreq+0x114>)
 80040a6:	617b      	str	r3, [r7, #20]
      break;
 80040a8:	e002      	b.n	80040b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	617b      	str	r3, [r7, #20]
      break;
 80040ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040b0:	4b13      	ldr	r3, [pc, #76]	; (8004100 <HAL_RCC_GetSysClockFreq+0x108>)
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	091b      	lsrs	r3, r3, #4
 80040b6:	f003 0307 	and.w	r3, r3, #7
 80040ba:	3301      	adds	r3, #1
 80040bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040be:	4b10      	ldr	r3, [pc, #64]	; (8004100 <HAL_RCC_GetSysClockFreq+0x108>)
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	0a1b      	lsrs	r3, r3, #8
 80040c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040c8:	697a      	ldr	r2, [r7, #20]
 80040ca:	fb02 f203 	mul.w	r2, r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040d6:	4b0a      	ldr	r3, [pc, #40]	; (8004100 <HAL_RCC_GetSysClockFreq+0x108>)
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	0e5b      	lsrs	r3, r3, #25
 80040dc:	f003 0303 	and.w	r3, r3, #3
 80040e0:	3301      	adds	r3, #1
 80040e2:	005b      	lsls	r3, r3, #1
 80040e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80040f0:	69bb      	ldr	r3, [r7, #24]
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3724      	adds	r7, #36	; 0x24
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	40021000 	.word	0x40021000
 8004104:	08007f90 	.word	0x08007f90
 8004108:	00f42400 	.word	0x00f42400
 800410c:	007a1200 	.word	0x007a1200

08004110 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004110:	b480      	push	{r7}
 8004112:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004114:	4b03      	ldr	r3, [pc, #12]	; (8004124 <HAL_RCC_GetHCLKFreq+0x14>)
 8004116:	681b      	ldr	r3, [r3, #0]
}
 8004118:	4618      	mov	r0, r3
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	20000000 	.word	0x20000000

08004128 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800412c:	f7ff fff0 	bl	8004110 <HAL_RCC_GetHCLKFreq>
 8004130:	4602      	mov	r2, r0
 8004132:	4b06      	ldr	r3, [pc, #24]	; (800414c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	0a1b      	lsrs	r3, r3, #8
 8004138:	f003 0307 	and.w	r3, r3, #7
 800413c:	4904      	ldr	r1, [pc, #16]	; (8004150 <HAL_RCC_GetPCLK1Freq+0x28>)
 800413e:	5ccb      	ldrb	r3, [r1, r3]
 8004140:	f003 031f 	and.w	r3, r3, #31
 8004144:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004148:	4618      	mov	r0, r3
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40021000 	.word	0x40021000
 8004150:	08007f88 	.word	0x08007f88

08004154 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004158:	f7ff ffda 	bl	8004110 <HAL_RCC_GetHCLKFreq>
 800415c:	4602      	mov	r2, r0
 800415e:	4b06      	ldr	r3, [pc, #24]	; (8004178 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	0adb      	lsrs	r3, r3, #11
 8004164:	f003 0307 	and.w	r3, r3, #7
 8004168:	4904      	ldr	r1, [pc, #16]	; (800417c <HAL_RCC_GetPCLK2Freq+0x28>)
 800416a:	5ccb      	ldrb	r3, [r1, r3]
 800416c:	f003 031f 	and.w	r3, r3, #31
 8004170:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004174:	4618      	mov	r0, r3
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40021000 	.word	0x40021000
 800417c:	08007f88 	.word	0x08007f88

08004180 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	220f      	movs	r2, #15
 800418e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004190:	4b12      	ldr	r3, [pc, #72]	; (80041dc <HAL_RCC_GetClockConfig+0x5c>)
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 0203 	and.w	r2, r3, #3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800419c:	4b0f      	ldr	r3, [pc, #60]	; (80041dc <HAL_RCC_GetClockConfig+0x5c>)
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80041a8:	4b0c      	ldr	r3, [pc, #48]	; (80041dc <HAL_RCC_GetClockConfig+0x5c>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80041b4:	4b09      	ldr	r3, [pc, #36]	; (80041dc <HAL_RCC_GetClockConfig+0x5c>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	08db      	lsrs	r3, r3, #3
 80041ba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80041c2:	4b07      	ldr	r3, [pc, #28]	; (80041e0 <HAL_RCC_GetClockConfig+0x60>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0207 	and.w	r2, r3, #7
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	601a      	str	r2, [r3, #0]
}
 80041ce:	bf00      	nop
 80041d0:	370c      	adds	r7, #12
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr
 80041da:	bf00      	nop
 80041dc:	40021000 	.word	0x40021000
 80041e0:	40022000 	.word	0x40022000

080041e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80041ec:	2300      	movs	r3, #0
 80041ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80041f0:	4b2a      	ldr	r3, [pc, #168]	; (800429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d003      	beq.n	8004204 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80041fc:	f7ff f9d0 	bl	80035a0 <HAL_PWREx_GetVoltageRange>
 8004200:	6178      	str	r0, [r7, #20]
 8004202:	e014      	b.n	800422e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004204:	4b25      	ldr	r3, [pc, #148]	; (800429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004208:	4a24      	ldr	r2, [pc, #144]	; (800429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800420a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800420e:	6593      	str	r3, [r2, #88]	; 0x58
 8004210:	4b22      	ldr	r3, [pc, #136]	; (800429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004214:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004218:	60fb      	str	r3, [r7, #12]
 800421a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800421c:	f7ff f9c0 	bl	80035a0 <HAL_PWREx_GetVoltageRange>
 8004220:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004222:	4b1e      	ldr	r3, [pc, #120]	; (800429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004226:	4a1d      	ldr	r2, [pc, #116]	; (800429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004228:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800422c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004234:	d10b      	bne.n	800424e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2b80      	cmp	r3, #128	; 0x80
 800423a:	d919      	bls.n	8004270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2ba0      	cmp	r3, #160	; 0xa0
 8004240:	d902      	bls.n	8004248 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004242:	2302      	movs	r3, #2
 8004244:	613b      	str	r3, [r7, #16]
 8004246:	e013      	b.n	8004270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004248:	2301      	movs	r3, #1
 800424a:	613b      	str	r3, [r7, #16]
 800424c:	e010      	b.n	8004270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2b80      	cmp	r3, #128	; 0x80
 8004252:	d902      	bls.n	800425a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004254:	2303      	movs	r3, #3
 8004256:	613b      	str	r3, [r7, #16]
 8004258:	e00a      	b.n	8004270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2b80      	cmp	r3, #128	; 0x80
 800425e:	d102      	bne.n	8004266 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004260:	2302      	movs	r3, #2
 8004262:	613b      	str	r3, [r7, #16]
 8004264:	e004      	b.n	8004270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b70      	cmp	r3, #112	; 0x70
 800426a:	d101      	bne.n	8004270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800426c:	2301      	movs	r3, #1
 800426e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004270:	4b0b      	ldr	r3, [pc, #44]	; (80042a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f023 0207 	bic.w	r2, r3, #7
 8004278:	4909      	ldr	r1, [pc, #36]	; (80042a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	4313      	orrs	r3, r2
 800427e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004280:	4b07      	ldr	r3, [pc, #28]	; (80042a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0307 	and.w	r3, r3, #7
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	429a      	cmp	r2, r3
 800428c:	d001      	beq.n	8004292 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e000      	b.n	8004294 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3718      	adds	r7, #24
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40021000 	.word	0x40021000
 80042a0:	40022000 	.word	0x40022000

080042a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b086      	sub	sp, #24
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042ac:	2300      	movs	r3, #0
 80042ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042b0:	2300      	movs	r3, #0
 80042b2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d041      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80042c8:	d02a      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80042ca:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80042ce:	d824      	bhi.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80042d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80042d4:	d008      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80042d6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80042da:	d81e      	bhi.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00a      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80042e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042e4:	d010      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80042e6:	e018      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80042e8:	4b86      	ldr	r3, [pc, #536]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	4a85      	ldr	r2, [pc, #532]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042f2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042f4:	e015      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	3304      	adds	r3, #4
 80042fa:	2100      	movs	r1, #0
 80042fc:	4618      	mov	r0, r3
 80042fe:	f000 fabb 	bl	8004878 <RCCEx_PLLSAI1_Config>
 8004302:	4603      	mov	r3, r0
 8004304:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004306:	e00c      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	3320      	adds	r3, #32
 800430c:	2100      	movs	r1, #0
 800430e:	4618      	mov	r0, r3
 8004310:	f000 fba6 	bl	8004a60 <RCCEx_PLLSAI2_Config>
 8004314:	4603      	mov	r3, r0
 8004316:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004318:	e003      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	74fb      	strb	r3, [r7, #19]
      break;
 800431e:	e000      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004320:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004322:	7cfb      	ldrb	r3, [r7, #19]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10b      	bne.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004328:	4b76      	ldr	r3, [pc, #472]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800432a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800432e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004336:	4973      	ldr	r1, [pc, #460]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004338:	4313      	orrs	r3, r2
 800433a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800433e:	e001      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004340:	7cfb      	ldrb	r3, [r7, #19]
 8004342:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d041      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004354:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004358:	d02a      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800435a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800435e:	d824      	bhi.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004360:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004364:	d008      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004366:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800436a:	d81e      	bhi.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00a      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004370:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004374:	d010      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004376:	e018      	b.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004378:	4b62      	ldr	r3, [pc, #392]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	4a61      	ldr	r2, [pc, #388]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800437e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004382:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004384:	e015      	b.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	3304      	adds	r3, #4
 800438a:	2100      	movs	r1, #0
 800438c:	4618      	mov	r0, r3
 800438e:	f000 fa73 	bl	8004878 <RCCEx_PLLSAI1_Config>
 8004392:	4603      	mov	r3, r0
 8004394:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004396:	e00c      	b.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	3320      	adds	r3, #32
 800439c:	2100      	movs	r1, #0
 800439e:	4618      	mov	r0, r3
 80043a0:	f000 fb5e 	bl	8004a60 <RCCEx_PLLSAI2_Config>
 80043a4:	4603      	mov	r3, r0
 80043a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043a8:	e003      	b.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	74fb      	strb	r3, [r7, #19]
      break;
 80043ae:	e000      	b.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80043b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043b2:	7cfb      	ldrb	r3, [r7, #19]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10b      	bne.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043b8:	4b52      	ldr	r3, [pc, #328]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043be:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043c6:	494f      	ldr	r1, [pc, #316]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80043ce:	e001      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043d0:	7cfb      	ldrb	r3, [r7, #19]
 80043d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 80a0 	beq.w	8004522 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043e2:	2300      	movs	r3, #0
 80043e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043e6:	4b47      	ldr	r3, [pc, #284]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d101      	bne.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80043f2:	2301      	movs	r3, #1
 80043f4:	e000      	b.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80043f6:	2300      	movs	r3, #0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d00d      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043fc:	4b41      	ldr	r3, [pc, #260]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004400:	4a40      	ldr	r2, [pc, #256]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004406:	6593      	str	r3, [r2, #88]	; 0x58
 8004408:	4b3e      	ldr	r3, [pc, #248]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800440a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800440c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004410:	60bb      	str	r3, [r7, #8]
 8004412:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004414:	2301      	movs	r3, #1
 8004416:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004418:	4b3b      	ldr	r3, [pc, #236]	; (8004508 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a3a      	ldr	r2, [pc, #232]	; (8004508 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800441e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004422:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004424:	f7fe f88a 	bl	800253c <HAL_GetTick>
 8004428:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800442a:	e009      	b.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800442c:	f7fe f886 	bl	800253c <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d902      	bls.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	74fb      	strb	r3, [r7, #19]
        break;
 800443e:	e005      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004440:	4b31      	ldr	r3, [pc, #196]	; (8004508 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004448:	2b00      	cmp	r3, #0
 800444a:	d0ef      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800444c:	7cfb      	ldrb	r3, [r7, #19]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d15c      	bne.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004452:	4b2c      	ldr	r3, [pc, #176]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004458:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800445c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d01f      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800446a:	697a      	ldr	r2, [r7, #20]
 800446c:	429a      	cmp	r2, r3
 800446e:	d019      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004470:	4b24      	ldr	r3, [pc, #144]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004476:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800447a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800447c:	4b21      	ldr	r3, [pc, #132]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800447e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004482:	4a20      	ldr	r2, [pc, #128]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004488:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800448c:	4b1d      	ldr	r3, [pc, #116]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800448e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004492:	4a1c      	ldr	r2, [pc, #112]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004494:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004498:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800449c:	4a19      	ldr	r2, [pc, #100]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d016      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ae:	f7fe f845 	bl	800253c <HAL_GetTick>
 80044b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044b4:	e00b      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044b6:	f7fe f841 	bl	800253c <HAL_GetTick>
 80044ba:	4602      	mov	r2, r0
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d902      	bls.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80044c8:	2303      	movs	r3, #3
 80044ca:	74fb      	strb	r3, [r7, #19]
            break;
 80044cc:	e006      	b.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044ce:	4b0d      	ldr	r3, [pc, #52]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044d4:	f003 0302 	and.w	r3, r3, #2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d0ec      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80044dc:	7cfb      	ldrb	r3, [r7, #19]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d10c      	bne.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044e2:	4b08      	ldr	r3, [pc, #32]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044f2:	4904      	ldr	r1, [pc, #16]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80044fa:	e009      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044fc:	7cfb      	ldrb	r3, [r7, #19]
 80044fe:	74bb      	strb	r3, [r7, #18]
 8004500:	e006      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004502:	bf00      	nop
 8004504:	40021000 	.word	0x40021000
 8004508:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800450c:	7cfb      	ldrb	r3, [r7, #19]
 800450e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004510:	7c7b      	ldrb	r3, [r7, #17]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d105      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004516:	4b9e      	ldr	r3, [pc, #632]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800451a:	4a9d      	ldr	r2, [pc, #628]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800451c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004520:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00a      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800452e:	4b98      	ldr	r3, [pc, #608]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004534:	f023 0203 	bic.w	r2, r3, #3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800453c:	4994      	ldr	r1, [pc, #592]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800453e:	4313      	orrs	r3, r2
 8004540:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0302 	and.w	r3, r3, #2
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00a      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004550:	4b8f      	ldr	r3, [pc, #572]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004556:	f023 020c 	bic.w	r2, r3, #12
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800455e:	498c      	ldr	r1, [pc, #560]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004560:	4313      	orrs	r3, r2
 8004562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0304 	and.w	r3, r3, #4
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00a      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004572:	4b87      	ldr	r3, [pc, #540]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004578:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004580:	4983      	ldr	r1, [pc, #524]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004582:	4313      	orrs	r3, r2
 8004584:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0308 	and.w	r3, r3, #8
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00a      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004594:	4b7e      	ldr	r3, [pc, #504]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045a2:	497b      	ldr	r1, [pc, #492]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0310 	and.w	r3, r3, #16
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00a      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045b6:	4b76      	ldr	r3, [pc, #472]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045c4:	4972      	ldr	r1, [pc, #456]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0320 	and.w	r3, r3, #32
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d00a      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045d8:	4b6d      	ldr	r3, [pc, #436]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045de:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045e6:	496a      	ldr	r1, [pc, #424]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045e8:	4313      	orrs	r3, r2
 80045ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00a      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045fa:	4b65      	ldr	r3, [pc, #404]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004600:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004608:	4961      	ldr	r1, [pc, #388]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00a      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800461c:	4b5c      	ldr	r3, [pc, #368]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800461e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004622:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800462a:	4959      	ldr	r1, [pc, #356]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00a      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800463e:	4b54      	ldr	r3, [pc, #336]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004644:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800464c:	4950      	ldr	r1, [pc, #320]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800464e:	4313      	orrs	r3, r2
 8004650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00a      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004660:	4b4b      	ldr	r3, [pc, #300]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004666:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800466e:	4948      	ldr	r1, [pc, #288]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004670:	4313      	orrs	r3, r2
 8004672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00a      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004682:	4b43      	ldr	r3, [pc, #268]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004688:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004690:	493f      	ldr	r1, [pc, #252]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004692:	4313      	orrs	r3, r2
 8004694:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d028      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046a4:	4b3a      	ldr	r3, [pc, #232]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046b2:	4937      	ldr	r1, [pc, #220]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046c2:	d106      	bne.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046c4:	4b32      	ldr	r3, [pc, #200]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	4a31      	ldr	r2, [pc, #196]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046ce:	60d3      	str	r3, [r2, #12]
 80046d0:	e011      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046da:	d10c      	bne.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3304      	adds	r3, #4
 80046e0:	2101      	movs	r1, #1
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 f8c8 	bl	8004878 <RCCEx_PLLSAI1_Config>
 80046e8:	4603      	mov	r3, r0
 80046ea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80046ec:	7cfb      	ldrb	r3, [r7, #19]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80046f2:	7cfb      	ldrb	r3, [r7, #19]
 80046f4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d028      	beq.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004702:	4b23      	ldr	r3, [pc, #140]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004708:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004710:	491f      	ldr	r1, [pc, #124]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004712:	4313      	orrs	r3, r2
 8004714:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800471c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004720:	d106      	bne.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004722:	4b1b      	ldr	r3, [pc, #108]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	4a1a      	ldr	r2, [pc, #104]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004728:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800472c:	60d3      	str	r3, [r2, #12]
 800472e:	e011      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004734:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004738:	d10c      	bne.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	3304      	adds	r3, #4
 800473e:	2101      	movs	r1, #1
 8004740:	4618      	mov	r0, r3
 8004742:	f000 f899 	bl	8004878 <RCCEx_PLLSAI1_Config>
 8004746:	4603      	mov	r3, r0
 8004748:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800474a:	7cfb      	ldrb	r3, [r7, #19]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d001      	beq.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004750:	7cfb      	ldrb	r3, [r7, #19]
 8004752:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d02b      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004760:	4b0b      	ldr	r3, [pc, #44]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004766:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800476e:	4908      	ldr	r1, [pc, #32]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004770:	4313      	orrs	r3, r2
 8004772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800477a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800477e:	d109      	bne.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004780:	4b03      	ldr	r3, [pc, #12]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	4a02      	ldr	r2, [pc, #8]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004786:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800478a:	60d3      	str	r3, [r2, #12]
 800478c:	e014      	b.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800478e:	bf00      	nop
 8004790:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004798:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800479c:	d10c      	bne.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	3304      	adds	r3, #4
 80047a2:	2101      	movs	r1, #1
 80047a4:	4618      	mov	r0, r3
 80047a6:	f000 f867 	bl	8004878 <RCCEx_PLLSAI1_Config>
 80047aa:	4603      	mov	r3, r0
 80047ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047ae:	7cfb      	ldrb	r3, [r7, #19]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d001      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80047b4:	7cfb      	ldrb	r3, [r7, #19]
 80047b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d02f      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047c4:	4b2b      	ldr	r3, [pc, #172]	; (8004874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047d2:	4928      	ldr	r1, [pc, #160]	; (8004874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047e2:	d10d      	bne.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	3304      	adds	r3, #4
 80047e8:	2102      	movs	r1, #2
 80047ea:	4618      	mov	r0, r3
 80047ec:	f000 f844 	bl	8004878 <RCCEx_PLLSAI1_Config>
 80047f0:	4603      	mov	r3, r0
 80047f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047f4:	7cfb      	ldrb	r3, [r7, #19]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d014      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80047fa:	7cfb      	ldrb	r3, [r7, #19]
 80047fc:	74bb      	strb	r3, [r7, #18]
 80047fe:	e011      	b.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004804:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004808:	d10c      	bne.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	3320      	adds	r3, #32
 800480e:	2102      	movs	r1, #2
 8004810:	4618      	mov	r0, r3
 8004812:	f000 f925 	bl	8004a60 <RCCEx_PLLSAI2_Config>
 8004816:	4603      	mov	r3, r0
 8004818:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800481a:	7cfb      	ldrb	r3, [r7, #19]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d001      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004820:	7cfb      	ldrb	r3, [r7, #19]
 8004822:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00a      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004830:	4b10      	ldr	r3, [pc, #64]	; (8004874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004836:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800483e:	490d      	ldr	r1, [pc, #52]	; (8004874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004840:	4313      	orrs	r3, r2
 8004842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00b      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004852:	4b08      	ldr	r3, [pc, #32]	; (8004874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004858:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004862:	4904      	ldr	r1, [pc, #16]	; (8004874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004864:	4313      	orrs	r3, r2
 8004866:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800486a:	7cbb      	ldrb	r3, [r7, #18]
}
 800486c:	4618      	mov	r0, r3
 800486e:	3718      	adds	r7, #24
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	40021000 	.word	0x40021000

08004878 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004882:	2300      	movs	r3, #0
 8004884:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004886:	4b75      	ldr	r3, [pc, #468]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f003 0303 	and.w	r3, r3, #3
 800488e:	2b00      	cmp	r3, #0
 8004890:	d018      	beq.n	80048c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004892:	4b72      	ldr	r3, [pc, #456]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	f003 0203 	and.w	r2, r3, #3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d10d      	bne.n	80048be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
       ||
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d009      	beq.n	80048be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80048aa:	4b6c      	ldr	r3, [pc, #432]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	091b      	lsrs	r3, r3, #4
 80048b0:	f003 0307 	and.w	r3, r3, #7
 80048b4:	1c5a      	adds	r2, r3, #1
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	685b      	ldr	r3, [r3, #4]
       ||
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d047      	beq.n	800494e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	73fb      	strb	r3, [r7, #15]
 80048c2:	e044      	b.n	800494e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2b03      	cmp	r3, #3
 80048ca:	d018      	beq.n	80048fe <RCCEx_PLLSAI1_Config+0x86>
 80048cc:	2b03      	cmp	r3, #3
 80048ce:	d825      	bhi.n	800491c <RCCEx_PLLSAI1_Config+0xa4>
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d002      	beq.n	80048da <RCCEx_PLLSAI1_Config+0x62>
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	d009      	beq.n	80048ec <RCCEx_PLLSAI1_Config+0x74>
 80048d8:	e020      	b.n	800491c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80048da:	4b60      	ldr	r3, [pc, #384]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d11d      	bne.n	8004922 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048ea:	e01a      	b.n	8004922 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048ec:	4b5b      	ldr	r3, [pc, #364]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d116      	bne.n	8004926 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048fc:	e013      	b.n	8004926 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048fe:	4b57      	ldr	r3, [pc, #348]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d10f      	bne.n	800492a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800490a:	4b54      	ldr	r3, [pc, #336]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d109      	bne.n	800492a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800491a:	e006      	b.n	800492a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	73fb      	strb	r3, [r7, #15]
      break;
 8004920:	e004      	b.n	800492c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004922:	bf00      	nop
 8004924:	e002      	b.n	800492c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004926:	bf00      	nop
 8004928:	e000      	b.n	800492c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800492a:	bf00      	nop
    }

    if(status == HAL_OK)
 800492c:	7bfb      	ldrb	r3, [r7, #15]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10d      	bne.n	800494e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004932:	4b4a      	ldr	r3, [pc, #296]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6819      	ldr	r1, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	3b01      	subs	r3, #1
 8004944:	011b      	lsls	r3, r3, #4
 8004946:	430b      	orrs	r3, r1
 8004948:	4944      	ldr	r1, [pc, #272]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 800494a:	4313      	orrs	r3, r2
 800494c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800494e:	7bfb      	ldrb	r3, [r7, #15]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d17d      	bne.n	8004a50 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004954:	4b41      	ldr	r3, [pc, #260]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a40      	ldr	r2, [pc, #256]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 800495a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800495e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004960:	f7fd fdec 	bl	800253c <HAL_GetTick>
 8004964:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004966:	e009      	b.n	800497c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004968:	f7fd fde8 	bl	800253c <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	2b02      	cmp	r3, #2
 8004974:	d902      	bls.n	800497c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	73fb      	strb	r3, [r7, #15]
        break;
 800497a:	e005      	b.n	8004988 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800497c:	4b37      	ldr	r3, [pc, #220]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1ef      	bne.n	8004968 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004988:	7bfb      	ldrb	r3, [r7, #15]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d160      	bne.n	8004a50 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d111      	bne.n	80049b8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004994:	4b31      	ldr	r3, [pc, #196]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800499c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	6892      	ldr	r2, [r2, #8]
 80049a4:	0211      	lsls	r1, r2, #8
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	68d2      	ldr	r2, [r2, #12]
 80049aa:	0912      	lsrs	r2, r2, #4
 80049ac:	0452      	lsls	r2, r2, #17
 80049ae:	430a      	orrs	r2, r1
 80049b0:	492a      	ldr	r1, [pc, #168]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	610b      	str	r3, [r1, #16]
 80049b6:	e027      	b.n	8004a08 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d112      	bne.n	80049e4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049be:	4b27      	ldr	r3, [pc, #156]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80049c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6892      	ldr	r2, [r2, #8]
 80049ce:	0211      	lsls	r1, r2, #8
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	6912      	ldr	r2, [r2, #16]
 80049d4:	0852      	lsrs	r2, r2, #1
 80049d6:	3a01      	subs	r2, #1
 80049d8:	0552      	lsls	r2, r2, #21
 80049da:	430a      	orrs	r2, r1
 80049dc:	491f      	ldr	r1, [pc, #124]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	610b      	str	r3, [r1, #16]
 80049e2:	e011      	b.n	8004a08 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049e4:	4b1d      	ldr	r3, [pc, #116]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80049ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	6892      	ldr	r2, [r2, #8]
 80049f4:	0211      	lsls	r1, r2, #8
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	6952      	ldr	r2, [r2, #20]
 80049fa:	0852      	lsrs	r2, r2, #1
 80049fc:	3a01      	subs	r2, #1
 80049fe:	0652      	lsls	r2, r2, #25
 8004a00:	430a      	orrs	r2, r1
 8004a02:	4916      	ldr	r1, [pc, #88]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004a08:	4b14      	ldr	r3, [pc, #80]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a13      	ldr	r2, [pc, #76]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a0e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004a12:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a14:	f7fd fd92 	bl	800253c <HAL_GetTick>
 8004a18:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a1a:	e009      	b.n	8004a30 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a1c:	f7fd fd8e 	bl	800253c <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d902      	bls.n	8004a30 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	73fb      	strb	r3, [r7, #15]
          break;
 8004a2e:	e005      	b.n	8004a3c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a30:	4b0a      	ldr	r3, [pc, #40]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d0ef      	beq.n	8004a1c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004a3c:	7bfb      	ldrb	r3, [r7, #15]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d106      	bne.n	8004a50 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a42:	4b06      	ldr	r3, [pc, #24]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a44:	691a      	ldr	r2, [r3, #16]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	4904      	ldr	r1, [pc, #16]	; (8004a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3710      	adds	r7, #16
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	40021000 	.word	0x40021000

08004a60 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a6e:	4b6a      	ldr	r3, [pc, #424]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	f003 0303 	and.w	r3, r3, #3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d018      	beq.n	8004aac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004a7a:	4b67      	ldr	r3, [pc, #412]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	f003 0203 	and.w	r2, r3, #3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d10d      	bne.n	8004aa6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
       ||
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d009      	beq.n	8004aa6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004a92:	4b61      	ldr	r3, [pc, #388]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	091b      	lsrs	r3, r3, #4
 8004a98:	f003 0307 	and.w	r3, r3, #7
 8004a9c:	1c5a      	adds	r2, r3, #1
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
       ||
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d047      	beq.n	8004b36 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	73fb      	strb	r3, [r7, #15]
 8004aaa:	e044      	b.n	8004b36 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2b03      	cmp	r3, #3
 8004ab2:	d018      	beq.n	8004ae6 <RCCEx_PLLSAI2_Config+0x86>
 8004ab4:	2b03      	cmp	r3, #3
 8004ab6:	d825      	bhi.n	8004b04 <RCCEx_PLLSAI2_Config+0xa4>
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d002      	beq.n	8004ac2 <RCCEx_PLLSAI2_Config+0x62>
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d009      	beq.n	8004ad4 <RCCEx_PLLSAI2_Config+0x74>
 8004ac0:	e020      	b.n	8004b04 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ac2:	4b55      	ldr	r3, [pc, #340]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d11d      	bne.n	8004b0a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ad2:	e01a      	b.n	8004b0a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ad4:	4b50      	ldr	r3, [pc, #320]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d116      	bne.n	8004b0e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ae4:	e013      	b.n	8004b0e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ae6:	4b4c      	ldr	r3, [pc, #304]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10f      	bne.n	8004b12 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004af2:	4b49      	ldr	r3, [pc, #292]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d109      	bne.n	8004b12 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b02:	e006      	b.n	8004b12 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	73fb      	strb	r3, [r7, #15]
      break;
 8004b08:	e004      	b.n	8004b14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b0a:	bf00      	nop
 8004b0c:	e002      	b.n	8004b14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b0e:	bf00      	nop
 8004b10:	e000      	b.n	8004b14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b12:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b14:	7bfb      	ldrb	r3, [r7, #15]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d10d      	bne.n	8004b36 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b1a:	4b3f      	ldr	r3, [pc, #252]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6819      	ldr	r1, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	011b      	lsls	r3, r3, #4
 8004b2e:	430b      	orrs	r3, r1
 8004b30:	4939      	ldr	r1, [pc, #228]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b36:	7bfb      	ldrb	r3, [r7, #15]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d167      	bne.n	8004c0c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004b3c:	4b36      	ldr	r3, [pc, #216]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a35      	ldr	r2, [pc, #212]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b48:	f7fd fcf8 	bl	800253c <HAL_GetTick>
 8004b4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b4e:	e009      	b.n	8004b64 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b50:	f7fd fcf4 	bl	800253c <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d902      	bls.n	8004b64 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	73fb      	strb	r3, [r7, #15]
        break;
 8004b62:	e005      	b.n	8004b70 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b64:	4b2c      	ldr	r3, [pc, #176]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d1ef      	bne.n	8004b50 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b70:	7bfb      	ldrb	r3, [r7, #15]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d14a      	bne.n	8004c0c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d111      	bne.n	8004ba0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b7c:	4b26      	ldr	r3, [pc, #152]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004b84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	6892      	ldr	r2, [r2, #8]
 8004b8c:	0211      	lsls	r1, r2, #8
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	68d2      	ldr	r2, [r2, #12]
 8004b92:	0912      	lsrs	r2, r2, #4
 8004b94:	0452      	lsls	r2, r2, #17
 8004b96:	430a      	orrs	r2, r1
 8004b98:	491f      	ldr	r1, [pc, #124]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	614b      	str	r3, [r1, #20]
 8004b9e:	e011      	b.n	8004bc4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ba0:	4b1d      	ldr	r3, [pc, #116]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004ba8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6892      	ldr	r2, [r2, #8]
 8004bb0:	0211      	lsls	r1, r2, #8
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	6912      	ldr	r2, [r2, #16]
 8004bb6:	0852      	lsrs	r2, r2, #1
 8004bb8:	3a01      	subs	r2, #1
 8004bba:	0652      	lsls	r2, r2, #25
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	4916      	ldr	r1, [pc, #88]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004bc4:	4b14      	ldr	r3, [pc, #80]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a13      	ldr	r2, [pc, #76]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd0:	f7fd fcb4 	bl	800253c <HAL_GetTick>
 8004bd4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004bd6:	e009      	b.n	8004bec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004bd8:	f7fd fcb0 	bl	800253c <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d902      	bls.n	8004bec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	73fb      	strb	r3, [r7, #15]
          break;
 8004bea:	e005      	b.n	8004bf8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004bec:	4b0a      	ldr	r3, [pc, #40]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0ef      	beq.n	8004bd8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004bf8:	7bfb      	ldrb	r3, [r7, #15]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d106      	bne.n	8004c0c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004bfe:	4b06      	ldr	r3, [pc, #24]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c00:	695a      	ldr	r2, [r3, #20]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	4904      	ldr	r1, [pc, #16]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3710      	adds	r7, #16
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	40021000 	.word	0x40021000

08004c1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e095      	b.n	8004d5a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d108      	bne.n	8004c48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c3e:	d009      	beq.n	8004c54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	61da      	str	r2, [r3, #28]
 8004c46:	e005      	b.n	8004c54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d106      	bne.n	8004c74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f7fc fd3c 	bl	80016ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2202      	movs	r2, #2
 8004c78:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c8a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c94:	d902      	bls.n	8004c9c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004c96:	2300      	movs	r3, #0
 8004c98:	60fb      	str	r3, [r7, #12]
 8004c9a:	e002      	b.n	8004ca2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004c9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ca0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004caa:	d007      	beq.n	8004cbc <HAL_SPI_Init+0xa0>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004cb4:	d002      	beq.n	8004cbc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004ccc:	431a      	orrs	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	f003 0302 	and.w	r3, r3, #2
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	695b      	ldr	r3, [r3, #20]
 8004cdc:	f003 0301 	and.w	r3, r3, #1
 8004ce0:	431a      	orrs	r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cea:	431a      	orrs	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	69db      	ldr	r3, [r3, #28]
 8004cf0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004cf4:	431a      	orrs	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cfe:	ea42 0103 	orr.w	r1, r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d06:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	430a      	orrs	r2, r1
 8004d10:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	0c1b      	lsrs	r3, r3, #16
 8004d18:	f003 0204 	and.w	r2, r3, #4
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d20:	f003 0310 	and.w	r3, r3, #16
 8004d24:	431a      	orrs	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d2a:	f003 0308 	and.w	r3, r3, #8
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004d38:	ea42 0103 	orr.w	r1, r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	430a      	orrs	r2, r1
 8004d48:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004d58:	2300      	movs	r3, #0
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3710      	adds	r7, #16
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d101      	bne.n	8004d74 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e049      	b.n	8004e08 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d106      	bne.n	8004d8e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 f841 	bl	8004e10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2202      	movs	r2, #2
 8004d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	3304      	adds	r3, #4
 8004d9e:	4619      	mov	r1, r3
 8004da0:	4610      	mov	r0, r2
 8004da2:	f000 f9f7 	bl	8005194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2201      	movs	r2, #1
 8004daa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2201      	movs	r2, #1
 8004db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2201      	movs	r2, #1
 8004de2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2201      	movs	r2, #1
 8004e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3708      	adds	r7, #8
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b083      	sub	sp, #12
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004e18:	bf00      	nop
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d001      	beq.n	8004e3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e04f      	b.n	8004edc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68da      	ldr	r2, [r3, #12]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0201 	orr.w	r2, r2, #1
 8004e52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a23      	ldr	r2, [pc, #140]	; (8004ee8 <HAL_TIM_Base_Start_IT+0xc4>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d01d      	beq.n	8004e9a <HAL_TIM_Base_Start_IT+0x76>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e66:	d018      	beq.n	8004e9a <HAL_TIM_Base_Start_IT+0x76>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a1f      	ldr	r2, [pc, #124]	; (8004eec <HAL_TIM_Base_Start_IT+0xc8>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d013      	beq.n	8004e9a <HAL_TIM_Base_Start_IT+0x76>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a1e      	ldr	r2, [pc, #120]	; (8004ef0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d00e      	beq.n	8004e9a <HAL_TIM_Base_Start_IT+0x76>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a1c      	ldr	r2, [pc, #112]	; (8004ef4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d009      	beq.n	8004e9a <HAL_TIM_Base_Start_IT+0x76>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a1b      	ldr	r2, [pc, #108]	; (8004ef8 <HAL_TIM_Base_Start_IT+0xd4>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d004      	beq.n	8004e9a <HAL_TIM_Base_Start_IT+0x76>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a19      	ldr	r2, [pc, #100]	; (8004efc <HAL_TIM_Base_Start_IT+0xd8>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d115      	bne.n	8004ec6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	689a      	ldr	r2, [r3, #8]
 8004ea0:	4b17      	ldr	r3, [pc, #92]	; (8004f00 <HAL_TIM_Base_Start_IT+0xdc>)
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2b06      	cmp	r3, #6
 8004eaa:	d015      	beq.n	8004ed8 <HAL_TIM_Base_Start_IT+0xb4>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004eb2:	d011      	beq.n	8004ed8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f042 0201 	orr.w	r2, r2, #1
 8004ec2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ec4:	e008      	b.n	8004ed8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f042 0201 	orr.w	r2, r2, #1
 8004ed4:	601a      	str	r2, [r3, #0]
 8004ed6:	e000      	b.n	8004eda <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ed8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3714      	adds	r7, #20
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr
 8004ee8:	40012c00 	.word	0x40012c00
 8004eec:	40000400 	.word	0x40000400
 8004ef0:	40000800 	.word	0x40000800
 8004ef4:	40000c00 	.word	0x40000c00
 8004ef8:	40013400 	.word	0x40013400
 8004efc:	40014000 	.word	0x40014000
 8004f00:	00010007 	.word	0x00010007

08004f04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d122      	bne.n	8004f60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d11b      	bne.n	8004f60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f06f 0202 	mvn.w	r2, #2
 8004f30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2201      	movs	r2, #1
 8004f36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	699b      	ldr	r3, [r3, #24]
 8004f3e:	f003 0303 	and.w	r3, r3, #3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d003      	beq.n	8004f4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 f905 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8004f4c:	e005      	b.n	8004f5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f8f7 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f000 f908 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	691b      	ldr	r3, [r3, #16]
 8004f66:	f003 0304 	and.w	r3, r3, #4
 8004f6a:	2b04      	cmp	r3, #4
 8004f6c:	d122      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	f003 0304 	and.w	r3, r3, #4
 8004f78:	2b04      	cmp	r3, #4
 8004f7a:	d11b      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f06f 0204 	mvn.w	r2, #4
 8004f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2202      	movs	r2, #2
 8004f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	699b      	ldr	r3, [r3, #24]
 8004f92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d003      	beq.n	8004fa2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 f8db 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8004fa0:	e005      	b.n	8004fae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 f8cd 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 f8de 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	f003 0308 	and.w	r3, r3, #8
 8004fbe:	2b08      	cmp	r3, #8
 8004fc0:	d122      	bne.n	8005008 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	f003 0308 	and.w	r3, r3, #8
 8004fcc:	2b08      	cmp	r3, #8
 8004fce:	d11b      	bne.n	8005008 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f06f 0208 	mvn.w	r2, #8
 8004fd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2204      	movs	r2, #4
 8004fde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	69db      	ldr	r3, [r3, #28]
 8004fe6:	f003 0303 	and.w	r3, r3, #3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 f8b1 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8004ff4:	e005      	b.n	8005002 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f8a3 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 f8b4 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	f003 0310 	and.w	r3, r3, #16
 8005012:	2b10      	cmp	r3, #16
 8005014:	d122      	bne.n	800505c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	f003 0310 	and.w	r3, r3, #16
 8005020:	2b10      	cmp	r3, #16
 8005022:	d11b      	bne.n	800505c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f06f 0210 	mvn.w	r2, #16
 800502c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2208      	movs	r2, #8
 8005032:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	69db      	ldr	r3, [r3, #28]
 800503a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800503e:	2b00      	cmp	r3, #0
 8005040:	d003      	beq.n	800504a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 f887 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8005048:	e005      	b.n	8005056 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 f879 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 f88a 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b01      	cmp	r3, #1
 8005068:	d10e      	bne.n	8005088 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b01      	cmp	r3, #1
 8005076:	d107      	bne.n	8005088 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f06f 0201 	mvn.w	r2, #1
 8005080:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7fc faf2 	bl	800166c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005092:	2b80      	cmp	r3, #128	; 0x80
 8005094:	d10e      	bne.n	80050b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050a0:	2b80      	cmp	r3, #128	; 0x80
 80050a2:	d107      	bne.n	80050b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80050ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 f914 	bl	80052dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050c2:	d10e      	bne.n	80050e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050ce:	2b80      	cmp	r3, #128	; 0x80
 80050d0:	d107      	bne.n	80050e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80050da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 f907 	bl	80052f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	691b      	ldr	r3, [r3, #16]
 80050e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ec:	2b40      	cmp	r3, #64	; 0x40
 80050ee:	d10e      	bne.n	800510e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fa:	2b40      	cmp	r3, #64	; 0x40
 80050fc:	d107      	bne.n	800510e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005106:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 f838 	bl	800517e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	691b      	ldr	r3, [r3, #16]
 8005114:	f003 0320 	and.w	r3, r3, #32
 8005118:	2b20      	cmp	r3, #32
 800511a:	d10e      	bne.n	800513a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	f003 0320 	and.w	r3, r3, #32
 8005126:	2b20      	cmp	r3, #32
 8005128:	d107      	bne.n	800513a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f06f 0220 	mvn.w	r2, #32
 8005132:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 f8c7 	bl	80052c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800513a:	bf00      	nop
 800513c:	3708      	adds	r7, #8
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800514a:	bf00      	nop
 800514c:	370c      	adds	r7, #12
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr

08005156 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005156:	b480      	push	{r7}
 8005158:	b083      	sub	sp, #12
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800515e:	bf00      	nop
 8005160:	370c      	adds	r7, #12
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr

0800516a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800516a:	b480      	push	{r7}
 800516c:	b083      	sub	sp, #12
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005172:	bf00      	nop
 8005174:	370c      	adds	r7, #12
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr

0800517e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800517e:	b480      	push	{r7}
 8005180:	b083      	sub	sp, #12
 8005182:	af00      	add	r7, sp, #0
 8005184:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005186:	bf00      	nop
 8005188:	370c      	adds	r7, #12
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
	...

08005194 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a40      	ldr	r2, [pc, #256]	; (80052a8 <TIM_Base_SetConfig+0x114>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d013      	beq.n	80051d4 <TIM_Base_SetConfig+0x40>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b2:	d00f      	beq.n	80051d4 <TIM_Base_SetConfig+0x40>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a3d      	ldr	r2, [pc, #244]	; (80052ac <TIM_Base_SetConfig+0x118>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d00b      	beq.n	80051d4 <TIM_Base_SetConfig+0x40>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a3c      	ldr	r2, [pc, #240]	; (80052b0 <TIM_Base_SetConfig+0x11c>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d007      	beq.n	80051d4 <TIM_Base_SetConfig+0x40>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a3b      	ldr	r2, [pc, #236]	; (80052b4 <TIM_Base_SetConfig+0x120>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d003      	beq.n	80051d4 <TIM_Base_SetConfig+0x40>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a3a      	ldr	r2, [pc, #232]	; (80052b8 <TIM_Base_SetConfig+0x124>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d108      	bne.n	80051e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a2f      	ldr	r2, [pc, #188]	; (80052a8 <TIM_Base_SetConfig+0x114>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d01f      	beq.n	800522e <TIM_Base_SetConfig+0x9a>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051f4:	d01b      	beq.n	800522e <TIM_Base_SetConfig+0x9a>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a2c      	ldr	r2, [pc, #176]	; (80052ac <TIM_Base_SetConfig+0x118>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d017      	beq.n	800522e <TIM_Base_SetConfig+0x9a>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a2b      	ldr	r2, [pc, #172]	; (80052b0 <TIM_Base_SetConfig+0x11c>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d013      	beq.n	800522e <TIM_Base_SetConfig+0x9a>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a2a      	ldr	r2, [pc, #168]	; (80052b4 <TIM_Base_SetConfig+0x120>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d00f      	beq.n	800522e <TIM_Base_SetConfig+0x9a>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a29      	ldr	r2, [pc, #164]	; (80052b8 <TIM_Base_SetConfig+0x124>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d00b      	beq.n	800522e <TIM_Base_SetConfig+0x9a>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a28      	ldr	r2, [pc, #160]	; (80052bc <TIM_Base_SetConfig+0x128>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d007      	beq.n	800522e <TIM_Base_SetConfig+0x9a>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a27      	ldr	r2, [pc, #156]	; (80052c0 <TIM_Base_SetConfig+0x12c>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d003      	beq.n	800522e <TIM_Base_SetConfig+0x9a>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a26      	ldr	r2, [pc, #152]	; (80052c4 <TIM_Base_SetConfig+0x130>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d108      	bne.n	8005240 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005234:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	4313      	orrs	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	695b      	ldr	r3, [r3, #20]
 800524a:	4313      	orrs	r3, r2
 800524c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	68fa      	ldr	r2, [r7, #12]
 8005252:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	689a      	ldr	r2, [r3, #8]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a10      	ldr	r2, [pc, #64]	; (80052a8 <TIM_Base_SetConfig+0x114>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d00f      	beq.n	800528c <TIM_Base_SetConfig+0xf8>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a12      	ldr	r2, [pc, #72]	; (80052b8 <TIM_Base_SetConfig+0x124>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d00b      	beq.n	800528c <TIM_Base_SetConfig+0xf8>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a11      	ldr	r2, [pc, #68]	; (80052bc <TIM_Base_SetConfig+0x128>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d007      	beq.n	800528c <TIM_Base_SetConfig+0xf8>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a10      	ldr	r2, [pc, #64]	; (80052c0 <TIM_Base_SetConfig+0x12c>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d003      	beq.n	800528c <TIM_Base_SetConfig+0xf8>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a0f      	ldr	r2, [pc, #60]	; (80052c4 <TIM_Base_SetConfig+0x130>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d103      	bne.n	8005294 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	691a      	ldr	r2, [r3, #16]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	615a      	str	r2, [r3, #20]
}
 800529a:	bf00      	nop
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	40012c00 	.word	0x40012c00
 80052ac:	40000400 	.word	0x40000400
 80052b0:	40000800 	.word	0x40000800
 80052b4:	40000c00 	.word	0x40000c00
 80052b8:	40013400 	.word	0x40013400
 80052bc:	40014000 	.word	0x40014000
 80052c0:	40014400 	.word	0x40014400
 80052c4:	40014800 	.word	0x40014800

080052c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052d0:	bf00      	nop
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052e4:	bf00      	nop
 80052e6:	370c      	adds	r7, #12
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80052f8:	bf00      	nop
 80052fa:	370c      	adds	r7, #12
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b082      	sub	sp, #8
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d101      	bne.n	8005316 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e040      	b.n	8005398 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800531a:	2b00      	cmp	r3, #0
 800531c:	d106      	bne.n	800532c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f7fc fa24 	bl	8001774 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2224      	movs	r2, #36	; 0x24
 8005330:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 0201 	bic.w	r2, r2, #1
 8005340:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f8c0 	bl	80054c8 <UART_SetConfig>
 8005348:	4603      	mov	r3, r0
 800534a:	2b01      	cmp	r3, #1
 800534c:	d101      	bne.n	8005352 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e022      	b.n	8005398 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005356:	2b00      	cmp	r3, #0
 8005358:	d002      	beq.n	8005360 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 fb3e 	bl	80059dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	685a      	ldr	r2, [r3, #4]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800536e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689a      	ldr	r2, [r3, #8]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800537e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f042 0201 	orr.w	r2, r2, #1
 800538e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f000 fbc5 	bl	8005b20 <UART_CheckIdleState>
 8005396:	4603      	mov	r3, r0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3708      	adds	r7, #8
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b08a      	sub	sp, #40	; 0x28
 80053a4:	af02      	add	r7, sp, #8
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	603b      	str	r3, [r7, #0]
 80053ac:	4613      	mov	r3, r2
 80053ae:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80053b4:	2b20      	cmp	r3, #32
 80053b6:	f040 8082 	bne.w	80054be <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d002      	beq.n	80053c6 <HAL_UART_Transmit+0x26>
 80053c0:	88fb      	ldrh	r3, [r7, #6]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e07a      	b.n	80054c0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d101      	bne.n	80053d8 <HAL_UART_Transmit+0x38>
 80053d4:	2302      	movs	r3, #2
 80053d6:	e073      	b.n	80054c0 <HAL_UART_Transmit+0x120>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2221      	movs	r2, #33	; 0x21
 80053ec:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053ee:	f7fd f8a5 	bl	800253c <HAL_GetTick>
 80053f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	88fa      	ldrh	r2, [r7, #6]
 80053f8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	88fa      	ldrh	r2, [r7, #6]
 8005400:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800540c:	d108      	bne.n	8005420 <HAL_UART_Transmit+0x80>
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d104      	bne.n	8005420 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005416:	2300      	movs	r3, #0
 8005418:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	61bb      	str	r3, [r7, #24]
 800541e:	e003      	b.n	8005428 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005424:	2300      	movs	r3, #0
 8005426:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005430:	e02d      	b.n	800548e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	9300      	str	r3, [sp, #0]
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	2200      	movs	r2, #0
 800543a:	2180      	movs	r1, #128	; 0x80
 800543c:	68f8      	ldr	r0, [r7, #12]
 800543e:	f000 fbb8 	bl	8005bb2 <UART_WaitOnFlagUntilTimeout>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d001      	beq.n	800544c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e039      	b.n	80054c0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10b      	bne.n	800546a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	881a      	ldrh	r2, [r3, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800545e:	b292      	uxth	r2, r2
 8005460:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	3302      	adds	r3, #2
 8005466:	61bb      	str	r3, [r7, #24]
 8005468:	e008      	b.n	800547c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	781a      	ldrb	r2, [r3, #0]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	b292      	uxth	r2, r2
 8005474:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005476:	69fb      	ldr	r3, [r7, #28]
 8005478:	3301      	adds	r3, #1
 800547a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005482:	b29b      	uxth	r3, r3
 8005484:	3b01      	subs	r3, #1
 8005486:	b29a      	uxth	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005494:	b29b      	uxth	r3, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1cb      	bne.n	8005432 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	9300      	str	r3, [sp, #0]
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	2200      	movs	r2, #0
 80054a2:	2140      	movs	r1, #64	; 0x40
 80054a4:	68f8      	ldr	r0, [r7, #12]
 80054a6:	f000 fb84 	bl	8005bb2 <UART_WaitOnFlagUntilTimeout>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d001      	beq.n	80054b4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e005      	b.n	80054c0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2220      	movs	r2, #32
 80054b8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80054ba:	2300      	movs	r3, #0
 80054bc:	e000      	b.n	80054c0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80054be:	2302      	movs	r3, #2
  }
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3720      	adds	r7, #32
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054c8:	b5b0      	push	{r4, r5, r7, lr}
 80054ca:	b088      	sub	sp, #32
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80054d0:	2300      	movs	r3, #0
 80054d2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689a      	ldr	r2, [r3, #8]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	431a      	orrs	r2, r3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	431a      	orrs	r2, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	69db      	ldr	r3, [r3, #28]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	4bad      	ldr	r3, [pc, #692]	; (80057a8 <UART_SetConfig+0x2e0>)
 80054f4:	4013      	ands	r3, r2
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	6812      	ldr	r2, [r2, #0]
 80054fa:	69f9      	ldr	r1, [r7, #28]
 80054fc:	430b      	orrs	r3, r1
 80054fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68da      	ldr	r2, [r3, #12]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	430a      	orrs	r2, r1
 8005514:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4aa2      	ldr	r2, [pc, #648]	; (80057ac <UART_SetConfig+0x2e4>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d004      	beq.n	8005530 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a1b      	ldr	r3, [r3, #32]
 800552a:	69fa      	ldr	r2, [r7, #28]
 800552c:	4313      	orrs	r3, r2
 800552e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	69fa      	ldr	r2, [r7, #28]
 8005540:	430a      	orrs	r2, r1
 8005542:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a99      	ldr	r2, [pc, #612]	; (80057b0 <UART_SetConfig+0x2e8>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d121      	bne.n	8005592 <UART_SetConfig+0xca>
 800554e:	4b99      	ldr	r3, [pc, #612]	; (80057b4 <UART_SetConfig+0x2ec>)
 8005550:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005554:	f003 0303 	and.w	r3, r3, #3
 8005558:	2b03      	cmp	r3, #3
 800555a:	d817      	bhi.n	800558c <UART_SetConfig+0xc4>
 800555c:	a201      	add	r2, pc, #4	; (adr r2, 8005564 <UART_SetConfig+0x9c>)
 800555e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005562:	bf00      	nop
 8005564:	08005575 	.word	0x08005575
 8005568:	08005581 	.word	0x08005581
 800556c:	0800557b 	.word	0x0800557b
 8005570:	08005587 	.word	0x08005587
 8005574:	2301      	movs	r3, #1
 8005576:	76fb      	strb	r3, [r7, #27]
 8005578:	e0e7      	b.n	800574a <UART_SetConfig+0x282>
 800557a:	2302      	movs	r3, #2
 800557c:	76fb      	strb	r3, [r7, #27]
 800557e:	e0e4      	b.n	800574a <UART_SetConfig+0x282>
 8005580:	2304      	movs	r3, #4
 8005582:	76fb      	strb	r3, [r7, #27]
 8005584:	e0e1      	b.n	800574a <UART_SetConfig+0x282>
 8005586:	2308      	movs	r3, #8
 8005588:	76fb      	strb	r3, [r7, #27]
 800558a:	e0de      	b.n	800574a <UART_SetConfig+0x282>
 800558c:	2310      	movs	r3, #16
 800558e:	76fb      	strb	r3, [r7, #27]
 8005590:	e0db      	b.n	800574a <UART_SetConfig+0x282>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a88      	ldr	r2, [pc, #544]	; (80057b8 <UART_SetConfig+0x2f0>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d132      	bne.n	8005602 <UART_SetConfig+0x13a>
 800559c:	4b85      	ldr	r3, [pc, #532]	; (80057b4 <UART_SetConfig+0x2ec>)
 800559e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055a2:	f003 030c 	and.w	r3, r3, #12
 80055a6:	2b0c      	cmp	r3, #12
 80055a8:	d828      	bhi.n	80055fc <UART_SetConfig+0x134>
 80055aa:	a201      	add	r2, pc, #4	; (adr r2, 80055b0 <UART_SetConfig+0xe8>)
 80055ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b0:	080055e5 	.word	0x080055e5
 80055b4:	080055fd 	.word	0x080055fd
 80055b8:	080055fd 	.word	0x080055fd
 80055bc:	080055fd 	.word	0x080055fd
 80055c0:	080055f1 	.word	0x080055f1
 80055c4:	080055fd 	.word	0x080055fd
 80055c8:	080055fd 	.word	0x080055fd
 80055cc:	080055fd 	.word	0x080055fd
 80055d0:	080055eb 	.word	0x080055eb
 80055d4:	080055fd 	.word	0x080055fd
 80055d8:	080055fd 	.word	0x080055fd
 80055dc:	080055fd 	.word	0x080055fd
 80055e0:	080055f7 	.word	0x080055f7
 80055e4:	2300      	movs	r3, #0
 80055e6:	76fb      	strb	r3, [r7, #27]
 80055e8:	e0af      	b.n	800574a <UART_SetConfig+0x282>
 80055ea:	2302      	movs	r3, #2
 80055ec:	76fb      	strb	r3, [r7, #27]
 80055ee:	e0ac      	b.n	800574a <UART_SetConfig+0x282>
 80055f0:	2304      	movs	r3, #4
 80055f2:	76fb      	strb	r3, [r7, #27]
 80055f4:	e0a9      	b.n	800574a <UART_SetConfig+0x282>
 80055f6:	2308      	movs	r3, #8
 80055f8:	76fb      	strb	r3, [r7, #27]
 80055fa:	e0a6      	b.n	800574a <UART_SetConfig+0x282>
 80055fc:	2310      	movs	r3, #16
 80055fe:	76fb      	strb	r3, [r7, #27]
 8005600:	e0a3      	b.n	800574a <UART_SetConfig+0x282>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a6d      	ldr	r2, [pc, #436]	; (80057bc <UART_SetConfig+0x2f4>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d120      	bne.n	800564e <UART_SetConfig+0x186>
 800560c:	4b69      	ldr	r3, [pc, #420]	; (80057b4 <UART_SetConfig+0x2ec>)
 800560e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005612:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005616:	2b30      	cmp	r3, #48	; 0x30
 8005618:	d013      	beq.n	8005642 <UART_SetConfig+0x17a>
 800561a:	2b30      	cmp	r3, #48	; 0x30
 800561c:	d814      	bhi.n	8005648 <UART_SetConfig+0x180>
 800561e:	2b20      	cmp	r3, #32
 8005620:	d009      	beq.n	8005636 <UART_SetConfig+0x16e>
 8005622:	2b20      	cmp	r3, #32
 8005624:	d810      	bhi.n	8005648 <UART_SetConfig+0x180>
 8005626:	2b00      	cmp	r3, #0
 8005628:	d002      	beq.n	8005630 <UART_SetConfig+0x168>
 800562a:	2b10      	cmp	r3, #16
 800562c:	d006      	beq.n	800563c <UART_SetConfig+0x174>
 800562e:	e00b      	b.n	8005648 <UART_SetConfig+0x180>
 8005630:	2300      	movs	r3, #0
 8005632:	76fb      	strb	r3, [r7, #27]
 8005634:	e089      	b.n	800574a <UART_SetConfig+0x282>
 8005636:	2302      	movs	r3, #2
 8005638:	76fb      	strb	r3, [r7, #27]
 800563a:	e086      	b.n	800574a <UART_SetConfig+0x282>
 800563c:	2304      	movs	r3, #4
 800563e:	76fb      	strb	r3, [r7, #27]
 8005640:	e083      	b.n	800574a <UART_SetConfig+0x282>
 8005642:	2308      	movs	r3, #8
 8005644:	76fb      	strb	r3, [r7, #27]
 8005646:	e080      	b.n	800574a <UART_SetConfig+0x282>
 8005648:	2310      	movs	r3, #16
 800564a:	76fb      	strb	r3, [r7, #27]
 800564c:	e07d      	b.n	800574a <UART_SetConfig+0x282>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a5b      	ldr	r2, [pc, #364]	; (80057c0 <UART_SetConfig+0x2f8>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d120      	bne.n	800569a <UART_SetConfig+0x1d2>
 8005658:	4b56      	ldr	r3, [pc, #344]	; (80057b4 <UART_SetConfig+0x2ec>)
 800565a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800565e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005662:	2bc0      	cmp	r3, #192	; 0xc0
 8005664:	d013      	beq.n	800568e <UART_SetConfig+0x1c6>
 8005666:	2bc0      	cmp	r3, #192	; 0xc0
 8005668:	d814      	bhi.n	8005694 <UART_SetConfig+0x1cc>
 800566a:	2b80      	cmp	r3, #128	; 0x80
 800566c:	d009      	beq.n	8005682 <UART_SetConfig+0x1ba>
 800566e:	2b80      	cmp	r3, #128	; 0x80
 8005670:	d810      	bhi.n	8005694 <UART_SetConfig+0x1cc>
 8005672:	2b00      	cmp	r3, #0
 8005674:	d002      	beq.n	800567c <UART_SetConfig+0x1b4>
 8005676:	2b40      	cmp	r3, #64	; 0x40
 8005678:	d006      	beq.n	8005688 <UART_SetConfig+0x1c0>
 800567a:	e00b      	b.n	8005694 <UART_SetConfig+0x1cc>
 800567c:	2300      	movs	r3, #0
 800567e:	76fb      	strb	r3, [r7, #27]
 8005680:	e063      	b.n	800574a <UART_SetConfig+0x282>
 8005682:	2302      	movs	r3, #2
 8005684:	76fb      	strb	r3, [r7, #27]
 8005686:	e060      	b.n	800574a <UART_SetConfig+0x282>
 8005688:	2304      	movs	r3, #4
 800568a:	76fb      	strb	r3, [r7, #27]
 800568c:	e05d      	b.n	800574a <UART_SetConfig+0x282>
 800568e:	2308      	movs	r3, #8
 8005690:	76fb      	strb	r3, [r7, #27]
 8005692:	e05a      	b.n	800574a <UART_SetConfig+0x282>
 8005694:	2310      	movs	r3, #16
 8005696:	76fb      	strb	r3, [r7, #27]
 8005698:	e057      	b.n	800574a <UART_SetConfig+0x282>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a49      	ldr	r2, [pc, #292]	; (80057c4 <UART_SetConfig+0x2fc>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d125      	bne.n	80056f0 <UART_SetConfig+0x228>
 80056a4:	4b43      	ldr	r3, [pc, #268]	; (80057b4 <UART_SetConfig+0x2ec>)
 80056a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80056b2:	d017      	beq.n	80056e4 <UART_SetConfig+0x21c>
 80056b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80056b8:	d817      	bhi.n	80056ea <UART_SetConfig+0x222>
 80056ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056be:	d00b      	beq.n	80056d8 <UART_SetConfig+0x210>
 80056c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056c4:	d811      	bhi.n	80056ea <UART_SetConfig+0x222>
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d003      	beq.n	80056d2 <UART_SetConfig+0x20a>
 80056ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056ce:	d006      	beq.n	80056de <UART_SetConfig+0x216>
 80056d0:	e00b      	b.n	80056ea <UART_SetConfig+0x222>
 80056d2:	2300      	movs	r3, #0
 80056d4:	76fb      	strb	r3, [r7, #27]
 80056d6:	e038      	b.n	800574a <UART_SetConfig+0x282>
 80056d8:	2302      	movs	r3, #2
 80056da:	76fb      	strb	r3, [r7, #27]
 80056dc:	e035      	b.n	800574a <UART_SetConfig+0x282>
 80056de:	2304      	movs	r3, #4
 80056e0:	76fb      	strb	r3, [r7, #27]
 80056e2:	e032      	b.n	800574a <UART_SetConfig+0x282>
 80056e4:	2308      	movs	r3, #8
 80056e6:	76fb      	strb	r3, [r7, #27]
 80056e8:	e02f      	b.n	800574a <UART_SetConfig+0x282>
 80056ea:	2310      	movs	r3, #16
 80056ec:	76fb      	strb	r3, [r7, #27]
 80056ee:	e02c      	b.n	800574a <UART_SetConfig+0x282>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a2d      	ldr	r2, [pc, #180]	; (80057ac <UART_SetConfig+0x2e4>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d125      	bne.n	8005746 <UART_SetConfig+0x27e>
 80056fa:	4b2e      	ldr	r3, [pc, #184]	; (80057b4 <UART_SetConfig+0x2ec>)
 80056fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005700:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005704:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005708:	d017      	beq.n	800573a <UART_SetConfig+0x272>
 800570a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800570e:	d817      	bhi.n	8005740 <UART_SetConfig+0x278>
 8005710:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005714:	d00b      	beq.n	800572e <UART_SetConfig+0x266>
 8005716:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800571a:	d811      	bhi.n	8005740 <UART_SetConfig+0x278>
 800571c:	2b00      	cmp	r3, #0
 800571e:	d003      	beq.n	8005728 <UART_SetConfig+0x260>
 8005720:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005724:	d006      	beq.n	8005734 <UART_SetConfig+0x26c>
 8005726:	e00b      	b.n	8005740 <UART_SetConfig+0x278>
 8005728:	2300      	movs	r3, #0
 800572a:	76fb      	strb	r3, [r7, #27]
 800572c:	e00d      	b.n	800574a <UART_SetConfig+0x282>
 800572e:	2302      	movs	r3, #2
 8005730:	76fb      	strb	r3, [r7, #27]
 8005732:	e00a      	b.n	800574a <UART_SetConfig+0x282>
 8005734:	2304      	movs	r3, #4
 8005736:	76fb      	strb	r3, [r7, #27]
 8005738:	e007      	b.n	800574a <UART_SetConfig+0x282>
 800573a:	2308      	movs	r3, #8
 800573c:	76fb      	strb	r3, [r7, #27]
 800573e:	e004      	b.n	800574a <UART_SetConfig+0x282>
 8005740:	2310      	movs	r3, #16
 8005742:	76fb      	strb	r3, [r7, #27]
 8005744:	e001      	b.n	800574a <UART_SetConfig+0x282>
 8005746:	2310      	movs	r3, #16
 8005748:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a17      	ldr	r2, [pc, #92]	; (80057ac <UART_SetConfig+0x2e4>)
 8005750:	4293      	cmp	r3, r2
 8005752:	f040 8087 	bne.w	8005864 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005756:	7efb      	ldrb	r3, [r7, #27]
 8005758:	2b08      	cmp	r3, #8
 800575a:	d837      	bhi.n	80057cc <UART_SetConfig+0x304>
 800575c:	a201      	add	r2, pc, #4	; (adr r2, 8005764 <UART_SetConfig+0x29c>)
 800575e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005762:	bf00      	nop
 8005764:	08005789 	.word	0x08005789
 8005768:	080057cd 	.word	0x080057cd
 800576c:	08005791 	.word	0x08005791
 8005770:	080057cd 	.word	0x080057cd
 8005774:	08005797 	.word	0x08005797
 8005778:	080057cd 	.word	0x080057cd
 800577c:	080057cd 	.word	0x080057cd
 8005780:	080057cd 	.word	0x080057cd
 8005784:	0800579f 	.word	0x0800579f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005788:	f7fe fcce 	bl	8004128 <HAL_RCC_GetPCLK1Freq>
 800578c:	6178      	str	r0, [r7, #20]
        break;
 800578e:	e022      	b.n	80057d6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005790:	4b0d      	ldr	r3, [pc, #52]	; (80057c8 <UART_SetConfig+0x300>)
 8005792:	617b      	str	r3, [r7, #20]
        break;
 8005794:	e01f      	b.n	80057d6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005796:	f7fe fc2f 	bl	8003ff8 <HAL_RCC_GetSysClockFreq>
 800579a:	6178      	str	r0, [r7, #20]
        break;
 800579c:	e01b      	b.n	80057d6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800579e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057a2:	617b      	str	r3, [r7, #20]
        break;
 80057a4:	e017      	b.n	80057d6 <UART_SetConfig+0x30e>
 80057a6:	bf00      	nop
 80057a8:	efff69f3 	.word	0xefff69f3
 80057ac:	40008000 	.word	0x40008000
 80057b0:	40013800 	.word	0x40013800
 80057b4:	40021000 	.word	0x40021000
 80057b8:	40004400 	.word	0x40004400
 80057bc:	40004800 	.word	0x40004800
 80057c0:	40004c00 	.word	0x40004c00
 80057c4:	40005000 	.word	0x40005000
 80057c8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80057cc:	2300      	movs	r3, #0
 80057ce:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	76bb      	strb	r3, [r7, #26]
        break;
 80057d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f000 80f1 	beq.w	80059c0 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	4613      	mov	r3, r2
 80057e4:	005b      	lsls	r3, r3, #1
 80057e6:	4413      	add	r3, r2
 80057e8:	697a      	ldr	r2, [r7, #20]
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d305      	bcc.n	80057fa <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80057f4:	697a      	ldr	r2, [r7, #20]
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d902      	bls.n	8005800 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	76bb      	strb	r3, [r7, #26]
 80057fe:	e0df      	b.n	80059c0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	4618      	mov	r0, r3
 8005804:	f04f 0100 	mov.w	r1, #0
 8005808:	f04f 0200 	mov.w	r2, #0
 800580c:	f04f 0300 	mov.w	r3, #0
 8005810:	020b      	lsls	r3, r1, #8
 8005812:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005816:	0202      	lsls	r2, r0, #8
 8005818:	6879      	ldr	r1, [r7, #4]
 800581a:	6849      	ldr	r1, [r1, #4]
 800581c:	0849      	lsrs	r1, r1, #1
 800581e:	4608      	mov	r0, r1
 8005820:	f04f 0100 	mov.w	r1, #0
 8005824:	1814      	adds	r4, r2, r0
 8005826:	eb43 0501 	adc.w	r5, r3, r1
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	461a      	mov	r2, r3
 8005830:	f04f 0300 	mov.w	r3, #0
 8005834:	4620      	mov	r0, r4
 8005836:	4629      	mov	r1, r5
 8005838:	f7fb f998 	bl	8000b6c <__aeabi_uldivmod>
 800583c:	4602      	mov	r2, r0
 800583e:	460b      	mov	r3, r1
 8005840:	4613      	mov	r3, r2
 8005842:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800584a:	d308      	bcc.n	800585e <UART_SetConfig+0x396>
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005852:	d204      	bcs.n	800585e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	693a      	ldr	r2, [r7, #16]
 800585a:	60da      	str	r2, [r3, #12]
 800585c:	e0b0      	b.n	80059c0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	76bb      	strb	r3, [r7, #26]
 8005862:	e0ad      	b.n	80059c0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	69db      	ldr	r3, [r3, #28]
 8005868:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800586c:	d15c      	bne.n	8005928 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800586e:	7efb      	ldrb	r3, [r7, #27]
 8005870:	2b08      	cmp	r3, #8
 8005872:	d828      	bhi.n	80058c6 <UART_SetConfig+0x3fe>
 8005874:	a201      	add	r2, pc, #4	; (adr r2, 800587c <UART_SetConfig+0x3b4>)
 8005876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800587a:	bf00      	nop
 800587c:	080058a1 	.word	0x080058a1
 8005880:	080058a9 	.word	0x080058a9
 8005884:	080058b1 	.word	0x080058b1
 8005888:	080058c7 	.word	0x080058c7
 800588c:	080058b7 	.word	0x080058b7
 8005890:	080058c7 	.word	0x080058c7
 8005894:	080058c7 	.word	0x080058c7
 8005898:	080058c7 	.word	0x080058c7
 800589c:	080058bf 	.word	0x080058bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058a0:	f7fe fc42 	bl	8004128 <HAL_RCC_GetPCLK1Freq>
 80058a4:	6178      	str	r0, [r7, #20]
        break;
 80058a6:	e013      	b.n	80058d0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058a8:	f7fe fc54 	bl	8004154 <HAL_RCC_GetPCLK2Freq>
 80058ac:	6178      	str	r0, [r7, #20]
        break;
 80058ae:	e00f      	b.n	80058d0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058b0:	4b49      	ldr	r3, [pc, #292]	; (80059d8 <UART_SetConfig+0x510>)
 80058b2:	617b      	str	r3, [r7, #20]
        break;
 80058b4:	e00c      	b.n	80058d0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058b6:	f7fe fb9f 	bl	8003ff8 <HAL_RCC_GetSysClockFreq>
 80058ba:	6178      	str	r0, [r7, #20]
        break;
 80058bc:	e008      	b.n	80058d0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058c2:	617b      	str	r3, [r7, #20]
        break;
 80058c4:	e004      	b.n	80058d0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80058c6:	2300      	movs	r3, #0
 80058c8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	76bb      	strb	r3, [r7, #26]
        break;
 80058ce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d074      	beq.n	80059c0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	005a      	lsls	r2, r3, #1
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	085b      	lsrs	r3, r3, #1
 80058e0:	441a      	add	r2, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	2b0f      	cmp	r3, #15
 80058f2:	d916      	bls.n	8005922 <UART_SetConfig+0x45a>
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058fa:	d212      	bcs.n	8005922 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	b29b      	uxth	r3, r3
 8005900:	f023 030f 	bic.w	r3, r3, #15
 8005904:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	085b      	lsrs	r3, r3, #1
 800590a:	b29b      	uxth	r3, r3
 800590c:	f003 0307 	and.w	r3, r3, #7
 8005910:	b29a      	uxth	r2, r3
 8005912:	89fb      	ldrh	r3, [r7, #14]
 8005914:	4313      	orrs	r3, r2
 8005916:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	89fa      	ldrh	r2, [r7, #14]
 800591e:	60da      	str	r2, [r3, #12]
 8005920:	e04e      	b.n	80059c0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	76bb      	strb	r3, [r7, #26]
 8005926:	e04b      	b.n	80059c0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005928:	7efb      	ldrb	r3, [r7, #27]
 800592a:	2b08      	cmp	r3, #8
 800592c:	d827      	bhi.n	800597e <UART_SetConfig+0x4b6>
 800592e:	a201      	add	r2, pc, #4	; (adr r2, 8005934 <UART_SetConfig+0x46c>)
 8005930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005934:	08005959 	.word	0x08005959
 8005938:	08005961 	.word	0x08005961
 800593c:	08005969 	.word	0x08005969
 8005940:	0800597f 	.word	0x0800597f
 8005944:	0800596f 	.word	0x0800596f
 8005948:	0800597f 	.word	0x0800597f
 800594c:	0800597f 	.word	0x0800597f
 8005950:	0800597f 	.word	0x0800597f
 8005954:	08005977 	.word	0x08005977
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005958:	f7fe fbe6 	bl	8004128 <HAL_RCC_GetPCLK1Freq>
 800595c:	6178      	str	r0, [r7, #20]
        break;
 800595e:	e013      	b.n	8005988 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005960:	f7fe fbf8 	bl	8004154 <HAL_RCC_GetPCLK2Freq>
 8005964:	6178      	str	r0, [r7, #20]
        break;
 8005966:	e00f      	b.n	8005988 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005968:	4b1b      	ldr	r3, [pc, #108]	; (80059d8 <UART_SetConfig+0x510>)
 800596a:	617b      	str	r3, [r7, #20]
        break;
 800596c:	e00c      	b.n	8005988 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800596e:	f7fe fb43 	bl	8003ff8 <HAL_RCC_GetSysClockFreq>
 8005972:	6178      	str	r0, [r7, #20]
        break;
 8005974:	e008      	b.n	8005988 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005976:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800597a:	617b      	str	r3, [r7, #20]
        break;
 800597c:	e004      	b.n	8005988 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800597e:	2300      	movs	r3, #0
 8005980:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	76bb      	strb	r3, [r7, #26]
        break;
 8005986:	bf00      	nop
    }

    if (pclk != 0U)
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d018      	beq.n	80059c0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	085a      	lsrs	r2, r3, #1
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	441a      	add	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	fbb2 f3f3 	udiv	r3, r2, r3
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	2b0f      	cmp	r3, #15
 80059a8:	d908      	bls.n	80059bc <UART_SetConfig+0x4f4>
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059b0:	d204      	bcs.n	80059bc <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	693a      	ldr	r2, [r7, #16]
 80059b8:	60da      	str	r2, [r3, #12]
 80059ba:	e001      	b.n	80059c0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80059cc:	7ebb      	ldrb	r3, [r7, #26]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3720      	adds	r7, #32
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bdb0      	pop	{r4, r5, r7, pc}
 80059d6:	bf00      	nop
 80059d8:	00f42400 	.word	0x00f42400

080059dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e8:	f003 0301 	and.w	r3, r3, #1
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00a      	beq.n	8005a06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	430a      	orrs	r2, r1
 8005a04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00a      	beq.n	8005a28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	430a      	orrs	r2, r1
 8005a26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2c:	f003 0304 	and.w	r3, r3, #4
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00a      	beq.n	8005a4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	430a      	orrs	r2, r1
 8005a48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4e:	f003 0308 	and.w	r3, r3, #8
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00a      	beq.n	8005a6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a70:	f003 0310 	and.w	r3, r3, #16
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00a      	beq.n	8005a8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a92:	f003 0320 	and.w	r3, r3, #32
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00a      	beq.n	8005ab0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	430a      	orrs	r2, r1
 8005aae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d01a      	beq.n	8005af2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ada:	d10a      	bne.n	8005af2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	430a      	orrs	r2, r1
 8005af0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00a      	beq.n	8005b14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	430a      	orrs	r2, r1
 8005b12:	605a      	str	r2, [r3, #4]
  }
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b086      	sub	sp, #24
 8005b24:	af02      	add	r7, sp, #8
 8005b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b30:	f7fc fd04 	bl	800253c <HAL_GetTick>
 8005b34:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0308 	and.w	r3, r3, #8
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	d10e      	bne.n	8005b62 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b48:	9300      	str	r3, [sp, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f000 f82d 	bl	8005bb2 <UART_WaitOnFlagUntilTimeout>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d001      	beq.n	8005b62 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e023      	b.n	8005baa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 0304 	and.w	r3, r3, #4
 8005b6c:	2b04      	cmp	r3, #4
 8005b6e:	d10e      	bne.n	8005b8e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 f817 	bl	8005bb2 <UART_WaitOnFlagUntilTimeout>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d001      	beq.n	8005b8e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b8a:	2303      	movs	r3, #3
 8005b8c:	e00d      	b.n	8005baa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2220      	movs	r2, #32
 8005b92:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2220      	movs	r2, #32
 8005b98:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3710      	adds	r7, #16
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}

08005bb2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bb2:	b580      	push	{r7, lr}
 8005bb4:	b084      	sub	sp, #16
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	60f8      	str	r0, [r7, #12]
 8005bba:	60b9      	str	r1, [r7, #8]
 8005bbc:	603b      	str	r3, [r7, #0]
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bc2:	e05e      	b.n	8005c82 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bca:	d05a      	beq.n	8005c82 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bcc:	f7fc fcb6 	bl	800253c <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	69ba      	ldr	r2, [r7, #24]
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d302      	bcc.n	8005be2 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d11b      	bne.n	8005c1a <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005bf0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	689a      	ldr	r2, [r3, #8]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f022 0201 	bic.w	r2, r2, #1
 8005c00:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2220      	movs	r2, #32
 8005c06:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005c16:	2303      	movs	r3, #3
 8005c18:	e043      	b.n	8005ca2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0304 	and.w	r3, r3, #4
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d02c      	beq.n	8005c82 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	69db      	ldr	r3, [r3, #28]
 8005c2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c36:	d124      	bne.n	8005c82 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c40:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005c50:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	689a      	ldr	r2, [r3, #8]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0201 	bic.w	r2, r2, #1
 8005c60:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2220      	movs	r2, #32
 8005c66:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2220      	movs	r2, #32
 8005c6c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2220      	movs	r2, #32
 8005c72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e00f      	b.n	8005ca2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	69da      	ldr	r2, [r3, #28]
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	bf0c      	ite	eq
 8005c92:	2301      	moveq	r3, #1
 8005c94:	2300      	movne	r3, #0
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	461a      	mov	r2, r3
 8005c9a:	79fb      	ldrb	r3, [r7, #7]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d091      	beq.n	8005bc4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}

08005caa <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005caa:	b480      	push	{r7}
 8005cac:	b085      	sub	sp, #20
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005cb8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005cbc:	2b84      	cmp	r3, #132	; 0x84
 8005cbe:	d005      	beq.n	8005ccc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005cc0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	3303      	adds	r3, #3
 8005cca:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3714      	adds	r7, #20
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005cda:	b580      	push	{r7, lr}
 8005cdc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005cde:	f000 fadf 	bl	80062a0 <vTaskStartScheduler>
  
  return osOK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cea:	b089      	sub	sp, #36	; 0x24
 8005cec:	af04      	add	r7, sp, #16
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	695b      	ldr	r3, [r3, #20]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d020      	beq.n	8005d3c <osThreadCreate+0x54>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	699b      	ldr	r3, [r3, #24]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d01c      	beq.n	8005d3c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	685c      	ldr	r4, [r3, #4]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681d      	ldr	r5, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	691e      	ldr	r6, [r3, #16]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005d14:	4618      	mov	r0, r3
 8005d16:	f7ff ffc8 	bl	8005caa <makeFreeRtosPriority>
 8005d1a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	695b      	ldr	r3, [r3, #20]
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d24:	9202      	str	r2, [sp, #8]
 8005d26:	9301      	str	r3, [sp, #4]
 8005d28:	9100      	str	r1, [sp, #0]
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	4632      	mov	r2, r6
 8005d2e:	4629      	mov	r1, r5
 8005d30:	4620      	mov	r0, r4
 8005d32:	f000 f8ed 	bl	8005f10 <xTaskCreateStatic>
 8005d36:	4603      	mov	r3, r0
 8005d38:	60fb      	str	r3, [r7, #12]
 8005d3a:	e01c      	b.n	8005d76 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685c      	ldr	r4, [r3, #4]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d48:	b29e      	uxth	r6, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005d50:	4618      	mov	r0, r3
 8005d52:	f7ff ffaa 	bl	8005caa <makeFreeRtosPriority>
 8005d56:	4602      	mov	r2, r0
 8005d58:	f107 030c 	add.w	r3, r7, #12
 8005d5c:	9301      	str	r3, [sp, #4]
 8005d5e:	9200      	str	r2, [sp, #0]
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	4632      	mov	r2, r6
 8005d64:	4629      	mov	r1, r5
 8005d66:	4620      	mov	r0, r4
 8005d68:	f000 f92f 	bl	8005fca <xTaskCreate>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d001      	beq.n	8005d76 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005d72:	2300      	movs	r3, #0
 8005d74:	e000      	b.n	8005d78 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005d76:	68fb      	ldr	r3, [r7, #12]
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3714      	adds	r7, #20
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005d80 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d001      	beq.n	8005d96 <osDelay+0x16>
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	e000      	b.n	8005d98 <osDelay+0x18>
 8005d96:	2301      	movs	r3, #1
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f000 fa4d 	bl	8006238 <vTaskDelay>
  
  return osOK;
 8005d9e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3710      	adds	r7, #16
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f103 0208 	add.w	r2, r3, #8
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8005dc0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f103 0208 	add.w	r2, r3, #8
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f103 0208 	add.w	r2, r3, #8
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005ddc:	bf00      	nop
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005df6:	bf00      	nop
 8005df8:	370c      	adds	r7, #12
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e00:	4770      	bx	lr

08005e02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e02:	b480      	push	{r7}
 8005e04:	b085      	sub	sp, #20
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
 8005e0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	689a      	ldr	r2, [r3, #8]
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	683a      	ldr	r2, [r7, #0]
 8005e2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	1c5a      	adds	r2, r3, #1
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	601a      	str	r2, [r3, #0]
}
 8005e3e:	bf00      	nop
 8005e40:	3714      	adds	r7, #20
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr

08005e4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	b085      	sub	sp, #20
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
 8005e52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e60:	d103      	bne.n	8005e6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	60fb      	str	r3, [r7, #12]
 8005e68:	e00c      	b.n	8005e84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	3308      	adds	r3, #8
 8005e6e:	60fb      	str	r3, [r7, #12]
 8005e70:	e002      	b.n	8005e78 <vListInsert+0x2e>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	60fb      	str	r3, [r7, #12]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68ba      	ldr	r2, [r7, #8]
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d2f6      	bcs.n	8005e72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	685a      	ldr	r2, [r3, #4]
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	683a      	ldr	r2, [r7, #0]
 8005e92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	683a      	ldr	r2, [r7, #0]
 8005e9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	1c5a      	adds	r2, r3, #1
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	601a      	str	r2, [r3, #0]
}
 8005eb0:	bf00      	nop
 8005eb2:	3714      	adds	r7, #20
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b085      	sub	sp, #20
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	6892      	ldr	r2, [r2, #8]
 8005ed2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	6852      	ldr	r2, [r2, #4]
 8005edc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d103      	bne.n	8005ef0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	689a      	ldr	r2, [r3, #8]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	1e5a      	subs	r2, r3, #1
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3714      	adds	r7, #20
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b08e      	sub	sp, #56	; 0x38
 8005f14:	af04      	add	r7, sp, #16
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]
 8005f1c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005f1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d10a      	bne.n	8005f3a <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f28:	f383 8811 	msr	BASEPRI, r3
 8005f2c:	f3bf 8f6f 	isb	sy
 8005f30:	f3bf 8f4f 	dsb	sy
 8005f34:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005f36:	bf00      	nop
 8005f38:	e7fe      	b.n	8005f38 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10a      	bne.n	8005f56 <xTaskCreateStatic+0x46>
	__asm volatile
 8005f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f44:	f383 8811 	msr	BASEPRI, r3
 8005f48:	f3bf 8f6f 	isb	sy
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	61fb      	str	r3, [r7, #28]
}
 8005f52:	bf00      	nop
 8005f54:	e7fe      	b.n	8005f54 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005f56:	2354      	movs	r3, #84	; 0x54
 8005f58:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	2b54      	cmp	r3, #84	; 0x54
 8005f5e:	d00a      	beq.n	8005f76 <xTaskCreateStatic+0x66>
	__asm volatile
 8005f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f64:	f383 8811 	msr	BASEPRI, r3
 8005f68:	f3bf 8f6f 	isb	sy
 8005f6c:	f3bf 8f4f 	dsb	sy
 8005f70:	61bb      	str	r3, [r7, #24]
}
 8005f72:	bf00      	nop
 8005f74:	e7fe      	b.n	8005f74 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005f76:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d01e      	beq.n	8005fbc <xTaskCreateStatic+0xac>
 8005f7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d01b      	beq.n	8005fbc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f86:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f8c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f90:	2202      	movs	r2, #2
 8005f92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005f96:	2300      	movs	r3, #0
 8005f98:	9303      	str	r3, [sp, #12]
 8005f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f9c:	9302      	str	r3, [sp, #8]
 8005f9e:	f107 0314 	add.w	r3, r7, #20
 8005fa2:	9301      	str	r3, [sp, #4]
 8005fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa6:	9300      	str	r3, [sp, #0]
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	68b9      	ldr	r1, [r7, #8]
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	f000 f850 	bl	8006054 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005fb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005fb6:	f000 f8d5 	bl	8006164 <prvAddNewTaskToReadyList>
 8005fba:	e001      	b.n	8005fc0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005fc0:	697b      	ldr	r3, [r7, #20]
	}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3728      	adds	r7, #40	; 0x28
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b08c      	sub	sp, #48	; 0x30
 8005fce:	af04      	add	r7, sp, #16
 8005fd0:	60f8      	str	r0, [r7, #12]
 8005fd2:	60b9      	str	r1, [r7, #8]
 8005fd4:	603b      	str	r3, [r7, #0]
 8005fd6:	4613      	mov	r3, r2
 8005fd8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005fda:	88fb      	ldrh	r3, [r7, #6]
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f000 feca 	bl	8006d78 <pvPortMalloc>
 8005fe4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00e      	beq.n	800600a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005fec:	2054      	movs	r0, #84	; 0x54
 8005fee:	f000 fec3 	bl	8006d78 <pvPortMalloc>
 8005ff2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	697a      	ldr	r2, [r7, #20]
 8005ffe:	631a      	str	r2, [r3, #48]	; 0x30
 8006000:	e005      	b.n	800600e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006002:	6978      	ldr	r0, [r7, #20]
 8006004:	f000 ff84 	bl	8006f10 <vPortFree>
 8006008:	e001      	b.n	800600e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800600a:	2300      	movs	r3, #0
 800600c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d017      	beq.n	8006044 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800601c:	88fa      	ldrh	r2, [r7, #6]
 800601e:	2300      	movs	r3, #0
 8006020:	9303      	str	r3, [sp, #12]
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	9302      	str	r3, [sp, #8]
 8006026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006028:	9301      	str	r3, [sp, #4]
 800602a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800602c:	9300      	str	r3, [sp, #0]
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	68b9      	ldr	r1, [r7, #8]
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f000 f80e 	bl	8006054 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006038:	69f8      	ldr	r0, [r7, #28]
 800603a:	f000 f893 	bl	8006164 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800603e:	2301      	movs	r3, #1
 8006040:	61bb      	str	r3, [r7, #24]
 8006042:	e002      	b.n	800604a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006044:	f04f 33ff 	mov.w	r3, #4294967295
 8006048:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800604a:	69bb      	ldr	r3, [r7, #24]
	}
 800604c:	4618      	mov	r0, r3
 800604e:	3720      	adds	r7, #32
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b088      	sub	sp, #32
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
 8006060:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006064:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800606c:	3b01      	subs	r3, #1
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	4413      	add	r3, r2
 8006072:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006074:	69bb      	ldr	r3, [r7, #24]
 8006076:	f023 0307 	bic.w	r3, r3, #7
 800607a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800607c:	69bb      	ldr	r3, [r7, #24]
 800607e:	f003 0307 	and.w	r3, r3, #7
 8006082:	2b00      	cmp	r3, #0
 8006084:	d00a      	beq.n	800609c <prvInitialiseNewTask+0x48>
	__asm volatile
 8006086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800608a:	f383 8811 	msr	BASEPRI, r3
 800608e:	f3bf 8f6f 	isb	sy
 8006092:	f3bf 8f4f 	dsb	sy
 8006096:	617b      	str	r3, [r7, #20]
}
 8006098:	bf00      	nop
 800609a:	e7fe      	b.n	800609a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d01f      	beq.n	80060e2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80060a2:	2300      	movs	r3, #0
 80060a4:	61fb      	str	r3, [r7, #28]
 80060a6:	e012      	b.n	80060ce <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80060a8:	68ba      	ldr	r2, [r7, #8]
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	4413      	add	r3, r2
 80060ae:	7819      	ldrb	r1, [r3, #0]
 80060b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	4413      	add	r3, r2
 80060b6:	3334      	adds	r3, #52	; 0x34
 80060b8:	460a      	mov	r2, r1
 80060ba:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80060bc:	68ba      	ldr	r2, [r7, #8]
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	4413      	add	r3, r2
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d006      	beq.n	80060d6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	3301      	adds	r3, #1
 80060cc:	61fb      	str	r3, [r7, #28]
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	2b0f      	cmp	r3, #15
 80060d2:	d9e9      	bls.n	80060a8 <prvInitialiseNewTask+0x54>
 80060d4:	e000      	b.n	80060d8 <prvInitialiseNewTask+0x84>
			{
				break;
 80060d6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80060d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80060e0:	e003      	b.n	80060ea <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80060e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80060ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ec:	2b06      	cmp	r3, #6
 80060ee:	d901      	bls.n	80060f4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80060f0:	2306      	movs	r3, #6
 80060f2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80060f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80060f8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80060fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80060fe:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006102:	2200      	movs	r2, #0
 8006104:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006108:	3304      	adds	r3, #4
 800610a:	4618      	mov	r0, r3
 800610c:	f7ff fe6c 	bl	8005de8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006112:	3318      	adds	r3, #24
 8006114:	4618      	mov	r0, r3
 8006116:	f7ff fe67 	bl	8005de8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800611a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800611c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800611e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006122:	f1c3 0207 	rsb	r2, r3, #7
 8006126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006128:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800612a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800612c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800612e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006132:	2200      	movs	r2, #0
 8006134:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800613e:	683a      	ldr	r2, [r7, #0]
 8006140:	68f9      	ldr	r1, [r7, #12]
 8006142:	69b8      	ldr	r0, [r7, #24]
 8006144:	f000 fc06 	bl	8006954 <pxPortInitialiseStack>
 8006148:	4602      	mov	r2, r0
 800614a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800614c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800614e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006150:	2b00      	cmp	r3, #0
 8006152:	d002      	beq.n	800615a <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006156:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006158:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800615a:	bf00      	nop
 800615c:	3720      	adds	r7, #32
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
	...

08006164 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800616c:	f000 fd22 	bl	8006bb4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006170:	4b2a      	ldr	r3, [pc, #168]	; (800621c <prvAddNewTaskToReadyList+0xb8>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	3301      	adds	r3, #1
 8006176:	4a29      	ldr	r2, [pc, #164]	; (800621c <prvAddNewTaskToReadyList+0xb8>)
 8006178:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800617a:	4b29      	ldr	r3, [pc, #164]	; (8006220 <prvAddNewTaskToReadyList+0xbc>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d109      	bne.n	8006196 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006182:	4a27      	ldr	r2, [pc, #156]	; (8006220 <prvAddNewTaskToReadyList+0xbc>)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006188:	4b24      	ldr	r3, [pc, #144]	; (800621c <prvAddNewTaskToReadyList+0xb8>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d110      	bne.n	80061b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006190:	f000 fabc 	bl	800670c <prvInitialiseTaskLists>
 8006194:	e00d      	b.n	80061b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006196:	4b23      	ldr	r3, [pc, #140]	; (8006224 <prvAddNewTaskToReadyList+0xc0>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d109      	bne.n	80061b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800619e:	4b20      	ldr	r3, [pc, #128]	; (8006220 <prvAddNewTaskToReadyList+0xbc>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d802      	bhi.n	80061b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80061ac:	4a1c      	ldr	r2, [pc, #112]	; (8006220 <prvAddNewTaskToReadyList+0xbc>)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80061b2:	4b1d      	ldr	r3, [pc, #116]	; (8006228 <prvAddNewTaskToReadyList+0xc4>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	3301      	adds	r3, #1
 80061b8:	4a1b      	ldr	r2, [pc, #108]	; (8006228 <prvAddNewTaskToReadyList+0xc4>)
 80061ba:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c0:	2201      	movs	r2, #1
 80061c2:	409a      	lsls	r2, r3
 80061c4:	4b19      	ldr	r3, [pc, #100]	; (800622c <prvAddNewTaskToReadyList+0xc8>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	4a18      	ldr	r2, [pc, #96]	; (800622c <prvAddNewTaskToReadyList+0xc8>)
 80061cc:	6013      	str	r3, [r2, #0]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061d2:	4613      	mov	r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4413      	add	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4a15      	ldr	r2, [pc, #84]	; (8006230 <prvAddNewTaskToReadyList+0xcc>)
 80061dc:	441a      	add	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	3304      	adds	r3, #4
 80061e2:	4619      	mov	r1, r3
 80061e4:	4610      	mov	r0, r2
 80061e6:	f7ff fe0c 	bl	8005e02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80061ea:	f000 fd13 	bl	8006c14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80061ee:	4b0d      	ldr	r3, [pc, #52]	; (8006224 <prvAddNewTaskToReadyList+0xc0>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00e      	beq.n	8006214 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80061f6:	4b0a      	ldr	r3, [pc, #40]	; (8006220 <prvAddNewTaskToReadyList+0xbc>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006200:	429a      	cmp	r2, r3
 8006202:	d207      	bcs.n	8006214 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006204:	4b0b      	ldr	r3, [pc, #44]	; (8006234 <prvAddNewTaskToReadyList+0xd0>)
 8006206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800620a:	601a      	str	r2, [r3, #0]
 800620c:	f3bf 8f4f 	dsb	sy
 8006210:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006214:	bf00      	nop
 8006216:	3708      	adds	r7, #8
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}
 800621c:	20000454 	.word	0x20000454
 8006220:	20000354 	.word	0x20000354
 8006224:	20000460 	.word	0x20000460
 8006228:	20000470 	.word	0x20000470
 800622c:	2000045c 	.word	0x2000045c
 8006230:	20000358 	.word	0x20000358
 8006234:	e000ed04 	.word	0xe000ed04

08006238 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006240:	2300      	movs	r3, #0
 8006242:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d017      	beq.n	800627a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800624a:	4b13      	ldr	r3, [pc, #76]	; (8006298 <vTaskDelay+0x60>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d00a      	beq.n	8006268 <vTaskDelay+0x30>
	__asm volatile
 8006252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006256:	f383 8811 	msr	BASEPRI, r3
 800625a:	f3bf 8f6f 	isb	sy
 800625e:	f3bf 8f4f 	dsb	sy
 8006262:	60bb      	str	r3, [r7, #8]
}
 8006264:	bf00      	nop
 8006266:	e7fe      	b.n	8006266 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006268:	f000 f87a 	bl	8006360 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800626c:	2100      	movs	r1, #0
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 fb0a 	bl	8006888 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006274:	f000 f882 	bl	800637c <xTaskResumeAll>
 8006278:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d107      	bne.n	8006290 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006280:	4b06      	ldr	r3, [pc, #24]	; (800629c <vTaskDelay+0x64>)
 8006282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006286:	601a      	str	r2, [r3, #0]
 8006288:	f3bf 8f4f 	dsb	sy
 800628c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006290:	bf00      	nop
 8006292:	3710      	adds	r7, #16
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}
 8006298:	2000047c 	.word	0x2000047c
 800629c:	e000ed04 	.word	0xe000ed04

080062a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b08a      	sub	sp, #40	; 0x28
 80062a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80062a6:	2300      	movs	r3, #0
 80062a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80062aa:	2300      	movs	r3, #0
 80062ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80062ae:	463a      	mov	r2, r7
 80062b0:	1d39      	adds	r1, r7, #4
 80062b2:	f107 0308 	add.w	r3, r7, #8
 80062b6:	4618      	mov	r0, r3
 80062b8:	f7fa fdd4 	bl	8000e64 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80062bc:	6839      	ldr	r1, [r7, #0]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	68ba      	ldr	r2, [r7, #8]
 80062c2:	9202      	str	r2, [sp, #8]
 80062c4:	9301      	str	r3, [sp, #4]
 80062c6:	2300      	movs	r3, #0
 80062c8:	9300      	str	r3, [sp, #0]
 80062ca:	2300      	movs	r3, #0
 80062cc:	460a      	mov	r2, r1
 80062ce:	491e      	ldr	r1, [pc, #120]	; (8006348 <vTaskStartScheduler+0xa8>)
 80062d0:	481e      	ldr	r0, [pc, #120]	; (800634c <vTaskStartScheduler+0xac>)
 80062d2:	f7ff fe1d 	bl	8005f10 <xTaskCreateStatic>
 80062d6:	4603      	mov	r3, r0
 80062d8:	4a1d      	ldr	r2, [pc, #116]	; (8006350 <vTaskStartScheduler+0xb0>)
 80062da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80062dc:	4b1c      	ldr	r3, [pc, #112]	; (8006350 <vTaskStartScheduler+0xb0>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d002      	beq.n	80062ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80062e4:	2301      	movs	r3, #1
 80062e6:	617b      	str	r3, [r7, #20]
 80062e8:	e001      	b.n	80062ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80062ea:	2300      	movs	r3, #0
 80062ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d116      	bne.n	8006322 <vTaskStartScheduler+0x82>
	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	613b      	str	r3, [r7, #16]
}
 8006306:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006308:	4b12      	ldr	r3, [pc, #72]	; (8006354 <vTaskStartScheduler+0xb4>)
 800630a:	f04f 32ff 	mov.w	r2, #4294967295
 800630e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006310:	4b11      	ldr	r3, [pc, #68]	; (8006358 <vTaskStartScheduler+0xb8>)
 8006312:	2201      	movs	r2, #1
 8006314:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006316:	4b11      	ldr	r3, [pc, #68]	; (800635c <vTaskStartScheduler+0xbc>)
 8006318:	2200      	movs	r2, #0
 800631a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800631c:	f000 fba8 	bl	8006a70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006320:	e00e      	b.n	8006340 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006328:	d10a      	bne.n	8006340 <vTaskStartScheduler+0xa0>
	__asm volatile
 800632a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800632e:	f383 8811 	msr	BASEPRI, r3
 8006332:	f3bf 8f6f 	isb	sy
 8006336:	f3bf 8f4f 	dsb	sy
 800633a:	60fb      	str	r3, [r7, #12]
}
 800633c:	bf00      	nop
 800633e:	e7fe      	b.n	800633e <vTaskStartScheduler+0x9e>
}
 8006340:	bf00      	nop
 8006342:	3718      	adds	r7, #24
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	08007f70 	.word	0x08007f70
 800634c:	080066dd 	.word	0x080066dd
 8006350:	20000478 	.word	0x20000478
 8006354:	20000474 	.word	0x20000474
 8006358:	20000460 	.word	0x20000460
 800635c:	20000458 	.word	0x20000458

08006360 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006360:	b480      	push	{r7}
 8006362:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006364:	4b04      	ldr	r3, [pc, #16]	; (8006378 <vTaskSuspendAll+0x18>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	3301      	adds	r3, #1
 800636a:	4a03      	ldr	r2, [pc, #12]	; (8006378 <vTaskSuspendAll+0x18>)
 800636c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800636e:	bf00      	nop
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr
 8006378:	2000047c 	.word	0x2000047c

0800637c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006382:	2300      	movs	r3, #0
 8006384:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006386:	2300      	movs	r3, #0
 8006388:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800638a:	4b41      	ldr	r3, [pc, #260]	; (8006490 <xTaskResumeAll+0x114>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d10a      	bne.n	80063a8 <xTaskResumeAll+0x2c>
	__asm volatile
 8006392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006396:	f383 8811 	msr	BASEPRI, r3
 800639a:	f3bf 8f6f 	isb	sy
 800639e:	f3bf 8f4f 	dsb	sy
 80063a2:	603b      	str	r3, [r7, #0]
}
 80063a4:	bf00      	nop
 80063a6:	e7fe      	b.n	80063a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80063a8:	f000 fc04 	bl	8006bb4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80063ac:	4b38      	ldr	r3, [pc, #224]	; (8006490 <xTaskResumeAll+0x114>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	3b01      	subs	r3, #1
 80063b2:	4a37      	ldr	r2, [pc, #220]	; (8006490 <xTaskResumeAll+0x114>)
 80063b4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063b6:	4b36      	ldr	r3, [pc, #216]	; (8006490 <xTaskResumeAll+0x114>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d161      	bne.n	8006482 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80063be:	4b35      	ldr	r3, [pc, #212]	; (8006494 <xTaskResumeAll+0x118>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d05d      	beq.n	8006482 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063c6:	e02e      	b.n	8006426 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063c8:	4b33      	ldr	r3, [pc, #204]	; (8006498 <xTaskResumeAll+0x11c>)
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	3318      	adds	r3, #24
 80063d4:	4618      	mov	r0, r3
 80063d6:	f7ff fd71 	bl	8005ebc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	3304      	adds	r3, #4
 80063de:	4618      	mov	r0, r3
 80063e0:	f7ff fd6c 	bl	8005ebc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063e8:	2201      	movs	r2, #1
 80063ea:	409a      	lsls	r2, r3
 80063ec:	4b2b      	ldr	r3, [pc, #172]	; (800649c <xTaskResumeAll+0x120>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	4a2a      	ldr	r2, [pc, #168]	; (800649c <xTaskResumeAll+0x120>)
 80063f4:	6013      	str	r3, [r2, #0]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063fa:	4613      	mov	r3, r2
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	4413      	add	r3, r2
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	4a27      	ldr	r2, [pc, #156]	; (80064a0 <xTaskResumeAll+0x124>)
 8006404:	441a      	add	r2, r3
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	3304      	adds	r3, #4
 800640a:	4619      	mov	r1, r3
 800640c:	4610      	mov	r0, r2
 800640e:	f7ff fcf8 	bl	8005e02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006416:	4b23      	ldr	r3, [pc, #140]	; (80064a4 <xTaskResumeAll+0x128>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800641c:	429a      	cmp	r2, r3
 800641e:	d302      	bcc.n	8006426 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006420:	4b21      	ldr	r3, [pc, #132]	; (80064a8 <xTaskResumeAll+0x12c>)
 8006422:	2201      	movs	r2, #1
 8006424:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006426:	4b1c      	ldr	r3, [pc, #112]	; (8006498 <xTaskResumeAll+0x11c>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1cc      	bne.n	80063c8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d001      	beq.n	8006438 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006434:	f000 fa08 	bl	8006848 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006438:	4b1c      	ldr	r3, [pc, #112]	; (80064ac <xTaskResumeAll+0x130>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d010      	beq.n	8006466 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006444:	f000 f836 	bl	80064b4 <xTaskIncrementTick>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d002      	beq.n	8006454 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800644e:	4b16      	ldr	r3, [pc, #88]	; (80064a8 <xTaskResumeAll+0x12c>)
 8006450:	2201      	movs	r2, #1
 8006452:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	3b01      	subs	r3, #1
 8006458:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1f1      	bne.n	8006444 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006460:	4b12      	ldr	r3, [pc, #72]	; (80064ac <xTaskResumeAll+0x130>)
 8006462:	2200      	movs	r2, #0
 8006464:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006466:	4b10      	ldr	r3, [pc, #64]	; (80064a8 <xTaskResumeAll+0x12c>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d009      	beq.n	8006482 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800646e:	2301      	movs	r3, #1
 8006470:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006472:	4b0f      	ldr	r3, [pc, #60]	; (80064b0 <xTaskResumeAll+0x134>)
 8006474:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006478:	601a      	str	r2, [r3, #0]
 800647a:	f3bf 8f4f 	dsb	sy
 800647e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006482:	f000 fbc7 	bl	8006c14 <vPortExitCritical>

	return xAlreadyYielded;
 8006486:	68bb      	ldr	r3, [r7, #8]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3710      	adds	r7, #16
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	2000047c 	.word	0x2000047c
 8006494:	20000454 	.word	0x20000454
 8006498:	20000414 	.word	0x20000414
 800649c:	2000045c 	.word	0x2000045c
 80064a0:	20000358 	.word	0x20000358
 80064a4:	20000354 	.word	0x20000354
 80064a8:	20000468 	.word	0x20000468
 80064ac:	20000464 	.word	0x20000464
 80064b0:	e000ed04 	.word	0xe000ed04

080064b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b086      	sub	sp, #24
 80064b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80064ba:	2300      	movs	r3, #0
 80064bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064be:	4b4e      	ldr	r3, [pc, #312]	; (80065f8 <xTaskIncrementTick+0x144>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	f040 808e 	bne.w	80065e4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80064c8:	4b4c      	ldr	r3, [pc, #304]	; (80065fc <xTaskIncrementTick+0x148>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	3301      	adds	r3, #1
 80064ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80064d0:	4a4a      	ldr	r2, [pc, #296]	; (80065fc <xTaskIncrementTick+0x148>)
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d120      	bne.n	800651e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80064dc:	4b48      	ldr	r3, [pc, #288]	; (8006600 <xTaskIncrementTick+0x14c>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00a      	beq.n	80064fc <xTaskIncrementTick+0x48>
	__asm volatile
 80064e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ea:	f383 8811 	msr	BASEPRI, r3
 80064ee:	f3bf 8f6f 	isb	sy
 80064f2:	f3bf 8f4f 	dsb	sy
 80064f6:	603b      	str	r3, [r7, #0]
}
 80064f8:	bf00      	nop
 80064fa:	e7fe      	b.n	80064fa <xTaskIncrementTick+0x46>
 80064fc:	4b40      	ldr	r3, [pc, #256]	; (8006600 <xTaskIncrementTick+0x14c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	60fb      	str	r3, [r7, #12]
 8006502:	4b40      	ldr	r3, [pc, #256]	; (8006604 <xTaskIncrementTick+0x150>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a3e      	ldr	r2, [pc, #248]	; (8006600 <xTaskIncrementTick+0x14c>)
 8006508:	6013      	str	r3, [r2, #0]
 800650a:	4a3e      	ldr	r2, [pc, #248]	; (8006604 <xTaskIncrementTick+0x150>)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6013      	str	r3, [r2, #0]
 8006510:	4b3d      	ldr	r3, [pc, #244]	; (8006608 <xTaskIncrementTick+0x154>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	3301      	adds	r3, #1
 8006516:	4a3c      	ldr	r2, [pc, #240]	; (8006608 <xTaskIncrementTick+0x154>)
 8006518:	6013      	str	r3, [r2, #0]
 800651a:	f000 f995 	bl	8006848 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800651e:	4b3b      	ldr	r3, [pc, #236]	; (800660c <xTaskIncrementTick+0x158>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	429a      	cmp	r2, r3
 8006526:	d348      	bcc.n	80065ba <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006528:	4b35      	ldr	r3, [pc, #212]	; (8006600 <xTaskIncrementTick+0x14c>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d104      	bne.n	800653c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006532:	4b36      	ldr	r3, [pc, #216]	; (800660c <xTaskIncrementTick+0x158>)
 8006534:	f04f 32ff 	mov.w	r2, #4294967295
 8006538:	601a      	str	r2, [r3, #0]
					break;
 800653a:	e03e      	b.n	80065ba <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800653c:	4b30      	ldr	r3, [pc, #192]	; (8006600 <xTaskIncrementTick+0x14c>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800654c:	693a      	ldr	r2, [r7, #16]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	429a      	cmp	r2, r3
 8006552:	d203      	bcs.n	800655c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006554:	4a2d      	ldr	r2, [pc, #180]	; (800660c <xTaskIncrementTick+0x158>)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800655a:	e02e      	b.n	80065ba <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	3304      	adds	r3, #4
 8006560:	4618      	mov	r0, r3
 8006562:	f7ff fcab 	bl	8005ebc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800656a:	2b00      	cmp	r3, #0
 800656c:	d004      	beq.n	8006578 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	3318      	adds	r3, #24
 8006572:	4618      	mov	r0, r3
 8006574:	f7ff fca2 	bl	8005ebc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657c:	2201      	movs	r2, #1
 800657e:	409a      	lsls	r2, r3
 8006580:	4b23      	ldr	r3, [pc, #140]	; (8006610 <xTaskIncrementTick+0x15c>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4313      	orrs	r3, r2
 8006586:	4a22      	ldr	r2, [pc, #136]	; (8006610 <xTaskIncrementTick+0x15c>)
 8006588:	6013      	str	r3, [r2, #0]
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800658e:	4613      	mov	r3, r2
 8006590:	009b      	lsls	r3, r3, #2
 8006592:	4413      	add	r3, r2
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	4a1f      	ldr	r2, [pc, #124]	; (8006614 <xTaskIncrementTick+0x160>)
 8006598:	441a      	add	r2, r3
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	3304      	adds	r3, #4
 800659e:	4619      	mov	r1, r3
 80065a0:	4610      	mov	r0, r2
 80065a2:	f7ff fc2e 	bl	8005e02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065aa:	4b1b      	ldr	r3, [pc, #108]	; (8006618 <xTaskIncrementTick+0x164>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d3b9      	bcc.n	8006528 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80065b4:	2301      	movs	r3, #1
 80065b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80065b8:	e7b6      	b.n	8006528 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80065ba:	4b17      	ldr	r3, [pc, #92]	; (8006618 <xTaskIncrementTick+0x164>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065c0:	4914      	ldr	r1, [pc, #80]	; (8006614 <xTaskIncrementTick+0x160>)
 80065c2:	4613      	mov	r3, r2
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	4413      	add	r3, r2
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	440b      	add	r3, r1
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d901      	bls.n	80065d6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80065d2:	2301      	movs	r3, #1
 80065d4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80065d6:	4b11      	ldr	r3, [pc, #68]	; (800661c <xTaskIncrementTick+0x168>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d007      	beq.n	80065ee <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80065de:	2301      	movs	r3, #1
 80065e0:	617b      	str	r3, [r7, #20]
 80065e2:	e004      	b.n	80065ee <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80065e4:	4b0e      	ldr	r3, [pc, #56]	; (8006620 <xTaskIncrementTick+0x16c>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	3301      	adds	r3, #1
 80065ea:	4a0d      	ldr	r2, [pc, #52]	; (8006620 <xTaskIncrementTick+0x16c>)
 80065ec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80065ee:	697b      	ldr	r3, [r7, #20]
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3718      	adds	r7, #24
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}
 80065f8:	2000047c 	.word	0x2000047c
 80065fc:	20000458 	.word	0x20000458
 8006600:	2000040c 	.word	0x2000040c
 8006604:	20000410 	.word	0x20000410
 8006608:	2000046c 	.word	0x2000046c
 800660c:	20000474 	.word	0x20000474
 8006610:	2000045c 	.word	0x2000045c
 8006614:	20000358 	.word	0x20000358
 8006618:	20000354 	.word	0x20000354
 800661c:	20000468 	.word	0x20000468
 8006620:	20000464 	.word	0x20000464

08006624 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006624:	b480      	push	{r7}
 8006626:	b087      	sub	sp, #28
 8006628:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800662a:	4b27      	ldr	r3, [pc, #156]	; (80066c8 <vTaskSwitchContext+0xa4>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d003      	beq.n	800663a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006632:	4b26      	ldr	r3, [pc, #152]	; (80066cc <vTaskSwitchContext+0xa8>)
 8006634:	2201      	movs	r2, #1
 8006636:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006638:	e03f      	b.n	80066ba <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800663a:	4b24      	ldr	r3, [pc, #144]	; (80066cc <vTaskSwitchContext+0xa8>)
 800663c:	2200      	movs	r2, #0
 800663e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006640:	4b23      	ldr	r3, [pc, #140]	; (80066d0 <vTaskSwitchContext+0xac>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	fab3 f383 	clz	r3, r3
 800664c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800664e:	7afb      	ldrb	r3, [r7, #11]
 8006650:	f1c3 031f 	rsb	r3, r3, #31
 8006654:	617b      	str	r3, [r7, #20]
 8006656:	491f      	ldr	r1, [pc, #124]	; (80066d4 <vTaskSwitchContext+0xb0>)
 8006658:	697a      	ldr	r2, [r7, #20]
 800665a:	4613      	mov	r3, r2
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	4413      	add	r3, r2
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	440b      	add	r3, r1
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d10a      	bne.n	8006680 <vTaskSwitchContext+0x5c>
	__asm volatile
 800666a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800666e:	f383 8811 	msr	BASEPRI, r3
 8006672:	f3bf 8f6f 	isb	sy
 8006676:	f3bf 8f4f 	dsb	sy
 800667a:	607b      	str	r3, [r7, #4]
}
 800667c:	bf00      	nop
 800667e:	e7fe      	b.n	800667e <vTaskSwitchContext+0x5a>
 8006680:	697a      	ldr	r2, [r7, #20]
 8006682:	4613      	mov	r3, r2
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	4413      	add	r3, r2
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	4a12      	ldr	r2, [pc, #72]	; (80066d4 <vTaskSwitchContext+0xb0>)
 800668c:	4413      	add	r3, r2
 800668e:	613b      	str	r3, [r7, #16]
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	685a      	ldr	r2, [r3, #4]
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	605a      	str	r2, [r3, #4]
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	685a      	ldr	r2, [r3, #4]
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	3308      	adds	r3, #8
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d104      	bne.n	80066b0 <vTaskSwitchContext+0x8c>
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	685a      	ldr	r2, [r3, #4]
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	605a      	str	r2, [r3, #4]
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	4a08      	ldr	r2, [pc, #32]	; (80066d8 <vTaskSwitchContext+0xb4>)
 80066b8:	6013      	str	r3, [r2, #0]
}
 80066ba:	bf00      	nop
 80066bc:	371c      	adds	r7, #28
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	2000047c 	.word	0x2000047c
 80066cc:	20000468 	.word	0x20000468
 80066d0:	2000045c 	.word	0x2000045c
 80066d4:	20000358 	.word	0x20000358
 80066d8:	20000354 	.word	0x20000354

080066dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b082      	sub	sp, #8
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80066e4:	f000 f852 	bl	800678c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80066e8:	4b06      	ldr	r3, [pc, #24]	; (8006704 <prvIdleTask+0x28>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d9f9      	bls.n	80066e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80066f0:	4b05      	ldr	r3, [pc, #20]	; (8006708 <prvIdleTask+0x2c>)
 80066f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066f6:	601a      	str	r2, [r3, #0]
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006700:	e7f0      	b.n	80066e4 <prvIdleTask+0x8>
 8006702:	bf00      	nop
 8006704:	20000358 	.word	0x20000358
 8006708:	e000ed04 	.word	0xe000ed04

0800670c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006712:	2300      	movs	r3, #0
 8006714:	607b      	str	r3, [r7, #4]
 8006716:	e00c      	b.n	8006732 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	4613      	mov	r3, r2
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	4413      	add	r3, r2
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	4a12      	ldr	r2, [pc, #72]	; (800676c <prvInitialiseTaskLists+0x60>)
 8006724:	4413      	add	r3, r2
 8006726:	4618      	mov	r0, r3
 8006728:	f7ff fb3e 	bl	8005da8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	3301      	adds	r3, #1
 8006730:	607b      	str	r3, [r7, #4]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b06      	cmp	r3, #6
 8006736:	d9ef      	bls.n	8006718 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006738:	480d      	ldr	r0, [pc, #52]	; (8006770 <prvInitialiseTaskLists+0x64>)
 800673a:	f7ff fb35 	bl	8005da8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800673e:	480d      	ldr	r0, [pc, #52]	; (8006774 <prvInitialiseTaskLists+0x68>)
 8006740:	f7ff fb32 	bl	8005da8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006744:	480c      	ldr	r0, [pc, #48]	; (8006778 <prvInitialiseTaskLists+0x6c>)
 8006746:	f7ff fb2f 	bl	8005da8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800674a:	480c      	ldr	r0, [pc, #48]	; (800677c <prvInitialiseTaskLists+0x70>)
 800674c:	f7ff fb2c 	bl	8005da8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006750:	480b      	ldr	r0, [pc, #44]	; (8006780 <prvInitialiseTaskLists+0x74>)
 8006752:	f7ff fb29 	bl	8005da8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006756:	4b0b      	ldr	r3, [pc, #44]	; (8006784 <prvInitialiseTaskLists+0x78>)
 8006758:	4a05      	ldr	r2, [pc, #20]	; (8006770 <prvInitialiseTaskLists+0x64>)
 800675a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800675c:	4b0a      	ldr	r3, [pc, #40]	; (8006788 <prvInitialiseTaskLists+0x7c>)
 800675e:	4a05      	ldr	r2, [pc, #20]	; (8006774 <prvInitialiseTaskLists+0x68>)
 8006760:	601a      	str	r2, [r3, #0]
}
 8006762:	bf00      	nop
 8006764:	3708      	adds	r7, #8
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	20000358 	.word	0x20000358
 8006770:	200003e4 	.word	0x200003e4
 8006774:	200003f8 	.word	0x200003f8
 8006778:	20000414 	.word	0x20000414
 800677c:	20000428 	.word	0x20000428
 8006780:	20000440 	.word	0x20000440
 8006784:	2000040c 	.word	0x2000040c
 8006788:	20000410 	.word	0x20000410

0800678c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b082      	sub	sp, #8
 8006790:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006792:	e019      	b.n	80067c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006794:	f000 fa0e 	bl	8006bb4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006798:	4b10      	ldr	r3, [pc, #64]	; (80067dc <prvCheckTasksWaitingTermination+0x50>)
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	3304      	adds	r3, #4
 80067a4:	4618      	mov	r0, r3
 80067a6:	f7ff fb89 	bl	8005ebc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80067aa:	4b0d      	ldr	r3, [pc, #52]	; (80067e0 <prvCheckTasksWaitingTermination+0x54>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	3b01      	subs	r3, #1
 80067b0:	4a0b      	ldr	r2, [pc, #44]	; (80067e0 <prvCheckTasksWaitingTermination+0x54>)
 80067b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80067b4:	4b0b      	ldr	r3, [pc, #44]	; (80067e4 <prvCheckTasksWaitingTermination+0x58>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	3b01      	subs	r3, #1
 80067ba:	4a0a      	ldr	r2, [pc, #40]	; (80067e4 <prvCheckTasksWaitingTermination+0x58>)
 80067bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80067be:	f000 fa29 	bl	8006c14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f810 	bl	80067e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80067c8:	4b06      	ldr	r3, [pc, #24]	; (80067e4 <prvCheckTasksWaitingTermination+0x58>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d1e1      	bne.n	8006794 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80067d0:	bf00      	nop
 80067d2:	bf00      	nop
 80067d4:	3708      	adds	r7, #8
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	20000428 	.word	0x20000428
 80067e0:	20000454 	.word	0x20000454
 80067e4:	2000043c 	.word	0x2000043c

080067e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d108      	bne.n	800680c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 fb86 	bl	8006f10 <vPortFree>
				vPortFree( pxTCB );
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 fb83 	bl	8006f10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800680a:	e018      	b.n	800683e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006812:	2b01      	cmp	r3, #1
 8006814:	d103      	bne.n	800681e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 fb7a 	bl	8006f10 <vPortFree>
	}
 800681c:	e00f      	b.n	800683e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006824:	2b02      	cmp	r3, #2
 8006826:	d00a      	beq.n	800683e <prvDeleteTCB+0x56>
	__asm volatile
 8006828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800682c:	f383 8811 	msr	BASEPRI, r3
 8006830:	f3bf 8f6f 	isb	sy
 8006834:	f3bf 8f4f 	dsb	sy
 8006838:	60fb      	str	r3, [r7, #12]
}
 800683a:	bf00      	nop
 800683c:	e7fe      	b.n	800683c <prvDeleteTCB+0x54>
	}
 800683e:	bf00      	nop
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
	...

08006848 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800684e:	4b0c      	ldr	r3, [pc, #48]	; (8006880 <prvResetNextTaskUnblockTime+0x38>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d104      	bne.n	8006862 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006858:	4b0a      	ldr	r3, [pc, #40]	; (8006884 <prvResetNextTaskUnblockTime+0x3c>)
 800685a:	f04f 32ff 	mov.w	r2, #4294967295
 800685e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006860:	e008      	b.n	8006874 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006862:	4b07      	ldr	r3, [pc, #28]	; (8006880 <prvResetNextTaskUnblockTime+0x38>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	4a04      	ldr	r2, [pc, #16]	; (8006884 <prvResetNextTaskUnblockTime+0x3c>)
 8006872:	6013      	str	r3, [r2, #0]
}
 8006874:	bf00      	nop
 8006876:	370c      	adds	r7, #12
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr
 8006880:	2000040c 	.word	0x2000040c
 8006884:	20000474 	.word	0x20000474

08006888 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006892:	4b29      	ldr	r3, [pc, #164]	; (8006938 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006898:	4b28      	ldr	r3, [pc, #160]	; (800693c <prvAddCurrentTaskToDelayedList+0xb4>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	3304      	adds	r3, #4
 800689e:	4618      	mov	r0, r3
 80068a0:	f7ff fb0c 	bl	8005ebc <uxListRemove>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d10b      	bne.n	80068c2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80068aa:	4b24      	ldr	r3, [pc, #144]	; (800693c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068b0:	2201      	movs	r2, #1
 80068b2:	fa02 f303 	lsl.w	r3, r2, r3
 80068b6:	43da      	mvns	r2, r3
 80068b8:	4b21      	ldr	r3, [pc, #132]	; (8006940 <prvAddCurrentTaskToDelayedList+0xb8>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4013      	ands	r3, r2
 80068be:	4a20      	ldr	r2, [pc, #128]	; (8006940 <prvAddCurrentTaskToDelayedList+0xb8>)
 80068c0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c8:	d10a      	bne.n	80068e0 <prvAddCurrentTaskToDelayedList+0x58>
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d007      	beq.n	80068e0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068d0:	4b1a      	ldr	r3, [pc, #104]	; (800693c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	3304      	adds	r3, #4
 80068d6:	4619      	mov	r1, r3
 80068d8:	481a      	ldr	r0, [pc, #104]	; (8006944 <prvAddCurrentTaskToDelayedList+0xbc>)
 80068da:	f7ff fa92 	bl	8005e02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80068de:	e026      	b.n	800692e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4413      	add	r3, r2
 80068e6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80068e8:	4b14      	ldr	r3, [pc, #80]	; (800693c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	68ba      	ldr	r2, [r7, #8]
 80068ee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80068f0:	68ba      	ldr	r2, [r7, #8]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d209      	bcs.n	800690c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068f8:	4b13      	ldr	r3, [pc, #76]	; (8006948 <prvAddCurrentTaskToDelayedList+0xc0>)
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	4b0f      	ldr	r3, [pc, #60]	; (800693c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	3304      	adds	r3, #4
 8006902:	4619      	mov	r1, r3
 8006904:	4610      	mov	r0, r2
 8006906:	f7ff faa0 	bl	8005e4a <vListInsert>
}
 800690a:	e010      	b.n	800692e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800690c:	4b0f      	ldr	r3, [pc, #60]	; (800694c <prvAddCurrentTaskToDelayedList+0xc4>)
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	4b0a      	ldr	r3, [pc, #40]	; (800693c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	3304      	adds	r3, #4
 8006916:	4619      	mov	r1, r3
 8006918:	4610      	mov	r0, r2
 800691a:	f7ff fa96 	bl	8005e4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800691e:	4b0c      	ldr	r3, [pc, #48]	; (8006950 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68ba      	ldr	r2, [r7, #8]
 8006924:	429a      	cmp	r2, r3
 8006926:	d202      	bcs.n	800692e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006928:	4a09      	ldr	r2, [pc, #36]	; (8006950 <prvAddCurrentTaskToDelayedList+0xc8>)
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	6013      	str	r3, [r2, #0]
}
 800692e:	bf00      	nop
 8006930:	3710      	adds	r7, #16
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	20000458 	.word	0x20000458
 800693c:	20000354 	.word	0x20000354
 8006940:	2000045c 	.word	0x2000045c
 8006944:	20000440 	.word	0x20000440
 8006948:	20000410 	.word	0x20000410
 800694c:	2000040c 	.word	0x2000040c
 8006950:	20000474 	.word	0x20000474

08006954 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006954:	b480      	push	{r7}
 8006956:	b085      	sub	sp, #20
 8006958:	af00      	add	r7, sp, #0
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	3b04      	subs	r3, #4
 8006964:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800696c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	3b04      	subs	r3, #4
 8006972:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	f023 0201 	bic.w	r2, r3, #1
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	3b04      	subs	r3, #4
 8006982:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006984:	4a0c      	ldr	r2, [pc, #48]	; (80069b8 <pxPortInitialiseStack+0x64>)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	3b14      	subs	r3, #20
 800698e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	3b04      	subs	r3, #4
 800699a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f06f 0202 	mvn.w	r2, #2
 80069a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	3b20      	subs	r3, #32
 80069a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80069aa:	68fb      	ldr	r3, [r7, #12]
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3714      	adds	r7, #20
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr
 80069b8:	080069bd 	.word	0x080069bd

080069bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80069c2:	2300      	movs	r3, #0
 80069c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80069c6:	4b12      	ldr	r3, [pc, #72]	; (8006a10 <prvTaskExitError+0x54>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069ce:	d00a      	beq.n	80069e6 <prvTaskExitError+0x2a>
	__asm volatile
 80069d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d4:	f383 8811 	msr	BASEPRI, r3
 80069d8:	f3bf 8f6f 	isb	sy
 80069dc:	f3bf 8f4f 	dsb	sy
 80069e0:	60fb      	str	r3, [r7, #12]
}
 80069e2:	bf00      	nop
 80069e4:	e7fe      	b.n	80069e4 <prvTaskExitError+0x28>
	__asm volatile
 80069e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ea:	f383 8811 	msr	BASEPRI, r3
 80069ee:	f3bf 8f6f 	isb	sy
 80069f2:	f3bf 8f4f 	dsb	sy
 80069f6:	60bb      	str	r3, [r7, #8]
}
 80069f8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80069fa:	bf00      	nop
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d0fc      	beq.n	80069fc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006a02:	bf00      	nop
 8006a04:	bf00      	nop
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr
 8006a10:	20000068 	.word	0x20000068
	...

08006a20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006a20:	4b07      	ldr	r3, [pc, #28]	; (8006a40 <pxCurrentTCBConst2>)
 8006a22:	6819      	ldr	r1, [r3, #0]
 8006a24:	6808      	ldr	r0, [r1, #0]
 8006a26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a2a:	f380 8809 	msr	PSP, r0
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f04f 0000 	mov.w	r0, #0
 8006a36:	f380 8811 	msr	BASEPRI, r0
 8006a3a:	4770      	bx	lr
 8006a3c:	f3af 8000 	nop.w

08006a40 <pxCurrentTCBConst2>:
 8006a40:	20000354 	.word	0x20000354
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006a44:	bf00      	nop
 8006a46:	bf00      	nop

08006a48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006a48:	4808      	ldr	r0, [pc, #32]	; (8006a6c <prvPortStartFirstTask+0x24>)
 8006a4a:	6800      	ldr	r0, [r0, #0]
 8006a4c:	6800      	ldr	r0, [r0, #0]
 8006a4e:	f380 8808 	msr	MSP, r0
 8006a52:	f04f 0000 	mov.w	r0, #0
 8006a56:	f380 8814 	msr	CONTROL, r0
 8006a5a:	b662      	cpsie	i
 8006a5c:	b661      	cpsie	f
 8006a5e:	f3bf 8f4f 	dsb	sy
 8006a62:	f3bf 8f6f 	isb	sy
 8006a66:	df00      	svc	0
 8006a68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006a6a:	bf00      	nop
 8006a6c:	e000ed08 	.word	0xe000ed08

08006a70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b086      	sub	sp, #24
 8006a74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006a76:	4b46      	ldr	r3, [pc, #280]	; (8006b90 <xPortStartScheduler+0x120>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a46      	ldr	r2, [pc, #280]	; (8006b94 <xPortStartScheduler+0x124>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d10a      	bne.n	8006a96 <xPortStartScheduler+0x26>
	__asm volatile
 8006a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a84:	f383 8811 	msr	BASEPRI, r3
 8006a88:	f3bf 8f6f 	isb	sy
 8006a8c:	f3bf 8f4f 	dsb	sy
 8006a90:	613b      	str	r3, [r7, #16]
}
 8006a92:	bf00      	nop
 8006a94:	e7fe      	b.n	8006a94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006a96:	4b3e      	ldr	r3, [pc, #248]	; (8006b90 <xPortStartScheduler+0x120>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a3f      	ldr	r2, [pc, #252]	; (8006b98 <xPortStartScheduler+0x128>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d10a      	bne.n	8006ab6 <xPortStartScheduler+0x46>
	__asm volatile
 8006aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa4:	f383 8811 	msr	BASEPRI, r3
 8006aa8:	f3bf 8f6f 	isb	sy
 8006aac:	f3bf 8f4f 	dsb	sy
 8006ab0:	60fb      	str	r3, [r7, #12]
}
 8006ab2:	bf00      	nop
 8006ab4:	e7fe      	b.n	8006ab4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006ab6:	4b39      	ldr	r3, [pc, #228]	; (8006b9c <xPortStartScheduler+0x12c>)
 8006ab8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	781b      	ldrb	r3, [r3, #0]
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	22ff      	movs	r2, #255	; 0xff
 8006ac6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ad0:	78fb      	ldrb	r3, [r7, #3]
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006ad8:	b2da      	uxtb	r2, r3
 8006ada:	4b31      	ldr	r3, [pc, #196]	; (8006ba0 <xPortStartScheduler+0x130>)
 8006adc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ade:	4b31      	ldr	r3, [pc, #196]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006ae0:	2207      	movs	r2, #7
 8006ae2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ae4:	e009      	b.n	8006afa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006ae6:	4b2f      	ldr	r3, [pc, #188]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	3b01      	subs	r3, #1
 8006aec:	4a2d      	ldr	r2, [pc, #180]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006aee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006af0:	78fb      	ldrb	r3, [r7, #3]
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	005b      	lsls	r3, r3, #1
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006afa:	78fb      	ldrb	r3, [r7, #3]
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b02:	2b80      	cmp	r3, #128	; 0x80
 8006b04:	d0ef      	beq.n	8006ae6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006b06:	4b27      	ldr	r3, [pc, #156]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f1c3 0307 	rsb	r3, r3, #7
 8006b0e:	2b04      	cmp	r3, #4
 8006b10:	d00a      	beq.n	8006b28 <xPortStartScheduler+0xb8>
	__asm volatile
 8006b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b16:	f383 8811 	msr	BASEPRI, r3
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	f3bf 8f4f 	dsb	sy
 8006b22:	60bb      	str	r3, [r7, #8]
}
 8006b24:	bf00      	nop
 8006b26:	e7fe      	b.n	8006b26 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006b28:	4b1e      	ldr	r3, [pc, #120]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	021b      	lsls	r3, r3, #8
 8006b2e:	4a1d      	ldr	r2, [pc, #116]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006b30:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006b32:	4b1c      	ldr	r3, [pc, #112]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006b3a:	4a1a      	ldr	r2, [pc, #104]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006b3c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	b2da      	uxtb	r2, r3
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006b46:	4b18      	ldr	r3, [pc, #96]	; (8006ba8 <xPortStartScheduler+0x138>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a17      	ldr	r2, [pc, #92]	; (8006ba8 <xPortStartScheduler+0x138>)
 8006b4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006b50:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006b52:	4b15      	ldr	r3, [pc, #84]	; (8006ba8 <xPortStartScheduler+0x138>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a14      	ldr	r2, [pc, #80]	; (8006ba8 <xPortStartScheduler+0x138>)
 8006b58:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006b5c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006b5e:	f000 f8dd 	bl	8006d1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006b62:	4b12      	ldr	r3, [pc, #72]	; (8006bac <xPortStartScheduler+0x13c>)
 8006b64:	2200      	movs	r2, #0
 8006b66:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006b68:	f000 f8fc 	bl	8006d64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006b6c:	4b10      	ldr	r3, [pc, #64]	; (8006bb0 <xPortStartScheduler+0x140>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a0f      	ldr	r2, [pc, #60]	; (8006bb0 <xPortStartScheduler+0x140>)
 8006b72:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006b76:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006b78:	f7ff ff66 	bl	8006a48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b7c:	f7ff fd52 	bl	8006624 <vTaskSwitchContext>
	prvTaskExitError();
 8006b80:	f7ff ff1c 	bl	80069bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3718      	adds	r7, #24
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	e000ed00 	.word	0xe000ed00
 8006b94:	410fc271 	.word	0x410fc271
 8006b98:	410fc270 	.word	0x410fc270
 8006b9c:	e000e400 	.word	0xe000e400
 8006ba0:	20000480 	.word	0x20000480
 8006ba4:	20000484 	.word	0x20000484
 8006ba8:	e000ed20 	.word	0xe000ed20
 8006bac:	20000068 	.word	0x20000068
 8006bb0:	e000ef34 	.word	0xe000ef34

08006bb4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
	__asm volatile
 8006bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bbe:	f383 8811 	msr	BASEPRI, r3
 8006bc2:	f3bf 8f6f 	isb	sy
 8006bc6:	f3bf 8f4f 	dsb	sy
 8006bca:	607b      	str	r3, [r7, #4]
}
 8006bcc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006bce:	4b0f      	ldr	r3, [pc, #60]	; (8006c0c <vPortEnterCritical+0x58>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	4a0d      	ldr	r2, [pc, #52]	; (8006c0c <vPortEnterCritical+0x58>)
 8006bd6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006bd8:	4b0c      	ldr	r3, [pc, #48]	; (8006c0c <vPortEnterCritical+0x58>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d10f      	bne.n	8006c00 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006be0:	4b0b      	ldr	r3, [pc, #44]	; (8006c10 <vPortEnterCritical+0x5c>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d00a      	beq.n	8006c00 <vPortEnterCritical+0x4c>
	__asm volatile
 8006bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bee:	f383 8811 	msr	BASEPRI, r3
 8006bf2:	f3bf 8f6f 	isb	sy
 8006bf6:	f3bf 8f4f 	dsb	sy
 8006bfa:	603b      	str	r3, [r7, #0]
}
 8006bfc:	bf00      	nop
 8006bfe:	e7fe      	b.n	8006bfe <vPortEnterCritical+0x4a>
	}
}
 8006c00:	bf00      	nop
 8006c02:	370c      	adds	r7, #12
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr
 8006c0c:	20000068 	.word	0x20000068
 8006c10:	e000ed04 	.word	0xe000ed04

08006c14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006c1a:	4b12      	ldr	r3, [pc, #72]	; (8006c64 <vPortExitCritical+0x50>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d10a      	bne.n	8006c38 <vPortExitCritical+0x24>
	__asm volatile
 8006c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c26:	f383 8811 	msr	BASEPRI, r3
 8006c2a:	f3bf 8f6f 	isb	sy
 8006c2e:	f3bf 8f4f 	dsb	sy
 8006c32:	607b      	str	r3, [r7, #4]
}
 8006c34:	bf00      	nop
 8006c36:	e7fe      	b.n	8006c36 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006c38:	4b0a      	ldr	r3, [pc, #40]	; (8006c64 <vPortExitCritical+0x50>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	4a09      	ldr	r2, [pc, #36]	; (8006c64 <vPortExitCritical+0x50>)
 8006c40:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006c42:	4b08      	ldr	r3, [pc, #32]	; (8006c64 <vPortExitCritical+0x50>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d105      	bne.n	8006c56 <vPortExitCritical+0x42>
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006c54:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006c56:	bf00      	nop
 8006c58:	370c      	adds	r7, #12
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	20000068 	.word	0x20000068
	...

08006c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c70:	f3ef 8009 	mrs	r0, PSP
 8006c74:	f3bf 8f6f 	isb	sy
 8006c78:	4b15      	ldr	r3, [pc, #84]	; (8006cd0 <pxCurrentTCBConst>)
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	f01e 0f10 	tst.w	lr, #16
 8006c80:	bf08      	it	eq
 8006c82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006c86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c8a:	6010      	str	r0, [r2, #0]
 8006c8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006c90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006c94:	f380 8811 	msr	BASEPRI, r0
 8006c98:	f3bf 8f4f 	dsb	sy
 8006c9c:	f3bf 8f6f 	isb	sy
 8006ca0:	f7ff fcc0 	bl	8006624 <vTaskSwitchContext>
 8006ca4:	f04f 0000 	mov.w	r0, #0
 8006ca8:	f380 8811 	msr	BASEPRI, r0
 8006cac:	bc09      	pop	{r0, r3}
 8006cae:	6819      	ldr	r1, [r3, #0]
 8006cb0:	6808      	ldr	r0, [r1, #0]
 8006cb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb6:	f01e 0f10 	tst.w	lr, #16
 8006cba:	bf08      	it	eq
 8006cbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006cc0:	f380 8809 	msr	PSP, r0
 8006cc4:	f3bf 8f6f 	isb	sy
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	f3af 8000 	nop.w

08006cd0 <pxCurrentTCBConst>:
 8006cd0:	20000354 	.word	0x20000354
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006cd4:	bf00      	nop
 8006cd6:	bf00      	nop

08006cd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b082      	sub	sp, #8
 8006cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8006cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce2:	f383 8811 	msr	BASEPRI, r3
 8006ce6:	f3bf 8f6f 	isb	sy
 8006cea:	f3bf 8f4f 	dsb	sy
 8006cee:	607b      	str	r3, [r7, #4]
}
 8006cf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006cf2:	f7ff fbdf 	bl	80064b4 <xTaskIncrementTick>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d003      	beq.n	8006d04 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006cfc:	4b06      	ldr	r3, [pc, #24]	; (8006d18 <SysTick_Handler+0x40>)
 8006cfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d02:	601a      	str	r2, [r3, #0]
 8006d04:	2300      	movs	r3, #0
 8006d06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	f383 8811 	msr	BASEPRI, r3
}
 8006d0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006d10:	bf00      	nop
 8006d12:	3708      	adds	r7, #8
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}
 8006d18:	e000ed04 	.word	0xe000ed04

08006d1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006d20:	4b0b      	ldr	r3, [pc, #44]	; (8006d50 <vPortSetupTimerInterrupt+0x34>)
 8006d22:	2200      	movs	r2, #0
 8006d24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006d26:	4b0b      	ldr	r3, [pc, #44]	; (8006d54 <vPortSetupTimerInterrupt+0x38>)
 8006d28:	2200      	movs	r2, #0
 8006d2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006d2c:	4b0a      	ldr	r3, [pc, #40]	; (8006d58 <vPortSetupTimerInterrupt+0x3c>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a0a      	ldr	r2, [pc, #40]	; (8006d5c <vPortSetupTimerInterrupt+0x40>)
 8006d32:	fba2 2303 	umull	r2, r3, r2, r3
 8006d36:	099b      	lsrs	r3, r3, #6
 8006d38:	4a09      	ldr	r2, [pc, #36]	; (8006d60 <vPortSetupTimerInterrupt+0x44>)
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006d3e:	4b04      	ldr	r3, [pc, #16]	; (8006d50 <vPortSetupTimerInterrupt+0x34>)
 8006d40:	2207      	movs	r2, #7
 8006d42:	601a      	str	r2, [r3, #0]
}
 8006d44:	bf00      	nop
 8006d46:	46bd      	mov	sp, r7
 8006d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4c:	4770      	bx	lr
 8006d4e:	bf00      	nop
 8006d50:	e000e010 	.word	0xe000e010
 8006d54:	e000e018 	.word	0xe000e018
 8006d58:	20000000 	.word	0x20000000
 8006d5c:	10624dd3 	.word	0x10624dd3
 8006d60:	e000e014 	.word	0xe000e014

08006d64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006d64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006d74 <vPortEnableVFP+0x10>
 8006d68:	6801      	ldr	r1, [r0, #0]
 8006d6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006d6e:	6001      	str	r1, [r0, #0]
 8006d70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006d72:	bf00      	nop
 8006d74:	e000ed88 	.word	0xe000ed88

08006d78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b08a      	sub	sp, #40	; 0x28
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d80:	2300      	movs	r3, #0
 8006d82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d84:	f7ff faec 	bl	8006360 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d88:	4b5b      	ldr	r3, [pc, #364]	; (8006ef8 <pvPortMalloc+0x180>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d101      	bne.n	8006d94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d90:	f000 f920 	bl	8006fd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d94:	4b59      	ldr	r3, [pc, #356]	; (8006efc <pvPortMalloc+0x184>)
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	f040 8093 	bne.w	8006ec8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d01d      	beq.n	8006de4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006da8:	2208      	movs	r2, #8
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4413      	add	r3, r2
 8006dae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f003 0307 	and.w	r3, r3, #7
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d014      	beq.n	8006de4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f023 0307 	bic.w	r3, r3, #7
 8006dc0:	3308      	adds	r3, #8
 8006dc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f003 0307 	and.w	r3, r3, #7
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d00a      	beq.n	8006de4 <pvPortMalloc+0x6c>
	__asm volatile
 8006dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dd2:	f383 8811 	msr	BASEPRI, r3
 8006dd6:	f3bf 8f6f 	isb	sy
 8006dda:	f3bf 8f4f 	dsb	sy
 8006dde:	617b      	str	r3, [r7, #20]
}
 8006de0:	bf00      	nop
 8006de2:	e7fe      	b.n	8006de2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d06e      	beq.n	8006ec8 <pvPortMalloc+0x150>
 8006dea:	4b45      	ldr	r3, [pc, #276]	; (8006f00 <pvPortMalloc+0x188>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d869      	bhi.n	8006ec8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006df4:	4b43      	ldr	r3, [pc, #268]	; (8006f04 <pvPortMalloc+0x18c>)
 8006df6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006df8:	4b42      	ldr	r3, [pc, #264]	; (8006f04 <pvPortMalloc+0x18c>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006dfe:	e004      	b.n	8006e0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d903      	bls.n	8006e1c <pvPortMalloc+0xa4>
 8006e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1f1      	bne.n	8006e00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006e1c:	4b36      	ldr	r3, [pc, #216]	; (8006ef8 <pvPortMalloc+0x180>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d050      	beq.n	8006ec8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006e26:	6a3b      	ldr	r3, [r7, #32]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2208      	movs	r2, #8
 8006e2c:	4413      	add	r3, r2
 8006e2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	6a3b      	ldr	r3, [r7, #32]
 8006e36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	1ad2      	subs	r2, r2, r3
 8006e40:	2308      	movs	r3, #8
 8006e42:	005b      	lsls	r3, r3, #1
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d91f      	bls.n	8006e88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006e48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4413      	add	r3, r2
 8006e4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e50:	69bb      	ldr	r3, [r7, #24]
 8006e52:	f003 0307 	and.w	r3, r3, #7
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d00a      	beq.n	8006e70 <pvPortMalloc+0xf8>
	__asm volatile
 8006e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e5e:	f383 8811 	msr	BASEPRI, r3
 8006e62:	f3bf 8f6f 	isb	sy
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	613b      	str	r3, [r7, #16]
}
 8006e6c:	bf00      	nop
 8006e6e:	e7fe      	b.n	8006e6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e72:	685a      	ldr	r2, [r3, #4]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	1ad2      	subs	r2, r2, r3
 8006e78:	69bb      	ldr	r3, [r7, #24]
 8006e7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e7e:	687a      	ldr	r2, [r7, #4]
 8006e80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e82:	69b8      	ldr	r0, [r7, #24]
 8006e84:	f000 f908 	bl	8007098 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e88:	4b1d      	ldr	r3, [pc, #116]	; (8006f00 <pvPortMalloc+0x188>)
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	1ad3      	subs	r3, r2, r3
 8006e92:	4a1b      	ldr	r2, [pc, #108]	; (8006f00 <pvPortMalloc+0x188>)
 8006e94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e96:	4b1a      	ldr	r3, [pc, #104]	; (8006f00 <pvPortMalloc+0x188>)
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	4b1b      	ldr	r3, [pc, #108]	; (8006f08 <pvPortMalloc+0x190>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d203      	bcs.n	8006eaa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006ea2:	4b17      	ldr	r3, [pc, #92]	; (8006f00 <pvPortMalloc+0x188>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a18      	ldr	r2, [pc, #96]	; (8006f08 <pvPortMalloc+0x190>)
 8006ea8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eac:	685a      	ldr	r2, [r3, #4]
 8006eae:	4b13      	ldr	r3, [pc, #76]	; (8006efc <pvPortMalloc+0x184>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	431a      	orrs	r2, r3
 8006eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eba:	2200      	movs	r2, #0
 8006ebc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006ebe:	4b13      	ldr	r3, [pc, #76]	; (8006f0c <pvPortMalloc+0x194>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	4a11      	ldr	r2, [pc, #68]	; (8006f0c <pvPortMalloc+0x194>)
 8006ec6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006ec8:	f7ff fa58 	bl	800637c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	f003 0307 	and.w	r3, r3, #7
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00a      	beq.n	8006eec <pvPortMalloc+0x174>
	__asm volatile
 8006ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eda:	f383 8811 	msr	BASEPRI, r3
 8006ede:	f3bf 8f6f 	isb	sy
 8006ee2:	f3bf 8f4f 	dsb	sy
 8006ee6:	60fb      	str	r3, [r7, #12]
}
 8006ee8:	bf00      	nop
 8006eea:	e7fe      	b.n	8006eea <pvPortMalloc+0x172>
	return pvReturn;
 8006eec:	69fb      	ldr	r3, [r7, #28]
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3728      	adds	r7, #40	; 0x28
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}
 8006ef6:	bf00      	nop
 8006ef8:	20001818 	.word	0x20001818
 8006efc:	2000182c 	.word	0x2000182c
 8006f00:	2000181c 	.word	0x2000181c
 8006f04:	20001810 	.word	0x20001810
 8006f08:	20001820 	.word	0x20001820
 8006f0c:	20001824 	.word	0x20001824

08006f10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b086      	sub	sp, #24
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d04d      	beq.n	8006fbe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006f22:	2308      	movs	r3, #8
 8006f24:	425b      	negs	r3, r3
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	4413      	add	r3, r2
 8006f2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	685a      	ldr	r2, [r3, #4]
 8006f34:	4b24      	ldr	r3, [pc, #144]	; (8006fc8 <vPortFree+0xb8>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4013      	ands	r3, r2
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d10a      	bne.n	8006f54 <vPortFree+0x44>
	__asm volatile
 8006f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f42:	f383 8811 	msr	BASEPRI, r3
 8006f46:	f3bf 8f6f 	isb	sy
 8006f4a:	f3bf 8f4f 	dsb	sy
 8006f4e:	60fb      	str	r3, [r7, #12]
}
 8006f50:	bf00      	nop
 8006f52:	e7fe      	b.n	8006f52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d00a      	beq.n	8006f72 <vPortFree+0x62>
	__asm volatile
 8006f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f60:	f383 8811 	msr	BASEPRI, r3
 8006f64:	f3bf 8f6f 	isb	sy
 8006f68:	f3bf 8f4f 	dsb	sy
 8006f6c:	60bb      	str	r3, [r7, #8]
}
 8006f6e:	bf00      	nop
 8006f70:	e7fe      	b.n	8006f70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	685a      	ldr	r2, [r3, #4]
 8006f76:	4b14      	ldr	r3, [pc, #80]	; (8006fc8 <vPortFree+0xb8>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4013      	ands	r3, r2
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d01e      	beq.n	8006fbe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f80:	693b      	ldr	r3, [r7, #16]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d11a      	bne.n	8006fbe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	685a      	ldr	r2, [r3, #4]
 8006f8c:	4b0e      	ldr	r3, [pc, #56]	; (8006fc8 <vPortFree+0xb8>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	43db      	mvns	r3, r3
 8006f92:	401a      	ands	r2, r3
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f98:	f7ff f9e2 	bl	8006360 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	685a      	ldr	r2, [r3, #4]
 8006fa0:	4b0a      	ldr	r3, [pc, #40]	; (8006fcc <vPortFree+0xbc>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4413      	add	r3, r2
 8006fa6:	4a09      	ldr	r2, [pc, #36]	; (8006fcc <vPortFree+0xbc>)
 8006fa8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006faa:	6938      	ldr	r0, [r7, #16]
 8006fac:	f000 f874 	bl	8007098 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006fb0:	4b07      	ldr	r3, [pc, #28]	; (8006fd0 <vPortFree+0xc0>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	4a06      	ldr	r2, [pc, #24]	; (8006fd0 <vPortFree+0xc0>)
 8006fb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006fba:	f7ff f9df 	bl	800637c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006fbe:	bf00      	nop
 8006fc0:	3718      	adds	r7, #24
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	bf00      	nop
 8006fc8:	2000182c 	.word	0x2000182c
 8006fcc:	2000181c 	.word	0x2000181c
 8006fd0:	20001828 	.word	0x20001828

08006fd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b085      	sub	sp, #20
 8006fd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006fda:	f241 3388 	movw	r3, #5000	; 0x1388
 8006fde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006fe0:	4b27      	ldr	r3, [pc, #156]	; (8007080 <prvHeapInit+0xac>)
 8006fe2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f003 0307 	and.w	r3, r3, #7
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d00c      	beq.n	8007008 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	3307      	adds	r3, #7
 8006ff2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f023 0307 	bic.w	r3, r3, #7
 8006ffa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006ffc:	68ba      	ldr	r2, [r7, #8]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	4a1f      	ldr	r2, [pc, #124]	; (8007080 <prvHeapInit+0xac>)
 8007004:	4413      	add	r3, r2
 8007006:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800700c:	4a1d      	ldr	r2, [pc, #116]	; (8007084 <prvHeapInit+0xb0>)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007012:	4b1c      	ldr	r3, [pc, #112]	; (8007084 <prvHeapInit+0xb0>)
 8007014:	2200      	movs	r2, #0
 8007016:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	68ba      	ldr	r2, [r7, #8]
 800701c:	4413      	add	r3, r2
 800701e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007020:	2208      	movs	r2, #8
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	1a9b      	subs	r3, r3, r2
 8007026:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f023 0307 	bic.w	r3, r3, #7
 800702e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	4a15      	ldr	r2, [pc, #84]	; (8007088 <prvHeapInit+0xb4>)
 8007034:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007036:	4b14      	ldr	r3, [pc, #80]	; (8007088 <prvHeapInit+0xb4>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	2200      	movs	r2, #0
 800703c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800703e:	4b12      	ldr	r3, [pc, #72]	; (8007088 <prvHeapInit+0xb4>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	2200      	movs	r2, #0
 8007044:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	1ad2      	subs	r2, r2, r3
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007054:	4b0c      	ldr	r3, [pc, #48]	; (8007088 <prvHeapInit+0xb4>)
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	4a0a      	ldr	r2, [pc, #40]	; (800708c <prvHeapInit+0xb8>)
 8007062:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	4a09      	ldr	r2, [pc, #36]	; (8007090 <prvHeapInit+0xbc>)
 800706a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800706c:	4b09      	ldr	r3, [pc, #36]	; (8007094 <prvHeapInit+0xc0>)
 800706e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007072:	601a      	str	r2, [r3, #0]
}
 8007074:	bf00      	nop
 8007076:	3714      	adds	r7, #20
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr
 8007080:	20000488 	.word	0x20000488
 8007084:	20001810 	.word	0x20001810
 8007088:	20001818 	.word	0x20001818
 800708c:	20001820 	.word	0x20001820
 8007090:	2000181c 	.word	0x2000181c
 8007094:	2000182c 	.word	0x2000182c

08007098 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007098:	b480      	push	{r7}
 800709a:	b085      	sub	sp, #20
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80070a0:	4b28      	ldr	r3, [pc, #160]	; (8007144 <prvInsertBlockIntoFreeList+0xac>)
 80070a2:	60fb      	str	r3, [r7, #12]
 80070a4:	e002      	b.n	80070ac <prvInsertBlockIntoFreeList+0x14>
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	60fb      	str	r3, [r7, #12]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d8f7      	bhi.n	80070a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	68ba      	ldr	r2, [r7, #8]
 80070c0:	4413      	add	r3, r2
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d108      	bne.n	80070da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	685a      	ldr	r2, [r3, #4]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	441a      	add	r2, r3
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	68ba      	ldr	r2, [r7, #8]
 80070e4:	441a      	add	r2, r3
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d118      	bne.n	8007120 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	4b15      	ldr	r3, [pc, #84]	; (8007148 <prvInsertBlockIntoFreeList+0xb0>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d00d      	beq.n	8007116 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	685a      	ldr	r2, [r3, #4]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	441a      	add	r2, r3
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	681a      	ldr	r2, [r3, #0]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	601a      	str	r2, [r3, #0]
 8007114:	e008      	b.n	8007128 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007116:	4b0c      	ldr	r3, [pc, #48]	; (8007148 <prvInsertBlockIntoFreeList+0xb0>)
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	601a      	str	r2, [r3, #0]
 800711e:	e003      	b.n	8007128 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007128:	68fa      	ldr	r2, [r7, #12]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	429a      	cmp	r2, r3
 800712e:	d002      	beq.n	8007136 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007136:	bf00      	nop
 8007138:	3714      	adds	r7, #20
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr
 8007142:	bf00      	nop
 8007144:	20001810 	.word	0x20001810
 8007148:	20001818 	.word	0x20001818

0800714c <__errno>:
 800714c:	4b01      	ldr	r3, [pc, #4]	; (8007154 <__errno+0x8>)
 800714e:	6818      	ldr	r0, [r3, #0]
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop
 8007154:	2000006c 	.word	0x2000006c

08007158 <__libc_init_array>:
 8007158:	b570      	push	{r4, r5, r6, lr}
 800715a:	4d0d      	ldr	r5, [pc, #52]	; (8007190 <__libc_init_array+0x38>)
 800715c:	4c0d      	ldr	r4, [pc, #52]	; (8007194 <__libc_init_array+0x3c>)
 800715e:	1b64      	subs	r4, r4, r5
 8007160:	10a4      	asrs	r4, r4, #2
 8007162:	2600      	movs	r6, #0
 8007164:	42a6      	cmp	r6, r4
 8007166:	d109      	bne.n	800717c <__libc_init_array+0x24>
 8007168:	4d0b      	ldr	r5, [pc, #44]	; (8007198 <__libc_init_array+0x40>)
 800716a:	4c0c      	ldr	r4, [pc, #48]	; (800719c <__libc_init_array+0x44>)
 800716c:	f000 fe40 	bl	8007df0 <_init>
 8007170:	1b64      	subs	r4, r4, r5
 8007172:	10a4      	asrs	r4, r4, #2
 8007174:	2600      	movs	r6, #0
 8007176:	42a6      	cmp	r6, r4
 8007178:	d105      	bne.n	8007186 <__libc_init_array+0x2e>
 800717a:	bd70      	pop	{r4, r5, r6, pc}
 800717c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007180:	4798      	blx	r3
 8007182:	3601      	adds	r6, #1
 8007184:	e7ee      	b.n	8007164 <__libc_init_array+0xc>
 8007186:	f855 3b04 	ldr.w	r3, [r5], #4
 800718a:	4798      	blx	r3
 800718c:	3601      	adds	r6, #1
 800718e:	e7f2      	b.n	8007176 <__libc_init_array+0x1e>
 8007190:	080080a0 	.word	0x080080a0
 8007194:	080080a0 	.word	0x080080a0
 8007198:	080080a0 	.word	0x080080a0
 800719c:	080080a4 	.word	0x080080a4

080071a0 <memcpy>:
 80071a0:	440a      	add	r2, r1
 80071a2:	4291      	cmp	r1, r2
 80071a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80071a8:	d100      	bne.n	80071ac <memcpy+0xc>
 80071aa:	4770      	bx	lr
 80071ac:	b510      	push	{r4, lr}
 80071ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071b6:	4291      	cmp	r1, r2
 80071b8:	d1f9      	bne.n	80071ae <memcpy+0xe>
 80071ba:	bd10      	pop	{r4, pc}

080071bc <memset>:
 80071bc:	4402      	add	r2, r0
 80071be:	4603      	mov	r3, r0
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d100      	bne.n	80071c6 <memset+0xa>
 80071c4:	4770      	bx	lr
 80071c6:	f803 1b01 	strb.w	r1, [r3], #1
 80071ca:	e7f9      	b.n	80071c0 <memset+0x4>

080071cc <sniprintf>:
 80071cc:	b40c      	push	{r2, r3}
 80071ce:	b530      	push	{r4, r5, lr}
 80071d0:	4b17      	ldr	r3, [pc, #92]	; (8007230 <sniprintf+0x64>)
 80071d2:	1e0c      	subs	r4, r1, #0
 80071d4:	681d      	ldr	r5, [r3, #0]
 80071d6:	b09d      	sub	sp, #116	; 0x74
 80071d8:	da08      	bge.n	80071ec <sniprintf+0x20>
 80071da:	238b      	movs	r3, #139	; 0x8b
 80071dc:	602b      	str	r3, [r5, #0]
 80071de:	f04f 30ff 	mov.w	r0, #4294967295
 80071e2:	b01d      	add	sp, #116	; 0x74
 80071e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80071e8:	b002      	add	sp, #8
 80071ea:	4770      	bx	lr
 80071ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 80071f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80071f4:	bf14      	ite	ne
 80071f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80071fa:	4623      	moveq	r3, r4
 80071fc:	9304      	str	r3, [sp, #16]
 80071fe:	9307      	str	r3, [sp, #28]
 8007200:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007204:	9002      	str	r0, [sp, #8]
 8007206:	9006      	str	r0, [sp, #24]
 8007208:	f8ad 3016 	strh.w	r3, [sp, #22]
 800720c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800720e:	ab21      	add	r3, sp, #132	; 0x84
 8007210:	a902      	add	r1, sp, #8
 8007212:	4628      	mov	r0, r5
 8007214:	9301      	str	r3, [sp, #4]
 8007216:	f000 f915 	bl	8007444 <_svfiprintf_r>
 800721a:	1c43      	adds	r3, r0, #1
 800721c:	bfbc      	itt	lt
 800721e:	238b      	movlt	r3, #139	; 0x8b
 8007220:	602b      	strlt	r3, [r5, #0]
 8007222:	2c00      	cmp	r4, #0
 8007224:	d0dd      	beq.n	80071e2 <sniprintf+0x16>
 8007226:	9b02      	ldr	r3, [sp, #8]
 8007228:	2200      	movs	r2, #0
 800722a:	701a      	strb	r2, [r3, #0]
 800722c:	e7d9      	b.n	80071e2 <sniprintf+0x16>
 800722e:	bf00      	nop
 8007230:	2000006c 	.word	0x2000006c

08007234 <__retarget_lock_acquire_recursive>:
 8007234:	4770      	bx	lr

08007236 <__retarget_lock_release_recursive>:
 8007236:	4770      	bx	lr

08007238 <_free_r>:
 8007238:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800723a:	2900      	cmp	r1, #0
 800723c:	d048      	beq.n	80072d0 <_free_r+0x98>
 800723e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007242:	9001      	str	r0, [sp, #4]
 8007244:	2b00      	cmp	r3, #0
 8007246:	f1a1 0404 	sub.w	r4, r1, #4
 800724a:	bfb8      	it	lt
 800724c:	18e4      	addlt	r4, r4, r3
 800724e:	f000 fbb7 	bl	80079c0 <__malloc_lock>
 8007252:	4a20      	ldr	r2, [pc, #128]	; (80072d4 <_free_r+0x9c>)
 8007254:	9801      	ldr	r0, [sp, #4]
 8007256:	6813      	ldr	r3, [r2, #0]
 8007258:	4615      	mov	r5, r2
 800725a:	b933      	cbnz	r3, 800726a <_free_r+0x32>
 800725c:	6063      	str	r3, [r4, #4]
 800725e:	6014      	str	r4, [r2, #0]
 8007260:	b003      	add	sp, #12
 8007262:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007266:	f000 bbb1 	b.w	80079cc <__malloc_unlock>
 800726a:	42a3      	cmp	r3, r4
 800726c:	d90b      	bls.n	8007286 <_free_r+0x4e>
 800726e:	6821      	ldr	r1, [r4, #0]
 8007270:	1862      	adds	r2, r4, r1
 8007272:	4293      	cmp	r3, r2
 8007274:	bf04      	itt	eq
 8007276:	681a      	ldreq	r2, [r3, #0]
 8007278:	685b      	ldreq	r3, [r3, #4]
 800727a:	6063      	str	r3, [r4, #4]
 800727c:	bf04      	itt	eq
 800727e:	1852      	addeq	r2, r2, r1
 8007280:	6022      	streq	r2, [r4, #0]
 8007282:	602c      	str	r4, [r5, #0]
 8007284:	e7ec      	b.n	8007260 <_free_r+0x28>
 8007286:	461a      	mov	r2, r3
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	b10b      	cbz	r3, 8007290 <_free_r+0x58>
 800728c:	42a3      	cmp	r3, r4
 800728e:	d9fa      	bls.n	8007286 <_free_r+0x4e>
 8007290:	6811      	ldr	r1, [r2, #0]
 8007292:	1855      	adds	r5, r2, r1
 8007294:	42a5      	cmp	r5, r4
 8007296:	d10b      	bne.n	80072b0 <_free_r+0x78>
 8007298:	6824      	ldr	r4, [r4, #0]
 800729a:	4421      	add	r1, r4
 800729c:	1854      	adds	r4, r2, r1
 800729e:	42a3      	cmp	r3, r4
 80072a0:	6011      	str	r1, [r2, #0]
 80072a2:	d1dd      	bne.n	8007260 <_free_r+0x28>
 80072a4:	681c      	ldr	r4, [r3, #0]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	6053      	str	r3, [r2, #4]
 80072aa:	4421      	add	r1, r4
 80072ac:	6011      	str	r1, [r2, #0]
 80072ae:	e7d7      	b.n	8007260 <_free_r+0x28>
 80072b0:	d902      	bls.n	80072b8 <_free_r+0x80>
 80072b2:	230c      	movs	r3, #12
 80072b4:	6003      	str	r3, [r0, #0]
 80072b6:	e7d3      	b.n	8007260 <_free_r+0x28>
 80072b8:	6825      	ldr	r5, [r4, #0]
 80072ba:	1961      	adds	r1, r4, r5
 80072bc:	428b      	cmp	r3, r1
 80072be:	bf04      	itt	eq
 80072c0:	6819      	ldreq	r1, [r3, #0]
 80072c2:	685b      	ldreq	r3, [r3, #4]
 80072c4:	6063      	str	r3, [r4, #4]
 80072c6:	bf04      	itt	eq
 80072c8:	1949      	addeq	r1, r1, r5
 80072ca:	6021      	streq	r1, [r4, #0]
 80072cc:	6054      	str	r4, [r2, #4]
 80072ce:	e7c7      	b.n	8007260 <_free_r+0x28>
 80072d0:	b003      	add	sp, #12
 80072d2:	bd30      	pop	{r4, r5, pc}
 80072d4:	20001830 	.word	0x20001830

080072d8 <_malloc_r>:
 80072d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072da:	1ccd      	adds	r5, r1, #3
 80072dc:	f025 0503 	bic.w	r5, r5, #3
 80072e0:	3508      	adds	r5, #8
 80072e2:	2d0c      	cmp	r5, #12
 80072e4:	bf38      	it	cc
 80072e6:	250c      	movcc	r5, #12
 80072e8:	2d00      	cmp	r5, #0
 80072ea:	4606      	mov	r6, r0
 80072ec:	db01      	blt.n	80072f2 <_malloc_r+0x1a>
 80072ee:	42a9      	cmp	r1, r5
 80072f0:	d903      	bls.n	80072fa <_malloc_r+0x22>
 80072f2:	230c      	movs	r3, #12
 80072f4:	6033      	str	r3, [r6, #0]
 80072f6:	2000      	movs	r0, #0
 80072f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072fa:	f000 fb61 	bl	80079c0 <__malloc_lock>
 80072fe:	4921      	ldr	r1, [pc, #132]	; (8007384 <_malloc_r+0xac>)
 8007300:	680a      	ldr	r2, [r1, #0]
 8007302:	4614      	mov	r4, r2
 8007304:	b99c      	cbnz	r4, 800732e <_malloc_r+0x56>
 8007306:	4f20      	ldr	r7, [pc, #128]	; (8007388 <_malloc_r+0xb0>)
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	b923      	cbnz	r3, 8007316 <_malloc_r+0x3e>
 800730c:	4621      	mov	r1, r4
 800730e:	4630      	mov	r0, r6
 8007310:	f000 fb2c 	bl	800796c <_sbrk_r>
 8007314:	6038      	str	r0, [r7, #0]
 8007316:	4629      	mov	r1, r5
 8007318:	4630      	mov	r0, r6
 800731a:	f000 fb27 	bl	800796c <_sbrk_r>
 800731e:	1c43      	adds	r3, r0, #1
 8007320:	d123      	bne.n	800736a <_malloc_r+0x92>
 8007322:	230c      	movs	r3, #12
 8007324:	6033      	str	r3, [r6, #0]
 8007326:	4630      	mov	r0, r6
 8007328:	f000 fb50 	bl	80079cc <__malloc_unlock>
 800732c:	e7e3      	b.n	80072f6 <_malloc_r+0x1e>
 800732e:	6823      	ldr	r3, [r4, #0]
 8007330:	1b5b      	subs	r3, r3, r5
 8007332:	d417      	bmi.n	8007364 <_malloc_r+0x8c>
 8007334:	2b0b      	cmp	r3, #11
 8007336:	d903      	bls.n	8007340 <_malloc_r+0x68>
 8007338:	6023      	str	r3, [r4, #0]
 800733a:	441c      	add	r4, r3
 800733c:	6025      	str	r5, [r4, #0]
 800733e:	e004      	b.n	800734a <_malloc_r+0x72>
 8007340:	6863      	ldr	r3, [r4, #4]
 8007342:	42a2      	cmp	r2, r4
 8007344:	bf0c      	ite	eq
 8007346:	600b      	streq	r3, [r1, #0]
 8007348:	6053      	strne	r3, [r2, #4]
 800734a:	4630      	mov	r0, r6
 800734c:	f000 fb3e 	bl	80079cc <__malloc_unlock>
 8007350:	f104 000b 	add.w	r0, r4, #11
 8007354:	1d23      	adds	r3, r4, #4
 8007356:	f020 0007 	bic.w	r0, r0, #7
 800735a:	1ac2      	subs	r2, r0, r3
 800735c:	d0cc      	beq.n	80072f8 <_malloc_r+0x20>
 800735e:	1a1b      	subs	r3, r3, r0
 8007360:	50a3      	str	r3, [r4, r2]
 8007362:	e7c9      	b.n	80072f8 <_malloc_r+0x20>
 8007364:	4622      	mov	r2, r4
 8007366:	6864      	ldr	r4, [r4, #4]
 8007368:	e7cc      	b.n	8007304 <_malloc_r+0x2c>
 800736a:	1cc4      	adds	r4, r0, #3
 800736c:	f024 0403 	bic.w	r4, r4, #3
 8007370:	42a0      	cmp	r0, r4
 8007372:	d0e3      	beq.n	800733c <_malloc_r+0x64>
 8007374:	1a21      	subs	r1, r4, r0
 8007376:	4630      	mov	r0, r6
 8007378:	f000 faf8 	bl	800796c <_sbrk_r>
 800737c:	3001      	adds	r0, #1
 800737e:	d1dd      	bne.n	800733c <_malloc_r+0x64>
 8007380:	e7cf      	b.n	8007322 <_malloc_r+0x4a>
 8007382:	bf00      	nop
 8007384:	20001830 	.word	0x20001830
 8007388:	20001834 	.word	0x20001834

0800738c <__ssputs_r>:
 800738c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007390:	688e      	ldr	r6, [r1, #8]
 8007392:	429e      	cmp	r6, r3
 8007394:	4682      	mov	sl, r0
 8007396:	460c      	mov	r4, r1
 8007398:	4690      	mov	r8, r2
 800739a:	461f      	mov	r7, r3
 800739c:	d838      	bhi.n	8007410 <__ssputs_r+0x84>
 800739e:	898a      	ldrh	r2, [r1, #12]
 80073a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80073a4:	d032      	beq.n	800740c <__ssputs_r+0x80>
 80073a6:	6825      	ldr	r5, [r4, #0]
 80073a8:	6909      	ldr	r1, [r1, #16]
 80073aa:	eba5 0901 	sub.w	r9, r5, r1
 80073ae:	6965      	ldr	r5, [r4, #20]
 80073b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80073b8:	3301      	adds	r3, #1
 80073ba:	444b      	add	r3, r9
 80073bc:	106d      	asrs	r5, r5, #1
 80073be:	429d      	cmp	r5, r3
 80073c0:	bf38      	it	cc
 80073c2:	461d      	movcc	r5, r3
 80073c4:	0553      	lsls	r3, r2, #21
 80073c6:	d531      	bpl.n	800742c <__ssputs_r+0xa0>
 80073c8:	4629      	mov	r1, r5
 80073ca:	f7ff ff85 	bl	80072d8 <_malloc_r>
 80073ce:	4606      	mov	r6, r0
 80073d0:	b950      	cbnz	r0, 80073e8 <__ssputs_r+0x5c>
 80073d2:	230c      	movs	r3, #12
 80073d4:	f8ca 3000 	str.w	r3, [sl]
 80073d8:	89a3      	ldrh	r3, [r4, #12]
 80073da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073de:	81a3      	strh	r3, [r4, #12]
 80073e0:	f04f 30ff 	mov.w	r0, #4294967295
 80073e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073e8:	6921      	ldr	r1, [r4, #16]
 80073ea:	464a      	mov	r2, r9
 80073ec:	f7ff fed8 	bl	80071a0 <memcpy>
 80073f0:	89a3      	ldrh	r3, [r4, #12]
 80073f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80073f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073fa:	81a3      	strh	r3, [r4, #12]
 80073fc:	6126      	str	r6, [r4, #16]
 80073fe:	6165      	str	r5, [r4, #20]
 8007400:	444e      	add	r6, r9
 8007402:	eba5 0509 	sub.w	r5, r5, r9
 8007406:	6026      	str	r6, [r4, #0]
 8007408:	60a5      	str	r5, [r4, #8]
 800740a:	463e      	mov	r6, r7
 800740c:	42be      	cmp	r6, r7
 800740e:	d900      	bls.n	8007412 <__ssputs_r+0x86>
 8007410:	463e      	mov	r6, r7
 8007412:	4632      	mov	r2, r6
 8007414:	6820      	ldr	r0, [r4, #0]
 8007416:	4641      	mov	r1, r8
 8007418:	f000 fab8 	bl	800798c <memmove>
 800741c:	68a3      	ldr	r3, [r4, #8]
 800741e:	6822      	ldr	r2, [r4, #0]
 8007420:	1b9b      	subs	r3, r3, r6
 8007422:	4432      	add	r2, r6
 8007424:	60a3      	str	r3, [r4, #8]
 8007426:	6022      	str	r2, [r4, #0]
 8007428:	2000      	movs	r0, #0
 800742a:	e7db      	b.n	80073e4 <__ssputs_r+0x58>
 800742c:	462a      	mov	r2, r5
 800742e:	f000 fad3 	bl	80079d8 <_realloc_r>
 8007432:	4606      	mov	r6, r0
 8007434:	2800      	cmp	r0, #0
 8007436:	d1e1      	bne.n	80073fc <__ssputs_r+0x70>
 8007438:	6921      	ldr	r1, [r4, #16]
 800743a:	4650      	mov	r0, sl
 800743c:	f7ff fefc 	bl	8007238 <_free_r>
 8007440:	e7c7      	b.n	80073d2 <__ssputs_r+0x46>
	...

08007444 <_svfiprintf_r>:
 8007444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007448:	4698      	mov	r8, r3
 800744a:	898b      	ldrh	r3, [r1, #12]
 800744c:	061b      	lsls	r3, r3, #24
 800744e:	b09d      	sub	sp, #116	; 0x74
 8007450:	4607      	mov	r7, r0
 8007452:	460d      	mov	r5, r1
 8007454:	4614      	mov	r4, r2
 8007456:	d50e      	bpl.n	8007476 <_svfiprintf_r+0x32>
 8007458:	690b      	ldr	r3, [r1, #16]
 800745a:	b963      	cbnz	r3, 8007476 <_svfiprintf_r+0x32>
 800745c:	2140      	movs	r1, #64	; 0x40
 800745e:	f7ff ff3b 	bl	80072d8 <_malloc_r>
 8007462:	6028      	str	r0, [r5, #0]
 8007464:	6128      	str	r0, [r5, #16]
 8007466:	b920      	cbnz	r0, 8007472 <_svfiprintf_r+0x2e>
 8007468:	230c      	movs	r3, #12
 800746a:	603b      	str	r3, [r7, #0]
 800746c:	f04f 30ff 	mov.w	r0, #4294967295
 8007470:	e0d1      	b.n	8007616 <_svfiprintf_r+0x1d2>
 8007472:	2340      	movs	r3, #64	; 0x40
 8007474:	616b      	str	r3, [r5, #20]
 8007476:	2300      	movs	r3, #0
 8007478:	9309      	str	r3, [sp, #36]	; 0x24
 800747a:	2320      	movs	r3, #32
 800747c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007480:	f8cd 800c 	str.w	r8, [sp, #12]
 8007484:	2330      	movs	r3, #48	; 0x30
 8007486:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007630 <_svfiprintf_r+0x1ec>
 800748a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800748e:	f04f 0901 	mov.w	r9, #1
 8007492:	4623      	mov	r3, r4
 8007494:	469a      	mov	sl, r3
 8007496:	f813 2b01 	ldrb.w	r2, [r3], #1
 800749a:	b10a      	cbz	r2, 80074a0 <_svfiprintf_r+0x5c>
 800749c:	2a25      	cmp	r2, #37	; 0x25
 800749e:	d1f9      	bne.n	8007494 <_svfiprintf_r+0x50>
 80074a0:	ebba 0b04 	subs.w	fp, sl, r4
 80074a4:	d00b      	beq.n	80074be <_svfiprintf_r+0x7a>
 80074a6:	465b      	mov	r3, fp
 80074a8:	4622      	mov	r2, r4
 80074aa:	4629      	mov	r1, r5
 80074ac:	4638      	mov	r0, r7
 80074ae:	f7ff ff6d 	bl	800738c <__ssputs_r>
 80074b2:	3001      	adds	r0, #1
 80074b4:	f000 80aa 	beq.w	800760c <_svfiprintf_r+0x1c8>
 80074b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074ba:	445a      	add	r2, fp
 80074bc:	9209      	str	r2, [sp, #36]	; 0x24
 80074be:	f89a 3000 	ldrb.w	r3, [sl]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 80a2 	beq.w	800760c <_svfiprintf_r+0x1c8>
 80074c8:	2300      	movs	r3, #0
 80074ca:	f04f 32ff 	mov.w	r2, #4294967295
 80074ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074d2:	f10a 0a01 	add.w	sl, sl, #1
 80074d6:	9304      	str	r3, [sp, #16]
 80074d8:	9307      	str	r3, [sp, #28]
 80074da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074de:	931a      	str	r3, [sp, #104]	; 0x68
 80074e0:	4654      	mov	r4, sl
 80074e2:	2205      	movs	r2, #5
 80074e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074e8:	4851      	ldr	r0, [pc, #324]	; (8007630 <_svfiprintf_r+0x1ec>)
 80074ea:	f7f8 fe71 	bl	80001d0 <memchr>
 80074ee:	9a04      	ldr	r2, [sp, #16]
 80074f0:	b9d8      	cbnz	r0, 800752a <_svfiprintf_r+0xe6>
 80074f2:	06d0      	lsls	r0, r2, #27
 80074f4:	bf44      	itt	mi
 80074f6:	2320      	movmi	r3, #32
 80074f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074fc:	0711      	lsls	r1, r2, #28
 80074fe:	bf44      	itt	mi
 8007500:	232b      	movmi	r3, #43	; 0x2b
 8007502:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007506:	f89a 3000 	ldrb.w	r3, [sl]
 800750a:	2b2a      	cmp	r3, #42	; 0x2a
 800750c:	d015      	beq.n	800753a <_svfiprintf_r+0xf6>
 800750e:	9a07      	ldr	r2, [sp, #28]
 8007510:	4654      	mov	r4, sl
 8007512:	2000      	movs	r0, #0
 8007514:	f04f 0c0a 	mov.w	ip, #10
 8007518:	4621      	mov	r1, r4
 800751a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800751e:	3b30      	subs	r3, #48	; 0x30
 8007520:	2b09      	cmp	r3, #9
 8007522:	d94e      	bls.n	80075c2 <_svfiprintf_r+0x17e>
 8007524:	b1b0      	cbz	r0, 8007554 <_svfiprintf_r+0x110>
 8007526:	9207      	str	r2, [sp, #28]
 8007528:	e014      	b.n	8007554 <_svfiprintf_r+0x110>
 800752a:	eba0 0308 	sub.w	r3, r0, r8
 800752e:	fa09 f303 	lsl.w	r3, r9, r3
 8007532:	4313      	orrs	r3, r2
 8007534:	9304      	str	r3, [sp, #16]
 8007536:	46a2      	mov	sl, r4
 8007538:	e7d2      	b.n	80074e0 <_svfiprintf_r+0x9c>
 800753a:	9b03      	ldr	r3, [sp, #12]
 800753c:	1d19      	adds	r1, r3, #4
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	9103      	str	r1, [sp, #12]
 8007542:	2b00      	cmp	r3, #0
 8007544:	bfbb      	ittet	lt
 8007546:	425b      	neglt	r3, r3
 8007548:	f042 0202 	orrlt.w	r2, r2, #2
 800754c:	9307      	strge	r3, [sp, #28]
 800754e:	9307      	strlt	r3, [sp, #28]
 8007550:	bfb8      	it	lt
 8007552:	9204      	strlt	r2, [sp, #16]
 8007554:	7823      	ldrb	r3, [r4, #0]
 8007556:	2b2e      	cmp	r3, #46	; 0x2e
 8007558:	d10c      	bne.n	8007574 <_svfiprintf_r+0x130>
 800755a:	7863      	ldrb	r3, [r4, #1]
 800755c:	2b2a      	cmp	r3, #42	; 0x2a
 800755e:	d135      	bne.n	80075cc <_svfiprintf_r+0x188>
 8007560:	9b03      	ldr	r3, [sp, #12]
 8007562:	1d1a      	adds	r2, r3, #4
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	9203      	str	r2, [sp, #12]
 8007568:	2b00      	cmp	r3, #0
 800756a:	bfb8      	it	lt
 800756c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007570:	3402      	adds	r4, #2
 8007572:	9305      	str	r3, [sp, #20]
 8007574:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007640 <_svfiprintf_r+0x1fc>
 8007578:	7821      	ldrb	r1, [r4, #0]
 800757a:	2203      	movs	r2, #3
 800757c:	4650      	mov	r0, sl
 800757e:	f7f8 fe27 	bl	80001d0 <memchr>
 8007582:	b140      	cbz	r0, 8007596 <_svfiprintf_r+0x152>
 8007584:	2340      	movs	r3, #64	; 0x40
 8007586:	eba0 000a 	sub.w	r0, r0, sl
 800758a:	fa03 f000 	lsl.w	r0, r3, r0
 800758e:	9b04      	ldr	r3, [sp, #16]
 8007590:	4303      	orrs	r3, r0
 8007592:	3401      	adds	r4, #1
 8007594:	9304      	str	r3, [sp, #16]
 8007596:	f814 1b01 	ldrb.w	r1, [r4], #1
 800759a:	4826      	ldr	r0, [pc, #152]	; (8007634 <_svfiprintf_r+0x1f0>)
 800759c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80075a0:	2206      	movs	r2, #6
 80075a2:	f7f8 fe15 	bl	80001d0 <memchr>
 80075a6:	2800      	cmp	r0, #0
 80075a8:	d038      	beq.n	800761c <_svfiprintf_r+0x1d8>
 80075aa:	4b23      	ldr	r3, [pc, #140]	; (8007638 <_svfiprintf_r+0x1f4>)
 80075ac:	bb1b      	cbnz	r3, 80075f6 <_svfiprintf_r+0x1b2>
 80075ae:	9b03      	ldr	r3, [sp, #12]
 80075b0:	3307      	adds	r3, #7
 80075b2:	f023 0307 	bic.w	r3, r3, #7
 80075b6:	3308      	adds	r3, #8
 80075b8:	9303      	str	r3, [sp, #12]
 80075ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075bc:	4433      	add	r3, r6
 80075be:	9309      	str	r3, [sp, #36]	; 0x24
 80075c0:	e767      	b.n	8007492 <_svfiprintf_r+0x4e>
 80075c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80075c6:	460c      	mov	r4, r1
 80075c8:	2001      	movs	r0, #1
 80075ca:	e7a5      	b.n	8007518 <_svfiprintf_r+0xd4>
 80075cc:	2300      	movs	r3, #0
 80075ce:	3401      	adds	r4, #1
 80075d0:	9305      	str	r3, [sp, #20]
 80075d2:	4619      	mov	r1, r3
 80075d4:	f04f 0c0a 	mov.w	ip, #10
 80075d8:	4620      	mov	r0, r4
 80075da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075de:	3a30      	subs	r2, #48	; 0x30
 80075e0:	2a09      	cmp	r2, #9
 80075e2:	d903      	bls.n	80075ec <_svfiprintf_r+0x1a8>
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d0c5      	beq.n	8007574 <_svfiprintf_r+0x130>
 80075e8:	9105      	str	r1, [sp, #20]
 80075ea:	e7c3      	b.n	8007574 <_svfiprintf_r+0x130>
 80075ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80075f0:	4604      	mov	r4, r0
 80075f2:	2301      	movs	r3, #1
 80075f4:	e7f0      	b.n	80075d8 <_svfiprintf_r+0x194>
 80075f6:	ab03      	add	r3, sp, #12
 80075f8:	9300      	str	r3, [sp, #0]
 80075fa:	462a      	mov	r2, r5
 80075fc:	4b0f      	ldr	r3, [pc, #60]	; (800763c <_svfiprintf_r+0x1f8>)
 80075fe:	a904      	add	r1, sp, #16
 8007600:	4638      	mov	r0, r7
 8007602:	f3af 8000 	nop.w
 8007606:	1c42      	adds	r2, r0, #1
 8007608:	4606      	mov	r6, r0
 800760a:	d1d6      	bne.n	80075ba <_svfiprintf_r+0x176>
 800760c:	89ab      	ldrh	r3, [r5, #12]
 800760e:	065b      	lsls	r3, r3, #25
 8007610:	f53f af2c 	bmi.w	800746c <_svfiprintf_r+0x28>
 8007614:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007616:	b01d      	add	sp, #116	; 0x74
 8007618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800761c:	ab03      	add	r3, sp, #12
 800761e:	9300      	str	r3, [sp, #0]
 8007620:	462a      	mov	r2, r5
 8007622:	4b06      	ldr	r3, [pc, #24]	; (800763c <_svfiprintf_r+0x1f8>)
 8007624:	a904      	add	r1, sp, #16
 8007626:	4638      	mov	r0, r7
 8007628:	f000 f87a 	bl	8007720 <_printf_i>
 800762c:	e7eb      	b.n	8007606 <_svfiprintf_r+0x1c2>
 800762e:	bf00      	nop
 8007630:	08008020 	.word	0x08008020
 8007634:	0800802a 	.word	0x0800802a
 8007638:	00000000 	.word	0x00000000
 800763c:	0800738d 	.word	0x0800738d
 8007640:	08008026 	.word	0x08008026

08007644 <_printf_common>:
 8007644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007648:	4616      	mov	r6, r2
 800764a:	4699      	mov	r9, r3
 800764c:	688a      	ldr	r2, [r1, #8]
 800764e:	690b      	ldr	r3, [r1, #16]
 8007650:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007654:	4293      	cmp	r3, r2
 8007656:	bfb8      	it	lt
 8007658:	4613      	movlt	r3, r2
 800765a:	6033      	str	r3, [r6, #0]
 800765c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007660:	4607      	mov	r7, r0
 8007662:	460c      	mov	r4, r1
 8007664:	b10a      	cbz	r2, 800766a <_printf_common+0x26>
 8007666:	3301      	adds	r3, #1
 8007668:	6033      	str	r3, [r6, #0]
 800766a:	6823      	ldr	r3, [r4, #0]
 800766c:	0699      	lsls	r1, r3, #26
 800766e:	bf42      	ittt	mi
 8007670:	6833      	ldrmi	r3, [r6, #0]
 8007672:	3302      	addmi	r3, #2
 8007674:	6033      	strmi	r3, [r6, #0]
 8007676:	6825      	ldr	r5, [r4, #0]
 8007678:	f015 0506 	ands.w	r5, r5, #6
 800767c:	d106      	bne.n	800768c <_printf_common+0x48>
 800767e:	f104 0a19 	add.w	sl, r4, #25
 8007682:	68e3      	ldr	r3, [r4, #12]
 8007684:	6832      	ldr	r2, [r6, #0]
 8007686:	1a9b      	subs	r3, r3, r2
 8007688:	42ab      	cmp	r3, r5
 800768a:	dc26      	bgt.n	80076da <_printf_common+0x96>
 800768c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007690:	1e13      	subs	r3, r2, #0
 8007692:	6822      	ldr	r2, [r4, #0]
 8007694:	bf18      	it	ne
 8007696:	2301      	movne	r3, #1
 8007698:	0692      	lsls	r2, r2, #26
 800769a:	d42b      	bmi.n	80076f4 <_printf_common+0xb0>
 800769c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076a0:	4649      	mov	r1, r9
 80076a2:	4638      	mov	r0, r7
 80076a4:	47c0      	blx	r8
 80076a6:	3001      	adds	r0, #1
 80076a8:	d01e      	beq.n	80076e8 <_printf_common+0xa4>
 80076aa:	6823      	ldr	r3, [r4, #0]
 80076ac:	68e5      	ldr	r5, [r4, #12]
 80076ae:	6832      	ldr	r2, [r6, #0]
 80076b0:	f003 0306 	and.w	r3, r3, #6
 80076b4:	2b04      	cmp	r3, #4
 80076b6:	bf08      	it	eq
 80076b8:	1aad      	subeq	r5, r5, r2
 80076ba:	68a3      	ldr	r3, [r4, #8]
 80076bc:	6922      	ldr	r2, [r4, #16]
 80076be:	bf0c      	ite	eq
 80076c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076c4:	2500      	movne	r5, #0
 80076c6:	4293      	cmp	r3, r2
 80076c8:	bfc4      	itt	gt
 80076ca:	1a9b      	subgt	r3, r3, r2
 80076cc:	18ed      	addgt	r5, r5, r3
 80076ce:	2600      	movs	r6, #0
 80076d0:	341a      	adds	r4, #26
 80076d2:	42b5      	cmp	r5, r6
 80076d4:	d11a      	bne.n	800770c <_printf_common+0xc8>
 80076d6:	2000      	movs	r0, #0
 80076d8:	e008      	b.n	80076ec <_printf_common+0xa8>
 80076da:	2301      	movs	r3, #1
 80076dc:	4652      	mov	r2, sl
 80076de:	4649      	mov	r1, r9
 80076e0:	4638      	mov	r0, r7
 80076e2:	47c0      	blx	r8
 80076e4:	3001      	adds	r0, #1
 80076e6:	d103      	bne.n	80076f0 <_printf_common+0xac>
 80076e8:	f04f 30ff 	mov.w	r0, #4294967295
 80076ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076f0:	3501      	adds	r5, #1
 80076f2:	e7c6      	b.n	8007682 <_printf_common+0x3e>
 80076f4:	18e1      	adds	r1, r4, r3
 80076f6:	1c5a      	adds	r2, r3, #1
 80076f8:	2030      	movs	r0, #48	; 0x30
 80076fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80076fe:	4422      	add	r2, r4
 8007700:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007704:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007708:	3302      	adds	r3, #2
 800770a:	e7c7      	b.n	800769c <_printf_common+0x58>
 800770c:	2301      	movs	r3, #1
 800770e:	4622      	mov	r2, r4
 8007710:	4649      	mov	r1, r9
 8007712:	4638      	mov	r0, r7
 8007714:	47c0      	blx	r8
 8007716:	3001      	adds	r0, #1
 8007718:	d0e6      	beq.n	80076e8 <_printf_common+0xa4>
 800771a:	3601      	adds	r6, #1
 800771c:	e7d9      	b.n	80076d2 <_printf_common+0x8e>
	...

08007720 <_printf_i>:
 8007720:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007724:	460c      	mov	r4, r1
 8007726:	4691      	mov	r9, r2
 8007728:	7e27      	ldrb	r7, [r4, #24]
 800772a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800772c:	2f78      	cmp	r7, #120	; 0x78
 800772e:	4680      	mov	r8, r0
 8007730:	469a      	mov	sl, r3
 8007732:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007736:	d807      	bhi.n	8007748 <_printf_i+0x28>
 8007738:	2f62      	cmp	r7, #98	; 0x62
 800773a:	d80a      	bhi.n	8007752 <_printf_i+0x32>
 800773c:	2f00      	cmp	r7, #0
 800773e:	f000 80d8 	beq.w	80078f2 <_printf_i+0x1d2>
 8007742:	2f58      	cmp	r7, #88	; 0x58
 8007744:	f000 80a3 	beq.w	800788e <_printf_i+0x16e>
 8007748:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800774c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007750:	e03a      	b.n	80077c8 <_printf_i+0xa8>
 8007752:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007756:	2b15      	cmp	r3, #21
 8007758:	d8f6      	bhi.n	8007748 <_printf_i+0x28>
 800775a:	a001      	add	r0, pc, #4	; (adr r0, 8007760 <_printf_i+0x40>)
 800775c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007760:	080077b9 	.word	0x080077b9
 8007764:	080077cd 	.word	0x080077cd
 8007768:	08007749 	.word	0x08007749
 800776c:	08007749 	.word	0x08007749
 8007770:	08007749 	.word	0x08007749
 8007774:	08007749 	.word	0x08007749
 8007778:	080077cd 	.word	0x080077cd
 800777c:	08007749 	.word	0x08007749
 8007780:	08007749 	.word	0x08007749
 8007784:	08007749 	.word	0x08007749
 8007788:	08007749 	.word	0x08007749
 800778c:	080078d9 	.word	0x080078d9
 8007790:	080077fd 	.word	0x080077fd
 8007794:	080078bb 	.word	0x080078bb
 8007798:	08007749 	.word	0x08007749
 800779c:	08007749 	.word	0x08007749
 80077a0:	080078fb 	.word	0x080078fb
 80077a4:	08007749 	.word	0x08007749
 80077a8:	080077fd 	.word	0x080077fd
 80077ac:	08007749 	.word	0x08007749
 80077b0:	08007749 	.word	0x08007749
 80077b4:	080078c3 	.word	0x080078c3
 80077b8:	680b      	ldr	r3, [r1, #0]
 80077ba:	1d1a      	adds	r2, r3, #4
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	600a      	str	r2, [r1, #0]
 80077c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80077c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077c8:	2301      	movs	r3, #1
 80077ca:	e0a3      	b.n	8007914 <_printf_i+0x1f4>
 80077cc:	6825      	ldr	r5, [r4, #0]
 80077ce:	6808      	ldr	r0, [r1, #0]
 80077d0:	062e      	lsls	r6, r5, #24
 80077d2:	f100 0304 	add.w	r3, r0, #4
 80077d6:	d50a      	bpl.n	80077ee <_printf_i+0xce>
 80077d8:	6805      	ldr	r5, [r0, #0]
 80077da:	600b      	str	r3, [r1, #0]
 80077dc:	2d00      	cmp	r5, #0
 80077de:	da03      	bge.n	80077e8 <_printf_i+0xc8>
 80077e0:	232d      	movs	r3, #45	; 0x2d
 80077e2:	426d      	negs	r5, r5
 80077e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077e8:	485e      	ldr	r0, [pc, #376]	; (8007964 <_printf_i+0x244>)
 80077ea:	230a      	movs	r3, #10
 80077ec:	e019      	b.n	8007822 <_printf_i+0x102>
 80077ee:	f015 0f40 	tst.w	r5, #64	; 0x40
 80077f2:	6805      	ldr	r5, [r0, #0]
 80077f4:	600b      	str	r3, [r1, #0]
 80077f6:	bf18      	it	ne
 80077f8:	b22d      	sxthne	r5, r5
 80077fa:	e7ef      	b.n	80077dc <_printf_i+0xbc>
 80077fc:	680b      	ldr	r3, [r1, #0]
 80077fe:	6825      	ldr	r5, [r4, #0]
 8007800:	1d18      	adds	r0, r3, #4
 8007802:	6008      	str	r0, [r1, #0]
 8007804:	0628      	lsls	r0, r5, #24
 8007806:	d501      	bpl.n	800780c <_printf_i+0xec>
 8007808:	681d      	ldr	r5, [r3, #0]
 800780a:	e002      	b.n	8007812 <_printf_i+0xf2>
 800780c:	0669      	lsls	r1, r5, #25
 800780e:	d5fb      	bpl.n	8007808 <_printf_i+0xe8>
 8007810:	881d      	ldrh	r5, [r3, #0]
 8007812:	4854      	ldr	r0, [pc, #336]	; (8007964 <_printf_i+0x244>)
 8007814:	2f6f      	cmp	r7, #111	; 0x6f
 8007816:	bf0c      	ite	eq
 8007818:	2308      	moveq	r3, #8
 800781a:	230a      	movne	r3, #10
 800781c:	2100      	movs	r1, #0
 800781e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007822:	6866      	ldr	r6, [r4, #4]
 8007824:	60a6      	str	r6, [r4, #8]
 8007826:	2e00      	cmp	r6, #0
 8007828:	bfa2      	ittt	ge
 800782a:	6821      	ldrge	r1, [r4, #0]
 800782c:	f021 0104 	bicge.w	r1, r1, #4
 8007830:	6021      	strge	r1, [r4, #0]
 8007832:	b90d      	cbnz	r5, 8007838 <_printf_i+0x118>
 8007834:	2e00      	cmp	r6, #0
 8007836:	d04d      	beq.n	80078d4 <_printf_i+0x1b4>
 8007838:	4616      	mov	r6, r2
 800783a:	fbb5 f1f3 	udiv	r1, r5, r3
 800783e:	fb03 5711 	mls	r7, r3, r1, r5
 8007842:	5dc7      	ldrb	r7, [r0, r7]
 8007844:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007848:	462f      	mov	r7, r5
 800784a:	42bb      	cmp	r3, r7
 800784c:	460d      	mov	r5, r1
 800784e:	d9f4      	bls.n	800783a <_printf_i+0x11a>
 8007850:	2b08      	cmp	r3, #8
 8007852:	d10b      	bne.n	800786c <_printf_i+0x14c>
 8007854:	6823      	ldr	r3, [r4, #0]
 8007856:	07df      	lsls	r7, r3, #31
 8007858:	d508      	bpl.n	800786c <_printf_i+0x14c>
 800785a:	6923      	ldr	r3, [r4, #16]
 800785c:	6861      	ldr	r1, [r4, #4]
 800785e:	4299      	cmp	r1, r3
 8007860:	bfde      	ittt	le
 8007862:	2330      	movle	r3, #48	; 0x30
 8007864:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007868:	f106 36ff 	addle.w	r6, r6, #4294967295
 800786c:	1b92      	subs	r2, r2, r6
 800786e:	6122      	str	r2, [r4, #16]
 8007870:	f8cd a000 	str.w	sl, [sp]
 8007874:	464b      	mov	r3, r9
 8007876:	aa03      	add	r2, sp, #12
 8007878:	4621      	mov	r1, r4
 800787a:	4640      	mov	r0, r8
 800787c:	f7ff fee2 	bl	8007644 <_printf_common>
 8007880:	3001      	adds	r0, #1
 8007882:	d14c      	bne.n	800791e <_printf_i+0x1fe>
 8007884:	f04f 30ff 	mov.w	r0, #4294967295
 8007888:	b004      	add	sp, #16
 800788a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800788e:	4835      	ldr	r0, [pc, #212]	; (8007964 <_printf_i+0x244>)
 8007890:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007894:	6823      	ldr	r3, [r4, #0]
 8007896:	680e      	ldr	r6, [r1, #0]
 8007898:	061f      	lsls	r7, r3, #24
 800789a:	f856 5b04 	ldr.w	r5, [r6], #4
 800789e:	600e      	str	r6, [r1, #0]
 80078a0:	d514      	bpl.n	80078cc <_printf_i+0x1ac>
 80078a2:	07d9      	lsls	r1, r3, #31
 80078a4:	bf44      	itt	mi
 80078a6:	f043 0320 	orrmi.w	r3, r3, #32
 80078aa:	6023      	strmi	r3, [r4, #0]
 80078ac:	b91d      	cbnz	r5, 80078b6 <_printf_i+0x196>
 80078ae:	6823      	ldr	r3, [r4, #0]
 80078b0:	f023 0320 	bic.w	r3, r3, #32
 80078b4:	6023      	str	r3, [r4, #0]
 80078b6:	2310      	movs	r3, #16
 80078b8:	e7b0      	b.n	800781c <_printf_i+0xfc>
 80078ba:	6823      	ldr	r3, [r4, #0]
 80078bc:	f043 0320 	orr.w	r3, r3, #32
 80078c0:	6023      	str	r3, [r4, #0]
 80078c2:	2378      	movs	r3, #120	; 0x78
 80078c4:	4828      	ldr	r0, [pc, #160]	; (8007968 <_printf_i+0x248>)
 80078c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80078ca:	e7e3      	b.n	8007894 <_printf_i+0x174>
 80078cc:	065e      	lsls	r6, r3, #25
 80078ce:	bf48      	it	mi
 80078d0:	b2ad      	uxthmi	r5, r5
 80078d2:	e7e6      	b.n	80078a2 <_printf_i+0x182>
 80078d4:	4616      	mov	r6, r2
 80078d6:	e7bb      	b.n	8007850 <_printf_i+0x130>
 80078d8:	680b      	ldr	r3, [r1, #0]
 80078da:	6826      	ldr	r6, [r4, #0]
 80078dc:	6960      	ldr	r0, [r4, #20]
 80078de:	1d1d      	adds	r5, r3, #4
 80078e0:	600d      	str	r5, [r1, #0]
 80078e2:	0635      	lsls	r5, r6, #24
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	d501      	bpl.n	80078ec <_printf_i+0x1cc>
 80078e8:	6018      	str	r0, [r3, #0]
 80078ea:	e002      	b.n	80078f2 <_printf_i+0x1d2>
 80078ec:	0671      	lsls	r1, r6, #25
 80078ee:	d5fb      	bpl.n	80078e8 <_printf_i+0x1c8>
 80078f0:	8018      	strh	r0, [r3, #0]
 80078f2:	2300      	movs	r3, #0
 80078f4:	6123      	str	r3, [r4, #16]
 80078f6:	4616      	mov	r6, r2
 80078f8:	e7ba      	b.n	8007870 <_printf_i+0x150>
 80078fa:	680b      	ldr	r3, [r1, #0]
 80078fc:	1d1a      	adds	r2, r3, #4
 80078fe:	600a      	str	r2, [r1, #0]
 8007900:	681e      	ldr	r6, [r3, #0]
 8007902:	6862      	ldr	r2, [r4, #4]
 8007904:	2100      	movs	r1, #0
 8007906:	4630      	mov	r0, r6
 8007908:	f7f8 fc62 	bl	80001d0 <memchr>
 800790c:	b108      	cbz	r0, 8007912 <_printf_i+0x1f2>
 800790e:	1b80      	subs	r0, r0, r6
 8007910:	6060      	str	r0, [r4, #4]
 8007912:	6863      	ldr	r3, [r4, #4]
 8007914:	6123      	str	r3, [r4, #16]
 8007916:	2300      	movs	r3, #0
 8007918:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800791c:	e7a8      	b.n	8007870 <_printf_i+0x150>
 800791e:	6923      	ldr	r3, [r4, #16]
 8007920:	4632      	mov	r2, r6
 8007922:	4649      	mov	r1, r9
 8007924:	4640      	mov	r0, r8
 8007926:	47d0      	blx	sl
 8007928:	3001      	adds	r0, #1
 800792a:	d0ab      	beq.n	8007884 <_printf_i+0x164>
 800792c:	6823      	ldr	r3, [r4, #0]
 800792e:	079b      	lsls	r3, r3, #30
 8007930:	d413      	bmi.n	800795a <_printf_i+0x23a>
 8007932:	68e0      	ldr	r0, [r4, #12]
 8007934:	9b03      	ldr	r3, [sp, #12]
 8007936:	4298      	cmp	r0, r3
 8007938:	bfb8      	it	lt
 800793a:	4618      	movlt	r0, r3
 800793c:	e7a4      	b.n	8007888 <_printf_i+0x168>
 800793e:	2301      	movs	r3, #1
 8007940:	4632      	mov	r2, r6
 8007942:	4649      	mov	r1, r9
 8007944:	4640      	mov	r0, r8
 8007946:	47d0      	blx	sl
 8007948:	3001      	adds	r0, #1
 800794a:	d09b      	beq.n	8007884 <_printf_i+0x164>
 800794c:	3501      	adds	r5, #1
 800794e:	68e3      	ldr	r3, [r4, #12]
 8007950:	9903      	ldr	r1, [sp, #12]
 8007952:	1a5b      	subs	r3, r3, r1
 8007954:	42ab      	cmp	r3, r5
 8007956:	dcf2      	bgt.n	800793e <_printf_i+0x21e>
 8007958:	e7eb      	b.n	8007932 <_printf_i+0x212>
 800795a:	2500      	movs	r5, #0
 800795c:	f104 0619 	add.w	r6, r4, #25
 8007960:	e7f5      	b.n	800794e <_printf_i+0x22e>
 8007962:	bf00      	nop
 8007964:	08008031 	.word	0x08008031
 8007968:	08008042 	.word	0x08008042

0800796c <_sbrk_r>:
 800796c:	b538      	push	{r3, r4, r5, lr}
 800796e:	4d06      	ldr	r5, [pc, #24]	; (8007988 <_sbrk_r+0x1c>)
 8007970:	2300      	movs	r3, #0
 8007972:	4604      	mov	r4, r0
 8007974:	4608      	mov	r0, r1
 8007976:	602b      	str	r3, [r5, #0]
 8007978:	f7f9 ffb6 	bl	80018e8 <_sbrk>
 800797c:	1c43      	adds	r3, r0, #1
 800797e:	d102      	bne.n	8007986 <_sbrk_r+0x1a>
 8007980:	682b      	ldr	r3, [r5, #0]
 8007982:	b103      	cbz	r3, 8007986 <_sbrk_r+0x1a>
 8007984:	6023      	str	r3, [r4, #0]
 8007986:	bd38      	pop	{r3, r4, r5, pc}
 8007988:	20001a64 	.word	0x20001a64

0800798c <memmove>:
 800798c:	4288      	cmp	r0, r1
 800798e:	b510      	push	{r4, lr}
 8007990:	eb01 0402 	add.w	r4, r1, r2
 8007994:	d902      	bls.n	800799c <memmove+0x10>
 8007996:	4284      	cmp	r4, r0
 8007998:	4623      	mov	r3, r4
 800799a:	d807      	bhi.n	80079ac <memmove+0x20>
 800799c:	1e43      	subs	r3, r0, #1
 800799e:	42a1      	cmp	r1, r4
 80079a0:	d008      	beq.n	80079b4 <memmove+0x28>
 80079a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80079aa:	e7f8      	b.n	800799e <memmove+0x12>
 80079ac:	4402      	add	r2, r0
 80079ae:	4601      	mov	r1, r0
 80079b0:	428a      	cmp	r2, r1
 80079b2:	d100      	bne.n	80079b6 <memmove+0x2a>
 80079b4:	bd10      	pop	{r4, pc}
 80079b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80079ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80079be:	e7f7      	b.n	80079b0 <memmove+0x24>

080079c0 <__malloc_lock>:
 80079c0:	4801      	ldr	r0, [pc, #4]	; (80079c8 <__malloc_lock+0x8>)
 80079c2:	f7ff bc37 	b.w	8007234 <__retarget_lock_acquire_recursive>
 80079c6:	bf00      	nop
 80079c8:	20001a5c 	.word	0x20001a5c

080079cc <__malloc_unlock>:
 80079cc:	4801      	ldr	r0, [pc, #4]	; (80079d4 <__malloc_unlock+0x8>)
 80079ce:	f7ff bc32 	b.w	8007236 <__retarget_lock_release_recursive>
 80079d2:	bf00      	nop
 80079d4:	20001a5c 	.word	0x20001a5c

080079d8 <_realloc_r>:
 80079d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079da:	4607      	mov	r7, r0
 80079dc:	4614      	mov	r4, r2
 80079de:	460e      	mov	r6, r1
 80079e0:	b921      	cbnz	r1, 80079ec <_realloc_r+0x14>
 80079e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80079e6:	4611      	mov	r1, r2
 80079e8:	f7ff bc76 	b.w	80072d8 <_malloc_r>
 80079ec:	b922      	cbnz	r2, 80079f8 <_realloc_r+0x20>
 80079ee:	f7ff fc23 	bl	8007238 <_free_r>
 80079f2:	4625      	mov	r5, r4
 80079f4:	4628      	mov	r0, r5
 80079f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079f8:	f000 f814 	bl	8007a24 <_malloc_usable_size_r>
 80079fc:	42a0      	cmp	r0, r4
 80079fe:	d20f      	bcs.n	8007a20 <_realloc_r+0x48>
 8007a00:	4621      	mov	r1, r4
 8007a02:	4638      	mov	r0, r7
 8007a04:	f7ff fc68 	bl	80072d8 <_malloc_r>
 8007a08:	4605      	mov	r5, r0
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	d0f2      	beq.n	80079f4 <_realloc_r+0x1c>
 8007a0e:	4631      	mov	r1, r6
 8007a10:	4622      	mov	r2, r4
 8007a12:	f7ff fbc5 	bl	80071a0 <memcpy>
 8007a16:	4631      	mov	r1, r6
 8007a18:	4638      	mov	r0, r7
 8007a1a:	f7ff fc0d 	bl	8007238 <_free_r>
 8007a1e:	e7e9      	b.n	80079f4 <_realloc_r+0x1c>
 8007a20:	4635      	mov	r5, r6
 8007a22:	e7e7      	b.n	80079f4 <_realloc_r+0x1c>

08007a24 <_malloc_usable_size_r>:
 8007a24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a28:	1f18      	subs	r0, r3, #4
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	bfbc      	itt	lt
 8007a2e:	580b      	ldrlt	r3, [r1, r0]
 8007a30:	18c0      	addlt	r0, r0, r3
 8007a32:	4770      	bx	lr
 8007a34:	0000      	movs	r0, r0
	...

08007a38 <atan>:
 8007a38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a3c:	ec55 4b10 	vmov	r4, r5, d0
 8007a40:	4bc3      	ldr	r3, [pc, #780]	; (8007d50 <atan+0x318>)
 8007a42:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007a46:	429e      	cmp	r6, r3
 8007a48:	46ab      	mov	fp, r5
 8007a4a:	dd18      	ble.n	8007a7e <atan+0x46>
 8007a4c:	4bc1      	ldr	r3, [pc, #772]	; (8007d54 <atan+0x31c>)
 8007a4e:	429e      	cmp	r6, r3
 8007a50:	dc01      	bgt.n	8007a56 <atan+0x1e>
 8007a52:	d109      	bne.n	8007a68 <atan+0x30>
 8007a54:	b144      	cbz	r4, 8007a68 <atan+0x30>
 8007a56:	4622      	mov	r2, r4
 8007a58:	462b      	mov	r3, r5
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	4629      	mov	r1, r5
 8007a5e:	f7f8 fc0d 	bl	800027c <__adddf3>
 8007a62:	4604      	mov	r4, r0
 8007a64:	460d      	mov	r5, r1
 8007a66:	e006      	b.n	8007a76 <atan+0x3e>
 8007a68:	f1bb 0f00 	cmp.w	fp, #0
 8007a6c:	f300 8131 	bgt.w	8007cd2 <atan+0x29a>
 8007a70:	a59b      	add	r5, pc, #620	; (adr r5, 8007ce0 <atan+0x2a8>)
 8007a72:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007a76:	ec45 4b10 	vmov	d0, r4, r5
 8007a7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a7e:	4bb6      	ldr	r3, [pc, #728]	; (8007d58 <atan+0x320>)
 8007a80:	429e      	cmp	r6, r3
 8007a82:	dc14      	bgt.n	8007aae <atan+0x76>
 8007a84:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8007a88:	429e      	cmp	r6, r3
 8007a8a:	dc0d      	bgt.n	8007aa8 <atan+0x70>
 8007a8c:	a396      	add	r3, pc, #600	; (adr r3, 8007ce8 <atan+0x2b0>)
 8007a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a92:	ee10 0a10 	vmov	r0, s0
 8007a96:	4629      	mov	r1, r5
 8007a98:	f7f8 fbf0 	bl	800027c <__adddf3>
 8007a9c:	4baf      	ldr	r3, [pc, #700]	; (8007d5c <atan+0x324>)
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f7f9 f832 	bl	8000b08 <__aeabi_dcmpgt>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	d1e6      	bne.n	8007a76 <atan+0x3e>
 8007aa8:	f04f 3aff 	mov.w	sl, #4294967295
 8007aac:	e02b      	b.n	8007b06 <atan+0xce>
 8007aae:	f000 f963 	bl	8007d78 <fabs>
 8007ab2:	4bab      	ldr	r3, [pc, #684]	; (8007d60 <atan+0x328>)
 8007ab4:	429e      	cmp	r6, r3
 8007ab6:	ec55 4b10 	vmov	r4, r5, d0
 8007aba:	f300 80bf 	bgt.w	8007c3c <atan+0x204>
 8007abe:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8007ac2:	429e      	cmp	r6, r3
 8007ac4:	f300 80a0 	bgt.w	8007c08 <atan+0x1d0>
 8007ac8:	ee10 2a10 	vmov	r2, s0
 8007acc:	ee10 0a10 	vmov	r0, s0
 8007ad0:	462b      	mov	r3, r5
 8007ad2:	4629      	mov	r1, r5
 8007ad4:	f7f8 fbd2 	bl	800027c <__adddf3>
 8007ad8:	4ba0      	ldr	r3, [pc, #640]	; (8007d5c <atan+0x324>)
 8007ada:	2200      	movs	r2, #0
 8007adc:	f7f8 fbcc 	bl	8000278 <__aeabi_dsub>
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	4606      	mov	r6, r0
 8007ae4:	460f      	mov	r7, r1
 8007ae6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007aea:	4620      	mov	r0, r4
 8007aec:	4629      	mov	r1, r5
 8007aee:	f7f8 fbc5 	bl	800027c <__adddf3>
 8007af2:	4602      	mov	r2, r0
 8007af4:	460b      	mov	r3, r1
 8007af6:	4630      	mov	r0, r6
 8007af8:	4639      	mov	r1, r7
 8007afa:	f7f8 fe9f 	bl	800083c <__aeabi_ddiv>
 8007afe:	f04f 0a00 	mov.w	sl, #0
 8007b02:	4604      	mov	r4, r0
 8007b04:	460d      	mov	r5, r1
 8007b06:	4622      	mov	r2, r4
 8007b08:	462b      	mov	r3, r5
 8007b0a:	4620      	mov	r0, r4
 8007b0c:	4629      	mov	r1, r5
 8007b0e:	f7f8 fd6b 	bl	80005e8 <__aeabi_dmul>
 8007b12:	4602      	mov	r2, r0
 8007b14:	460b      	mov	r3, r1
 8007b16:	4680      	mov	r8, r0
 8007b18:	4689      	mov	r9, r1
 8007b1a:	f7f8 fd65 	bl	80005e8 <__aeabi_dmul>
 8007b1e:	a374      	add	r3, pc, #464	; (adr r3, 8007cf0 <atan+0x2b8>)
 8007b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b24:	4606      	mov	r6, r0
 8007b26:	460f      	mov	r7, r1
 8007b28:	f7f8 fd5e 	bl	80005e8 <__aeabi_dmul>
 8007b2c:	a372      	add	r3, pc, #456	; (adr r3, 8007cf8 <atan+0x2c0>)
 8007b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b32:	f7f8 fba3 	bl	800027c <__adddf3>
 8007b36:	4632      	mov	r2, r6
 8007b38:	463b      	mov	r3, r7
 8007b3a:	f7f8 fd55 	bl	80005e8 <__aeabi_dmul>
 8007b3e:	a370      	add	r3, pc, #448	; (adr r3, 8007d00 <atan+0x2c8>)
 8007b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b44:	f7f8 fb9a 	bl	800027c <__adddf3>
 8007b48:	4632      	mov	r2, r6
 8007b4a:	463b      	mov	r3, r7
 8007b4c:	f7f8 fd4c 	bl	80005e8 <__aeabi_dmul>
 8007b50:	a36d      	add	r3, pc, #436	; (adr r3, 8007d08 <atan+0x2d0>)
 8007b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b56:	f7f8 fb91 	bl	800027c <__adddf3>
 8007b5a:	4632      	mov	r2, r6
 8007b5c:	463b      	mov	r3, r7
 8007b5e:	f7f8 fd43 	bl	80005e8 <__aeabi_dmul>
 8007b62:	a36b      	add	r3, pc, #428	; (adr r3, 8007d10 <atan+0x2d8>)
 8007b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b68:	f7f8 fb88 	bl	800027c <__adddf3>
 8007b6c:	4632      	mov	r2, r6
 8007b6e:	463b      	mov	r3, r7
 8007b70:	f7f8 fd3a 	bl	80005e8 <__aeabi_dmul>
 8007b74:	a368      	add	r3, pc, #416	; (adr r3, 8007d18 <atan+0x2e0>)
 8007b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7a:	f7f8 fb7f 	bl	800027c <__adddf3>
 8007b7e:	4642      	mov	r2, r8
 8007b80:	464b      	mov	r3, r9
 8007b82:	f7f8 fd31 	bl	80005e8 <__aeabi_dmul>
 8007b86:	a366      	add	r3, pc, #408	; (adr r3, 8007d20 <atan+0x2e8>)
 8007b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8c:	4680      	mov	r8, r0
 8007b8e:	4689      	mov	r9, r1
 8007b90:	4630      	mov	r0, r6
 8007b92:	4639      	mov	r1, r7
 8007b94:	f7f8 fd28 	bl	80005e8 <__aeabi_dmul>
 8007b98:	a363      	add	r3, pc, #396	; (adr r3, 8007d28 <atan+0x2f0>)
 8007b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9e:	f7f8 fb6b 	bl	8000278 <__aeabi_dsub>
 8007ba2:	4632      	mov	r2, r6
 8007ba4:	463b      	mov	r3, r7
 8007ba6:	f7f8 fd1f 	bl	80005e8 <__aeabi_dmul>
 8007baa:	a361      	add	r3, pc, #388	; (adr r3, 8007d30 <atan+0x2f8>)
 8007bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb0:	f7f8 fb62 	bl	8000278 <__aeabi_dsub>
 8007bb4:	4632      	mov	r2, r6
 8007bb6:	463b      	mov	r3, r7
 8007bb8:	f7f8 fd16 	bl	80005e8 <__aeabi_dmul>
 8007bbc:	a35e      	add	r3, pc, #376	; (adr r3, 8007d38 <atan+0x300>)
 8007bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc2:	f7f8 fb59 	bl	8000278 <__aeabi_dsub>
 8007bc6:	4632      	mov	r2, r6
 8007bc8:	463b      	mov	r3, r7
 8007bca:	f7f8 fd0d 	bl	80005e8 <__aeabi_dmul>
 8007bce:	a35c      	add	r3, pc, #368	; (adr r3, 8007d40 <atan+0x308>)
 8007bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd4:	f7f8 fb50 	bl	8000278 <__aeabi_dsub>
 8007bd8:	4632      	mov	r2, r6
 8007bda:	463b      	mov	r3, r7
 8007bdc:	f7f8 fd04 	bl	80005e8 <__aeabi_dmul>
 8007be0:	4602      	mov	r2, r0
 8007be2:	460b      	mov	r3, r1
 8007be4:	4640      	mov	r0, r8
 8007be6:	4649      	mov	r1, r9
 8007be8:	f7f8 fb48 	bl	800027c <__adddf3>
 8007bec:	4622      	mov	r2, r4
 8007bee:	462b      	mov	r3, r5
 8007bf0:	f7f8 fcfa 	bl	80005e8 <__aeabi_dmul>
 8007bf4:	f1ba 3fff 	cmp.w	sl, #4294967295
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	d14b      	bne.n	8007c96 <atan+0x25e>
 8007bfe:	4620      	mov	r0, r4
 8007c00:	4629      	mov	r1, r5
 8007c02:	f7f8 fb39 	bl	8000278 <__aeabi_dsub>
 8007c06:	e72c      	b.n	8007a62 <atan+0x2a>
 8007c08:	ee10 0a10 	vmov	r0, s0
 8007c0c:	4b53      	ldr	r3, [pc, #332]	; (8007d5c <atan+0x324>)
 8007c0e:	2200      	movs	r2, #0
 8007c10:	4629      	mov	r1, r5
 8007c12:	f7f8 fb31 	bl	8000278 <__aeabi_dsub>
 8007c16:	4b51      	ldr	r3, [pc, #324]	; (8007d5c <atan+0x324>)
 8007c18:	4606      	mov	r6, r0
 8007c1a:	460f      	mov	r7, r1
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	4620      	mov	r0, r4
 8007c20:	4629      	mov	r1, r5
 8007c22:	f7f8 fb2b 	bl	800027c <__adddf3>
 8007c26:	4602      	mov	r2, r0
 8007c28:	460b      	mov	r3, r1
 8007c2a:	4630      	mov	r0, r6
 8007c2c:	4639      	mov	r1, r7
 8007c2e:	f7f8 fe05 	bl	800083c <__aeabi_ddiv>
 8007c32:	f04f 0a01 	mov.w	sl, #1
 8007c36:	4604      	mov	r4, r0
 8007c38:	460d      	mov	r5, r1
 8007c3a:	e764      	b.n	8007b06 <atan+0xce>
 8007c3c:	4b49      	ldr	r3, [pc, #292]	; (8007d64 <atan+0x32c>)
 8007c3e:	429e      	cmp	r6, r3
 8007c40:	da1d      	bge.n	8007c7e <atan+0x246>
 8007c42:	ee10 0a10 	vmov	r0, s0
 8007c46:	4b48      	ldr	r3, [pc, #288]	; (8007d68 <atan+0x330>)
 8007c48:	2200      	movs	r2, #0
 8007c4a:	4629      	mov	r1, r5
 8007c4c:	f7f8 fb14 	bl	8000278 <__aeabi_dsub>
 8007c50:	4b45      	ldr	r3, [pc, #276]	; (8007d68 <atan+0x330>)
 8007c52:	4606      	mov	r6, r0
 8007c54:	460f      	mov	r7, r1
 8007c56:	2200      	movs	r2, #0
 8007c58:	4620      	mov	r0, r4
 8007c5a:	4629      	mov	r1, r5
 8007c5c:	f7f8 fcc4 	bl	80005e8 <__aeabi_dmul>
 8007c60:	4b3e      	ldr	r3, [pc, #248]	; (8007d5c <atan+0x324>)
 8007c62:	2200      	movs	r2, #0
 8007c64:	f7f8 fb0a 	bl	800027c <__adddf3>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	4630      	mov	r0, r6
 8007c6e:	4639      	mov	r1, r7
 8007c70:	f7f8 fde4 	bl	800083c <__aeabi_ddiv>
 8007c74:	f04f 0a02 	mov.w	sl, #2
 8007c78:	4604      	mov	r4, r0
 8007c7a:	460d      	mov	r5, r1
 8007c7c:	e743      	b.n	8007b06 <atan+0xce>
 8007c7e:	462b      	mov	r3, r5
 8007c80:	ee10 2a10 	vmov	r2, s0
 8007c84:	4939      	ldr	r1, [pc, #228]	; (8007d6c <atan+0x334>)
 8007c86:	2000      	movs	r0, #0
 8007c88:	f7f8 fdd8 	bl	800083c <__aeabi_ddiv>
 8007c8c:	f04f 0a03 	mov.w	sl, #3
 8007c90:	4604      	mov	r4, r0
 8007c92:	460d      	mov	r5, r1
 8007c94:	e737      	b.n	8007b06 <atan+0xce>
 8007c96:	4b36      	ldr	r3, [pc, #216]	; (8007d70 <atan+0x338>)
 8007c98:	4e36      	ldr	r6, [pc, #216]	; (8007d74 <atan+0x33c>)
 8007c9a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8007c9e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8007ca2:	e9da 2300 	ldrd	r2, r3, [sl]
 8007ca6:	f7f8 fae7 	bl	8000278 <__aeabi_dsub>
 8007caa:	4622      	mov	r2, r4
 8007cac:	462b      	mov	r3, r5
 8007cae:	f7f8 fae3 	bl	8000278 <__aeabi_dsub>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	460b      	mov	r3, r1
 8007cb6:	e9d6 0100 	ldrd	r0, r1, [r6]
 8007cba:	f7f8 fadd 	bl	8000278 <__aeabi_dsub>
 8007cbe:	f1bb 0f00 	cmp.w	fp, #0
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	460d      	mov	r5, r1
 8007cc6:	f6bf aed6 	bge.w	8007a76 <atan+0x3e>
 8007cca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007cce:	461d      	mov	r5, r3
 8007cd0:	e6d1      	b.n	8007a76 <atan+0x3e>
 8007cd2:	a51d      	add	r5, pc, #116	; (adr r5, 8007d48 <atan+0x310>)
 8007cd4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007cd8:	e6cd      	b.n	8007a76 <atan+0x3e>
 8007cda:	bf00      	nop
 8007cdc:	f3af 8000 	nop.w
 8007ce0:	54442d18 	.word	0x54442d18
 8007ce4:	bff921fb 	.word	0xbff921fb
 8007ce8:	8800759c 	.word	0x8800759c
 8007cec:	7e37e43c 	.word	0x7e37e43c
 8007cf0:	e322da11 	.word	0xe322da11
 8007cf4:	3f90ad3a 	.word	0x3f90ad3a
 8007cf8:	24760deb 	.word	0x24760deb
 8007cfc:	3fa97b4b 	.word	0x3fa97b4b
 8007d00:	a0d03d51 	.word	0xa0d03d51
 8007d04:	3fb10d66 	.word	0x3fb10d66
 8007d08:	c54c206e 	.word	0xc54c206e
 8007d0c:	3fb745cd 	.word	0x3fb745cd
 8007d10:	920083ff 	.word	0x920083ff
 8007d14:	3fc24924 	.word	0x3fc24924
 8007d18:	5555550d 	.word	0x5555550d
 8007d1c:	3fd55555 	.word	0x3fd55555
 8007d20:	2c6a6c2f 	.word	0x2c6a6c2f
 8007d24:	bfa2b444 	.word	0xbfa2b444
 8007d28:	52defd9a 	.word	0x52defd9a
 8007d2c:	3fadde2d 	.word	0x3fadde2d
 8007d30:	af749a6d 	.word	0xaf749a6d
 8007d34:	3fb3b0f2 	.word	0x3fb3b0f2
 8007d38:	fe231671 	.word	0xfe231671
 8007d3c:	3fbc71c6 	.word	0x3fbc71c6
 8007d40:	9998ebc4 	.word	0x9998ebc4
 8007d44:	3fc99999 	.word	0x3fc99999
 8007d48:	54442d18 	.word	0x54442d18
 8007d4c:	3ff921fb 	.word	0x3ff921fb
 8007d50:	440fffff 	.word	0x440fffff
 8007d54:	7ff00000 	.word	0x7ff00000
 8007d58:	3fdbffff 	.word	0x3fdbffff
 8007d5c:	3ff00000 	.word	0x3ff00000
 8007d60:	3ff2ffff 	.word	0x3ff2ffff
 8007d64:	40038000 	.word	0x40038000
 8007d68:	3ff80000 	.word	0x3ff80000
 8007d6c:	bff00000 	.word	0xbff00000
 8007d70:	08008078 	.word	0x08008078
 8007d74:	08008058 	.word	0x08008058

08007d78 <fabs>:
 8007d78:	ec51 0b10 	vmov	r0, r1, d0
 8007d7c:	ee10 2a10 	vmov	r2, s0
 8007d80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007d84:	ec43 2b10 	vmov	d0, r2, r3
 8007d88:	4770      	bx	lr
	...

08007d8c <trunc>:
 8007d8c:	ec51 0b10 	vmov	r0, r1, d0
 8007d90:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007d94:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8007d98:	2b13      	cmp	r3, #19
 8007d9a:	b5d0      	push	{r4, r6, r7, lr}
 8007d9c:	460c      	mov	r4, r1
 8007d9e:	dc10      	bgt.n	8007dc2 <trunc+0x36>
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	bfa5      	ittet	ge
 8007da4:	4a11      	ldrge	r2, [pc, #68]	; (8007dec <trunc+0x60>)
 8007da6:	fa42 f303 	asrge.w	r3, r2, r3
 8007daa:	2100      	movlt	r1, #0
 8007dac:	2100      	movge	r1, #0
 8007dae:	bfb9      	ittee	lt
 8007db0:	2000      	movlt	r0, #0
 8007db2:	f004 4100 	andlt.w	r1, r4, #2147483648	; 0x80000000
 8007db6:	2000      	movge	r0, #0
 8007db8:	ea24 0103 	bicge.w	r1, r4, r3
 8007dbc:	ec41 0b10 	vmov	d0, r0, r1
 8007dc0:	bdd0      	pop	{r4, r6, r7, pc}
 8007dc2:	2b33      	cmp	r3, #51	; 0x33
 8007dc4:	dd08      	ble.n	8007dd8 <trunc+0x4c>
 8007dc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dca:	d1f7      	bne.n	8007dbc <trunc+0x30>
 8007dcc:	ee10 2a10 	vmov	r2, s0
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	f7f8 fa53 	bl	800027c <__adddf3>
 8007dd6:	e7f1      	b.n	8007dbc <trunc+0x30>
 8007dd8:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8007ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8007de0:	fa23 f202 	lsr.w	r2, r3, r2
 8007de4:	ea20 0602 	bic.w	r6, r0, r2
 8007de8:	4630      	mov	r0, r6
 8007dea:	e7e7      	b.n	8007dbc <trunc+0x30>
 8007dec:	000fffff 	.word	0x000fffff

08007df0 <_init>:
 8007df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007df2:	bf00      	nop
 8007df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007df6:	bc08      	pop	{r3}
 8007df8:	469e      	mov	lr, r3
 8007dfa:	4770      	bx	lr

08007dfc <_fini>:
 8007dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dfe:	bf00      	nop
 8007e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e02:	bc08      	pop	{r3}
 8007e04:	469e      	mov	lr, r3
 8007e06:	4770      	bx	lr
