{"sha": "a48be73babd27c9deabf099b7202643dd447c9dc", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTQ4YmU3M2JhYmQyN2M5ZGVhYmYwOTliNzIwMjY0M2RkNDQ3YzlkYw==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2018-10-22T07:35:48Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2018-10-22T07:35:48Z"}, "message": "i386: Enable AVX512 memory broadcast for INT andnot\n\nMany AVX512 vector operations can broadcast from a scalar memory source.\nThis patch enables memory broadcast for INT andnot operations.\n\ngcc/\n\n\tPR target/72782\n\t* config/i386/sse.md (*andnot<mode>3_bcst): New.\n\ngcc/testsuite/\n\n\tPR target/72782\n\t* gcc.target/i386/avx512f-andn-di-zmm-1.c: New test.\n\t* gcc.target/i386/avx512f-andn-si-zmm-1.c: Likewise.\n\t* gcc.target/i386/avx512f-andn-si-zmm-2.c: Likewise.\n\t* gcc.target/i386/avx512f-andn-si-zmm-3.c: Likewise.\n\t* gcc.target/i386/avx512f-andn-si-zmm-4.c: Likewise.\n\t* gcc.target/i386/avx512f-andn-si-zmm-5.c: Likewise.\n\t* gcc.target/i386/avx512vl-andn-si-xmm-1.c: Likewise.\n\t* gcc.target/i386/avx512vl-andn-si-ymm-1.c: Likewise.\n\nFrom-SVN: r265370", "tree": {"sha": "fe7aa5f35d3d6c32c85c6ead27514e8bec36a5e9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fe7aa5f35d3d6c32c85c6ead27514e8bec36a5e9"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a48be73babd27c9deabf099b7202643dd447c9dc", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a48be73babd27c9deabf099b7202643dd447c9dc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a48be73babd27c9deabf099b7202643dd447c9dc", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a48be73babd27c9deabf099b7202643dd447c9dc/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "0844e4324e7a6a92d76ff781e61ab086f528881d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0844e4324e7a6a92d76ff781e61ab086f528881d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0844e4324e7a6a92d76ff781e61ab086f528881d"}], "stats": {"total": 126, "additions": 126, "deletions": 0}, "files": [{"sha": "7b1a98b8fb4825c47afebeb2dd5c640006db1f0c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a48be73babd27c9deabf099b7202643dd447c9dc", "patch": "@@ -1,3 +1,8 @@\n+2018-10-22  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/72782\n+\t* config/i386/sse.md (*andnot<mode>3_bcst): New.\n+\n 2018-10-22  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/72782"}, {"sha": "ee73e1fdf80b147202b46186697344bc20c4be9d", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=a48be73babd27c9deabf099b7202643dd447c9dc", "patch": "@@ -12102,6 +12102,19 @@\n \t      ]\n \t      (const_string \"<sseinsnmode>\")))])\n \n+(define_insn \"*andnot<mode>3_bcst\"\n+  [(set (match_operand:VI 0 \"register_operand\" \"=v\")\n+\t(and:VI\n+\t  (not:VI48_AVX512VL\n+\t     (match_operand:VI48_AVX512VL 1 \"register_operand\" \"v\"))\n+\t  (vec_duplicate:VI48_AVX512VL\n+\t    (match_operand:<ssescalarmode> 2 \"memory_operand\" \"m\"))))]\n+  \"TARGET_AVX512F\"\n+  \"vpandn<ssemodesuffix>\\t{%2<avx512bcst>, %1, %0|%0, %1, %2<avx512bcst>}\"\n+  [(set_attr \"type\" \"sselog\")\n+   (set_attr \"prefix\" \"evex\")\n+   (set_attr \"mode\" \"<sseinsnmode>\")])\n+\n (define_insn \"*andnot<mode>3_mask\"\n   [(set (match_operand:VI48_AVX512VL 0 \"register_operand\" \"=v\")\n \t(vec_merge:VI48_AVX512VL"}, {"sha": "27d1ab98718636bd5fd17c634dd7eaa9843cc479", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=a48be73babd27c9deabf099b7202643dd447c9dc", "patch": "@@ -1,3 +1,15 @@\n+2018-10-22  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/72782\n+\t* gcc.target/i386/avx512f-andn-di-zmm-1.c: New test.\n+\t* gcc.target/i386/avx512f-andn-si-zmm-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-andn-si-zmm-2.c: Likewise.\n+\t* gcc.target/i386/avx512f-andn-si-zmm-3.c: Likewise.\n+\t* gcc.target/i386/avx512f-andn-si-zmm-4.c: Likewise.\n+\t* gcc.target/i386/avx512f-andn-si-zmm-5.c: Likewise.\n+\t* gcc.target/i386/avx512vl-andn-si-xmm-1.c: Likewise.\n+\t* gcc.target/i386/avx512vl-andn-si-ymm-1.c: Likewise.\n+\n 2018-10-22  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/72782"}, {"sha": "1450d3c1914be321366245922afdb9f55b2cd900", "filename": "gcc/testsuite/gcc.target/i386/avx512f-andn-di-zmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-di-zmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-di-zmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-di-zmm-1.c?ref=a48be73babd27c9deabf099b7202643dd447c9dc", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpandnq\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastq\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op andnot\n+#define suffix epi64\n+#define SCALAR long long\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "c9d8a8202950afb3caf895ac9e8e96b91ddf8698", "filename": "gcc/testsuite/gcc.target/i386/avx512f-andn-si-zmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-1.c?ref=a48be73babd27c9deabf099b7202643dd447c9dc", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpandnd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op andnot\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "a9608ca095d46edf4f940f614ec41f52e083951e", "filename": "gcc/testsuite/gcc.target/i386/avx512f-andn-si-zmm-2.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-2.c?ref=a48be73babd27c9deabf099b7202643dd447c9dc", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vpandnd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op andnot\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-2.h\""}, {"sha": "71751fc874cc8d90a13fdb056765802e7af657fd", "filename": "gcc/testsuite/gcc.target/i386/avx512f-andn-si-zmm-3.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-3.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-3.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-3.c?ref=a48be73babd27c9deabf099b7202643dd447c9dc", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vpandnd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op andnot\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-3.h\""}, {"sha": "d74c373d435f13b8ae2c9e9916e96f99f7877faf", "filename": "gcc/testsuite/gcc.target/i386/avx512f-andn-si-zmm-4.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-4.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-4.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-4.c?ref=a48be73babd27c9deabf099b7202643dd447c9dc", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile { target { ! ia32 } } } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vpandnd\\[ \\\\t\\]+%zmm\\[0-9\\]+, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op andnot\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-4.h\""}, {"sha": "8211815dbbbf7a21edf2b2a3cadd703d6ad7dc54", "filename": "gcc/testsuite/gcc.target/i386/avx512f-andn-si-zmm-5.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-5.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-5.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-andn-si-zmm-5.c?ref=a48be73babd27c9deabf099b7202643dd447c9dc", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpandnd\\[ \\\\t\\]+\\[^\\n\\]*\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op andnot\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-5.h\""}, {"sha": "0b084ae5f7b7245f4be2abeadf2993950ec72bbd", "filename": "gcc/testsuite/gcc.target/i386/avx512vl-andn-si-xmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-andn-si-xmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-andn-si-xmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-andn-si-xmm-1.c?ref=a48be73babd27c9deabf099b7202643dd447c9dc", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512vl -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpandnd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %xmm\\[0-9\\]+, %xmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%xmm\\[0-9\\]+\" } } */\n+\n+#include <immintrin.h>\n+\n+__m128i\n+foo (__m128i x, int *f)\n+{\n+  return (__m128i) (~(__v4su) x & (__v4su) _mm_set1_epi32 (*f));\n+}"}, {"sha": "cd27b40ba4465007d262cb9c62b324b5c39c9b57", "filename": "gcc/testsuite/gcc.target/i386/avx512vl-andn-si-ymm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-andn-si-ymm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a48be73babd27c9deabf099b7202643dd447c9dc/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-andn-si-ymm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-andn-si-ymm-1.c?ref=a48be73babd27c9deabf099b7202643dd447c9dc", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512vl -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpandnd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %ymm\\[0-9\\]+, %ymm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%ymm\\[0-9\\]+\" } } */\n+\n+#include <immintrin.h>\n+\n+__m256i\n+foo (__m256i x, int *f)\n+{\n+  return (__m256i) (~(__v8su) x & (__v8su) _mm256_set1_epi32 (*f));\n+}"}]}