#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 14 18:44:01 2019
# Process ID: 2352
# Current directory: D:/A fall 2019/eecs31l/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14384 D:\A fall 2019\eecs31l\project_1\project_1.xpr
# Log file: D:/A fall 2019/eecs31l/project_1/vivado.log
# Journal file: D:/A fall 2019/eecs31l/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/A fall 2019/eecs31l/project_1/project_1.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/A fall 2019/eecs31l/project_1/project_1.srcs/sim_1/imports/project_1/FA_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 776.406 ; gain = 52.480
close_project
create_project project_2 {D:/A fall 2019/eecs31l/project_1/project_2} -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
file mkdir D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new
file mkdir D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new
file mkdir D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new
file mkdir {D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new}
close [ open {D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new/FA_2.vhd} w ]
add_files {{D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new/FA_2.vhd}}
update_compile_order -fileset sources_1
file mkdir D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new
file mkdir D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new
file mkdir D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new
file mkdir D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new
file mkdir D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new
file mkdir {D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new}
close [ open {D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd} w ]
add_files -fileset sim_1 {{D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new/FA_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-307] analyzing entity Full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_2_behav xil_defaultlib.FA_2 -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.FA_2 in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 848.984 ; gain = 1.250
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new/FA_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-307] analyzing entity Full_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_behav xil_defaultlib.FA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.fa
Built simulation snapshot FA_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/A -notrace
couldn't read file "D:/A": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 14 18:50:10 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FA_behav -key {Behavioral:sim_1:Functional:FA} -tclbatch {FA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source FA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 869.887 ; gain = 16.012
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_behav xil_defaultlib.FA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 870.293 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_behav xil_defaultlib.FA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 873.820 ; gain = 3.527
run all
run all
add_force {/FA/A2A1} -radix bin {11 0ns} -cancel_after 20ns
add_force {/FA/B2B1} -radix hex {01 0ns} -cancel_after 20ns
add_force {/FA/Cin} -radix bin {1 0ns} -cancel_after 20ns
add_force {/FA/B2B1} -radix bin {01 0ns} -cancel_after 20ns
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_behav xil_defaultlib.FA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_behav xil_defaultlib.FA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FA_behav -key {Behavioral:sim_1:Functional:FA} -tclbatch {FA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source FA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 882.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_behav xil_defaultlib.FA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 882.574 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_behav xil_defaultlib.FA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 886.848 ; gain = 0.000
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fa_2 remains a black-box since it has no binding entity [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:31]
ERROR: [VRFC 10-718] formal port <a> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:17]
ERROR: [VRFC 10-718] formal port <b> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:18]
ERROR: [VRFC 10-718] formal port <sum> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:20]
ERROR: [VRFC 10-718] formal port <carry> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fa_2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fa_2 remains a black-box since it has no binding entity [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:31]
ERROR: [VRFC 10-718] formal port <a> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:17]
ERROR: [VRFC 10-718] formal port <b> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:18]
ERROR: [VRFC 10-718] formal port <sum> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:20]
ERROR: [VRFC 10-718] formal port <carry> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fa_2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fa_2 remains a black-box since it has no binding entity [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:31]
ERROR: [VRFC 10-718] formal port <a> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:17]
ERROR: [VRFC 10-718] formal port <b> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:18]
ERROR: [VRFC 10-718] formal port <sum> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:20]
ERROR: [VRFC 10-718] formal port <carry> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fa_2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fa_2 remains a black-box since it has no binding entity [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:31]
ERROR: [VRFC 10-718] formal port <a> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:17]
ERROR: [VRFC 10-718] formal port <b> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:18]
ERROR: [VRFC 10-718] formal port <sum> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:20]
ERROR: [VRFC 10-718] formal port <carry> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fa_2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fa_2 remains a black-box since it has no binding entity [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:31]
ERROR: [VRFC 10-718] formal port <a> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:17]
ERROR: [VRFC 10-718] formal port <b> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:18]
ERROR: [VRFC 10-718] formal port <sum> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:20]
ERROR: [VRFC 10-718] formal port <carry> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fa_2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fa_2 remains a black-box since it has no binding entity [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:31]
ERROR: [VRFC 10-619] entity port a2a1 does not match with type std_logic of component port [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:17]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 2 [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:17]
ERROR: [VRFC 10-619] entity port b2b1 does not match with type std_logic of component port [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:18]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 2 [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:18]
ERROR: [VRFC 10-619] entity port sum1sum2 does not match with type std_logic of component port [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:20]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 2 [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fa_2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fa_2 remains a black-box since it has no binding entity [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:31]
ERROR: [VRFC 10-718] formal port <a> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:17]
ERROR: [VRFC 10-718] formal port <b> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:18]
ERROR: [VRFC 10-718] formal port <c> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:19]
ERROR: [VRFC 10-718] formal port <sum> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:20]
ERROR: [VRFC 10-718] formal port <Carryout> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fa_2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fa_2 remains a black-box since it has no binding entity [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:31]
ERROR: [VRFC 10-619] entity port a2a1 does not match with type std_logic of component port [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:17]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 2 [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:17]
ERROR: [VRFC 10-619] entity port b2b1 does not match with type std_logic of component port [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:18]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 2 [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:18]
ERROR: [VRFC 10-619] entity port sum1sum2 does not match with type std_logic of component port [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:20]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 2 [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fa_2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fa_2 remains a black-box since it has no binding entity [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:31]
ERROR: [VRFC 10-718] formal port <a> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:17]
ERROR: [VRFC 10-718] formal port <b> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:18]
ERROR: [VRFC 10-718] formal port <c> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:19]
ERROR: [VRFC 10-718] formal port <sum> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:20]
ERROR: [VRFC 10-718] formal port <Carry> does not exist in entity <FA>.  Please compare the definition of block <FA> to its component declaration and its instantion to detect the mismatch. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fa_2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.FA [fa_default]
Compiling architecture tb of entity xil_defaultlib.tb_fa_2
Built simulation snapshot tb_FA_2_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/A -notrace
couldn't read file "D:/A": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 14 19:40:57 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FA_2_behav -key {Behavioral:sim_1:Functional:tb_FA_2} -tclbatch {tb_FA_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_FA_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FA_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 891.754 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.FA [fa_default]
Compiling architecture tb of entity xil_defaultlib.tb_fa_2
Built simulation snapshot tb_FA_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 895.000 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new/FA_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.runtime} -value {80ns} -objects [get_filesets sim_1]
update_ip_catalog
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.FA [fa_default]
Compiling architecture tb of entity xil_defaultlib.tb_fa_2
Built simulation snapshot tb_FA_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 912.906 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new/FA_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-307] analyzing entity Full_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.FA [fa_default]
Compiling architecture tb of entity xil_defaultlib.tb_fa_2
Built simulation snapshot tb_FA_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 912.906 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 912.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new/FA_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-307] analyzing entity Full_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.FA [fa_default]
Compiling architecture tb of entity xil_defaultlib.tb_fa_2
Built simulation snapshot tb_FA_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FA_2_behav -key {Behavioral:sim_1:Functional:tb_FA_2} -tclbatch {tb_FA_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_FA_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FA_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 912.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new/FA_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-307] analyzing entity Full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.FA [fa_default]
Compiling architecture tb of entity xil_defaultlib.tb_fa_2
Built simulation snapshot tb_FA_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FA_2_behav -key {Behavioral:sim_1:Functional:tb_FA_2} -tclbatch {tb_FA_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_FA_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FA_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 912.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.FA [fa_default]
Compiling architecture tb of entity xil_defaultlib.tb_fa_2
Built simulation snapshot tb_FA_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FA_2_behav -key {Behavioral:sim_1:Functional:tb_FA_2} -tclbatch {tb_FA_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_FA_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FA_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 912.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new/FA_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder
INFO: [VRFC 10-307] analyzing entity FA
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.FA [fa_default]
Compiling architecture tb of entity xil_defaultlib.tb_fa_2
Built simulation snapshot tb_FA_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FA_2_behav -key {Behavioral:sim_1:Functional:tb_FA_2} -tclbatch {tb_FA_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_FA_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FA_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 912.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.FA [fa_default]
Compiling architecture tb of entity xil_defaultlib.tb_fa_2
Built simulation snapshot tb_FA_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FA_2_behav -key {Behavioral:sim_1:Functional:tb_FA_2} -tclbatch {tb_FA_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_FA_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FA_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 912.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new/FA_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.FA [fa_default]
Compiling architecture tb of entity xil_defaultlib.tb_fa_2
Built simulation snapshot tb_FA_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FA_2_behav -key {Behavioral:sim_1:Functional:tb_FA_2} -tclbatch {tb_FA_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_FA_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FA_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 913.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sources_1/new/FA_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_2/project_2.srcs/sim_1/new/tb_fa_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7b866610863640a6adaefec1c810e6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FA_2_behav xil_defaultlib.tb_FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.FA [fa_default]
Compiling architecture tb of entity xil_defaultlib.tb_fa_2
Built simulation snapshot tb_FA_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FA_2_behav -key {Behavioral:sim_1:Functional:tb_FA_2} -tclbatch {tb_FA_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_FA_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FA_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 913.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 20:36:37 2019...
