{"container_type": "Author", "filled": ["basics", "indices", "counts", "coauthors", "publications", "public_access"], "source": "SEARCH_AUTHOR_SNIPPETS", "scholar_id": "aHOP6esAAAAJ", "url_picture": "https://scholar.google.com/citations?view_op=medium_photo&user=aHOP6esAAAAJ", "name": "Stephan Eggersgl\u00fc\u00df", "affiliation": "Siemens EDA", "email_domain": "@mentor.com", "interests": [], "citedby": 880, "organization": null, "homepage": null, "citedby5y": 380, "hindex": 17, "hindex5y": 12, "i10index": 29, "i10index5y": 17, "cites_per_year": {"2007": 6, "2008": 10, "2009": 58, "2010": 35, "2011": 55, "2012": 45, "2013": 74, "2014": 84, "2015": 37, "2016": 74, "2017": 59, "2018": 56, "2019": 102, "2020": 65, "2021": 59, "2022": 39}, "coauthors": [], "publications": [{"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On acceleration of SAT-based ATPG for industrial designs", "pub_year": "2008", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2008"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:Se3iqnhoufwC", "num_citations": 119, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13721727634431387305", "cites_id": ["13721727634431387305"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Test pattern generation using Boolean proof engines", "pub_year": "2009", "citation": "Springer Science & Business Media, 2009"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:u-x6o8ySG0sC", "num_citations": 65, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14688132782291706673", "cites_id": ["14688132782291706673"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SWORD: A SAT like prover using word level information", "pub_year": "2009", "citation": "VLSI-SoC: Advanced Topics on Systems on a Chip, 1-17, 2009"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:u5HHmVD_uO8C", "num_citations": 65, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5994188894972473304", "cites_id": ["5994188894972473304"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Improved SAT-based ATPG: More constraints, better compaction", "pub_year": "2013", "citation": "2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 85-90, 2013"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:2osOgNQ5qMEC", "num_citations": 64, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9230469854152361914", "cites_id": ["9230469854152361914"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "High Quality Test Pattern Generation and Boolean Satisfiability", "pub_year": "2012", "citation": "Springer Science & Business Media, 2012"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:qjMakFHDy7sC", "num_citations": 32, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18375077392010433039", "cites_id": ["18375077392010433039"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "As-Robust-As-Possible test generation in the presence of small delay defects using pseudo-Boolean optimization", "pub_year": "2011", "citation": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2011, 1-6, 2011"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:Zph67rFs4hoC", "num_citations": 30, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2733728200756742510", "cites_id": ["2733728200756742510"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Improving test pattern compactness in SAT-based ATPG", "pub_year": "2007", "citation": "Asian Test Symposium, 2007. ATS'07. 16th, 445-452, 2007"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:UebtZRa9Y70C", "num_citations": 27, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4925800266513577315", "cites_id": ["4925800266513577315"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Approximation-aware testing for approximate circuits", "pub_year": "2018", "citation": "2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), 239-244, 2018"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:R3hNpaxXUhUC", "num_citations": 26, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=983480921984165876", "cites_id": ["983480921984165876"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Robust timing-aware test generation using pseudo-boolean optimization", "pub_year": "2012", "citation": "2012 IEEE 21st Asian Test Symposium, 290-295, 2012"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:hqOjcs7Dif8C", "num_citations": 26, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7652653392995387647", "cites_id": ["7652653392995387647"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A new SAT-based ATPG for generating highly compacted test sets", "pub_year": "2012", "citation": "2012 IEEE 15th International Symposium on Design and Diagnostics of \u2026, 2012"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:3fE2CSJIrl8C", "num_citations": 24, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=132479218002269103", "cites_id": ["132479218002269103"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MONSOON: SAT-based ATPG for path delay faults using multiple-valued logics", "pub_year": "2010", "citation": "Journal of Electronic Testing 26 (3), 307-322, 2010"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:d1gkVwhDpl0C", "num_citations": 24, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16890995929875954424", "cites_id": ["16890995929875954424"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient data structures and methodologies for SAT-based ATPG providing high fault coverage in industrial application", "pub_year": "2011", "citation": "Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions \u2026, 2011"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:0EnyYjriUFMC", "num_citations": 23, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=389059901378843879", "cites_id": ["389059901378843879"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Incremental solving techniques for SAT-based ATPG", "pub_year": "2010", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2010"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:8k81kl-MbHgC", "num_citations": 23, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6305539549063627906", "cites_id": ["6305539549063627906"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Optimization-based multiple target test generation for highly compacted test sets", "pub_year": "2014", "citation": "Test Symposium (ETS), 2014 19th IEEE European, 1-6, 2014"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:IjCSPb-OGe4C", "num_citations": 21, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11965747687787534979", "cites_id": ["11965747687787534979"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A highly fault-efficient SAT-based ATPG flow", "pub_year": "2012", "citation": "Design & Test of Computers, IEEE 29 (4), 63-70, 2012"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:4DMP91E08xMC", "num_citations": 19, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5758642821104325024", "cites_id": ["5758642821104325024"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On optimization-based ATPG and its application for highly compacted test sets", "pub_year": "2016", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2016"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:IWHjjKOFINEC", "num_citations": 18, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16336979338530251740", "cites_id": ["16336979338530251740"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Exploring superior structural materials using multi-objective optimization and formal techniques", "pub_year": "2016", "citation": "2016 Sixth International Symposium on Embedded Computing and System Design \u2026, 2016"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:hFOr9nPyWt4C", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12677693493091190853", "cites_id": ["12677693493091190853"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Robust algorithms for high quality test pattern generation using Boolean satisfiability", "pub_year": "2010", "citation": "2010 IEEE International Test Conference, 1-10, 2010"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:_kc_bZDykSQC", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9392173213899877636", "cites_id": ["9392173213899877636"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Speeding up SAT-based ATPG using dynamic clause activation", "pub_year": "2009", "citation": "Asian Test Symposium, 2009. ATS'09., 177-182, 2009"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:5nxA0vEk-isC", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2137138649438710777", "cites_id": ["2137138649438710777"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Recent advances in SAT-based ATPG: Non-standard fault models, multi constraints and optimization", "pub_year": "2014", "citation": "Design & Technology of Integrated Systems In Nanoscale Era (DTIS), 2014 9th \u2026, 2014"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:Y0pCki6q_DkC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7831199710774150287", "cites_id": ["7831199710774150287"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Formal Test Point Insertion for Region-based Low-Capture-Power Compact At-Speed Scan Test", "pub_year": "2016", "citation": "Asian Test Symposium (ATS), 2016 IEEE 25th, 173-178, 2016"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:mB3voiENLucC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16653777728270032939", "cites_id": ["16653777728270032939"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Increasing robustness of SAT-based delay test generation using efficient dynamic learning techniques", "pub_year": "2009", "citation": "2009 14th IEEE European Test Symposium, 81-86, 2009"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:KlAtU1dfN6UC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6872120683545829526", "cites_id": ["6872120683545829526"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Experimental studies on SAT-based ATPG for gate delay faults", "pub_year": "2007", "citation": "Multiple-Valued Logic, 2007. ISMVL 2007. 37th International Symposium on, 6-6, 2007"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:MXK_kJrjxJIC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=953733154032245333", "cites_id": ["953733154032245333"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Machine learning based test pattern analysis for localizing critical power activity areas", "pub_year": "2017", "citation": "2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and \u2026, 2017"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:e5wmG9Sq2KIC", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12568363098596297841", "cites_id": ["12568363098596297841"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Optimization of retargeting for IEEE 1149.1 TAP controllers with embedded compression", "pub_year": "2017", "citation": "2017 Design, Automation & Test in Europe Conference & Exhibition (DATE), 578-583, 2017"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:HDshCWvjkbEC", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1645574148161897447", "cites_id": ["1645574148161897447"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SAT-based post-processing for regional capture power reduction in at-speed scan test generation", "pub_year": "2016", "citation": "2016 21th IEEE European Test Symposium (ETS), 1-6, 2016"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:-f6ydRqryjwC", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4483196950084627377", "cites_id": ["4483196950084627377"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SAT-based ATPG for path delay faults in sequential circuits", "pub_year": "2007", "citation": "Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on \u2026, 2007"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:kNdYIx-mwKoC", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7010129442183030743", "cites_id": ["7010129442183030743"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Machine Learning-based Prediction of Test Power", "pub_year": "2019", "citation": "2019 IEEE European Test Symposium (ETS), 1-6, 2019"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:TFP_iSt0sucC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7900904431880840757", "cites_id": ["7900904431880840757"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Combining multi-valued logics in SAT-based ATPG for path delay faults", "pub_year": "2007", "citation": "Formal Methods and Models for Codesign, 2007. MEMOCODE 2007. 5th IEEE/ACM \u2026, 2007"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:mVmsd5A6BfQC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6797441085772364304", "cites_id": ["6797441085772364304"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Revealing properties of structural materials by combining regression-based algorithms and nano indentation measurements", "pub_year": "2017", "citation": "2017 IEEE Symposium Series on Computational Intelligence (SSCI), 1-6, 2017"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:RHpTSmoSYBkC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6201397946108525760", "cites_id": ["6201397946108525760"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Identification of efficient clustering techniques for test power activity on the layout", "pub_year": "2017", "citation": "2017 IEEE 26th Asian Test Symposium (ATS), 108-113, 2017"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:_Qo2XoVZTnwC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12361467012408148085", "cites_id": ["12361467012408148085"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "VecTHOR: Low-cost compression architecture for IEEE 1149-compliant TAP controllers", "pub_year": "2016", "citation": "2016 21th IEEE European Test Symposium (ETS), 1-6, 2016"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:qUcmZB5y_30C", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11107729973584709165", "cites_id": ["11107729973584709165"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Improving CNF representations in SAT-based ATPG for industrial circuits using BDDs", "pub_year": "2010", "citation": "2010 15th IEEE European Test Symposium, 176-181, 2010"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:M3ejUd6NZC8C", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12286461170649491874", "cites_id": ["12286461170649491874"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On the influence of Boolean encodings in SAT-based ATPG for path delay faults", "pub_year": "2008", "citation": "Multiple Valued Logic, 2008. ISMVL 2008. 38th International Symposium on, 94-99, 2008"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:ULOm3_A8WrAC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8711154526004392635", "cites_id": ["8711154526004392635"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Studies on integrating SAT-based ATPG in an industrial environment", "pub_year": "2007", "citation": "GI/ITG Workshop \u201cTestmethoden und Zuverl\u00e4ssigkeit von Schaltungen und Systemen, 2007"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:9yKSN-GCB0IC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1129523622204692111", "cites_id": ["1129523622204692111"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PASSAT 2.0: A multi-functional SAT-based testing framework", "pub_year": "2013", "citation": "2013 14th Latin American Test Workshop-LATW, 1-1, 2013"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:ZeXyd9-uunAC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8124585476451010793", "cites_id": ["8124585476451010793"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Peak capture power reduction for compact test sets using opt-justification-fill", "pub_year": "2013", "citation": "2013 22nd Asian Test Symposium, 31-36, 2013"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:aqlVkmm33-oC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3891119689694529558", "cites_id": ["3891119689694529558"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient test generation with maximal crosstalk-induced noise using unconstrained aggressor excitation", "pub_year": "2010", "citation": "Proceedings of 2010 IEEE International Symposium on Circuits and Systems \u2026, 2010"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:4TOpqqG69KYC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10824421839470810826", "cites_id": ["10824421839470810826"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Cluster-based Localization of IR-drop in Test Application considering Parasitic Elements", "pub_year": "2019", "citation": "2019 IEEE Latin American Test Symposium (LATS), 1-4, 2019"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:j3f4tGmQtD8C", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6830002354822751297", "cites_id": ["6830002354822751297"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reconfigurable TAP controllers with embedded compression for large test data volume", "pub_year": "2017", "citation": "2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and \u2026, 2017"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:TQgYirikUcIC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2179990289905675165", "cites_id": ["2179990289905675165"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Timing arc based logic analysis for false noise reduction", "pub_year": "2009", "citation": "Computer-Aided Design-Digest of Technical Papers, 2009. ICCAD 2009. IEEE/ACM \u2026, 2009"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:YOwf2qJgpHMC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=292717300991289354", "cites_id": ["292717300991289354"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Dynamic X-filling for Peak Capture Power Reduction for Compact Test Sets", "pub_year": "2014", "citation": "Journal of Electronic Testing 30 (5), 557-567, 2014"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:WF5omc3nYNoC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12243381453783845617", "cites_id": ["12243381453783845617"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Structural heuristics for SAT-based ATPG", "pub_year": "2009", "citation": "Very Large Scale Integration (VLSI-SoC), 2009 17th IFIP International \u2026, 2009"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:qxL8FJ1GzNcC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1884747471607952691", "cites_id": ["1884747471607952691"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Towards Complete Fault Coverage by Test Point Insertion using Optimization-SAT Techniques", "pub_year": "2019", "citation": "2019 IEEE International Test Conference (ITC), 1-8, 2019"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:isC4tDSrTZIC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5371677088897595352", "cites_id": ["5371677088897595352"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Test digitaler Schaltkreise", "pub_year": "2014", "citation": "Walter de Gruyter, 2014"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:YsMSGLbcyi4C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5196063083225879584", "cites_id": ["5196063083225879584"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On Reduction of Deterministic Test Pattern Sets", "pub_year": "2021", "citation": "2021 IEEE International Test Conference (ITC), 260-267, 2021"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:M3NEmzRMIkIC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11551064905548878059", "cites_id": ["11551064905548878059"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Constraint-Based Pattern Retargeting for Reducing Localized Power Activity During Testing", "pub_year": "2018", "citation": "2018 IEEE 21st International Symposium on Design and Diagnostics of \u2026, 2018"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:4JMBOYKVnBMC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6575325453487831826", "cites_id": ["6575325453487831826"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Compact test set generation for test compression-based designs", "pub_year": "2015", "citation": "Test Symposium (ETS), 2015 20th IEEE European, 1-6, 2015"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:L8Ckcad2t8MC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8608598124428188276,886725671288742032", "cites_id": ["8608598124428188276", "886725671288742032"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A Codeword-based Compaction Technique for On-Chip Generated Debug Data Using Two-Stage Artificial Neural Networks", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:r0BpntZqJG4C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16065532657892237109", "cites_id": ["16065532657892237109"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SAT-based Automatic Test Pattern Generation", "pub_year": null, "citation": "Dagstuhl Seminar Proceedings 8351, 0"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:9ZlFYXVOiuMC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12638701514565892059", "cites_id": ["12638701514565892059"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Towards Increasing Test Compaction Abilities of SAT-based ATPG through Fault Detection Constraints", "pub_year": "2012", "citation": "Workshop on RTL and High Level Testing, 2012"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:UeHWp8X0CEIC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12392358015604864659", "cites_id": ["12392358015604864659"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Enhanced Embedded Test Compression Technique For Processing Incompressible Test Patterns", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:k_IJM867U9cC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9732117555795127521", "cites_id": ["9732117555795127521"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Leichtgewichtige Datenkompressions-Architektur f\u00fcr IEEE 1149.1-kompatible Testschnittstellen", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:hC7cP41nSMkC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16913725253283251761", "cites_id": ["16913725253283251761"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "IEEE European Test Symposium (ETS)", "pub_year": "2019", "citation": "2019 IEEE International Test Conference (ITC), 1-4, 2019"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:maZDTaKrznsC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated formal verification of X propagation with respect to testability issues", "pub_year": "2014", "citation": "Design & Test Symposium (IDT), 2014 9th International, 106-111, 2014"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:7PzlFSSx8tAC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An effective fault ordering heuristic for SAT-based dynamic test compaction techniques", "pub_year": "2014", "citation": "it-Information Technology 56 (4), 157-164, 2014"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:LkGwnXOMwfcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Robuste Erf\u00fcllbarkeitsalgorithmen zur Generierung hochwertiger Testmuster f\u00fcr digitale Schaltungen.", "pub_year": "2010", "citation": "Ausgezeichnete Informatikdissertationen, 81-90, 2010"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:bEWYMUwI8FkC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Effiziente Erf\u00fcllbarkeitsalgorithmen f\u00fcr die Generierung von Testmustern", "pub_year": "2009", "citation": "it\u2013Information Technology 51, 2, 2009"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:roLk4NBRz8UC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Formal Verification on the Word Level using SAT-like Proof Techniques.", "pub_year": "2007", "citation": "MBMV, 81-90, 2007"}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:iH-uZ7U-co4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "ISMVL-2012 Reviewers", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:dhFuZR0502QC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Formal Analysis Techniques: A Basis for High-Quality Designs", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:_FxGoFyzp5QC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Robust Tests for Transition Faults with Long Propagation Paths Using Boolean Satisfiability", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:W7OEmFMy1HYC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A Two-Stage SAT-based ATPG Approach with Reduced Switching Activity", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:Tyk-4Ss8FVUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On Timing-Aware ATPG using Pseudo-Boolean Optimization", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "aHOP6esAAAAJ:zYLM7Y9cAGgC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}], "public_access": {"available": 26, "not_available": 5}}