I 000049 55 11556         1620911589110 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620911589110 2021.05.13 16:13:09)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911589108)
    (_use )
  )
  (_component
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas1 0 123 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
  )
  (_instantiation pas2 0 124 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_PIN))
      ((OK_PIN)(OK_ID))
    )
  )
  (_instantiation pas4 0 125 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
  )
  (_instantiation pas5 0 126 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
  )
  (_instantiation pas6 0 127 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
  )
  (_instantiation pas7 0 128 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
  )
  (_instantiation pas8 0 129 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620911630611 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620911630611 2021.05.13 16:13:50)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1677          1620911654409 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620911654408 2021.05.13 16:14:14)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911654404)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1684          1620911674428 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620911674427 2021.05.13 16:14:34)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911674417)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2033          1620911698433 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620911698432 2021.05.13 16:14:58)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911698418)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(0)(1))(_sensitivity(2)(4)(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000054 55 1412          1620911853919 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620911853918 2021.05.13 16:17:33)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911853915)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000049 55 11778         1620911856423 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620911856422 2021.05.13 16:17:36)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911589108)
    (_use )
  )
  (_component
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas1 0 123 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 124 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_PIN))
      ((OK_PIN)(OK_ID))
    )
  )
  (_instantiation pas4 0 125 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
  )
  (_instantiation pas5 0 126 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 127 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 128 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 129 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620911856438 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620911856437 2021.05.13 16:17:36)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1677          1620911856470 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620911856470 2021.05.13 16:17:36)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911654404)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1684          1620911856505 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620911856504 2021.05.13 16:17:36)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911674417)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2033          1620911856542 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620911856541 2021.05.13 16:17:36)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911698418)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(1)(0)(3))(_sensitivity(4)(1)(0)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1677          1620911856566 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620911856565 2021.05.13 16:17:36)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911856563)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620911856591 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620911856590 2021.05.13 16:17:36)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911856588)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1439          1620911856619 Comparator_ID
(_unit VHDL (comparator_id 1 6 (comparator_id 1 14 ))
  (_version v33)
  (_time 1620911856618 2021.05.13 16:17:36)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\(\./src/Comparator_ID.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911853915)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 1 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620911856645 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620911856644 2021.05.13 16:17:36)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911856642)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000054 55 1412          1620911856672 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620911856671 2021.05.13 16:17:36)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911853915)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000049 55 11869         1620911883002 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620911883001 2021.05.13 16:18:03)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911589108)
    (_use )
  )
  (_component
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas1 0 123 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 124 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_PIN))
      ((OK_PIN)(OK_ID))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 125 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 126 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 127 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 128 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 129 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620911883014 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620911883013 2021.05.13 16:18:03)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1677          1620911883044 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620911883043 2021.05.13 16:18:03)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911654404)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1684          1620911883076 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620911883076 2021.05.13 16:18:03)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911674417)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2033          1620911883114 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620911883113 2021.05.13 16:18:03)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911698418)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(1)(0)(3))(_sensitivity(1)(0)(2)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1677          1620911883141 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620911883140 2021.05.13 16:18:03)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911856563)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620911883169 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620911883168 2021.05.13 16:18:03)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911856588)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1439          1620911883197 Comparator_ID
(_unit VHDL (comparator_id 1 6 (comparator_id 1 14 ))
  (_version v33)
  (_time 1620911883196 2021.05.13 16:18:03)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\(\./src/Comparator_ID.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911853915)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 1 16 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620911883225 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620911883224 2021.05.13 16:18:03)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911856642)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620911883249 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620911883249 2021.05.13 16:18:03)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911883246)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000054 55 1439          1620912204666 Comparator_ID
(_unit VHDL (comparator_id 1 6 (comparator_id 1 14 ))
  (_version v33)
  (_time 1620912204665 2021.05.13 16:23:24)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\(\./src/Comparator_ID.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911853915)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 1 16 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000055 55 1500          1620912283976 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620912283975 2021.05.13 16:24:43)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911856588)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000049 55 11869         1620913473728 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620913473727 2021.05.13 16:44:33)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911589108)
    (_use )
  )
  (_component
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas1 0 123 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 124 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_PIN))
      ((OK_PIN)(OK_ID))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 125 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 126 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 127 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 128 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 129 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620913473735 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620913473734 2021.05.13 16:44:33)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1677          1620913473760 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620913473759 2021.05.13 16:44:33)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911654404)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1684          1620913473785 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620913473785 2021.05.13 16:44:33)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911674417)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2033          1620913473817 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620913473817 2021.05.13 16:44:33)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911698418)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(1)(0)(3))(_sensitivity(1)(0)(4)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1677          1620913473839 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620913473838 2021.05.13 16:44:33)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911856563)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620913473863 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620913473862 2021.05.13 16:44:33)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911856588)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1439          1620913473883 Comparator_ID
(_unit VHDL (comparator_id 1 6 (comparator_id 1 14 ))
  (_version v33)
  (_time 1620913473882 2021.05.13 16:44:33)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\(\./src/Comparator_ID.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911853915)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 1 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620913473904 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620913473903 2021.05.13 16:44:33)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911856642)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620913473931 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620913473930 2021.05.13 16:44:33)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911883246)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000056 55 1973          1620914436927 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620914436926 2021.05.13 17:00:36)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000049 55 867           1620914456149 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620914456148 2021.05.13 17:00:56)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1677          1620914456180 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620914456179 2021.05.13 17:00:56)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911654404)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1684          1620914456213 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620914456212 2021.05.13 17:00:56)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911674417)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2033          1620914456249 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620914456248 2021.05.13 17:00:56)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911698418)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(0)(1))(_sensitivity(4)(0)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1677          1620914456277 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620914456276 2021.05.13 17:00:56)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911856563)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1503          1620914456304 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620914456303 2021.05.13 17:00:56)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914456301)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1439          1620914456332 Comparator_ID
(_unit VHDL (comparator_id 1 6 (comparator_id 1 14 ))
  (_version v33)
  (_time 1620914456331 2021.05.13 17:00:56)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\(\./src/Comparator_ID.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911853915)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 1 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620914456362 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620914456361 2021.05.13 17:00:56)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620914456390 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620914456389 2021.05.13 17:00:56)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911883246)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 867           1620914585930 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620914585929 2021.05.13 17:03:05)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620914585959 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620914585958 2021.05.13 17:03:05)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1687          1620914585989 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620914585988 2021.05.13 17:03:05)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585980)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2036          1620914586024 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620914586023 2021.05.13 17:03:06)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586010)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(1)(0))(_sensitivity(2)(4)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1680          1620914586048 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620914586047 2021.05.13 17:03:06)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1505          1620914586073 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620914586072 2021.05.13 17:03:06)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586070)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1439          1620914586105 Comparator_ID
(_unit VHDL (comparator_id 1 6 (comparator_id 1 14 ))
  (_version v33)
  (_time 1620914586105 2021.05.13 17:03:06)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\(\./src/Comparator_ID.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911853915)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 1 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620914586136 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620914586135 2021.05.13 17:03:06)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620914586166 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620914586165 2021.05.13 17:03:06)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911883246)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 867           1620914662109 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620914662108 2021.05.13 17:04:22)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620914662141 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620914662140 2021.05.13 17:04:22)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1687          1620914662176 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620914662175 2021.05.13 17:04:22)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585980)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2036          1620914662214 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620914662214 2021.05.13 17:04:22)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586010)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(1)(0))(_sensitivity(4)(2)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1680          1620914662243 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620914662242 2021.05.13 17:04:22)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1508          1620914662269 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620914662268 2021.05.13 17:04:22)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662265)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1408          1620914662295 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620914662295 2021.05.13 17:04:22)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662291)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620914662324 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620914662323 2021.05.13 17:04:22)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620914662351 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620914662351 2021.05.13 17:04:22)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911883246)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 13260         1620914690381 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620914690380 2021.05.13 17:04:50)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662091)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_inout ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 122 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(ID_ROM))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 123 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 124 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 125 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 126 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 127 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 128 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 129 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 130 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620914690388 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620914690384 2021.05.13 17:04:50)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620914690413 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620914690412 2021.05.13 17:04:50)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1687          1620914690438 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620914690438 2021.05.13 17:04:50)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585980)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2036          1620914690469 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620914690468 2021.05.13 17:04:50)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586010)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(1)(0)(3))(_sensitivity(1)(0)(2)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1680          1620914690494 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620914690493 2021.05.13 17:04:50)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1508          1620914690516 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620914690515 2021.05.13 17:04:50)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662265)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1408          1620914690539 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620914690537 2021.05.13 17:04:50)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662291)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620914690558 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620914690558 2021.05.13 17:04:50)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620914690579 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620914690578 2021.05.13 17:04:50)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911883246)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 13260         1620914939693 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620914939692 2021.05.13 17:08:59)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662091)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_inout ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 122 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(ID_ROM))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 123 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 124 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 125 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 126 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 127 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 128 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 129 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 130 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620914939700 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620914939696 2021.05.13 17:08:59)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620914939720 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620914939719 2021.05.13 17:08:59)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1687          1620914939745 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620914939745 2021.05.13 17:08:59)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585980)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2036          1620914939778 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620914939777 2021.05.13 17:08:59)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586010)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0)(1)(3))(_sensitivity(0)(1)(2)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1680          1620914939800 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620914939799 2021.05.13 17:08:59)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1508          1620914939821 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620914939820 2021.05.13 17:08:59)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662265)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1408          1620914939841 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620914939840 2021.05.13 17:08:59)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662291)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620914939860 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620914939859 2021.05.13 17:08:59)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620914939880 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620914939879 2021.05.13 17:08:59)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911883246)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000054 55 1411          1620915152466 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620915152465 2021.05.13 17:12:32)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152460)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000060 55 1582          1620915152493 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620915152492 2021.05.13 17:12:32)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152490)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 13265         1620915152521 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620915152520 2021.05.13 17:12:32)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662091)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_inout ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_inout ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_inout ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 122 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(ID_ROM))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 123 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 124 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 125 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 126 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 127 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 128 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 129 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 130 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 13265         1620915155772 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620915155771 2021.05.13 17:12:35)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662091)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_inout ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_inout ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_inout ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 122 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(ID_ROM))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 123 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 124 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 125 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 126 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 127 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 128 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 129 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 130 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620915155779 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620915155776 2021.05.13 17:12:35)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620915155800 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620915155799 2021.05.13 17:12:35)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1687          1620915155825 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620915155825 2021.05.13 17:12:35)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585980)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2036          1620915155856 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620915155855 2021.05.13 17:12:35)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586010)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(1)(0)(3))(_sensitivity(1)(0)(4)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1680          1620915155877 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620915155876 2021.05.13 17:12:35)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1508          1620915155898 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620915155897 2021.05.13 17:12:35)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662265)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1411          1620915155918 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620915155917 2021.05.13 17:12:35)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152460)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620915155939 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620915155938 2021.05.13 17:12:35)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1582          1620915155960 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620915155958 2021.05.13 17:12:35)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152490)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 13265         1620915289234 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620915289233 2021.05.13 17:14:49)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662091)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_inout ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_inout ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_inout ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 122 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(ID_ROM))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 123 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 124 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 125 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 126 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 127 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 128 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 129 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 130 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620915289241 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620915289237 2021.05.13 17:14:49)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620915289262 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620915289261 2021.05.13 17:14:49)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1687          1620915289288 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620915289287 2021.05.13 17:14:49)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585980)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2036          1620915289320 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620915289319 2021.05.13 17:14:49)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586010)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(1)(0))(_sensitivity(1)(2)(4)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1680          1620915289343 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620915289342 2021.05.13 17:14:49)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1508          1620915289363 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620915289362 2021.05.13 17:14:49)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662265)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1411          1620915289383 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620915289382 2021.05.13 17:14:49)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152460)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620915289403 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620915289402 2021.05.13 17:14:49)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1582          1620915289423 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620915289422 2021.05.13 17:14:49)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152490)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 13265         1620915609201 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620915609200 2021.05.13 17:20:09)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662091)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_inout ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_inout ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_inout ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 122 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(ID_ROM))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 123 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 124 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 125 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 126 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 127 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 128 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 129 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 130 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620915609208 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620915609205 2021.05.13 17:20:09)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620915609229 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620915609228 2021.05.13 17:20:09)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1687          1620915609255 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620915609254 2021.05.13 17:20:09)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585980)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2036          1620915609286 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620915609285 2021.05.13 17:20:09)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586010)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0)(1)(3))(_sensitivity(0)(1)(4)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1680          1620915609311 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620915609310 2021.05.13 17:20:09)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1508          1620915609331 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620915609330 2021.05.13 17:20:09)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662265)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1411          1620915609352 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620915609351 2021.05.13 17:20:09)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152460)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620915609372 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620915609371 2021.05.13 17:20:09)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1694          1620915609393 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620915609392 2021.05.13 17:20:09)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152490)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (73 68 95 82 79 77 61 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 13265         1620915748541 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620915748540 2021.05.13 17:22:28)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662091)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_inout ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_inout ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_inout ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 122 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(ID_ROM))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 123 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 124 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 125 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 126 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 127 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 128 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 129 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 130 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620915748548 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620915748544 2021.05.13 17:22:28)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620915748569 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620915748568 2021.05.13 17:22:28)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1687          1620915748595 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620915748594 2021.05.13 17:22:28)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585980)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2036          1620915748627 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620915748626 2021.05.13 17:22:28)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586010)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(1)(0)(3))(_sensitivity(1)(0)(2)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1680          1620915748649 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620915748647 2021.05.13 17:22:28)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1508          1620915748669 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620915748668 2021.05.13 17:22:28)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662265)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1411          1620915748689 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620915748688 2021.05.13 17:22:28)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152460)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620915748708 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620915748707 2021.05.13 17:22:28)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1763          1620915748730 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620915748729 2021.05.13 17:22:28)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152490)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (73 68 95 105 110 116 114 111 100 117 115 61 )
    (67 83 61 )
    (73 68 95 82 79 77 61 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 13265         1620915833454 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620915833454 2021.05.13 17:23:53)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662091)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_inout ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_inout ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_inout ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 122 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(ID_ROM))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 123 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 124 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 125 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 126 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 127 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 128 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 129 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 130 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620915833461 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620915833458 2021.05.13 17:23:53)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620915833482 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620915833481 2021.05.13 17:23:53)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1687          1620915833507 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620915833506 2021.05.13 17:23:53)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585980)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2036          1620915833539 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620915833538 2021.05.13 17:23:53)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586010)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(1)(0)(3))(_sensitivity(1)(0)(2)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1680          1620915833559 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620915833558 2021.05.13 17:23:53)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1508          1620915833579 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620915833578 2021.05.13 17:23:53)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662265)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1411          1620915833599 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620915833598 2021.05.13 17:23:53)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152460)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620915833619 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620915833618 2021.05.13 17:23:53)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000049 55 13265         1620916734892 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620916734891 2021.05.13 17:38:54)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662091)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_inout ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_inout ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_inout ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 76 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 77 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 78 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1340 0 84 (_entity (_inout ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1342 0 85 (_entity (_inout ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1344 0 86 (_entity (_in ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 88 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1346 0 89 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 95 (_entity (_inout ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_inout ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1354 0 104 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1356 0 105 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 107 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 122 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(ID_ROM))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 123 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 124 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 125 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 126 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 127 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 128 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 129 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(OK_PIN))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 130 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620916734899 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620916734898 2021.05.13 17:38:54)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620916735244 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620916735244 2021.05.13 17:38:55)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1687          1620916735279 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620916735278 2021.05.13 17:38:55)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585980)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2036          1620916735320 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620916735319 2021.05.13 17:38:55)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586010)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(1)(0)(3))(_sensitivity(1)(0)(2)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1680          1620916735349 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620916735348 2021.05.13 17:38:55)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1508          1620916735381 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620916735381 2021.05.13 17:38:55)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662265)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1411          1620916735411 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620916735410 2021.05.13 17:38:55)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152460)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620916735441 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620916735440 2021.05.13 17:38:55)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1763          1620916769096 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620916769096 2021.05.13 17:39:29)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152490)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (73 68 95 105 110 116 114 111 100 117 115 61 )
    (67 83 61 )
    (73 68 95 82 79 77 61 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 9767          1620916970893 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620916970893 2021.05.13 17:42:50)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662091)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_inout ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_inout ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
  )
  (_instantiation pas0 0 122 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(ID_ROM))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 123 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 124 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(ID_ROM))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 125 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 867           1620917178563 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620917178563 2021.05.13 17:46:18)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620917178600 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620917178599 2021.05.13 17:46:18)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1687          1620917178636 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 15 ))
  (_version v33)
  (_time 1620917178635 2021.05.13 17:46:18)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585980)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(0))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2036          1620917178680 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 17 ))
  (_version v33)
  (_time 1620917178679 2021.05.13 17:46:18)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586010)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 13 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(0)(1))(_sensitivity(2)(4)(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1680          1620917178710 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620917178709 2021.05.13 17:46:18)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914586045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1508          1620917178743 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620917178743 2021.05.13 17:46:18)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914662265)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1411          1620917178772 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620917178771 2021.05.13 17:46:18)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620915152460)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1973          1620917178802 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620917178801 2021.05.13 17:46:18)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914436920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620917178831 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620917178830 2021.05.13 17:46:18)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 9997          1620917221028 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620917221028 2021.05.13 17:47:01)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178247)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_inout ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
  )
  (_instantiation pas0 0 123 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 124 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 125 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 126 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1360 0 119 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 9997          1620917226871 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620917226870 2021.05.13 17:47:06)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178247)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_inout ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
  )
  (_instantiation pas0 0 123 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 124 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 125 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 126 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1360 0 119 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000054 55 1408          1620917292350 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620917292350 2021.05.13 17:48:12)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917292338)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000049 55 9994          1620917295885 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620917295885 2021.05.13 17:48:15)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178247)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_inout ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
  )
  (_instantiation pas0 0 123 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 124 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 125 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 126 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1360 0 119 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000054 55 1406          1620917366715 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620917366714 2021.05.13 17:49:26)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000049 55 9992          1620917381529 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620917381528 2021.05.13 17:49:41)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178247)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_inout ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 66 (_entity (_inout ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ((i 2))))))
      )
    )
  )
  (_instantiation pas0 0 123 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 124 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(PIN_ROM))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 125 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 126 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(PIN_ROM))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(OK_ID))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1360 0 119 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 8494          1620917412002 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620917412001 2021.05.13 17:50:12)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917404652)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ((i 2))))))
      )
    )
  )
  (_instantiation pas0 0 123 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 125 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(OK_ID))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1360 0 119 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1500          1620917471816 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620917471816 2021.05.13 17:51:11)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000056 55 1971          1620917614351 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620917614350 2021.05.13 17:53:34)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000049 55 10386         1620917874915 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620917874914 2021.05.13 17:57:54)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917584047)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
  )
  (_instantiation pas0 0 124 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 125 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 126 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 127 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(OK_PIN))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1360 0 118 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1360 0 119 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_process
      (line__129(_architecture 0 0 129 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(6))(_sensitivity(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 1 -1
  )
)
I 000056 55 1674          1620917962019 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620917962018 2021.05.13 17:59:22)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917962011)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000049 55 11329         1620918019756 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620918019755 2021.05.13 18:00:19)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917964824)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1322 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1324 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1328 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1330 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1332 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1336 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1338 0 75 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 77 (_entity (_in ))))
      )
    )
  )
  (_instantiation pas0 0 124 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 125 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 126 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 127 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 128 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1340 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1360 0 118 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1360 0 119 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_process
      (line__130(_architecture 0 0 130 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(6))(_sensitivity(22)))))
      (line__131(_architecture 1 0 131 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(11))(_sensitivity(23)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 2 -1
  )
)
I 000057 55 1903          1620918292430 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620918292429 2021.05.13 18:04:52)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620918470184 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620918470183 2021.05.13 18:07:50)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918470167)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 12 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(2)(1)(0))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000049 55 13653         1620918612427 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 38 ))
  (_version v33)
  (_time 1620918612426 2021.05.13 18:10:12)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918605055)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 44 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 50 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 53 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 68 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 78 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 80 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 86 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 87 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 88 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1352 0 89 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1354 0 90 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1356 0 93 (_entity (_in ))))
      )
    )
  )
  (_instantiation pas0 0 130 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 131 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 132 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 133 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 134 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 135 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1220 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1222 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1224 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1226 0 29 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1370 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 125 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(6))(_sensitivity(25)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(12))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 2 -1
  )
)
I 000066 55 2480          1620918695138 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620918695138 2021.05.13 18:11:35)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918470167)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 12 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(4)(3)(5))(_sensitivity(1)(0)(2)(6))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000066 55 2480          1620918893008 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620918893008 2021.05.13 18:14:53)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918470167)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 12 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(3)(5)(4))(_sensitivity(0)(1)(2)(6))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000049 55 13653         1620919031710 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 38 ))
  (_version v33)
  (_time 1620919031709 2021.05.13 18:17:11)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918605055)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 44 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 50 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 53 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 68 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 78 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 80 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 86 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 87 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 88 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1352 0 89 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1354 0 90 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1356 0 93 (_entity (_in ))))
      )
    )
  )
  (_instantiation pas0 0 130 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 131 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 132 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 133 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 134 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 135 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1220 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1222 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1224 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1226 0 29 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1370 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 125 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(6))(_sensitivity(25)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(12))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 2 -1
  )
)
I 000049 55 867           1620925446094 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620925446093 2021.05.13 20:04:06)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620925446128 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620925446127 2021.05.13 20:04:06)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620925446162 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620925446161 2021.05.13 20:04:06)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620925446201 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620925446200 2021.05.13 20:04:06)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918470167)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 12 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(2)(0)(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1674          1620925446230 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620925446230 2021.05.13 20:04:06)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917962011)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620925446262 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620925446261 2021.05.13 20:04:06)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620925446291 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620925446290 2021.05.13 20:04:06)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620925446319 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620925446318 2021.05.13 20:04:06)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620925446348 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620925446347 2021.05.13 20:04:06)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 867           1620925501895 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620925501894 2021.05.13 20:05:01)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620925501926 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620925501925 2021.05.13 20:05:01)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620925501960 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620925501959 2021.05.13 20:05:01)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620925501998 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620925501998 2021.05.13 20:05:01)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918470167)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 12 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(3)(4))(_sensitivity(1)(0)(2)(6))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1674          1620925502026 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620925502025 2021.05.13 20:05:02)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917962011)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620925502054 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620925502053 2021.05.13 20:05:02)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620925502082 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620925502082 2021.05.13 20:05:02)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620925502110 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620925502109 2021.05.13 20:05:02)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620925502139 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620925502138 2021.05.13 20:05:02)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 14717         1620926204758 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 39 ))
  (_version v33)
  (_time 1620926204757 2021.05.13 20:16:44)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620925495278)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1330 0 45 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1334 0 54 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1344 0 70 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 81 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 87 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1350 0 88 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1352 0 89 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 90 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 91 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 94 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1364 0 102 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1366 0 104 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 131 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 132 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 133 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 134 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 135 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 136 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 137 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1220 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1224 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1226 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1226 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1228 0 30 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1364 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1366 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1372 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1374 0 125 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1374 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_process
      (line__139(_architecture 0 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(6))(_sensitivity(26)))))
      (line__140(_architecture 1 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(12))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 2 -1
  )
)
I 000049 55 14717         1620927707153 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 39 ))
  (_version v33)
  (_time 1620927707152 2021.05.13 20:41:47)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620925495278)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1330 0 45 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1334 0 54 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1344 0 70 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 81 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 87 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1350 0 88 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1352 0 89 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 90 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 91 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 94 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1364 0 102 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1366 0 104 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 131 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 132 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 133 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 134 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 135 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 136 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 137 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1220 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1224 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1226 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1226 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1228 0 30 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1364 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1366 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1372 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1374 0 125 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1374 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_process
      (line__139(_architecture 0 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(6))(_sensitivity(26)))))
      (line__140(_architecture 1 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(12))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 2 -1
  )
)
I 000049 55 14717         1620927733567 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 39 ))
  (_version v33)
  (_time 1620927733566 2021.05.13 20:42:13)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620925495278)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1330 0 45 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1334 0 54 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1344 0 70 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 81 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 87 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1350 0 88 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1352 0 89 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 90 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 91 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 94 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1364 0 102 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1366 0 104 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 131 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 132 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 133 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 134 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 135 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 136 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 137 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1220 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1224 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1226 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1226 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1228 0 30 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1364 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1366 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1372 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1374 0 125 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1374 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_process
      (line__139(_architecture 0 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(6))(_sensitivity(26)))))
      (line__140(_architecture 1 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(12))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 2 -1
  )
)
I 000049 55 14717         1620928518539 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 39 ))
  (_version v33)
  (_time 1620928518538 2021.05.13 20:55:18)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620925495278)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1330 0 45 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1334 0 54 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1344 0 70 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 81 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 87 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1350 0 88 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1352 0 89 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 90 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 91 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 94 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1364 0 102 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1366 0 104 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 131 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 132 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 133 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 134 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 135 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 136 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 137 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1220 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1224 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1226 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1226 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1228 0 30 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1364 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1366 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1372 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1374 0 125 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1374 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_process
      (line__139(_architecture 0 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(6))(_sensitivity(26)))))
      (line__140(_architecture 1 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(12))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 2 -1
  )
)
I 000049 55 867           1620928518569 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620928518568 2021.05.13 20:55:18)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620928518600 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620928518599 2021.05.13 20:55:18)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620928518632 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620928518631 2021.05.13 20:55:18)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620928518670 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620928518669 2021.05.13 20:55:18)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918470167)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 12 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0)(1)(2)(6))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1674          1620928518697 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620928518697 2021.05.13 20:55:18)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917962011)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620928518725 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620928518724 2021.05.13 20:55:18)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620928518754 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620928518753 2021.05.13 20:55:18)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620928518784 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620928518784 2021.05.13 20:55:18)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620928518815 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620928518814 2021.05.13 20:55:18)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15439         1620929894361 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 39 ))
  (_version v33)
  (_time 1620929894360 2021.05.13 21:18:14)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620925495278)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1330 0 45 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1334 0 54 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1344 0 70 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 81 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 87 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1350 0 88 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1352 0 89 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 90 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 91 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 94 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1364 0 102 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1366 0 104 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1368 0 110 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 111 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 112 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1372 0 113 (_entity (_in ))))
      )
    )
  )
  (_instantiation pas0 0 131 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 132 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 133 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 134 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 135 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 136 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 137 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 138 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1220 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1224 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1226 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1226 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1228 0 30 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1364 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1366 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1372 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1374 0 125 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1374 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_process
      (line__141(_architecture 0 0 141 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(6))(_sensitivity(26)))))
      (line__142(_architecture 1 0 142 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(12))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 2 -1
  )
)
I 000049 55 15439         1620929918403 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 39 ))
  (_version v33)
  (_time 1620929918402 2021.05.13 21:18:38)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620925495278)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1330 0 45 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1334 0 54 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1344 0 70 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 81 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 87 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1350 0 88 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1352 0 89 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 90 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 91 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 94 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1364 0 102 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1366 0 104 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1368 0 110 (_entity (_inout ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 111 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 112 (_entity (_inout ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1372 0 113 (_entity (_in ))))
      )
    )
  )
  (_instantiation pas0 0 131 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 132 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 133 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 134 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 135 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 136 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 137 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 138 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1220 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1224 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1226 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1226 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1228 0 30 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1364 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1366 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1372 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1374 0 125 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1374 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_process
      (line__141(_architecture 0 0 141 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(6))(_sensitivity(26)))))
      (line__142(_architecture 1 0 142 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(12))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 2 -1
  )
)
I 000049 55 867           1620930067960 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620930067959 2021.05.13 21:21:07)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1680          1620930067993 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620930067992 2021.05.13 21:21:07)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620914585953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620930068026 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620930068025 2021.05.13 21:21:08)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620930068064 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620930068063 2021.05.13 21:21:08)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918470167)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 12 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(0)(1)(2))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1674          1620930068092 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620930068092 2021.05.13 21:21:08)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917962011)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620930068122 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620930068121 2021.05.13 21:21:08)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620930068152 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620930068151 2021.05.13 21:21:08)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620930068179 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620930068178 2021.05.13 21:21:08)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620930068206 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620930068205 2021.05.13 21:21:08)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000058 55 1674          1620930189075 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620930189075 2021.05.13 21:23:09)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620930189070)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000049 55 15430         1620930196435 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 39 ))
  (_version v33)
  (_time 1620930196435 2021.05.13 21:23:16)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620930067943)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1330 0 45 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1334 0 54 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1344 0 70 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 81 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1348 0 87 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1350 0 88 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1352 0 89 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 90 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 91 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1358 0 94 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1364 0 102 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1366 0 104 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1368 0 110 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 111 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1372 0 113 (_entity (_in ))))
      )
    )
  )
  (_instantiation pas0 0 132 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 133 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 134 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 135 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 136 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 137 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 138 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 139 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_card_ROM))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1220 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1224 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1226 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1226 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1228 0 30 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1364 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1366 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1372 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1374 0 125 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1374 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_process
      (line__143(_architecture 0 0 143 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(6))(_sensitivity(26)))))
      (line__144(_architecture 1 0 144 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(12))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 2 -1
  )
)
I 000049 55 15434         1620930490581 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 39 ))
  (_version v33)
  (_time 1620930490580 2021.05.13 21:28:10)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620930490577)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 51 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 54 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 61 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 69 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 70 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 79 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 81 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 87 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 88 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 89 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1352 0 90 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1354 0 91 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1356 0 94 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 100 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 101 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 102 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 110 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1368 0 111 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1370 0 113 (_entity (_in ))))
      )
    )
  )
  (_instantiation pas0 0 133 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 134 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 135 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 136 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 137 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 138 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 139 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 140 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_nou))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~126 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1210 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1224 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1370 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 125 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 129 (_architecture (_uni ))))
    (_process
      (line__143(_architecture 0 0 143 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(20))(_sensitivity(27)))))
      (line__144(_architecture 1 0 144 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(5))(_sensitivity(25)))))
      (line__145(_architecture 2 0 145 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(11))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 15824         1620971184577 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 39 ))
  (_version v33)
  (_time 1620971184576 2021.05.14 08:46:24)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620930490577)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 51 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 54 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 61 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 69 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 70 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 79 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 81 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 87 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 88 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 89 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1352 0 90 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1354 0 91 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1356 0 94 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 100 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 101 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 102 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 110 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1368 0 111 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1370 0 113 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 119 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 133 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 134 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 135 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 136 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 137 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 138 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 139 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 140 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_nou))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 141 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~126 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1210 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1224 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1370 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 125 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 129 (_architecture (_uni ))))
    (_process
      (line__143(_architecture 0 0 143 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(20))(_sensitivity(27)))))
      (line__144(_architecture 1 0 144 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(5))(_sensitivity(25)))))
      (line__145(_architecture 2 0 145 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(11))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 15822         1620971205011 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 38 ))
  (_version v33)
  (_time 1620971205010 2021.05.14 08:46:45)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620930490577)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 44 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 50 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 53 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 68 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 78 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 80 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 86 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 87 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 88 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1352 0 89 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1354 0 90 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1356 0 93 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 103 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 109 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1368 0 110 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1370 0 112 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 132 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 133 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 134 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 135 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 136 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 137 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 138 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 139 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_nou))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 140 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~126 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1210 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1224 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1370 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 125 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 128 (_architecture (_uni ))))
    (_process
      (line__142(_architecture 0 0 142 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(20))(_sensitivity(27)))))
      (line__143(_architecture 1 0 143 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(5))(_sensitivity(25)))))
      (line__144(_architecture 2 0 144 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(11))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 867           1620971205094 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620971205093 2021.05.14 08:46:45)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620971205143 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620971205142 2021.05.14 08:46:45)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620930189070)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620971205202 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620971205201 2021.05.14 08:46:45)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620971205272 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620971205272 2021.05.14 08:46:45)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918470167)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 12 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(3)(5)(4))(_sensitivity(2)(6)(0)(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1674          1620971205319 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620971205318 2021.05.14 08:46:45)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917962011)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620971205368 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620971205367 2021.05.14 08:46:45)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620971205418 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620971205417 2021.05.14 08:46:45)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620971205464 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620971205463 2021.05.14 08:46:45)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620971205518 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620971205517 2021.05.14 08:46:45)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15814         1620972191566 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 38 ))
  (_version v33)
  (_time 1620972191566 2021.05.14 09:03:11)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620930490577)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~132 0 44 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~134 0 50 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~136 0 53 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~138 0 54 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1310 0 60 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1312 0 61 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1314 0 68 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1316 0 69 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1318 0 78 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 80 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1320 0 86 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1322 0 87 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1324 0 88 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1326 0 89 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1328 0 90 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1330 0 93 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1332 0 99 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1334 0 100 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1336 0 101 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1338 0 103 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1340 0 109 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1342 0 110 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1344 0 112 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 132 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 133 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 134 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 135 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 136 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 137 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 138 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 139 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_nou))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 140 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~126 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1210 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1212 0 20 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1224 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1318 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1326 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1328 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1332 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1346 0 124 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1346 0 125 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1346 0 128 (_architecture (_uni ))))
    (_process
      (line__142(_architecture 0 0 142 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(20))(_sensitivity(27)))))
      (line__143(_architecture 1 0 143 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(5))(_sensitivity(25)))))
      (line__144(_architecture 2 0 144 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(11))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 15823         1620972206957 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 38 ))
  (_version v33)
  (_time 1620972206956 2021.05.14 09:03:26)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 44 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 50 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 53 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 68 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 78 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 80 (_entity (_in ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 86 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 87 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 88 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1352 0 89 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1354 0 90 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1356 0 93 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 103 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 109 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1368 0 110 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1370 0 112 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 132 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 133 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 134 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 135 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 136 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_afisare)(OK_afisare))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 137 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 138 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 139 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_nou))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 140 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1370 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 125 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 128 (_architecture (_uni ))))
    (_process
      (line__142(_architecture 0 0 142 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__143(_architecture 1 0 143 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__144(_architecture 2 0 144 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 867           1620972207017 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620972207016 2021.05.14 09:03:27)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620972207072 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620972207071 2021.05.14 09:03:27)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620930189070)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620972207132 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620972207131 2021.05.14 09:03:27)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620972207209 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620972207208 2021.05.14 09:03:27)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918470167)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 12 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(4)(3))(_sensitivity(6)(1)(0)(2))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1674          1620972207260 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620972207260 2021.05.14 09:03:27)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917962011)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620972207313 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620972207312 2021.05.14 09:03:27)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620972207361 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620972207360 2021.05.14 09:03:27)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620972207408 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620972207407 2021.05.14 09:03:27)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620972207476 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620972207476 2021.05.14 09:03:27)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15980         1620974457091 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 36 ))
  (_version v33)
  (_time 1620974457091 2021.05.14 09:40:57)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 42 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 66 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 78 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 84 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 85 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1352 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1354 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1356 0 91 (_entity (_in ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 97 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 98 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 99 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 101 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1368 0 108 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1370 0 110 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 130 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 131 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 132 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 133 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 134 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
      (_port
        ((S_cont)(S_cont))
        ((OK_afisare)(OK_afisare))
        ((OK_PIN)(OK_PIN))
        ((alegere_optiune)(alegere_optiune))
      )
    )
  )
  (_instantiation pas5 0 135 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 136 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 137 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_nou))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 138 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1370 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 122 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 126 (_architecture (_uni ))))
    (_process
      (line__140(_architecture 0 0 140 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__141(_architecture 1 0 141 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 867           1620974457151 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620974457150 2021.05.14 09:40:57)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620974457234 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620974457233 2021.05.14 09:40:57)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620930189070)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620974457308 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620974457307 2021.05.14 09:40:57)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620974457386 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620974457385 2021.05.14 09:40:57)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918470167)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 12 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4)(5))(_sensitivity(2)(6)(1)(0))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620974457428 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620974457427 2021.05.14 09:40:57)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974457422)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620974457478 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620974457477 2021.05.14 09:40:57)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620974457528 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620974457527 2021.05.14 09:40:57)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620974457578 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620974457577 2021.05.14 09:40:57)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620974457638 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620974457638 2021.05.14 09:40:57)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16126         1620974562198 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 36 ))
  (_version v33)
  (_time 1620974562198 2021.05.14 09:42:42)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 42 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 66 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 78 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 84 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 85 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 86 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 88 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 89 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 90 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 97 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 98 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 99 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 101 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1368 0 108 (_entity (_out ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1370 0 110 (_entity (_in ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 130 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 131 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 132 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 133 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 134 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 135 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
      (_port
        ((S_cont)(S_cont))
        ((S_banca)(S_banca))
        ((S_extragere)(S_extragere))
        ((S_cont_nou)(S_cont_nou))
        ((S_banca_nou)(S_banca_nou))
        ((OK_extragere)(OK_extragere))
        ((OK_PIN)(OK_PIN))
        ((alegere_optiune)(alegere_optiune))
      )
    )
  )
  (_instantiation pas6 0 136 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 137 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((PIN_card_ROM)(PIN_nou))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 138 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1370 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 122 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 126 (_architecture (_uni ))))
    (_process
      (line__140(_architecture 0 0 140 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__141(_architecture 1 0 141 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 867           1620974562244 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620974562243 2021.05.14 09:42:42)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620974562290 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620974562289 2021.05.14 09:42:42)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620930189070)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620974562343 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620974562342 2021.05.14 09:42:42)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620974562408 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620974562407 2021.05.14 09:42:42)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974562385)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(1)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620974562471 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620974562470 2021.05.14 09:42:42)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974457422)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620974562527 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620974562526 2021.05.14 09:42:42)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620974562583 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620974562582 2021.05.14 09:42:42)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620974562641 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620974562641 2021.05.14 09:42:42)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620974562697 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620974562696 2021.05.14 09:42:42)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15988         1620974685231 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 36 ))
  (_version v33)
  (_time 1620974685231 2021.05.14 09:44:45)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 42 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 66 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 67 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 78 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 84 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 85 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 86 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 88 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 89 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 90 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 97 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 98 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 99 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 101 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 107 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 109 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 110 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 130 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas3 0 131 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas1 0 132 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas2 0 133 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 134 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 135 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 136 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 137 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_ROM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
      (_port
        ((PIN_card)(PIN_card))
        ((PIN_card_ROM)(PIN_card_ROM))
        ((OK_PIN)(OK_PIN))
        ((alegere_optiune)(alegere_optiune))
      )
    )
  )
  (_instantiation pas8 0 138 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 122 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 126 (_architecture (_uni ))))
    (_process
      (line__140(_architecture 0 0 140 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__141(_architecture 1 0 141 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 867           1620974685276 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 11 ))
  (_version v33)
  (_time 1620974685275 2021.05.14 09:44:45)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620974685326 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 16 ))
  (_version v33)
  (_time 1620974685326 2021.05.14 09:44:45)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620974685399 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620974685399 2021.05.14 09:44:45)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620974685484 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620974685484 2021.05.14 09:44:45)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974562385)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620974685538 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620974685538 2021.05.14 09:44:45)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974457422)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620974685598 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620974685598 2021.05.14 09:44:45)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620974685655 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620974685654 2021.05.14 09:44:45)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620974685710 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 17 ))
  (_version v33)
  (_time 1620974685709 2021.05.14 09:44:45)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620974685765 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 15 ))
  (_version v33)
  (_time 1620974685764 2021.05.14 09:44:45)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15810         1620975160532 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620975160531 2021.05.14 09:52:40)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~132 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~134 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~136 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~138 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1310 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1312 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1314 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1316 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 76 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1320 0 83 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1322 0 84 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1324 0 85 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1326 0 87 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1328 0 88 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1330 0 89 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1332 0 96 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1334 0 97 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1336 0 98 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1338 0 100 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1340 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1342 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1344 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_ROM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1338 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1342 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1346 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1346 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1346 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 867           1620975160653 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975160653 2021.05.14 09:52:40)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620975160761 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 15 ))
  (_version v33)
  (_time 1620975160760 2021.05.14 09:52:40)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620975160853 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975160852 2021.05.14 09:52:40)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000049 55 15818         1620975168631 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620975168631 2021.05.14 09:52:48)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 76 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 83 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 84 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 87 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 88 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 89 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 96 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 97 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 98 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 100 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_ROM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 867           1620975168709 Chitanta
(_unit VHDL (chitanta 0 4 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975168708 2021.05.14 09:52:48)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620911630609)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620975168810 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 15 ))
  (_version v33)
  (_time 1620975168809 2021.05.14 09:52:48)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620975168903 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975168902 2021.05.14 09:52:48)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975169003 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975169002 2021.05.14 09:52:49)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974562385)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(3)(2)(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975169082 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975169081 2021.05.14 09:52:49)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974457422)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975169163 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975169163 2021.05.14 09:52:49)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000049 55 15818         1620975174843 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620975174842 2021.05.14 09:52:54)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 76 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 83 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 84 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 87 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 88 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 89 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 96 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 97 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 98 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 100 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_ROM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975174890 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975174889 2021.05.14 09:52:54)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620975174962 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 15 ))
  (_version v33)
  (_time 1620975174961 2021.05.14 09:52:54)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620975175060 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975175060 2021.05.14 09:52:55)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975175152 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975175152 2021.05.14 09:52:55)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974562385)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5)(7))(_sensitivity(1)(0)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975175227 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975175226 2021.05.14 09:52:55)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974457422)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975175313 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975175313 2021.05.14 09:52:55)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975175391 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975175391 2021.05.14 09:52:55)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000049 55 15818         1620975179206 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620975179205 2021.05.14 09:52:59)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 76 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 83 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 84 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 87 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 88 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 89 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 96 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 97 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 98 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 100 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_ROM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975179254 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975179254 2021.05.14 09:52:59)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620975179296 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 15 ))
  (_version v33)
  (_time 1620975179295 2021.05.14 09:52:59)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620975179368 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975179367 2021.05.14 09:52:59)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620918292411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975179475 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975179474 2021.05.14 09:52:59)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974562385)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975179548 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975179547 2021.05.14 09:52:59)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974457422)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975179628 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975179627 2021.05.14 09:52:59)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975179712 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975179712 2021.05.14 09:52:59)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975179787 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975179787 2021.05.14 09:52:59)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000049 55 15818         1620975182563 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620975182562 2021.05.14 09:53:02)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 76 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 83 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 84 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 87 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 88 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 89 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 96 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 97 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 98 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 100 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_ROM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975182611 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975182610 2021.05.14 09:53:02)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620975182650 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 15 ))
  (_version v33)
  (_time 1620975182650 2021.05.14 09:53:02)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620975182702 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975182701 2021.05.14 09:53:02)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975182806 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975182806 2021.05.14 09:53:02)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974562385)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(7)(6))(_sensitivity(3)(2)(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975182907 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975182906 2021.05.14 09:53:02)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974457422)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975182991 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975182990 2021.05.14 09:53:02)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975183069 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975183068 2021.05.14 09:53:03)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975183141 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975183141 2021.05.14 09:53:03)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975183216 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975183216 2021.05.14 09:53:03)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15818         1620975187608 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620975187608 2021.05.14 09:53:07)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 76 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 83 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 84 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 87 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 88 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 89 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 96 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 97 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 98 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 100 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_ROM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975187654 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975187653 2021.05.14 09:53:07)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620975187696 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 15 ))
  (_version v33)
  (_time 1620975187696 2021.05.14 09:53:07)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620975187748 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975187747 2021.05.14 09:53:07)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975187814 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975187814 2021.05.14 09:53:07)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(6)(5))(_sensitivity(0)(1)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975187892 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975187892 2021.05.14 09:53:07)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974457422)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975187971 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975187970 2021.05.14 09:53:07)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975188047 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975188047 2021.05.14 09:53:08)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975188131 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975188130 2021.05.14 09:53:08)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975188221 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975188220 2021.05.14 09:53:08)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15818         1620975191199 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620975191198 2021.05.14 09:53:11)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 76 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 83 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 84 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 87 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 88 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 89 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 96 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 97 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 98 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 100 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_ROM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975191243 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975191242 2021.05.14 09:53:11)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620975191285 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 15 ))
  (_version v33)
  (_time 1620975191284 2021.05.14 09:53:11)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620975191335 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975191334 2021.05.14 09:53:11)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975191397 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975191396 2021.05.14 09:53:11)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(5)(6))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975191460 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975191459 2021.05.14 09:53:11)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975191548 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975191547 2021.05.14 09:53:11)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975191621 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975191620 2021.05.14 09:53:11)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975191697 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975191696 2021.05.14 09:53:11)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975191770 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975191769 2021.05.14 09:53:11)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000055 55 1500          1620975194483 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975194483 2021.05.14 09:53:14)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000049 55 15818         1620975200887 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620975200886 2021.05.14 09:53:20)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 76 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 83 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 84 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 87 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 88 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 89 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 96 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 97 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 98 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 100 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_ROM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975200937 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975200936 2021.05.14 09:53:20)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620975200978 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 15 ))
  (_version v33)
  (_time 1620975200977 2021.05.14 09:53:20)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620975201026 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975201025 2021.05.14 09:53:21)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975201085 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975201084 2021.05.14 09:53:21)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975201124 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975201124 2021.05.14 09:53:21)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975201181 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975201181 2021.05.14 09:53:21)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975201237 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975201237 2021.05.14 09:53:21)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975201311 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975201310 2021.05.14 09:53:21)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975201379 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975201378 2021.05.14 09:53:21)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15818         1620975203936 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620975203935 2021.05.14 09:53:23)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 76 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 83 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 84 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 87 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 88 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 89 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 96 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 97 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 98 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 100 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_ROM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975203987 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975203987 2021.05.14 09:53:23)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620975204032 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 15 ))
  (_version v33)
  (_time 1620975204031 2021.05.14 09:53:24)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620975204083 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975204082 2021.05.14 09:53:24)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975204144 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975204143 2021.05.14 09:53:24)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(5)(6))(_sensitivity(3)(2)(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975204178 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975204178 2021.05.14 09:53:24)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975204216 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975204215 2021.05.14 09:53:24)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975204255 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975204255 2021.05.14 09:53:24)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975204304 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975204304 2021.05.14 09:53:24)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975204377 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975204376 2021.05.14 09:53:24)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15818         1620975206462 bancomat
(_unit VHDL (bancomat 0 7 (bancomat 0 35 ))
  (_version v33)
  (_time 1620975206461 2021.05.14 09:53:26)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620972206950)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 41 (_entity (_out ))))
      )
    )
    (Memorie_ROM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 47 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1334 0 51 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~1340 0 65 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 76 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 83 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 84 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 87 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 88 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 89 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 96 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 97 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 98 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 100 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_ROM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_ROM)(out_pin_rom))
    )
    (_use (_entity . memorie_rom_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_ROM)(out_pin_rom))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_ROM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 19 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 28 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~1224 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_rom ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_ROM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975206511 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975206510 2021.05.14 09:53:26)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1674          1620975206560 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 15 ))
  (_version v33)
  (_time 1620975206560 2021.05.14 09:53:26)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620975206608 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975206607 2021.05.14 09:53:26)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975206673 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975206672 2021.05.14 09:53:26)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(7)(6))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975206711 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975206710 2021.05.14 09:53:26)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975206749 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975206749 2021.05.14 09:53:26)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975206792 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975206791 2021.05.14 09:53:26)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975206835 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975206834 2021.05.14 09:53:26)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975206882 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975206882 2021.05.14 09:53:26)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15680         1620975898292 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620975898292 2021.05.14 10:04:58)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975898363 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975898363 2021.05.14 10:04:58)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
V 000058 55 1674          1620975898424 Schimbare_ROM_PIN
(_unit VHDL (schimbare_pin 0 7 (schimbare_rom_pin 0 15 ))
  (_version v33)
  (_time 1620975898423 2021.05.14 10:04:58)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620974685317)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_ROM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_ROM_PIN 1 -1
  )
)
I 000057 55 1903          1620975898488 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975898487 2021.05.14 10:04:58)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975898564 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975898563 2021.05.14 10:04:58)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(6)(5))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975898618 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975898617 2021.05.14 10:04:58)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975898676 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975898676 2021.05.14 10:04:58)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975898728 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975898727 2021.05.14 10:04:58)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975898784 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975898783 2021.05.14 10:04:58)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975898837 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975898836 2021.05.14 10:04:58)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15680         1620975921002 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620975921001 2021.05.14 10:05:21)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975921080 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975921079 2021.05.14 10:05:21)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620975921129 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620975921128 2021.05.14 10:05:21)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620975921200 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975921199 2021.05.14 10:05:21)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975921272 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975921272 2021.05.14 10:05:21)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7)(5))(_sensitivity(2)(3)(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975921330 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975921329 2021.05.14 10:05:21)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975921392 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975921391 2021.05.14 10:05:21)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975921447 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975921446 2021.05.14 10:05:21)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975921501 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975921501 2021.05.14 10:05:21)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975921555 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975921554 2021.05.14 10:05:21)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15724         1620975935993 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620975935993 2021.05.14 10:05:35)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975936062 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975936061 2021.05.14 10:05:36)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620975936115 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620975936115 2021.05.14 10:05:36)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620975936182 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975936182 2021.05.14 10:05:36)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975936263 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975936262 2021.05.14 10:05:36)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5)(7))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975936317 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975936316 2021.05.14 10:05:36)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975936366 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975936366 2021.05.14 10:05:36)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975936416 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975936416 2021.05.14 10:05:36)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975936464 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975936464 2021.05.14 10:05:36)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975936520 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975936519 2021.05.14 10:05:36)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15724         1620975955375 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620975955374 2021.05.14 10:05:55)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975955428 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975955428 2021.05.14 10:05:55)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620975955476 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620975955475 2021.05.14 10:05:55)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620975955526 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975955525 2021.05.14 10:05:55)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975955588 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975955587 2021.05.14 10:05:55)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(3)(2)(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975955631 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620975955630 2021.05.14 10:05:55)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975955670 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975955669 2021.05.14 10:05:55)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975955709 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975955708 2021.05.14 10:05:55)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975955753 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975955752 2021.05.14 10:05:55)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975955796 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975955796 2021.05.14 10:05:55)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15724         1620975976819 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620975976818 2021.05.14 10:06:16)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975976877 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975976876 2021.05.14 10:06:16)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620975976921 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620975976920 2021.05.14 10:06:16)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620975976968 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975976967 2021.05.14 10:06:16)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975977031 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975977030 2021.05.14 10:06:17)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(7)(6))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975977078 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 16 ))
  (_version v33)
  (_time 1620975977077 2021.05.14 10:06:17)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975977135 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975977134 2021.05.14 10:06:17)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975977188 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975977188 2021.05.14 10:06:17)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975977242 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975977241 2021.05.14 10:06:17)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975977295 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975977295 2021.05.14 10:06:17)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15724         1620975998338 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620975998338 2021.05.14 10:06:38)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620975998387 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620975998386 2021.05.14 10:06:38)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620975998430 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620975998430 2021.05.14 10:06:38)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620975998485 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620975998484 2021.05.14 10:06:38)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620975998550 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620975998549 2021.05.14 10:06:38)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7)(5))(_sensitivity(3)(2)(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620975998594 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 16 ))
  (_version v33)
  (_time 1620975998594 2021.05.14 10:06:38)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620975998632 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620975998631 2021.05.14 10:06:38)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620975998669 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620975998669 2021.05.14 10:06:38)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620975998710 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620975998709 2021.05.14 10:06:38)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620975998753 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620975998752 2021.05.14 10:06:38)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15724         1620976024218 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620976024218 2021.05.14 10:07:04)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620976024268 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620976024267 2021.05.14 10:07:04)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620976024311 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620976024310 2021.05.14 10:07:04)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620976024358 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620976024358 2021.05.14 10:07:04)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620976024423 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620976024422 2021.05.14 10:07:04)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(5)(6))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620976024468 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620976024467 2021.05.14 10:07:04)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620976024506 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620976024505 2021.05.14 10:07:04)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917471810)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620976024544 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620976024543 2021.05.14 10:07:04)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620976024584 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620976024584 2021.05.14 10:07:04)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620976024628 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620976024627 2021.05.14 10:07:04)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15724         1620976045216 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620976045215 2021.05.14 10:07:25)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620976045271 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620976045270 2021.05.14 10:07:25)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620976045313 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620976045312 2021.05.14 10:07:25)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620976045366 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620976045365 2021.05.14 10:07:25)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620976045431 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620976045430 2021.05.14 10:07:25)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7)(5))(_sensitivity(0)(1)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620976045470 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620976045469 2021.05.14 10:07:25)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620976045511 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620976045510 2021.05.14 10:07:25)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620976045564 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620976045564 2021.05.14 10:07:25)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1971          1620976045620 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620976045619 2021.05.14 10:07:25)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620976045685 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620976045684 2021.05.14 10:07:25)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15769         1620976062443 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620976062442 2021.05.14 10:07:42)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620976062515 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620976062515 2021.05.14 10:07:42)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620976062574 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620976062573 2021.05.14 10:07:42)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620976062642 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620976062642 2021.05.14 10:07:42)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620976062732 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620976062732 2021.05.14 10:07:42)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(6)(5))(_sensitivity(3)(2)(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620976062793 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620976062792 2021.05.14 10:07:42)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620976062853 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620976062852 2021.05.14 10:07:42)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620976062905 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620976062904 2021.05.14 10:07:42)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
V 000056 55 1971          1620976062961 Memorie_ROM_PIN
(_unit VHDL (memorie_rom_pin 0 7 (memorie_rom_pin 0 16 ))
  (_version v33)
  (_time 1620976062960 2021.05.14 10:07:42)
  (_source (\./src/Memorie_ROM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917614336)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_ROM ~std_logic_vector{3~downto~0}~124 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_PIN 1 -1
  )
)
I 000060 55 1580          1620976063024 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620976063023 2021.05.14 10:07:43)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15769         1620976086658 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620976086658 2021.05.14 10:08:06)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620976086713 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620976086712 2021.05.14 10:08:06)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620976086751 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620976086751 2021.05.14 10:08:06)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620976086805 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620976086804 2021.05.14 10:08:06)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620976086871 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620976086871 2021.05.14 10:08:06)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620976086919 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620976086918 2021.05.14 10:08:06)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620976086958 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620976086957 2021.05.14 10:08:06)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620976086997 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620976086996 2021.05.14 10:08:06)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1620976087050 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1620976087050 2021.05.14 10:08:07)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1620976087104 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620976087103 2021.05.14 10:08:07)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15815         1620976106914 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620976106914 2021.05.14 10:08:26)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620976106964 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620976106964 2021.05.14 10:08:26)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620976107017 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620976107016 2021.05.14 10:08:27)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620976107081 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620976107080 2021.05.14 10:08:27)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620976107161 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620976107161 2021.05.14 10:08:27)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(6)(5))(_sensitivity(0)(1)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620976107219 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620976107219 2021.05.14 10:08:27)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620976107274 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620976107274 2021.05.14 10:08:27)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620976107325 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620976107324 2021.05.14 10:08:27)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1620976107375 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1620976107375 2021.05.14 10:08:27)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1620976107444 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620976107443 2021.05.14 10:08:27)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15815         1620977744097 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620977744097 2021.05.14 10:35:44)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620977744159 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620977744159 2021.05.14 10:35:44)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620977744217 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620977744216 2021.05.14 10:35:44)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620977744281 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620977744280 2021.05.14 10:35:44)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620977744355 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620977744354 2021.05.14 10:35:44)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975187792)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(6)(5))(_sensitivity(3)(2)(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620977744404 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620977744404 2021.05.14 10:35:44)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620977744452 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620977744451 2021.05.14 10:35:44)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620977744503 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620977744502 2021.05.14 10:35:44)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1620977744554 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1620977744553 2021.05.14 10:35:44)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1620977744604 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620977744604 2021.05.14 10:35:44)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15815         1620978458138 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620978458138 2021.05.14 10:47:38)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620978458169 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620978458168 2021.05.14 10:47:38)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620978458189 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620978458189 2021.05.14 10:47:38)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620978458217 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620978458216 2021.05.14 10:47:38)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000056 55 1675          1620978458255 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620978458254 2021.05.14 10:47:38)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620978458293 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620978458292 2021.05.14 10:47:38)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620978458324 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620978458323 2021.05.14 10:47:38)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1620978458356 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1620978458356 2021.05.14 10:47:38)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1620978458389 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620978458388 2021.05.14 10:47:38)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15815         1620978475021 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620978475020 2021.05.14 10:47:55)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620978475052 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620978475051 2021.05.14 10:47:55)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620978475076 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620978475076 2021.05.14 10:47:55)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620978475104 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620978475104 2021.05.14 10:47:55)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000056 55 1675          1620978475145 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620978475144 2021.05.14 10:47:55)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620978475176 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620978475175 2021.05.14 10:47:55)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620978475213 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620978475213 2021.05.14 10:47:55)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1620978475248 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1620978475247 2021.05.14 10:47:55)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1620978475280 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620978475279 2021.05.14 10:47:55)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15815         1620978497637 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620978497637 2021.05.14 10:48:17)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620978497666 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620978497665 2021.05.14 10:48:17)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620978497691 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620978497690 2021.05.14 10:48:17)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620978497725 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620978497724 2021.05.14 10:48:17)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000056 55 1675          1620978497775 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620978497774 2021.05.14 10:48:17)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620978497809 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620978497808 2021.05.14 10:48:17)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620978497842 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620978497841 2021.05.14 10:48:17)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1620978497881 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1620978497880 2021.05.14 10:48:17)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1620978497914 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620978497913 2021.05.14 10:48:17)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15767         1620978497988 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620978497988 2021.05.14 10:48:17)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 15767         1620978702903 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620978702902 2021.05.14 10:51:42)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620978702948 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620978702947 2021.05.14 10:51:42)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620978702984 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620978702983 2021.05.14 10:51:42)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620978703022 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620978703022 2021.05.14 10:51:43)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620978703063 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620978703063 2021.05.14 10:51:43)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(6)(5))(_sensitivity(0)(1)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620978703094 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620978703094 2021.05.14 10:51:43)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620978703129 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620978703128 2021.05.14 10:51:43)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620978703159 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620978703158 2021.05.14 10:51:43)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1620978703195 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1620978703194 2021.05.14 10:51:43)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1620978703228 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620978703227 2021.05.14 10:51:43)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15815         1620978765727 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 34 ))
  (_version v33)
  (_time 1620978765726 2021.05.14 10:52:45)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975898283)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1328 0 40 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1330 0 46 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1334 0 50 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_card)(PIN_card))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1212 0 18 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1216 0 23 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1222 0 27 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1226 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(21))(_sensitivity(27)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(13))(_sensitivity(25)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(16))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620978765760 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620978765759 2021.05.14 10:52:45)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1673          1620978765786 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620978765785 2021.05.14 10:52:45)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620978765818 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620978765817 2021.05.14 10:52:45)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620978765862 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620978765862 2021.05.14 10:52:45)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(6)(5))(_sensitivity(3)(2)(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620978765894 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620978765893 2021.05.14 10:52:45)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620978765919 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620978765918 2021.05.14 10:52:45)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620978765949 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620978765948 2021.05.14 10:52:45)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1620978765978 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1620978765977 2021.05.14 10:52:45)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1620978766010 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620978766010 2021.05.14 10:52:46)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000058 55 1673          1620990838682 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620990838681 2021.05.14 14:13:58)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975921122)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000056 55 1970          1620990838713 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1620990838712 2021.05.14 14:13:58)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000049 55 15561         1620995568102 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1620995568101 2021.05.14 15:32:48)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1342 0 75 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1344 0 81 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1352 0 86 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1356 0 94 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1362 0 98 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1368 0 107 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 126 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 127 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 128 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 129 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 130 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 131 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 132 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 133 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
  )
  (_instantiation pas8 0 134 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1370 0 119 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1370 0 122 (_architecture (_uni ))))
    (_process
      (line__136(_architecture 0 0 136 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__137(_architecture 1 0 137 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__138(_architecture 2 0 138 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1620995568149 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1620995568148 2021.05.14 15:32:48)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1677          1620995568179 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1620995568179 2021.05.14 15:32:48)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568174)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1620995568218 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1620995568218 2021.05.14 15:32:48)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1620995568260 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1620995568260 2021.05.14 15:32:48)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(6)(5))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1620995568291 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1620995568290 2021.05.14 15:32:48)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1620995568328 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1620995568327 2021.05.14 15:32:48)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1620995568360 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1620995568360 2021.05.14 15:32:48)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1620995568394 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1620995568393 2021.05.14 15:32:48)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1620995568428 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1620995568427 2021.05.14 15:32:48)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15605         1620995696117 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1620995696116 2021.05.14 15:34:56)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1342 0 75 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1344 0 81 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1352 0 86 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1356 0 94 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1362 0 98 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1368 0 107 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 126 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 127 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 128 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 129 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 130 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 131 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 132 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 133 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 134 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1370 0 119 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1370 0 122 (_architecture (_uni ))))
    (_process
      (line__136(_architecture 0 0 136 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__137(_architecture 1 0 137 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__138(_architecture 2 0 138 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 15605         1620995727267 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1620995727266 2021.05.14 15:35:27)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1342 0 75 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1344 0 81 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1352 0 86 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1356 0 94 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1362 0 98 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1368 0 107 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 126 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 127 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 128 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 129 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 130 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 131 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 132 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 133 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 134 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1370 0 119 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1370 0 122 (_architecture (_uni ))))
    (_process
      (line__136(_architecture 0 0 136 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__137(_architecture 1 0 137 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__138(_architecture 2 0 138 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 15605         1621247478588 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621247478587 2021.05.17 13:31:18)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 72 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1342 0 75 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1344 0 81 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1350 0 85 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1352 0 86 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1356 0 94 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1362 0 98 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1366 0 106 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1368 0 107 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 126 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 127 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 128 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 129 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 130 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 131 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 132 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 133 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 134 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1342 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1350 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1362 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1370 0 119 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1370 0 122 (_architecture (_uni ))))
    (_process
      (line__136(_architecture 0 0 136 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__137(_architecture 1 0 137 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__138(_architecture 2 0 138 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621247478622 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621247478621 2021.05.17 13:31:18)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1677          1621247478652 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1621247478651 2021.05.17 13:31:18)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568174)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621247478691 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621247478690 2021.05.17 13:31:18)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621247478743 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621247478742 2021.05.17 13:31:18)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(1)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621247478780 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621247478779 2021.05.17 13:31:18)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1500          1621247478810 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 15 ))
  (_version v33)
  (_time 1621247478810 2021.05.17 13:31:18)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976045508)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621247478840 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621247478839 2021.05.17 13:31:18)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621247478868 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621247478868 2021.05.17 13:31:18)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621247478902 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621247478901 2021.05.17 13:31:18)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 916           1621247824081 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621247824080 2021.05.17 13:37:04)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1677          1621247824111 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1621247824110 2021.05.17 13:37:04)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568174)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621247824147 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621247824146 2021.05.17 13:37:04)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621247824188 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621247824188 2021.05.17 13:37:04)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7)(5))(_sensitivity(3)(2)(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621247824217 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621247824216 2021.05.17 13:37:04)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000054 55 1406          1621247824268 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621247824267 2021.05.17 13:37:04)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621247824303 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621247824303 2021.05.17 13:37:04)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621247824341 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621247824340 2021.05.17 13:37:04)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 916           1621247868666 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621247868666 2021.05.17 13:37:48)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1677          1621247868697 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1621247868696 2021.05.17 13:37:48)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568174)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621247868732 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621247868731 2021.05.17 13:37:48)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621247868771 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621247868770 2021.05.17 13:37:48)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(7)(6))(_sensitivity(3)(2)(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621247868800 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621247868799 2021.05.17 13:37:48)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000054 55 1406          1621247868859 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621247868858 2021.05.17 13:37:48)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621247868888 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621247868887 2021.05.17 13:37:48)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621247868919 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621247868918 2021.05.17 13:37:48)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000055 55 1733          1621247877724 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621247877723 2021.05.17 13:37:57)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000049 55 15870         1621247897356 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621247897355 2021.05.17 13:38:17)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621247897386 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621247897385 2021.05.17 13:38:17)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1677          1621247897410 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1621247897409 2021.05.17 13:38:17)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568174)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621247897439 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621247897439 2021.05.17 13:38:17)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621247897472 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621247897471 2021.05.17 13:38:17)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(7)(6))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621247897497 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621247897496 2021.05.17 13:38:17)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621247897526 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621247897526 2021.05.17 13:38:17)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621247897553 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621247897552 2021.05.17 13:38:17)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621247897582 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621247897581 2021.05.17 13:38:17)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621247897604 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621247897603 2021.05.17 13:38:17)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15870         1621247907520 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621247907519 2021.05.17 13:38:27)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621247907551 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621247907550 2021.05.17 13:38:27)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1677          1621247907577 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 15 ))
  (_version v33)
  (_time 1621247907576 2021.05.17 13:38:27)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568174)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621247907606 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621247907605 2021.05.17 13:38:27)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621247907639 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621247907638 2021.05.17 13:38:27)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(1)(0)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621247907664 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621247907663 2021.05.17 13:38:27)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621247907688 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621247907687 2021.05.17 13:38:27)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621247907712 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621247907712 2021.05.17 13:38:27)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621247907740 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621247907739 2021.05.17 13:38:27)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621247907762 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621247907762 2021.05.17 13:38:27)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15870         1621248147694 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621248147694 2021.05.17 13:42:27)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 107 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 108 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 127 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 128 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 129 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 130 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 131 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 132 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 133 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 134 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 135 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 119 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 123 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621248147724 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621248147724 2021.05.17 13:42:27)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000057 55 1903          1621248147773 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621248147772 2021.05.17 13:42:27)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621248147816 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621248147815 2021.05.17 13:42:27)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(5)(6))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621248147849 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621248147848 2021.05.17 13:42:27)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621248147882 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621248147881 2021.05.17 13:42:27)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621248147914 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621248147913 2021.05.17 13:42:27)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621248147943 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621248147943 2021.05.17 13:42:27)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621248147974 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621248147973 2021.05.17 13:42:27)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 15960         1621248197485 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621248197484 2021.05.17 13:43:17)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621248197521 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621248197520 2021.05.17 13:43:17)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621248197546 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621248197546 2021.05.17 13:43:17)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621248197582 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621248197582 2021.05.17 13:43:17)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621248197622 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621248197621 2021.05.17 13:43:17)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7)(5))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621248197650 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621248197649 2021.05.17 13:43:17)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621248197681 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621248197680 2021.05.17 13:43:17)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621248197712 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621248197711 2021.05.17 13:43:17)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621248197743 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621248197742 2021.05.17 13:43:17)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621248197784 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621248197783 2021.05.17 13:43:17)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621248249961 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621248249961 2021.05.17 13:44:09)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621248249986 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621248249985 2021.05.17 13:44:09)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621248250010 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621248250010 2021.05.17 13:44:10)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621248250038 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621248250038 2021.05.17 13:44:10)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621248250072 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621248250072 2021.05.17 13:44:10)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(7)(6))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621248250096 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621248250095 2021.05.17 13:44:10)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621248250118 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621248250117 2021.05.17 13:44:10)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621248250139 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621248250138 2021.05.17 13:44:10)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621248250164 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621248250163 2021.05.17 13:44:10)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621248250192 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621248250191 2021.05.17 13:44:10)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621248591806 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621248591805 2021.05.17 13:49:51)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621248591836 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621248591835 2021.05.17 13:49:51)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621248591861 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621248591860 2021.05.17 13:49:51)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621248591890 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621248591889 2021.05.17 13:49:51)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621248591923 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621248591922 2021.05.17 13:49:51)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(6)(5))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621248591948 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621248591947 2021.05.17 13:49:51)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621248591971 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621248591970 2021.05.17 13:49:51)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621248591991 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621248591990 2021.05.17 13:49:51)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621248592012 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621248592011 2021.05.17 13:49:52)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621248592036 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621248592035 2021.05.17 13:49:52)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621248622994 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621248622994 2021.05.17 13:50:22)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621248623023 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621248623023 2021.05.17 13:50:23)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621248623047 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621248623046 2021.05.17 13:50:23)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621248623077 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621248623076 2021.05.17 13:50:23)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621248623109 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621248623109 2021.05.17 13:50:23)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(1)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621248623134 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621248623133 2021.05.17 13:50:23)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621248623160 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621248623159 2021.05.17 13:50:23)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621248623181 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621248623180 2021.05.17 13:50:23)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000060 55 1921          1621248623217 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621248623216 2021.05.17 13:50:23)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621248861934 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621248861933 2021.05.17 13:54:21)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621248861970 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621248861969 2021.05.17 13:54:21)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621248862003 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621248862002 2021.05.17 13:54:22)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621248862043 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621248862042 2021.05.17 13:54:22)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621248862088 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621248862087 2021.05.17 13:54:22)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621248862115 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621248862115 2021.05.17 13:54:22)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621248862141 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621248862141 2021.05.17 13:54:22)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621248862181 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621248862180 2021.05.17 13:54:22)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621248862209 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621248862208 2021.05.17 13:54:22)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621248862235 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621248862234 2021.05.17 13:54:22)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621249098968 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621249098967 2021.05.17 13:58:18)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621249099000 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621249098999 2021.05.17 13:58:18)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621249099023 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621249099022 2021.05.17 13:58:19)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621249099053 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621249099052 2021.05.17 13:58:19)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621249099088 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621249099087 2021.05.17 13:58:19)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(6)(5))(_sensitivity(1)(0)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621249099111 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621249099111 2021.05.17 13:58:19)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621249099133 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621249099132 2021.05.17 13:58:19)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621249099161 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621249099160 2021.05.17 13:58:19)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621249099187 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621249099186 2021.05.17 13:58:19)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621249099209 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621249099208 2021.05.17 13:58:19)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621314618719 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621314618718 2021.05.18 08:10:18)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621314618834 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621314618833 2021.05.18 08:10:18)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621314618890 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621314618889 2021.05.18 08:10:18)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621314618954 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621314618953 2021.05.18 08:10:18)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621314619028 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621314619028 2021.05.18 08:10:19)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7)(5))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621314619090 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621314619089 2021.05.18 08:10:19)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621314619175 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621314619175 2021.05.18 08:10:19)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621314619274 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621314619274 2021.05.18 08:10:19)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621314619389 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621314619388 2021.05.18 08:10:19)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621314619461 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621314619460 2021.05.18 08:10:19)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621315816574 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621315816573 2021.05.18 08:30:16)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621315816626 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621315816625 2021.05.18 08:30:16)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621315816674 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621315816673 2021.05.18 08:30:16)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621315816727 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621315816726 2021.05.18 08:30:16)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621315816789 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621315816788 2021.05.18 08:30:16)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(1)(0)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621315816837 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621315816837 2021.05.18 08:30:16)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621315816877 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621315816877 2021.05.18 08:30:16)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621315816918 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621315816917 2021.05.18 08:30:16)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621315816956 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621315816956 2021.05.18 08:30:16)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621315816998 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621315816997 2021.05.18 08:30:16)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621316499094 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621316499094 2021.05.18 08:41:39)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621316499139 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621316499139 2021.05.18 08:41:39)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621316499181 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316499180 2021.05.18 08:41:39)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621316499226 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621316499225 2021.05.18 08:41:39)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621316499302 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621316499302 2021.05.18 08:41:39)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7)(5))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621316499353 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621316499352 2021.05.18 08:41:39)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621316499392 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621316499391 2021.05.18 08:41:39)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621316499437 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621316499437 2021.05.18 08:41:39)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621316499488 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316499487 2021.05.18 08:41:39)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621316499531 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621316499530 2021.05.18 08:41:39)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621316541505 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621316541504 2021.05.18 08:42:21)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621316541553 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621316541552 2021.05.18 08:42:21)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621316541593 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316541592 2021.05.18 08:42:21)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621316541646 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621316541645 2021.05.18 08:42:21)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621316541704 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621316541703 2021.05.18 08:42:21)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5)(7))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621316541748 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621316541747 2021.05.18 08:42:21)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1723          1621316541785 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621316541784 2021.05.18 08:42:21)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621316541823 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621316541822 2021.05.18 08:42:21)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621316541869 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316541868 2021.05.18 08:42:21)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621316541907 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621316541906 2021.05.18 08:42:21)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621316578424 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621316578424 2021.05.18 08:42:58)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621316578470 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621316578470 2021.05.18 08:42:58)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621316578510 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316578509 2021.05.18 08:42:58)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621316578558 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621316578557 2021.05.18 08:42:58)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621316578617 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621316578616 2021.05.18 08:42:58)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(5)(6))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621316578665 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621316578664 2021.05.18 08:42:58)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1723          1621316578708 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621316578707 2021.05.18 08:42:58)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621316578753 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621316578752 2021.05.18 08:42:58)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621316578801 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316578800 2021.05.18 08:42:58)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621316578844 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621316578843 2021.05.18 08:42:58)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621316647737 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621316647736 2021.05.18 08:44:07)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621316647791 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621316647790 2021.05.18 08:44:07)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621316647832 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316647832 2021.05.18 08:44:07)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621316647883 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621316647882 2021.05.18 08:44:07)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621316647955 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621316647955 2021.05.18 08:44:07)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7)(5))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621316648005 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621316648005 2021.05.18 08:44:08)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1733          1621316648047 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621316648046 2021.05.18 08:44:08)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621316648085 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621316648084 2021.05.18 08:44:08)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621316648123 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316648123 2021.05.18 08:44:08)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621316648164 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621316648163 2021.05.18 08:44:08)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621316745385 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621316745384 2021.05.18 08:45:45)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621316745439 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621316745438 2021.05.18 08:45:45)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621316745485 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316745485 2021.05.18 08:45:45)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621316745546 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621316745545 2021.05.18 08:45:45)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621316745616 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621316745616 2021.05.18 08:45:45)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7)(5))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621316745664 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621316745663 2021.05.18 08:45:45)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1723          1621316745710 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621316745709 2021.05.18 08:45:45)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621316745759 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621316745758 2021.05.18 08:45:45)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621316745810 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316745809 2021.05.18 08:45:45)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621316745855 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621316745855 2021.05.18 08:45:45)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621316797993 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621316797992 2021.05.18 08:46:37)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621316798044 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621316798044 2021.05.18 08:46:38)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621316798086 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316798085 2021.05.18 08:46:38)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621316798137 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621316798137 2021.05.18 08:46:38)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621316798215 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621316798215 2021.05.18 08:46:38)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(7)(6))(_sensitivity(0)(1)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621316798261 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621316798260 2021.05.18 08:46:38)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1726          1621316798305 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621316798304 2021.05.18 08:46:38)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621316798348 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621316798347 2021.05.18 08:46:38)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621316798397 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621316798396 2021.05.18 08:46:38)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621316798439 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621316798438 2021.05.18 08:46:38)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 916           1621317803324 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621317803324 2021.05.18 09:03:23)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621317803376 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621317803375 2021.05.18 09:03:23)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621317803448 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621317803447 2021.05.18 09:03:23)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621317803531 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621317803530 2021.05.18 09:03:23)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(7)(6))(_sensitivity(3)(1)(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621317803588 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621317803587 2021.05.18 09:03:23)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1726          1621317803644 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621317803643 2021.05.18 09:03:23)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621317803695 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621317803695 2021.05.18 09:03:23)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621317803761 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621317803761 2021.05.18 09:03:23)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621317803822 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621317803821 2021.05.18 09:03:23)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621317803880 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621317803879 2021.05.18 09:03:23)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
I 000049 55 916           1621318372011 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621318372011 2021.05.18 09:12:52)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
I 000058 55 1773          1621318372057 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621318372057 2021.05.18 09:12:52)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
I 000057 55 1903          1621318372113 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621318372113 2021.05.18 09:12:52)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
I 000066 55 2480          1621318372170 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621318372169 2021.05.18 09:12:52)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(1)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
I 000056 55 1675          1621318372217 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621318372216 2021.05.18 09:12:52)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
I 000055 55 1726          1621318372276 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621318372275 2021.05.18 09:12:52)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(3)(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
I 000054 55 1406          1621318372325 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621318372324 2021.05.18 09:12:52)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
I 000056 55 1970          1621318372370 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621318372370 2021.05.18 09:12:52)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
I 000060 55 1580          1621318372411 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621318372411 2021.05.18 09:12:52)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
I 000049 55 16004         1621318372458 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621318372457 2021.05.18 09:12:52)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
V 000049 55 16004         1621318616720 bancomat
(_unit VHDL (bancomat 0 6 (bancomat 0 33 ))
  (_version v33)
  (_time 1621318616720 2021.05.18 09:16:56)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620995568095)
    (_use )
  )
  (_component
    (Memorie_ROM_ID_Card
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1326 0 39 (_entity (_out ))))
      )
    )
    (Memorie_RAM_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1328 0 45 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1332 0 49 (_entity (_out ))))
      )
    )
    (Comparator_ID
      (_object
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ((i 2))))))
      )
    )
    (Comparator_PIN
      (_object
        (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~1338 0 63 (_entity (_in ))))
        (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ((i 2))))))
      )
    )
    (Interogare_sold
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~13 0 75 (_entity (_in ))))
        (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1344 0 76 (_entity (_out ))))
      )
    )
    (Extragere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal S_banca ~std_logic_vector{11~downto~0}~1348 0 83 (_entity (_in ))))
        (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1354 0 87 (_entity (_out ))))
        (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1356 0 88 (_entity (_out ))))
        (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Depunere_numerar
      (_object
        (_port (_internal S_cont ~std_logic_vector{11~downto~0}~1358 0 95 (_entity (_in ))))
        (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1360 0 96 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1362 0 97 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1364 0 99 (_entity (_out ))))
      )
    )
    (Schimbare_PIN
      (_object
        (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~1366 0 105 (_entity (_in ))))
        (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~1368 0 108 (_entity (_in ))))
        (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1370 0 109 (_entity (_out ))))
      )
    )
    (Chitanta
      (_object
        (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation pas0 0 128 (_component Memorie_ROM_ID_Card )
    (_port
      ((ID_introdus)(ID_introdus))
      ((CS)(CS))
      ((ID_ROM)(out_rom))
    )
    (_use (_entity . memorie_rom_id_card)
    )
  )
  (_instantiation pas1 0 129 (_component Memorie_RAM_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((CS)(CS))
      ((writeenable)(writeenable))
      ((PIN_nou)(PIN_nou))
      ((PIN_RAM)(out_pin_ram))
    )
    (_use (_entity . memorie_ram_pin)
    )
  )
  (_instantiation pas2 0 130 (_component Comparator_ID )
    (_port
      ((ID_introdus)(ID_introdus))
      ((ID_ROM)(out_rom))
      ((OK_ID)(ok_id_signal))
    )
    (_use (_entity . comparator_id)
    )
  )
  (_instantiation pas3 0 131 (_component Comparator_PIN )
    (_port
      ((PIN_RAM)(out_pin_ram))
      ((ID_introdus)(ID_introdus))
      ((PIN_introdus)(PIN_introdus))
      ((OK_ID)(ok_id_signal))
      ((OK_PIN)(ok_pin_signal))
    )
    (_use (_entity . comparator_pin)
    )
  )
  (_instantiation pas4 0 132 (_component Interogare_sold )
    (_port
      ((S_cont)(S_cont))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((OK_afisare)(OK_afisare))
    )
    (_use (_entity . interogare_sold)
    )
  )
  (_instantiation pas5 0 133 (_component Extragere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_banca)(S_banca))
      ((S_extragere)(S_extragere))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((S_cont_nou)(S_cont_nou))
      ((S_banca_nou)(S_banca_nou))
      ((OK_extragere)(OK_extragere))
    )
    (_use (_entity . extragere_numerar)
    )
  )
  (_instantiation pas6 0 134 (_component Depunere_numerar )
    (_port
      ((S_cont)(S_cont))
      ((S_introdusa)(S_introdusa))
      ((alegere_optiune)(alegere_optiune))
      ((OK_PIN)(ok_pin_signal))
      ((S_noua)(S_noua))
    )
    (_use (_entity . depunere_numerar)
    )
  )
  (_instantiation pas7 0 135 (_component Schimbare_PIN )
    (_port
      ((PIN_introdus)(PIN_introdus))
      ((writeenable)(writeenable))
      ((OK_PIN)(ok_pin_signal))
      ((alegere_optiune)(alegere_optiune))
      ((PIN_card_RAM)(PIN_nou))
    )
    (_use (_entity . schimbare_pin)
    )
  )
  (_instantiation pas8 0 136 (_component Chitanta )
    (_port
      ((optiune)(optiune))
      ((Q)(Q))
    )
    (_use (_entity . chitanta)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~126 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~128 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~1210 0 17 (_entity (_in ))))
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1212 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~1212 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1214 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~1214 0 22 (_entity (_out ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~1216 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1218 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_nou ~std_logic_vector{11~downto~0}~1218 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~1220 0 26 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~1222 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~1224 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1356 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1360 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1364 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1368 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_rom ~std_logic_vector{3~downto~0}~1372 0 120 (_architecture (_uni ))))
    (_signal (_internal out_pin_ram ~std_logic_vector{3~downto~0}~1372 0 121 (_architecture (_uni ))))
    (_signal (_internal ok_id_signal ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal ok_pin_signal ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal PIN_nou ~std_logic_vector{3~downto~0}~1372 0 124 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((PIN_card_RAM)(PIN_nou)))(_target(20))(_sensitivity(26)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_alias((OK_ID)(ok_id_signal)))(_target(12))(_sensitivity(24)))))
      (line__140(_architecture 2 0 140 (_assignment (_simple)(_alias((OK_PIN)(ok_pin_signal)))(_target(15))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bancomat 3 -1
  )
)
V 000049 55 916           1621318616768 Chitanta
(_unit VHDL (chitanta 0 6 (chitanta 0 13 ))
  (_version v33)
  (_time 1621318616767 2021.05.18 09:16:56)
  (_source (\./src/Chitanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975174880)
    (_use )
  )
  (_object
    (_port (_internal optiune ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Chitanta 1 -1
  )
)
V 000058 55 1773          1621318616808 Schimbare_RAM_PIN
(_unit VHDL (schimbare_pin 0 6 (schimbare_ram_pin 0 16 ))
  (_version v33)
  (_time 1621318616808 2021.05.18 09:16:56)
  (_source (\./src/Schimbare_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248197543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_card_RAM ~std_logic_vector{3~downto~0}~122 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . Schimbare_RAM_PIN 1 -1
  )
)
V 000057 55 1903          1621318616865 Depunere_numerar
(_unit VHDL (depunere_numerar 0 6 (depunere_numerar 0 16 ))
  (_version v33)
  (_time 1621318616865 2021.05.18 09:16:56)
  (_source (\./src/Depunere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975182687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_introdusa ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_noua ~std_logic_vector{11~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . Depunere_numerar 1 -1
  )
)
V 000066 55 2480          1621318616939 Comparator_extragere_suma
(_unit VHDL (extragere_numerar 0 6 (comparator_extragere_suma 0 19 ))
  (_version v33)
  (_time 1621318616939 2021.05.18 09:16:56)
  (_source (\./src/Extragere_numerar.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620978703046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca ~std_logic_vector{11~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_extragere ~std_logic_vector{11~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont_nou ~std_logic_vector{11~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_banca_nou ~std_logic_vector{11~downto~0}~128 0 14 (_entity (_out ))))
    (_port (_internal OK_extragere ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7)(5))(_sensitivity(1)(0)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . Comparator_extragere_suma 1 -1
  )
)
V 000056 55 1675          1621318616987 Interogare_sold
(_unit VHDL (interogare_sold 0 6 (interogare_sold 0 15 ))
  (_version v33)
  (_time 1621318616986 2021.05.18 09:16:56)
  (_source (\./src/Interogare_sold.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620975191455)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S_cont ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal alegere_optiune ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal OK_afisare ~std_logic_vector{11~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Interogare_sold 1 -1
  )
)
V 000055 55 1726          1621318617030 Comparator_PIN
(_unit VHDL (comparator_pin 0 6 (comparator_pin 0 16 ))
  (_version v33)
  (_time 1621318617030 2021.05.18 09:16:57)
  (_source (\./src/Comparator_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621247868823)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal OK_PIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_PIN 1 -1
  )
)
V 000054 55 1406          1621318617070 Comparator_ID
(_unit VHDL (comparator_id 0 6 (comparator_id 0 14 ))
  (_version v33)
  (_time 1621318617069 2021.05.18 09:16:57)
  (_source (\./src/Comparator_ID.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917366708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal OK_ID ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Comparator_ID 1 -1
  )
)
V 000056 55 1970          1621318617112 Memorie_RAM_PIN
(_unit VHDL (memorie_ram_pin 0 6 (memorie_ram_pin 0 16 ))
  (_version v33)
  (_time 1621318617111 2021.05.18 09:16:57)
  (_source (\./src/Memorie_RAM_PIN.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620976087041)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_introdus ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal writeenable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_nou ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal PIN_RAM ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_RAM_PIN 1 -1
  )
)
V 000060 55 1580          1621318617153 Memorie_ROM_ID_Card
(_unit VHDL (memorie_rom_id_card 0 7 (memorie_rom_id_card 0 14 ))
  (_version v33)
  (_time 1621318617152 2021.05.18 09:16:57)
  (_source (\./src/Memorie_ROM_ID_CARD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620917178829)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_introdus ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ROM ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (4 4 4 4 )
  )
  (_model . Memorie_ROM_ID_Card 1 -1
  )
)
