INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'ADC_RAM' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'ADC_RAM'...
WARNING:sim - A core named 'ADC_RAM' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ADC_RAM'...
Delivering associated files for 'ADC_RAM'...
Delivering EJava files for 'ADC_RAM'...
Generating implementation netlist for 'ADC_RAM'...
INFO:sim - Pre-processing HDL files for 'ADC_RAM'...
Running synthesis for 'ADC_RAM'
Running ngcbuild...
Writing VEO instantiation template for 'ADC_RAM'...
Writing Verilog behavioral simulation model for 'ADC_RAM'...
WARNING:sim - Overwriting existing file H:/ISE/ISE_PRJ/008
   FT245ADC/FT245ADC/ipcore_dir/tmp/_cg/ADC_RAM/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory H:/ISE/ISE_PRJ/008
FT245ADC/FT245ADC/ipcore_dir/tmp/_cg/ADC_RAM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ADC_RAM'...
Generating metadata file...
Regenerating ISE project file for 'ADC_RAM'...
Generating ISE project...
XCO file found: ADC_RAM.xco
XMDF file found: ADC_RAM_xmdf.tcl
Adding H:/ISE/ISE_PRJ/008 FT245ADC/FT245ADC/ipcore_dir/tmp/_cg/ADC_RAM.asy -view
all -origin_type imported
Adding H:/ISE/ISE_PRJ/008 FT245ADC/FT245ADC/ipcore_dir/tmp/_cg/ADC_RAM.ngc -view
all -origin_type created
Checking file "H:/ISE/ISE_PRJ/008
FT245ADC/FT245ADC/ipcore_dir/tmp/_cg/ADC_RAM.ngc" for project device match ...
File "H:/ISE/ISE_PRJ/008 FT245ADC/FT245ADC/ipcore_dir/tmp/_cg/ADC_RAM.ngc"
device information matches project device.
Adding H:/ISE/ISE_PRJ/008 FT245ADC/FT245ADC/ipcore_dir/tmp/_cg/ADC_RAM.sym -view
all -origin_type imported
Adding H:/ISE/ISE_PRJ/008 FT245ADC/FT245ADC/ipcore_dir/tmp/_cg/ADC_RAM.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "H:/ISE/ISE_PRJ/008
   FT245ADC/FT245ADC/ipcore_dir/tmp/_cg/ADC_RAM.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding H:/ISE/ISE_PRJ/008 FT245ADC/FT245ADC/ipcore_dir/tmp/_cg/ADC_RAM.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ADC_RAM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ADC_RAM'.
