;  Generated by PSoC Designer 5.4.3191
;
; I2CMSDA_Pin address and mask equates
I2CMSDA_Pin_Data_ADDR:	equ	0h
I2CMSDA_Pin_DriveMode_0_ADDR:	equ	100h
I2CMSDA_Pin_DriveMode_1_ADDR:	equ	101h
I2CMSDA_Pin_DriveMode_2_ADDR:	equ	3h
I2CMSDA_Pin_GlobalSelect_ADDR:	equ	2h
I2CMSDA_Pin_IntCtrl_0_ADDR:	equ	102h
I2CMSDA_Pin_IntCtrl_1_ADDR:	equ	103h
I2CMSDA_Pin_IntEn_ADDR:	equ	1h
I2CMSDA_Pin_MASK:	equ	40h
; I2CMSDA_Pin_Data access macros
;   GetI2CMSDA_Pin_Data macro, return in a
macro GetI2CMSDA_Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 40h
endm
;   SetI2CMSDA_Pin_Data macro
macro SetI2CMSDA_Pin_Data
	or		[Port_0_Data_SHADE], 40h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[I2CMSDA_Pin_Data_ADDR], a
endm
;   ClearI2CMSDA_Pin_Data macro
macro ClearI2CMSDA_Pin_Data
	and		[Port_0_Data_SHADE], ~40h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[I2CMSDA_Pin_Data_ADDR], a
endm

; I2CMSDA_Pin_DriveMode_0 access macros
;   GetI2CMSDA_Pin_DriveMode_0 macro, return in a
macro GetI2CMSDA_Pin_DriveMode_0
	mov		a,[Port_0_DriveMode_0_SHADE]
	and		a, 40h
endm
;   SetI2CMSDA_Pin_DriveMode_0 macro
macro SetI2CMSDA_Pin_DriveMode_0
	or		[Port_0_DriveMode_0_SHADE], 40h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[I2CMSDA_Pin_Data_ADDR], a
endm
;   ClearI2CMSDA_Pin_DriveMode_0 macro
macro ClearI2CMSDA_Pin_DriveMode_0
	and		[Port_0_DriveMode_0_SHADE], ~40h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[I2CMSDA_Pin_Data_ADDR], a
endm

; I2CMSDA_Pin_DriveMode_1 access macros
;   GetI2CMSDA_Pin_DriveMode_1 macro, return in a
macro GetI2CMSDA_Pin_DriveMode_1
	mov		a,[Port_0_DriveMode_1_SHADE]
	and		a, 40h
endm
;   SetI2CMSDA_Pin_DriveMode_1 macro
macro SetI2CMSDA_Pin_DriveMode_1
	or		[Port_0_DriveMode_1_SHADE], 40h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[I2CMSDA_Pin_Data_ADDR], a
endm
;   ClearI2CMSDA_Pin_DriveMode_1 macro
macro ClearI2CMSDA_Pin_DriveMode_1
	and		[Port_0_DriveMode_1_SHADE], ~40h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[I2CMSDA_Pin_Data_ADDR], a
endm

; I2CMSDA_Pin_DriveMode_2 access macros
;   GetI2CMSDA_Pin_DriveMode_2 macro, return in a
macro GetI2CMSDA_Pin_DriveMode_2
	mov		a,[Port_0_DriveMode_2_SHADE]
	and		a, 40h
endm
;   SetI2CMSDA_Pin_DriveMode_2 macro
macro SetI2CMSDA_Pin_DriveMode_2
	or		[Port_0_DriveMode_2_SHADE], 40h
	mov		a, [Port_0_DriveMode_2_SHADE]
	mov		reg[I2CMSDA_Pin_Data_ADDR], a
endm
;   ClearI2CMSDA_Pin_DriveMode_2 macro
macro ClearI2CMSDA_Pin_DriveMode_2
	and		[Port_0_DriveMode_2_SHADE], ~40h
	mov		a, [Port_0_DriveMode_2_SHADE]
	mov		reg[I2CMSDA_Pin_Data_ADDR], a
endm

; I2CMSCL_Pin address and mask equates
I2CMSCL_Pin_Data_ADDR:	equ	0h
I2CMSCL_Pin_DriveMode_0_ADDR:	equ	100h
I2CMSCL_Pin_DriveMode_1_ADDR:	equ	101h
I2CMSCL_Pin_DriveMode_2_ADDR:	equ	3h
I2CMSCL_Pin_GlobalSelect_ADDR:	equ	2h
I2CMSCL_Pin_IntCtrl_0_ADDR:	equ	102h
I2CMSCL_Pin_IntCtrl_1_ADDR:	equ	103h
I2CMSCL_Pin_IntEn_ADDR:	equ	1h
I2CMSCL_Pin_MASK:	equ	80h
; I2CMSCL_Pin_Data access macros
;   GetI2CMSCL_Pin_Data macro, return in a
macro GetI2CMSCL_Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 80h
endm
;   SetI2CMSCL_Pin_Data macro
macro SetI2CMSCL_Pin_Data
	or		[Port_0_Data_SHADE], 80h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[I2CMSCL_Pin_Data_ADDR], a
endm
;   ClearI2CMSCL_Pin_Data macro
macro ClearI2CMSCL_Pin_Data
	and		[Port_0_Data_SHADE], ~80h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[I2CMSCL_Pin_Data_ADDR], a
endm

; I2CMSCL_Pin_DriveMode_0 access macros
;   GetI2CMSCL_Pin_DriveMode_0 macro, return in a
macro GetI2CMSCL_Pin_DriveMode_0
	mov		a,[Port_0_DriveMode_0_SHADE]
	and		a, 80h
endm
;   SetI2CMSCL_Pin_DriveMode_0 macro
macro SetI2CMSCL_Pin_DriveMode_0
	or		[Port_0_DriveMode_0_SHADE], 80h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[I2CMSCL_Pin_Data_ADDR], a
endm
;   ClearI2CMSCL_Pin_DriveMode_0 macro
macro ClearI2CMSCL_Pin_DriveMode_0
	and		[Port_0_DriveMode_0_SHADE], ~80h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[I2CMSCL_Pin_Data_ADDR], a
endm

; I2CMSCL_Pin_DriveMode_1 access macros
;   GetI2CMSCL_Pin_DriveMode_1 macro, return in a
macro GetI2CMSCL_Pin_DriveMode_1
	mov		a,[Port_0_DriveMode_1_SHADE]
	and		a, 80h
endm
;   SetI2CMSCL_Pin_DriveMode_1 macro
macro SetI2CMSCL_Pin_DriveMode_1
	or		[Port_0_DriveMode_1_SHADE], 80h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[I2CMSCL_Pin_Data_ADDR], a
endm
;   ClearI2CMSCL_Pin_DriveMode_1 macro
macro ClearI2CMSCL_Pin_DriveMode_1
	and		[Port_0_DriveMode_1_SHADE], ~80h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[I2CMSCL_Pin_Data_ADDR], a
endm

; I2CMSCL_Pin_DriveMode_2 access macros
;   GetI2CMSCL_Pin_DriveMode_2 macro, return in a
macro GetI2CMSCL_Pin_DriveMode_2
	mov		a,[Port_0_DriveMode_2_SHADE]
	and		a, 80h
endm
;   SetI2CMSCL_Pin_DriveMode_2 macro
macro SetI2CMSCL_Pin_DriveMode_2
	or		[Port_0_DriveMode_2_SHADE], 80h
	mov		a, [Port_0_DriveMode_2_SHADE]
	mov		reg[I2CMSCL_Pin_Data_ADDR], a
endm
;   ClearI2CMSCL_Pin_DriveMode_2 macro
macro ClearI2CMSCL_Pin_DriveMode_2
	and		[Port_0_DriveMode_2_SHADE], ~80h
	mov		a, [Port_0_DriveMode_2_SHADE]
	mov		reg[I2CMSCL_Pin_Data_ADDR], a
endm

; UART_TX address and mask equates
UART_TX_Data_ADDR:	equ	4h
UART_TX_DriveMode_0_ADDR:	equ	104h
UART_TX_DriveMode_1_ADDR:	equ	105h
UART_TX_DriveMode_2_ADDR:	equ	7h
UART_TX_GlobalSelect_ADDR:	equ	6h
UART_TX_IntCtrl_0_ADDR:	equ	106h
UART_TX_IntCtrl_1_ADDR:	equ	107h
UART_TX_IntEn_ADDR:	equ	5h
UART_TX_MASK:	equ	4h
; UART_TX_Data access macros
;   GetUART_TX_Data macro, return in a
macro GetUART_TX_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 4h
endm
;   SetUART_TX_Data macro
macro SetUART_TX_Data
	or		[Port_1_Data_SHADE], 4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[UART_TX_Data_ADDR], a
endm
;   ClearUART_TX_Data macro
macro ClearUART_TX_Data
	and		[Port_1_Data_SHADE], ~4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[UART_TX_Data_ADDR], a
endm

; OneWireRx address and mask equates
OneWireRx_Data_ADDR:	equ	4h
OneWireRx_DriveMode_0_ADDR:	equ	104h
OneWireRx_DriveMode_1_ADDR:	equ	105h
OneWireRx_DriveMode_2_ADDR:	equ	7h
OneWireRx_GlobalSelect_ADDR:	equ	6h
OneWireRx_IntCtrl_0_ADDR:	equ	106h
OneWireRx_IntCtrl_1_ADDR:	equ	107h
OneWireRx_IntEn_ADDR:	equ	5h
OneWireRx_MASK:	equ	8h
; OneWireRx_Data access macros
;   GetOneWireRx_Data macro, return in a
macro GetOneWireRx_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 8h
endm
;   SetOneWireRx_Data macro
macro SetOneWireRx_Data
	or		[Port_1_Data_SHADE], 8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[OneWireRx_Data_ADDR], a
endm
;   ClearOneWireRx_Data macro
macro ClearOneWireRx_Data
	and		[Port_1_Data_SHADE], ~8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[OneWireRx_Data_ADDR], a
endm

; SPI_CS address and mask equates
SPI_CS_Data_ADDR:	equ	4h
SPI_CS_DriveMode_0_ADDR:	equ	104h
SPI_CS_DriveMode_1_ADDR:	equ	105h
SPI_CS_DriveMode_2_ADDR:	equ	7h
SPI_CS_GlobalSelect_ADDR:	equ	6h
SPI_CS_IntCtrl_0_ADDR:	equ	106h
SPI_CS_IntCtrl_1_ADDR:	equ	107h
SPI_CS_IntEn_ADDR:	equ	5h
SPI_CS_MASK:	equ	10h
; SPI_CS_Data access macros
;   GetSPI_CS_Data macro, return in a
macro GetSPI_CS_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 10h
endm
;   SetSPI_CS_Data macro
macro SetSPI_CS_Data
	or		[Port_1_Data_SHADE], 10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPI_CS_Data_ADDR], a
endm
;   ClearSPI_CS_Data macro
macro ClearSPI_CS_Data
	and		[Port_1_Data_SHADE], ~10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPI_CS_Data_ADDR], a
endm

; SPI_MISO address and mask equates
SPI_MISO_Data_ADDR:	equ	4h
SPI_MISO_DriveMode_0_ADDR:	equ	104h
SPI_MISO_DriveMode_1_ADDR:	equ	105h
SPI_MISO_DriveMode_2_ADDR:	equ	7h
SPI_MISO_GlobalSelect_ADDR:	equ	6h
SPI_MISO_IntCtrl_0_ADDR:	equ	106h
SPI_MISO_IntCtrl_1_ADDR:	equ	107h
SPI_MISO_IntEn_ADDR:	equ	5h
SPI_MISO_MASK:	equ	20h
; SPI_MISO_Data access macros
;   GetSPI_MISO_Data macro, return in a
macro GetSPI_MISO_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 20h
endm
;   SetSPI_MISO_Data macro
macro SetSPI_MISO_Data
	or		[Port_1_Data_SHADE], 20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPI_MISO_Data_ADDR], a
endm
;   ClearSPI_MISO_Data macro
macro ClearSPI_MISO_Data
	and		[Port_1_Data_SHADE], ~20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPI_MISO_Data_ADDR], a
endm

; SPI_SCLK address and mask equates
SPI_SCLK_Data_ADDR:	equ	4h
SPI_SCLK_DriveMode_0_ADDR:	equ	104h
SPI_SCLK_DriveMode_1_ADDR:	equ	105h
SPI_SCLK_DriveMode_2_ADDR:	equ	7h
SPI_SCLK_GlobalSelect_ADDR:	equ	6h
SPI_SCLK_IntCtrl_0_ADDR:	equ	106h
SPI_SCLK_IntCtrl_1_ADDR:	equ	107h
SPI_SCLK_IntEn_ADDR:	equ	5h
SPI_SCLK_MASK:	equ	40h
; SPI_SCLK_Data access macros
;   GetSPI_SCLK_Data macro, return in a
macro GetSPI_SCLK_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 40h
endm
;   SetSPI_SCLK_Data macro
macro SetSPI_SCLK_Data
	or		[Port_1_Data_SHADE], 40h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPI_SCLK_Data_ADDR], a
endm
;   ClearSPI_SCLK_Data macro
macro ClearSPI_SCLK_Data
	and		[Port_1_Data_SHADE], ~40h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPI_SCLK_Data_ADDR], a
endm

; OneWireTx address and mask equates
OneWireTx_Data_ADDR:	equ	4h
OneWireTx_DriveMode_0_ADDR:	equ	104h
OneWireTx_DriveMode_1_ADDR:	equ	105h
OneWireTx_DriveMode_2_ADDR:	equ	7h
OneWireTx_GlobalSelect_ADDR:	equ	6h
OneWireTx_IntCtrl_0_ADDR:	equ	106h
OneWireTx_IntCtrl_1_ADDR:	equ	107h
OneWireTx_IntEn_ADDR:	equ	5h
OneWireTx_MASK:	equ	80h
; OneWireTx_Data access macros
;   GetOneWireTx_Data macro, return in a
macro GetOneWireTx_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 80h
endm
;   SetOneWireTx_Data macro
macro SetOneWireTx_Data
	or		[Port_1_Data_SHADE], 80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[OneWireTx_Data_ADDR], a
endm
;   ClearOneWireTx_Data macro
macro ClearOneWireTx_Data
	and		[Port_1_Data_SHADE], ~80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[OneWireTx_Data_ADDR], a
endm

; LCDD4 address and mask equates
LCDD4_Data_ADDR:	equ	8h
LCDD4_DriveMode_0_ADDR:	equ	108h
LCDD4_DriveMode_1_ADDR:	equ	109h
LCDD4_DriveMode_2_ADDR:	equ	bh
LCDD4_GlobalSelect_ADDR:	equ	ah
LCDD4_IntCtrl_0_ADDR:	equ	10ah
LCDD4_IntCtrl_1_ADDR:	equ	10bh
LCDD4_IntEn_ADDR:	equ	9h
LCDD4_MASK:	equ	1h
; LCDD4_Data access macros
;   GetLCDD4_Data macro, return in a
macro GetLCDD4_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 1h
endm
;   SetLCDD4_Data macro
macro SetLCDD4_Data
	or		[Port_2_Data_SHADE], 1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_Data macro
macro ClearLCDD4_Data
	and		[Port_2_Data_SHADE], ~1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD4_DriveMode_0 access macros
;   GetLCDD4_DriveMode_0 macro, return in a
macro GetLCDD4_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 1h
endm
;   SetLCDD4_DriveMode_0 macro
macro SetLCDD4_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_DriveMode_0 macro
macro ClearLCDD4_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD4_DriveMode_1 access macros
;   GetLCDD4_DriveMode_1 macro, return in a
macro GetLCDD4_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 1h
endm
;   SetLCDD4_DriveMode_1 macro
macro SetLCDD4_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_DriveMode_1 macro
macro ClearLCDD4_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD5 address and mask equates
LCDD5_Data_ADDR:	equ	8h
LCDD5_DriveMode_0_ADDR:	equ	108h
LCDD5_DriveMode_1_ADDR:	equ	109h
LCDD5_DriveMode_2_ADDR:	equ	bh
LCDD5_GlobalSelect_ADDR:	equ	ah
LCDD5_IntCtrl_0_ADDR:	equ	10ah
LCDD5_IntCtrl_1_ADDR:	equ	10bh
LCDD5_IntEn_ADDR:	equ	9h
LCDD5_MASK:	equ	2h
; LCDD5_Data access macros
;   GetLCDD5_Data macro, return in a
macro GetLCDD5_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 2h
endm
;   SetLCDD5_Data macro
macro SetLCDD5_Data
	or		[Port_2_Data_SHADE], 2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_Data macro
macro ClearLCDD5_Data
	and		[Port_2_Data_SHADE], ~2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD5_DriveMode_0 access macros
;   GetLCDD5_DriveMode_0 macro, return in a
macro GetLCDD5_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 2h
endm
;   SetLCDD5_DriveMode_0 macro
macro SetLCDD5_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_DriveMode_0 macro
macro ClearLCDD5_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD5_DriveMode_1 access macros
;   GetLCDD5_DriveMode_1 macro, return in a
macro GetLCDD5_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 2h
endm
;   SetLCDD5_DriveMode_1 macro
macro SetLCDD5_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_DriveMode_1 macro
macro ClearLCDD5_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD6 address and mask equates
LCDD6_Data_ADDR:	equ	8h
LCDD6_DriveMode_0_ADDR:	equ	108h
LCDD6_DriveMode_1_ADDR:	equ	109h
LCDD6_DriveMode_2_ADDR:	equ	bh
LCDD6_GlobalSelect_ADDR:	equ	ah
LCDD6_IntCtrl_0_ADDR:	equ	10ah
LCDD6_IntCtrl_1_ADDR:	equ	10bh
LCDD6_IntEn_ADDR:	equ	9h
LCDD6_MASK:	equ	4h
; LCDD6_Data access macros
;   GetLCDD6_Data macro, return in a
macro GetLCDD6_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 4h
endm
;   SetLCDD6_Data macro
macro SetLCDD6_Data
	or		[Port_2_Data_SHADE], 4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_Data macro
macro ClearLCDD6_Data
	and		[Port_2_Data_SHADE], ~4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD6_DriveMode_0 access macros
;   GetLCDD6_DriveMode_0 macro, return in a
macro GetLCDD6_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 4h
endm
;   SetLCDD6_DriveMode_0 macro
macro SetLCDD6_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_DriveMode_0 macro
macro ClearLCDD6_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD6_DriveMode_1 access macros
;   GetLCDD6_DriveMode_1 macro, return in a
macro GetLCDD6_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 4h
endm
;   SetLCDD6_DriveMode_1 macro
macro SetLCDD6_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_DriveMode_1 macro
macro ClearLCDD6_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD7 address and mask equates
LCDD7_Data_ADDR:	equ	8h
LCDD7_DriveMode_0_ADDR:	equ	108h
LCDD7_DriveMode_1_ADDR:	equ	109h
LCDD7_DriveMode_2_ADDR:	equ	bh
LCDD7_GlobalSelect_ADDR:	equ	ah
LCDD7_IntCtrl_0_ADDR:	equ	10ah
LCDD7_IntCtrl_1_ADDR:	equ	10bh
LCDD7_IntEn_ADDR:	equ	9h
LCDD7_MASK:	equ	8h
; LCDD7_Data access macros
;   GetLCDD7_Data macro, return in a
macro GetLCDD7_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 8h
endm
;   SetLCDD7_Data macro
macro SetLCDD7_Data
	or		[Port_2_Data_SHADE], 8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_Data macro
macro ClearLCDD7_Data
	and		[Port_2_Data_SHADE], ~8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDD7_DriveMode_0 access macros
;   GetLCDD7_DriveMode_0 macro, return in a
macro GetLCDD7_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 8h
endm
;   SetLCDD7_DriveMode_0 macro
macro SetLCDD7_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_DriveMode_0 macro
macro ClearLCDD7_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDD7_DriveMode_1 access macros
;   GetLCDD7_DriveMode_1 macro, return in a
macro GetLCDD7_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 8h
endm
;   SetLCDD7_DriveMode_1 macro
macro SetLCDD7_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_DriveMode_1 macro
macro ClearLCDD7_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDE address and mask equates
LCDE_Data_ADDR:	equ	8h
LCDE_DriveMode_0_ADDR:	equ	108h
LCDE_DriveMode_1_ADDR:	equ	109h
LCDE_DriveMode_2_ADDR:	equ	bh
LCDE_GlobalSelect_ADDR:	equ	ah
LCDE_IntCtrl_0_ADDR:	equ	10ah
LCDE_IntCtrl_1_ADDR:	equ	10bh
LCDE_IntEn_ADDR:	equ	9h
LCDE_MASK:	equ	10h
; LCDE_Data access macros
;   GetLCDE_Data macro, return in a
macro GetLCDE_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 10h
endm
;   SetLCDE_Data macro
macro SetLCDE_Data
	or		[Port_2_Data_SHADE], 10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_Data macro
macro ClearLCDE_Data
	and		[Port_2_Data_SHADE], ~10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDE_DriveMode_0 access macros
;   GetLCDE_DriveMode_0 macro, return in a
macro GetLCDE_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 10h
endm
;   SetLCDE_DriveMode_0 macro
macro SetLCDE_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_DriveMode_0 macro
macro ClearLCDE_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDE_DriveMode_1 access macros
;   GetLCDE_DriveMode_1 macro, return in a
macro GetLCDE_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 10h
endm
;   SetLCDE_DriveMode_1 macro
macro SetLCDE_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_DriveMode_1 macro
macro ClearLCDE_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDRS address and mask equates
LCDRS_Data_ADDR:	equ	8h
LCDRS_DriveMode_0_ADDR:	equ	108h
LCDRS_DriveMode_1_ADDR:	equ	109h
LCDRS_DriveMode_2_ADDR:	equ	bh
LCDRS_GlobalSelect_ADDR:	equ	ah
LCDRS_IntCtrl_0_ADDR:	equ	10ah
LCDRS_IntCtrl_1_ADDR:	equ	10bh
LCDRS_IntEn_ADDR:	equ	9h
LCDRS_MASK:	equ	20h
; LCDRS_Data access macros
;   GetLCDRS_Data macro, return in a
macro GetLCDRS_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 20h
endm
;   SetLCDRS_Data macro
macro SetLCDRS_Data
	or		[Port_2_Data_SHADE], 20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_Data macro
macro ClearLCDRS_Data
	and		[Port_2_Data_SHADE], ~20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRS_DriveMode_0 access macros
;   GetLCDRS_DriveMode_0 macro, return in a
macro GetLCDRS_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 20h
endm
;   SetLCDRS_DriveMode_0 macro
macro SetLCDRS_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_DriveMode_0 macro
macro ClearLCDRS_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRS_DriveMode_1 access macros
;   GetLCDRS_DriveMode_1 macro, return in a
macro GetLCDRS_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 20h
endm
;   SetLCDRS_DriveMode_1 macro
macro SetLCDRS_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_DriveMode_1 macro
macro ClearLCDRS_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRW address and mask equates
LCDRW_Data_ADDR:	equ	8h
LCDRW_DriveMode_0_ADDR:	equ	108h
LCDRW_DriveMode_1_ADDR:	equ	109h
LCDRW_DriveMode_2_ADDR:	equ	bh
LCDRW_GlobalSelect_ADDR:	equ	ah
LCDRW_IntCtrl_0_ADDR:	equ	10ah
LCDRW_IntCtrl_1_ADDR:	equ	10bh
LCDRW_IntEn_ADDR:	equ	9h
LCDRW_MASK:	equ	40h
; LCDRW_Data access macros
;   GetLCDRW_Data macro, return in a
macro GetLCDRW_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 40h
endm
;   SetLCDRW_Data macro
macro SetLCDRW_Data
	or		[Port_2_Data_SHADE], 40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_Data macro
macro ClearLCDRW_Data
	and		[Port_2_Data_SHADE], ~40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; LCDRW_DriveMode_0 access macros
;   GetLCDRW_DriveMode_0 macro, return in a
macro GetLCDRW_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 40h
endm
;   SetLCDRW_DriveMode_0 macro
macro SetLCDRW_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_DriveMode_0 macro
macro ClearLCDRW_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; LCDRW_DriveMode_1 access macros
;   GetLCDRW_DriveMode_1 macro, return in a
macro GetLCDRW_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 40h
endm
;   SetLCDRW_DriveMode_1 macro
macro SetLCDRW_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_DriveMode_1 macro
macro ClearLCDRW_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

