TimeQuest Timing Analyzer report for lab2
Wed Mar 14 14:03:33 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv 0c Model)
 37. Signal Integrity Metrics (Slow 1100mv 85c Model)
 38. Signal Integrity Metrics (Fast 1100mv 0c Model)
 39. Signal Integrity Metrics (Fast 1100mv 85c Model)
 40. Clock Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; lab2                                                ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEMA5F31C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.7%      ;
;     Processors 3-4         ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------+
; SDC File List                                                      ;
+--------------------------------+--------+--------------------------+
; SDC File Path                  ; Status ; Read at                  ;
+--------------------------------+--------+--------------------------+
; DE1_SoC_design_constraints.sdc ; OK     ; Wed Mar 14 14:03:30 2018 ;
+--------------------------------+--------+--------------------------+


----------
; Clocks ;
----------
No clocks to report.


--------------------------------------
; Slow 1100mV 85C Model Fmax Summary ;
--------------------------------------
No paths to report.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


---------------------------------------
; Slow 1100mV 85C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Slow 1100mV 85C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


-----------------------------------------------------
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
-----------------------------------------------------
No paths to report.


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


-------------------------------------
; Slow 1100mV 0C Model Fmax Summary ;
-------------------------------------
No paths to report.


--------------------------------------
; Slow 1100mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Slow 1100mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


----------------------------------------------------
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
----------------------------------------------------
No paths to report.


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


---------------------------------------
; Fast 1100mV 85C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Fast 1100mV 85C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


-----------------------------------------------------
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
-----------------------------------------------------
No paths to report.


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


--------------------------------------
; Fast 1100mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Fast 1100mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


----------------------------------------------------
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
----------------------------------------------------
No paths to report.


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                        ;
+------------------+-------+------+----------+---------+---------------------+
; Clock            ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack ; N/A   ; N/A  ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS  ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
+------------------+-------+------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin     ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------+
; Input Transition Times                                   ;
+-------+--------------+-----------------+-----------------+
; Pin   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------+--------------+-----------------+-----------------+
; SW[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Mar 14 14:03:28 2018
Info: Command: quartus_sta lab2 -c lab2
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE1_SoC_design_constraints.sdc'
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(9): CLOCK_50 could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 9
Warning (332049): Ignored create_clock at DE1_SoC_design_constraints.sdc(9): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 9
    Info (332050): create_clock -period 20 [get_ports CLOCK_50] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 9
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(10): CLOCK2_50 could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 10
Warning (332049): Ignored create_clock at DE1_SoC_design_constraints.sdc(10): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 10
    Info (332050): create_clock -period 20 [get_ports CLOCK2_50] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 10
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(11): CLOCK3_50 could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 11
Warning (332049): Ignored create_clock at DE1_SoC_design_constraints.sdc(11): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 11
    Info (332050): create_clock -period 20 [get_ports CLOCK3_50] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 11
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(12): CLOCK4_50 could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 12
Warning (332049): Ignored create_clock at DE1_SoC_design_constraints.sdc(12): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 12
    Info (332050): create_clock -period 20 [get_ports CLOCK4_50] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 12
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(14): TD_CLK27 could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 14
Warning (332049): Ignored create_clock at DE1_SoC_design_constraints.sdc(14): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 14
    Info (332050): create_clock -period "27 MHz"  -name tv_27m [get_ports TD_CLK27] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 14
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(15): DRAM_CLK could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 15
Warning (332049): Ignored create_clock at DE1_SoC_design_constraints.sdc(15): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 15
    Info (332050): create_clock -period "100 MHz" -name clk_dram [get_ports DRAM_CLK] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 15
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(20): VGA_CLK could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 20
Warning (332049): Ignored create_clock at DE1_SoC_design_constraints.sdc(20): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 20
    Info (332050): create_clock -period "25.18 MHz" -name clk_vga [get_ports VGA_CLK] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 20
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(53): DRAM_DQ* could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 53
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(53): clk_dram could not be matched with a clock File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 53
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(53): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 53
    Info (332050): set_input_delay -max -clock clk_dram -0.048 [get_ports DRAM_DQ*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 53
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(53): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 53
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(54): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 54
    Info (332050): set_input_delay -min -clock clk_dram -0.057 [get_ports DRAM_DQ*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 54
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(54): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 54
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(56): TD_DATA* could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 56
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(56): tv_27m could not be matched with a clock File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 56
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(56): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 56
    Info (332050): set_input_delay -max -clock tv_27m 3.692 [get_ports TD_DATA*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 56
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(56): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 56
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(57): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 57
    Info (332050): set_input_delay -min -clock tv_27m 2.492 [get_ports TD_DATA*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 57
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(57): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 57
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(58): TD_HS could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 58
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(58): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 58
    Info (332050): set_input_delay -max -clock tv_27m 3.654 [get_ports TD_HS] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 58
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(58): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 58
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(59): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 59
    Info (332050): set_input_delay -min -clock tv_27m 2.454 [get_ports TD_HS] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 59
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(59): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 59
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(60): TD_VS could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 60
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(60): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 60
    Info (332050): set_input_delay -max -clock tv_27m 3.656 [get_ports TD_VS] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 60
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(60): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 60
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(61): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 61
    Info (332050): set_input_delay -min -clock tv_27m 2.456 [get_ports TD_VS] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 61
Warning (332049): Ignored set_input_delay at DE1_SoC_design_constraints.sdc(61): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 61
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(68): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 68
    Info (332050): set_output_delay -max -clock clk_dram 1.452  [get_ports DRAM_DQ*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 68
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(68): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 68
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(69): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 69
    Info (332050): set_output_delay -min -clock clk_dram -0.857 [get_ports DRAM_DQ*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 69
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(69): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 69
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(70): DRAM_ADDR* could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 70
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(70): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 70
    Info (332050): set_output_delay -max -clock clk_dram 1.531 [get_ports DRAM_ADDR*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 70
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(70): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 70
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(71): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 71
    Info (332050): set_output_delay -min -clock clk_dram -0.805 [get_ports DRAM_ADDR*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 71
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(71): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 71
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(72): DRAM_*DQM could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 72
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(72): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 72
    Info (332050): set_output_delay -max -clock clk_dram 1.533  [get_ports DRAM_*DQM] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 72
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(72): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 72
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(73): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 73
    Info (332050): set_output_delay -min -clock clk_dram -0.805 [get_ports DRAM_*DQM] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 73
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(73): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 73
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(74): DRAM_BA* could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 74
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(74): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 74
    Info (332050): set_output_delay -max -clock clk_dram 1.510  [get_ports DRAM_BA*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 74
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(74): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 74
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(75): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 75
    Info (332050): set_output_delay -min -clock clk_dram -0.800 [get_ports DRAM_BA*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 75
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(75): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 75
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(76): DRAM_RAS_N could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 76
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(76): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 76
    Info (332050): set_output_delay -max -clock clk_dram 1.520  [get_ports DRAM_RAS_N] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 76
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(76): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 76
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(77): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 77
    Info (332050): set_output_delay -min -clock clk_dram -0.780 [get_ports DRAM_RAS_N] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 77
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(77): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 77
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(78): DRAM_CAS_N could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 78
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(78): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 78
    Info (332050): set_output_delay -max -clock clk_dram 1.5000  [get_ports DRAM_CAS_N] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 78
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(78): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 78
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(79): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 79
    Info (332050): set_output_delay -min -clock clk_dram -0.800 [get_ports DRAM_CAS_N] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 79
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(79): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 79
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(80): DRAM_WE_N could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 80
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(80): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 80
    Info (332050): set_output_delay -max -clock clk_dram 1.545 [get_ports DRAM_WE_N] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 80
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(80): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 80
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(81): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 81
    Info (332050): set_output_delay -min -clock clk_dram -0.755 [get_ports DRAM_WE_N] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 81
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(81): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 81
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(82): DRAM_CKE could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 82
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(82): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 82
    Info (332050): set_output_delay -max -clock clk_dram 1.496  [get_ports DRAM_CKE] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 82
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(82): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 82
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(83): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 83
    Info (332050): set_output_delay -min -clock clk_dram -0.804 [get_ports DRAM_CKE] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 83
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(83): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 83
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(84): DRAM_CS_N could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 84
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(84): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 84
    Info (332050): set_output_delay -max -clock clk_dram 1.508  [get_ports DRAM_CS_N] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 84
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(84): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 84
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(85): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 85
    Info (332050): set_output_delay -min -clock clk_dram -0.792 [get_ports DRAM_CS_N] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 85
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(85): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 85
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(87): VGA_R* could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 87
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(87): clk_vga could not be matched with a clock File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 87
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(87): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 87
    Info (332050): set_output_delay -max -clock clk_vga 0.220 [get_ports VGA_R*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 87
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(87): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 87
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(88): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 88
    Info (332050): set_output_delay -min -clock clk_vga -1.506 [get_ports VGA_R*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 88
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(88): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 88
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(89): VGA_G* could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 89
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(89): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 89
    Info (332050): set_output_delay -max -clock clk_vga 0.212 [get_ports VGA_G*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 89
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(89): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 89
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(90): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 90
    Info (332050): set_output_delay -min -clock clk_vga -1.519 [get_ports VGA_G*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 90
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(90): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 90
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(91): VGA_B* could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 91
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(91): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 91
    Info (332050): set_output_delay -max -clock clk_vga 0.264 [get_ports VGA_B*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 91
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(91): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 91
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(92): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 92
    Info (332050): set_output_delay -min -clock clk_vga -1.519 [get_ports VGA_B*] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 92
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(92): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 92
Warning (332174): Ignored filter at DE1_SoC_design_constraints.sdc(93): VGA_BLANK could not be matched with a port File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 93
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(93): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 93
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 93
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(93): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 93
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(94): Argument <targets> is an empty collection File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 94
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK] File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 94
Warning (332049): Ignored set_output_delay at DE1_SoC_design_constraints.sdc(94): Argument -clock is not an object ID File: /home/ec2013/ra145767/Documents/mc613/lab2/DE1_SoC_design_constraints.sdc Line: 94
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332159): No clocks to report
Info: Analyzing Slow 1100mV 85C Model
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Fast 1100mV 0C Model
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 1307 megabytes
    Info: Processing ended: Wed Mar 14 14:03:33 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


