{
  "module_name": "hns_roce_main.c",
  "hash_id": "c32155b6661e6939562e64c61013eb3418bbf0b309978c25788b20500afdabb4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/hns/hns_roce_main.c",
  "human_readable_source": " \n#include <linux/acpi.h>\n#include <linux/module.h>\n#include <linux/pci.h>\n#include <rdma/ib_addr.h>\n#include <rdma/ib_smi.h>\n#include <rdma/ib_user_verbs.h>\n#include <rdma/ib_cache.h>\n#include \"hns_roce_common.h\"\n#include \"hns_roce_device.h\"\n#include \"hns_roce_hem.h\"\n\nstatic int hns_roce_set_mac(struct hns_roce_dev *hr_dev, u32 port,\n\t\t\t    const u8 *addr)\n{\n\tu8 phy_port;\n\tu32 i;\n\n\tif (hr_dev->pci_dev->revision >= PCI_REVISION_ID_HIP09)\n\t\treturn 0;\n\n\tif (!memcmp(hr_dev->dev_addr[port], addr, ETH_ALEN))\n\t\treturn 0;\n\n\tfor (i = 0; i < ETH_ALEN; i++)\n\t\thr_dev->dev_addr[port][i] = addr[i];\n\n\tphy_port = hr_dev->iboe.phy_port[port];\n\treturn hr_dev->hw->set_mac(hr_dev, phy_port, addr);\n}\n\nstatic int hns_roce_add_gid(const struct ib_gid_attr *attr, void **context)\n{\n\tstruct hns_roce_dev *hr_dev = to_hr_dev(attr->device);\n\tu32 port = attr->port_num - 1;\n\tint ret;\n\n\tif (port >= hr_dev->caps.num_ports)\n\t\treturn -EINVAL;\n\n\tret = hr_dev->hw->set_gid(hr_dev, attr->index, &attr->gid, attr);\n\n\treturn ret;\n}\n\nstatic int hns_roce_del_gid(const struct ib_gid_attr *attr, void **context)\n{\n\tstruct hns_roce_dev *hr_dev = to_hr_dev(attr->device);\n\tu32 port = attr->port_num - 1;\n\tint ret;\n\n\tif (port >= hr_dev->caps.num_ports)\n\t\treturn -EINVAL;\n\n\tret = hr_dev->hw->set_gid(hr_dev, attr->index, NULL, NULL);\n\n\treturn ret;\n}\n\nstatic int handle_en_event(struct hns_roce_dev *hr_dev, u32 port,\n\t\t\t   unsigned long event)\n{\n\tstruct device *dev = hr_dev->dev;\n\tstruct net_device *netdev;\n\tint ret = 0;\n\n\tnetdev = hr_dev->iboe.netdevs[port];\n\tif (!netdev) {\n\t\tdev_err(dev, \"can't find netdev on port(%u)!\\n\", port);\n\t\treturn -ENODEV;\n\t}\n\n\tswitch (event) {\n\tcase NETDEV_UP:\n\tcase NETDEV_CHANGE:\n\tcase NETDEV_REGISTER:\n\tcase NETDEV_CHANGEADDR:\n\t\tret = hns_roce_set_mac(hr_dev, port, netdev->dev_addr);\n\t\tbreak;\n\tcase NETDEV_DOWN:\n\t\t \n\t\tbreak;\n\tdefault:\n\t\tdev_dbg(dev, \"NETDEV event = 0x%x!\\n\", (u32)(event));\n\t\tbreak;\n\t}\n\n\treturn ret;\n}\n\nstatic int hns_roce_netdev_event(struct notifier_block *self,\n\t\t\t\t unsigned long event, void *ptr)\n{\n\tstruct net_device *dev = netdev_notifier_info_to_dev(ptr);\n\tstruct hns_roce_ib_iboe *iboe = NULL;\n\tstruct hns_roce_dev *hr_dev = NULL;\n\tint ret;\n\tu32 port;\n\n\thr_dev = container_of(self, struct hns_roce_dev, iboe.nb);\n\tiboe = &hr_dev->iboe;\n\n\tfor (port = 0; port < hr_dev->caps.num_ports; port++) {\n\t\tif (dev == iboe->netdevs[port]) {\n\t\t\tret = handle_en_event(hr_dev, port, event);\n\t\t\tif (ret)\n\t\t\t\treturn NOTIFY_DONE;\n\t\t\tbreak;\n\t\t}\n\t}\n\n\treturn NOTIFY_DONE;\n}\n\nstatic int hns_roce_setup_mtu_mac(struct hns_roce_dev *hr_dev)\n{\n\tint ret;\n\tu8 i;\n\n\tfor (i = 0; i < hr_dev->caps.num_ports; i++) {\n\t\tret = hns_roce_set_mac(hr_dev, i,\n\t\t\t\t       hr_dev->iboe.netdevs[i]->dev_addr);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic int hns_roce_query_device(struct ib_device *ib_dev,\n\t\t\t\t struct ib_device_attr *props,\n\t\t\t\t struct ib_udata *uhw)\n{\n\tstruct hns_roce_dev *hr_dev = to_hr_dev(ib_dev);\n\n\tmemset(props, 0, sizeof(*props));\n\n\tprops->fw_ver = hr_dev->caps.fw_ver;\n\tprops->sys_image_guid = cpu_to_be64(hr_dev->sys_image_guid);\n\tprops->max_mr_size = (u64)(~(0ULL));\n\tprops->page_size_cap = hr_dev->caps.page_size_cap;\n\tprops->vendor_id = hr_dev->vendor_id;\n\tprops->vendor_part_id = hr_dev->vendor_part_id;\n\tprops->hw_ver = hr_dev->hw_rev;\n\tprops->max_qp = hr_dev->caps.num_qps;\n\tprops->max_qp_wr = hr_dev->caps.max_wqes;\n\tprops->device_cap_flags = IB_DEVICE_PORT_ACTIVE_EVENT |\n\t\t\t\t  IB_DEVICE_RC_RNR_NAK_GEN;\n\tprops->max_send_sge = hr_dev->caps.max_sq_sg;\n\tprops->max_recv_sge = hr_dev->caps.max_rq_sg;\n\tprops->max_sge_rd = 1;\n\tprops->max_cq = hr_dev->caps.num_cqs;\n\tprops->max_cqe = hr_dev->caps.max_cqes;\n\tprops->max_mr = hr_dev->caps.num_mtpts;\n\tprops->max_pd = hr_dev->caps.num_pds;\n\tprops->max_qp_rd_atom = hr_dev->caps.max_qp_dest_rdma;\n\tprops->max_qp_init_rd_atom = hr_dev->caps.max_qp_init_rdma;\n\tprops->atomic_cap = hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_ATOMIC ?\n\t\t\t    IB_ATOMIC_HCA : IB_ATOMIC_NONE;\n\tprops->max_pkeys = 1;\n\tprops->local_ca_ack_delay = hr_dev->caps.local_ca_ack_delay;\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_SRQ) {\n\t\tprops->max_srq = hr_dev->caps.num_srqs;\n\t\tprops->max_srq_wr = hr_dev->caps.max_srq_wrs;\n\t\tprops->max_srq_sge = hr_dev->caps.max_srq_sges;\n\t}\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_FRMR &&\n\t    hr_dev->pci_dev->revision >= PCI_REVISION_ID_HIP09) {\n\t\tprops->device_cap_flags |= IB_DEVICE_MEM_MGT_EXTENSIONS;\n\t\tprops->max_fast_reg_page_list_len = HNS_ROCE_FRMR_MAX_PA;\n\t}\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_XRC)\n\t\tprops->device_cap_flags |= IB_DEVICE_XRC;\n\n\treturn 0;\n}\n\nstatic int hns_roce_query_port(struct ib_device *ib_dev, u32 port_num,\n\t\t\t       struct ib_port_attr *props)\n{\n\tstruct hns_roce_dev *hr_dev = to_hr_dev(ib_dev);\n\tstruct device *dev = hr_dev->dev;\n\tstruct net_device *net_dev;\n\tunsigned long flags;\n\tenum ib_mtu mtu;\n\tu32 port;\n\tint ret;\n\n\tport = port_num - 1;\n\n\t \n\n\tprops->max_mtu = hr_dev->caps.max_mtu;\n\tprops->gid_tbl_len = hr_dev->caps.gid_table_len[port];\n\tprops->port_cap_flags = IB_PORT_CM_SUP | IB_PORT_REINIT_SUP |\n\t\t\t\tIB_PORT_VENDOR_CLASS_SUP |\n\t\t\t\tIB_PORT_BOOT_MGMT_SUP;\n\tprops->max_msg_sz = HNS_ROCE_MAX_MSG_LEN;\n\tprops->pkey_tbl_len = 1;\n\tret = ib_get_eth_speed(ib_dev, port_num, &props->active_speed,\n\t\t\t       &props->active_width);\n\tif (ret)\n\t\tibdev_warn(ib_dev, \"failed to get speed, ret = %d.\\n\", ret);\n\n\tspin_lock_irqsave(&hr_dev->iboe.lock, flags);\n\n\tnet_dev = hr_dev->iboe.netdevs[port];\n\tif (!net_dev) {\n\t\tspin_unlock_irqrestore(&hr_dev->iboe.lock, flags);\n\t\tdev_err(dev, \"find netdev %u failed!\\n\", port);\n\t\treturn -EINVAL;\n\t}\n\n\tmtu = iboe_get_mtu(net_dev->mtu);\n\tprops->active_mtu = mtu ? min(props->max_mtu, mtu) : IB_MTU_256;\n\tprops->state = netif_running(net_dev) && netif_carrier_ok(net_dev) ?\n\t\t\t       IB_PORT_ACTIVE :\n\t\t\t       IB_PORT_DOWN;\n\tprops->phys_state = props->state == IB_PORT_ACTIVE ?\n\t\t\t\t    IB_PORT_PHYS_STATE_LINK_UP :\n\t\t\t\t    IB_PORT_PHYS_STATE_DISABLED;\n\n\tspin_unlock_irqrestore(&hr_dev->iboe.lock, flags);\n\n\treturn 0;\n}\n\nstatic enum rdma_link_layer hns_roce_get_link_layer(struct ib_device *device,\n\t\t\t\t\t\t    u32 port_num)\n{\n\treturn IB_LINK_LAYER_ETHERNET;\n}\n\nstatic int hns_roce_query_pkey(struct ib_device *ib_dev, u32 port, u16 index,\n\t\t\t       u16 *pkey)\n{\n\tif (index > 0)\n\t\treturn -EINVAL;\n\n\t*pkey = PKEY_ID;\n\n\treturn 0;\n}\n\nstatic int hns_roce_modify_device(struct ib_device *ib_dev, int mask,\n\t\t\t\t  struct ib_device_modify *props)\n{\n\tunsigned long flags;\n\n\tif (mask & ~IB_DEVICE_MODIFY_NODE_DESC)\n\t\treturn -EOPNOTSUPP;\n\n\tif (mask & IB_DEVICE_MODIFY_NODE_DESC) {\n\t\tspin_lock_irqsave(&to_hr_dev(ib_dev)->sm_lock, flags);\n\t\tmemcpy(ib_dev->node_desc, props->node_desc, NODE_DESC_SIZE);\n\t\tspin_unlock_irqrestore(&to_hr_dev(ib_dev)->sm_lock, flags);\n\t}\n\n\treturn 0;\n}\n\nstruct hns_user_mmap_entry *\nhns_roce_user_mmap_entry_insert(struct ib_ucontext *ucontext, u64 address,\n\t\t\t\tsize_t length,\n\t\t\t\tenum hns_roce_mmap_type mmap_type)\n{\n\tstruct hns_user_mmap_entry *entry;\n\tint ret;\n\n\tentry = kzalloc(sizeof(*entry), GFP_KERNEL);\n\tif (!entry)\n\t\treturn NULL;\n\n\tentry->address = address;\n\tentry->mmap_type = mmap_type;\n\n\tswitch (mmap_type) {\n\t \n\tcase HNS_ROCE_MMAP_TYPE_DB:\n\t\tret = rdma_user_mmap_entry_insert_exact(\n\t\t\t\tucontext, &entry->rdma_entry, length, 0);\n\t\tbreak;\n\tcase HNS_ROCE_MMAP_TYPE_DWQE:\n\t\tret = rdma_user_mmap_entry_insert_range(\n\t\t\t\tucontext, &entry->rdma_entry, length, 1,\n\t\t\t\tU32_MAX);\n\t\tbreak;\n\tdefault:\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\n\tif (ret) {\n\t\tkfree(entry);\n\t\treturn NULL;\n\t}\n\n\treturn entry;\n}\n\nstatic void hns_roce_dealloc_uar_entry(struct hns_roce_ucontext *context)\n{\n\tif (context->db_mmap_entry)\n\t\trdma_user_mmap_entry_remove(\n\t\t\t&context->db_mmap_entry->rdma_entry);\n}\n\nstatic int hns_roce_alloc_uar_entry(struct ib_ucontext *uctx)\n{\n\tstruct hns_roce_ucontext *context = to_hr_ucontext(uctx);\n\tu64 address;\n\n\taddress = context->uar.pfn << PAGE_SHIFT;\n\tcontext->db_mmap_entry = hns_roce_user_mmap_entry_insert(\n\t\tuctx, address, PAGE_SIZE, HNS_ROCE_MMAP_TYPE_DB);\n\tif (!context->db_mmap_entry)\n\t\treturn -ENOMEM;\n\n\treturn 0;\n}\n\nstatic int hns_roce_alloc_ucontext(struct ib_ucontext *uctx,\n\t\t\t\t   struct ib_udata *udata)\n{\n\tstruct hns_roce_ucontext *context = to_hr_ucontext(uctx);\n\tstruct hns_roce_dev *hr_dev = to_hr_dev(uctx->device);\n\tstruct hns_roce_ib_alloc_ucontext_resp resp = {};\n\tstruct hns_roce_ib_alloc_ucontext ucmd = {};\n\tint ret;\n\n\tif (!hr_dev->active)\n\t\treturn -EAGAIN;\n\n\tresp.qp_tab_size = hr_dev->caps.num_qps;\n\tresp.srq_tab_size = hr_dev->caps.num_srqs;\n\n\tret = ib_copy_from_udata(&ucmd, udata,\n\t\t\t\t min(udata->inlen, sizeof(ucmd)));\n\tif (ret)\n\t\treturn ret;\n\n\tif (hr_dev->pci_dev->revision >= PCI_REVISION_ID_HIP09)\n\t\tcontext->config = ucmd.config & HNS_ROCE_EXSGE_FLAGS;\n\n\tif (context->config & HNS_ROCE_EXSGE_FLAGS) {\n\t\tresp.config |= HNS_ROCE_RSP_EXSGE_FLAGS;\n\t\tresp.max_inline_data = hr_dev->caps.max_sq_inline;\n\t}\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_RQ_INLINE) {\n\t\tcontext->config |= ucmd.config & HNS_ROCE_RQ_INLINE_FLAGS;\n\t\tif (context->config & HNS_ROCE_RQ_INLINE_FLAGS)\n\t\t\tresp.config |= HNS_ROCE_RSP_RQ_INLINE_FLAGS;\n\t}\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_CQE_INLINE) {\n\t\tcontext->config |= ucmd.config & HNS_ROCE_CQE_INLINE_FLAGS;\n\t\tif (context->config & HNS_ROCE_CQE_INLINE_FLAGS)\n\t\t\tresp.config |= HNS_ROCE_RSP_CQE_INLINE_FLAGS;\n\t}\n\n\tret = hns_roce_uar_alloc(hr_dev, &context->uar);\n\tif (ret)\n\t\tgoto error_fail_uar_alloc;\n\n\tret = hns_roce_alloc_uar_entry(uctx);\n\tif (ret)\n\t\tgoto error_fail_uar_entry;\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_CQ_RECORD_DB ||\n\t    hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_QP_RECORD_DB) {\n\t\tINIT_LIST_HEAD(&context->page_list);\n\t\tmutex_init(&context->page_mutex);\n\t}\n\n\tresp.cqe_size = hr_dev->caps.cqe_sz;\n\n\tret = ib_copy_to_udata(udata, &resp,\n\t\t\t       min(udata->outlen, sizeof(resp)));\n\tif (ret)\n\t\tgoto error_fail_copy_to_udata;\n\n\treturn 0;\n\nerror_fail_copy_to_udata:\n\thns_roce_dealloc_uar_entry(context);\n\nerror_fail_uar_entry:\n\tida_free(&hr_dev->uar_ida.ida, (int)context->uar.logic_idx);\n\nerror_fail_uar_alloc:\n\treturn ret;\n}\n\nstatic void hns_roce_dealloc_ucontext(struct ib_ucontext *ibcontext)\n{\n\tstruct hns_roce_ucontext *context = to_hr_ucontext(ibcontext);\n\tstruct hns_roce_dev *hr_dev = to_hr_dev(ibcontext->device);\n\n\thns_roce_dealloc_uar_entry(context);\n\n\tida_free(&hr_dev->uar_ida.ida, (int)context->uar.logic_idx);\n}\n\nstatic int hns_roce_mmap(struct ib_ucontext *uctx, struct vm_area_struct *vma)\n{\n\tstruct rdma_user_mmap_entry *rdma_entry;\n\tstruct hns_user_mmap_entry *entry;\n\tphys_addr_t pfn;\n\tpgprot_t prot;\n\tint ret;\n\n\trdma_entry = rdma_user_mmap_entry_get_pgoff(uctx, vma->vm_pgoff);\n\tif (!rdma_entry)\n\t\treturn -EINVAL;\n\n\tentry = to_hns_mmap(rdma_entry);\n\tpfn = entry->address >> PAGE_SHIFT;\n\n\tswitch (entry->mmap_type) {\n\tcase HNS_ROCE_MMAP_TYPE_DB:\n\tcase HNS_ROCE_MMAP_TYPE_DWQE:\n\t\tprot = pgprot_device(vma->vm_page_prot);\n\t\tbreak;\n\tdefault:\n\t\tret = -EINVAL;\n\t\tgoto out;\n\t}\n\n\tret = rdma_user_mmap_io(uctx, vma, pfn, rdma_entry->npages * PAGE_SIZE,\n\t\t\t\tprot, rdma_entry);\n\nout:\n\trdma_user_mmap_entry_put(rdma_entry);\n\treturn ret;\n}\n\nstatic void hns_roce_free_mmap(struct rdma_user_mmap_entry *rdma_entry)\n{\n\tstruct hns_user_mmap_entry *entry = to_hns_mmap(rdma_entry);\n\n\tkfree(entry);\n}\n\nstatic int hns_roce_port_immutable(struct ib_device *ib_dev, u32 port_num,\n\t\t\t\t   struct ib_port_immutable *immutable)\n{\n\tstruct ib_port_attr attr;\n\tint ret;\n\n\tret = ib_query_port(ib_dev, port_num, &attr);\n\tif (ret)\n\t\treturn ret;\n\n\timmutable->pkey_tbl_len = attr.pkey_tbl_len;\n\timmutable->gid_tbl_len = attr.gid_tbl_len;\n\n\timmutable->max_mad_size = IB_MGMT_MAD_SIZE;\n\timmutable->core_cap_flags = RDMA_CORE_PORT_IBA_ROCE;\n\tif (to_hr_dev(ib_dev)->caps.flags & HNS_ROCE_CAP_FLAG_ROCE_V1_V2)\n\t\timmutable->core_cap_flags |= RDMA_CORE_PORT_IBA_ROCE_UDP_ENCAP;\n\n\treturn 0;\n}\n\nstatic void hns_roce_disassociate_ucontext(struct ib_ucontext *ibcontext)\n{\n}\n\nstatic void hns_roce_get_fw_ver(struct ib_device *device, char *str)\n{\n\tu64 fw_ver = to_hr_dev(device)->caps.fw_ver;\n\tunsigned int major, minor, sub_minor;\n\n\tmajor = upper_32_bits(fw_ver);\n\tminor = high_16_bits(lower_32_bits(fw_ver));\n\tsub_minor = low_16_bits(fw_ver);\n\n\tsnprintf(str, IB_FW_VERSION_NAME_MAX, \"%u.%u.%04u\", major, minor,\n\t\t sub_minor);\n}\n\n#define HNS_ROCE_HW_CNT(ename, cname) \\\n\t[HNS_ROCE_HW_##ename##_CNT].name = cname\n\nstatic const struct rdma_stat_desc hns_roce_port_stats_descs[] = {\n\tHNS_ROCE_HW_CNT(RX_RC_PKT, \"rx_rc_pkt\"),\n\tHNS_ROCE_HW_CNT(RX_UC_PKT, \"rx_uc_pkt\"),\n\tHNS_ROCE_HW_CNT(RX_UD_PKT, \"rx_ud_pkt\"),\n\tHNS_ROCE_HW_CNT(RX_XRC_PKT, \"rx_xrc_pkt\"),\n\tHNS_ROCE_HW_CNT(RX_PKT, \"rx_pkt\"),\n\tHNS_ROCE_HW_CNT(RX_ERR_PKT, \"rx_err_pkt\"),\n\tHNS_ROCE_HW_CNT(RX_CNP_PKT, \"rx_cnp_pkt\"),\n\tHNS_ROCE_HW_CNT(TX_RC_PKT, \"tx_rc_pkt\"),\n\tHNS_ROCE_HW_CNT(TX_UC_PKT, \"tx_uc_pkt\"),\n\tHNS_ROCE_HW_CNT(TX_UD_PKT, \"tx_ud_pkt\"),\n\tHNS_ROCE_HW_CNT(TX_XRC_PKT, \"tx_xrc_pkt\"),\n\tHNS_ROCE_HW_CNT(TX_PKT, \"tx_pkt\"),\n\tHNS_ROCE_HW_CNT(TX_ERR_PKT, \"tx_err_pkt\"),\n\tHNS_ROCE_HW_CNT(TX_CNP_PKT, \"tx_cnp_pkt\"),\n\tHNS_ROCE_HW_CNT(TRP_GET_MPT_ERR_PKT, \"trp_get_mpt_err_pkt\"),\n\tHNS_ROCE_HW_CNT(TRP_GET_IRRL_ERR_PKT, \"trp_get_irrl_err_pkt\"),\n\tHNS_ROCE_HW_CNT(ECN_DB, \"ecn_doorbell\"),\n\tHNS_ROCE_HW_CNT(RX_BUF, \"rx_buffer\"),\n\tHNS_ROCE_HW_CNT(TRP_RX_SOF, \"trp_rx_sof\"),\n\tHNS_ROCE_HW_CNT(CQ_CQE, \"cq_cqe\"),\n\tHNS_ROCE_HW_CNT(CQ_POE, \"cq_poe\"),\n\tHNS_ROCE_HW_CNT(CQ_NOTIFY, \"cq_notify\"),\n};\n\nstatic struct rdma_hw_stats *hns_roce_alloc_hw_port_stats(\n\t\t\t\tstruct ib_device *device, u32 port_num)\n{\n\tstruct hns_roce_dev *hr_dev = to_hr_dev(device);\n\n\tif (port_num > hr_dev->caps.num_ports) {\n\t\tibdev_err(device, \"invalid port num.\\n\");\n\t\treturn NULL;\n\t}\n\n\treturn rdma_alloc_hw_stats_struct(hns_roce_port_stats_descs,\n\t\t\t\t\t  ARRAY_SIZE(hns_roce_port_stats_descs),\n\t\t\t\t\t  RDMA_HW_STATS_DEFAULT_LIFESPAN);\n}\n\nstatic int hns_roce_get_hw_stats(struct ib_device *device,\n\t\t\t\t struct rdma_hw_stats *stats,\n\t\t\t\t u32 port, int index)\n{\n\tstruct hns_roce_dev *hr_dev = to_hr_dev(device);\n\tint num_counters = HNS_ROCE_HW_CNT_TOTAL;\n\tint ret;\n\n\tif (port == 0)\n\t\treturn 0;\n\n\tif (port > hr_dev->caps.num_ports)\n\t\treturn -EINVAL;\n\n\tret = hr_dev->hw->query_hw_counter(hr_dev, stats->value, port,\n\t\t\t\t\t   &num_counters);\n\tif (ret) {\n\t\tibdev_err(device, \"failed to query hw counter, ret = %d\\n\",\n\t\t\t  ret);\n\t\treturn ret;\n\t}\n\n\treturn num_counters;\n}\n\nstatic void hns_roce_unregister_device(struct hns_roce_dev *hr_dev)\n{\n\tstruct hns_roce_ib_iboe *iboe = &hr_dev->iboe;\n\n\thr_dev->active = false;\n\tunregister_netdevice_notifier(&iboe->nb);\n\tib_unregister_device(&hr_dev->ib_dev);\n}\n\nstatic const struct ib_device_ops hns_roce_dev_ops = {\n\t.owner = THIS_MODULE,\n\t.driver_id = RDMA_DRIVER_HNS,\n\t.uverbs_abi_ver = 1,\n\t.uverbs_no_driver_id_binding = 1,\n\n\t.get_dev_fw_str = hns_roce_get_fw_ver,\n\t.add_gid = hns_roce_add_gid,\n\t.alloc_pd = hns_roce_alloc_pd,\n\t.alloc_ucontext = hns_roce_alloc_ucontext,\n\t.create_ah = hns_roce_create_ah,\n\t.create_user_ah = hns_roce_create_ah,\n\t.create_cq = hns_roce_create_cq,\n\t.create_qp = hns_roce_create_qp,\n\t.dealloc_pd = hns_roce_dealloc_pd,\n\t.dealloc_ucontext = hns_roce_dealloc_ucontext,\n\t.del_gid = hns_roce_del_gid,\n\t.dereg_mr = hns_roce_dereg_mr,\n\t.destroy_ah = hns_roce_destroy_ah,\n\t.destroy_cq = hns_roce_destroy_cq,\n\t.disassociate_ucontext = hns_roce_disassociate_ucontext,\n\t.get_dma_mr = hns_roce_get_dma_mr,\n\t.get_link_layer = hns_roce_get_link_layer,\n\t.get_port_immutable = hns_roce_port_immutable,\n\t.mmap = hns_roce_mmap,\n\t.mmap_free = hns_roce_free_mmap,\n\t.modify_device = hns_roce_modify_device,\n\t.modify_qp = hns_roce_modify_qp,\n\t.query_ah = hns_roce_query_ah,\n\t.query_device = hns_roce_query_device,\n\t.query_pkey = hns_roce_query_pkey,\n\t.query_port = hns_roce_query_port,\n\t.reg_user_mr = hns_roce_reg_user_mr,\n\n\tINIT_RDMA_OBJ_SIZE(ib_ah, hns_roce_ah, ibah),\n\tINIT_RDMA_OBJ_SIZE(ib_cq, hns_roce_cq, ib_cq),\n\tINIT_RDMA_OBJ_SIZE(ib_pd, hns_roce_pd, ibpd),\n\tINIT_RDMA_OBJ_SIZE(ib_qp, hns_roce_qp, ibqp),\n\tINIT_RDMA_OBJ_SIZE(ib_ucontext, hns_roce_ucontext, ibucontext),\n};\n\nstatic const struct ib_device_ops hns_roce_dev_hw_stats_ops = {\n\t.alloc_hw_port_stats = hns_roce_alloc_hw_port_stats,\n\t.get_hw_stats = hns_roce_get_hw_stats,\n};\n\nstatic const struct ib_device_ops hns_roce_dev_mr_ops = {\n\t.rereg_user_mr = hns_roce_rereg_user_mr,\n};\n\nstatic const struct ib_device_ops hns_roce_dev_mw_ops = {\n\t.alloc_mw = hns_roce_alloc_mw,\n\t.dealloc_mw = hns_roce_dealloc_mw,\n\n\tINIT_RDMA_OBJ_SIZE(ib_mw, hns_roce_mw, ibmw),\n};\n\nstatic const struct ib_device_ops hns_roce_dev_frmr_ops = {\n\t.alloc_mr = hns_roce_alloc_mr,\n\t.map_mr_sg = hns_roce_map_mr_sg,\n};\n\nstatic const struct ib_device_ops hns_roce_dev_srq_ops = {\n\t.create_srq = hns_roce_create_srq,\n\t.destroy_srq = hns_roce_destroy_srq,\n\n\tINIT_RDMA_OBJ_SIZE(ib_srq, hns_roce_srq, ibsrq),\n};\n\nstatic const struct ib_device_ops hns_roce_dev_xrcd_ops = {\n\t.alloc_xrcd = hns_roce_alloc_xrcd,\n\t.dealloc_xrcd = hns_roce_dealloc_xrcd,\n\n\tINIT_RDMA_OBJ_SIZE(ib_xrcd, hns_roce_xrcd, ibxrcd),\n};\n\nstatic const struct ib_device_ops hns_roce_dev_restrack_ops = {\n\t.fill_res_cq_entry = hns_roce_fill_res_cq_entry,\n\t.fill_res_cq_entry_raw = hns_roce_fill_res_cq_entry_raw,\n\t.fill_res_qp_entry = hns_roce_fill_res_qp_entry,\n\t.fill_res_qp_entry_raw = hns_roce_fill_res_qp_entry_raw,\n\t.fill_res_mr_entry = hns_roce_fill_res_mr_entry,\n\t.fill_res_mr_entry_raw = hns_roce_fill_res_mr_entry_raw,\n};\n\nstatic int hns_roce_register_device(struct hns_roce_dev *hr_dev)\n{\n\tint ret;\n\tstruct hns_roce_ib_iboe *iboe = NULL;\n\tstruct ib_device *ib_dev = NULL;\n\tstruct device *dev = hr_dev->dev;\n\tunsigned int i;\n\n\tiboe = &hr_dev->iboe;\n\tspin_lock_init(&iboe->lock);\n\n\tib_dev = &hr_dev->ib_dev;\n\n\tib_dev->node_type = RDMA_NODE_IB_CA;\n\tib_dev->dev.parent = dev;\n\n\tib_dev->phys_port_cnt = hr_dev->caps.num_ports;\n\tib_dev->local_dma_lkey = hr_dev->caps.reserved_lkey;\n\tib_dev->num_comp_vectors = hr_dev->caps.num_comp_vectors;\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_REREG_MR)\n\t\tib_set_device_ops(ib_dev, &hns_roce_dev_mr_ops);\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_MW)\n\t\tib_set_device_ops(ib_dev, &hns_roce_dev_mw_ops);\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_FRMR)\n\t\tib_set_device_ops(ib_dev, &hns_roce_dev_frmr_ops);\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_SRQ) {\n\t\tib_set_device_ops(ib_dev, &hns_roce_dev_srq_ops);\n\t\tib_set_device_ops(ib_dev, hr_dev->hw->hns_roce_dev_srq_ops);\n\t}\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_XRC)\n\t\tib_set_device_ops(ib_dev, &hns_roce_dev_xrcd_ops);\n\n\tif (hr_dev->pci_dev->revision >= PCI_REVISION_ID_HIP09 &&\n\t    !hr_dev->is_vf)\n\t\tib_set_device_ops(ib_dev, &hns_roce_dev_hw_stats_ops);\n\n\tib_set_device_ops(ib_dev, hr_dev->hw->hns_roce_dev_ops);\n\tib_set_device_ops(ib_dev, &hns_roce_dev_ops);\n\tib_set_device_ops(ib_dev, &hns_roce_dev_restrack_ops);\n\tfor (i = 0; i < hr_dev->caps.num_ports; i++) {\n\t\tif (!hr_dev->iboe.netdevs[i])\n\t\t\tcontinue;\n\n\t\tret = ib_device_set_netdev(ib_dev, hr_dev->iboe.netdevs[i],\n\t\t\t\t\t   i + 1);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\tdma_set_max_seg_size(dev, UINT_MAX);\n\tret = ib_register_device(ib_dev, \"hns_%d\", dev);\n\tif (ret) {\n\t\tdev_err(dev, \"ib_register_device failed!\\n\");\n\t\treturn ret;\n\t}\n\n\tret = hns_roce_setup_mtu_mac(hr_dev);\n\tif (ret) {\n\t\tdev_err(dev, \"setup_mtu_mac failed!\\n\");\n\t\tgoto error_failed_setup_mtu_mac;\n\t}\n\n\tiboe->nb.notifier_call = hns_roce_netdev_event;\n\tret = register_netdevice_notifier(&iboe->nb);\n\tif (ret) {\n\t\tdev_err(dev, \"register_netdevice_notifier failed!\\n\");\n\t\tgoto error_failed_setup_mtu_mac;\n\t}\n\n\thr_dev->active = true;\n\treturn 0;\n\nerror_failed_setup_mtu_mac:\n\tib_unregister_device(ib_dev);\n\n\treturn ret;\n}\n\nstatic int hns_roce_init_hem(struct hns_roce_dev *hr_dev)\n{\n\tstruct device *dev = hr_dev->dev;\n\tint ret;\n\n\tret = hns_roce_init_hem_table(hr_dev, &hr_dev->mr_table.mtpt_table,\n\t\t\t\t      HEM_TYPE_MTPT, hr_dev->caps.mtpt_entry_sz,\n\t\t\t\t      hr_dev->caps.num_mtpts);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to init MTPT context memory, aborting.\\n\");\n\t\treturn ret;\n\t}\n\n\tret = hns_roce_init_hem_table(hr_dev, &hr_dev->qp_table.qp_table,\n\t\t\t\t      HEM_TYPE_QPC, hr_dev->caps.qpc_sz,\n\t\t\t\t      hr_dev->caps.num_qps);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to init QP context memory, aborting.\\n\");\n\t\tgoto err_unmap_dmpt;\n\t}\n\n\tret = hns_roce_init_hem_table(hr_dev, &hr_dev->qp_table.irrl_table,\n\t\t\t\t      HEM_TYPE_IRRL,\n\t\t\t\t      hr_dev->caps.irrl_entry_sz *\n\t\t\t\t      hr_dev->caps.max_qp_init_rdma,\n\t\t\t\t      hr_dev->caps.num_qps);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to init irrl_table memory, aborting.\\n\");\n\t\tgoto err_unmap_qp;\n\t}\n\n\tif (hr_dev->caps.trrl_entry_sz) {\n\t\tret = hns_roce_init_hem_table(hr_dev,\n\t\t\t\t\t      &hr_dev->qp_table.trrl_table,\n\t\t\t\t\t      HEM_TYPE_TRRL,\n\t\t\t\t\t      hr_dev->caps.trrl_entry_sz *\n\t\t\t\t\t      hr_dev->caps.max_qp_dest_rdma,\n\t\t\t\t\t      hr_dev->caps.num_qps);\n\t\tif (ret) {\n\t\t\tdev_err(dev,\n\t\t\t\t\"failed to init trrl_table memory, aborting.\\n\");\n\t\t\tgoto err_unmap_irrl;\n\t\t}\n\t}\n\n\tret = hns_roce_init_hem_table(hr_dev, &hr_dev->cq_table.table,\n\t\t\t\t      HEM_TYPE_CQC, hr_dev->caps.cqc_entry_sz,\n\t\t\t\t      hr_dev->caps.num_cqs);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to init CQ context memory, aborting.\\n\");\n\t\tgoto err_unmap_trrl;\n\t}\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_SRQ) {\n\t\tret = hns_roce_init_hem_table(hr_dev, &hr_dev->srq_table.table,\n\t\t\t\t\t      HEM_TYPE_SRQC,\n\t\t\t\t\t      hr_dev->caps.srqc_entry_sz,\n\t\t\t\t\t      hr_dev->caps.num_srqs);\n\t\tif (ret) {\n\t\t\tdev_err(dev,\n\t\t\t\t\"failed to init SRQ context memory, aborting.\\n\");\n\t\t\tgoto err_unmap_cq;\n\t\t}\n\t}\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_QP_FLOW_CTRL) {\n\t\tret = hns_roce_init_hem_table(hr_dev,\n\t\t\t\t\t      &hr_dev->qp_table.sccc_table,\n\t\t\t\t\t      HEM_TYPE_SCCC,\n\t\t\t\t\t      hr_dev->caps.sccc_sz,\n\t\t\t\t\t      hr_dev->caps.num_qps);\n\t\tif (ret) {\n\t\t\tdev_err(dev,\n\t\t\t\t\"failed to init SCC context memory, aborting.\\n\");\n\t\t\tgoto err_unmap_srq;\n\t\t}\n\t}\n\n\tif (hr_dev->caps.qpc_timer_entry_sz) {\n\t\tret = hns_roce_init_hem_table(hr_dev, &hr_dev->qpc_timer_table,\n\t\t\t\t\t      HEM_TYPE_QPC_TIMER,\n\t\t\t\t\t      hr_dev->caps.qpc_timer_entry_sz,\n\t\t\t\t\t      hr_dev->caps.qpc_timer_bt_num);\n\t\tif (ret) {\n\t\t\tdev_err(dev,\n\t\t\t\t\"failed to init QPC timer memory, aborting.\\n\");\n\t\t\tgoto err_unmap_ctx;\n\t\t}\n\t}\n\n\tif (hr_dev->caps.cqc_timer_entry_sz) {\n\t\tret = hns_roce_init_hem_table(hr_dev, &hr_dev->cqc_timer_table,\n\t\t\t\t\t      HEM_TYPE_CQC_TIMER,\n\t\t\t\t\t      hr_dev->caps.cqc_timer_entry_sz,\n\t\t\t\t\t      hr_dev->caps.cqc_timer_bt_num);\n\t\tif (ret) {\n\t\t\tdev_err(dev,\n\t\t\t\t\"failed to init CQC timer memory, aborting.\\n\");\n\t\t\tgoto err_unmap_qpc_timer;\n\t\t}\n\t}\n\n\tif (hr_dev->caps.gmv_entry_sz) {\n\t\tret = hns_roce_init_hem_table(hr_dev, &hr_dev->gmv_table,\n\t\t\t\t\t      HEM_TYPE_GMV,\n\t\t\t\t\t      hr_dev->caps.gmv_entry_sz,\n\t\t\t\t\t      hr_dev->caps.gmv_entry_num);\n\t\tif (ret) {\n\t\t\tdev_err(dev,\n\t\t\t\t\"failed to init gmv table memory, ret = %d\\n\",\n\t\t\t\tret);\n\t\t\tgoto err_unmap_cqc_timer;\n\t\t}\n\t}\n\n\treturn 0;\n\nerr_unmap_cqc_timer:\n\tif (hr_dev->caps.cqc_timer_entry_sz)\n\t\thns_roce_cleanup_hem_table(hr_dev, &hr_dev->cqc_timer_table);\n\nerr_unmap_qpc_timer:\n\tif (hr_dev->caps.qpc_timer_entry_sz)\n\t\thns_roce_cleanup_hem_table(hr_dev, &hr_dev->qpc_timer_table);\n\nerr_unmap_ctx:\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_QP_FLOW_CTRL)\n\t\thns_roce_cleanup_hem_table(hr_dev,\n\t\t\t\t\t   &hr_dev->qp_table.sccc_table);\nerr_unmap_srq:\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_SRQ)\n\t\thns_roce_cleanup_hem_table(hr_dev, &hr_dev->srq_table.table);\n\nerr_unmap_cq:\n\thns_roce_cleanup_hem_table(hr_dev, &hr_dev->cq_table.table);\n\nerr_unmap_trrl:\n\tif (hr_dev->caps.trrl_entry_sz)\n\t\thns_roce_cleanup_hem_table(hr_dev,\n\t\t\t\t\t   &hr_dev->qp_table.trrl_table);\n\nerr_unmap_irrl:\n\thns_roce_cleanup_hem_table(hr_dev, &hr_dev->qp_table.irrl_table);\n\nerr_unmap_qp:\n\thns_roce_cleanup_hem_table(hr_dev, &hr_dev->qp_table.qp_table);\n\nerr_unmap_dmpt:\n\thns_roce_cleanup_hem_table(hr_dev, &hr_dev->mr_table.mtpt_table);\n\n\treturn ret;\n}\n\n \nstatic int hns_roce_setup_hca(struct hns_roce_dev *hr_dev)\n{\n\tstruct device *dev = hr_dev->dev;\n\tint ret;\n\n\tspin_lock_init(&hr_dev->sm_lock);\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_CQ_RECORD_DB ||\n\t    hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_QP_RECORD_DB) {\n\t\tINIT_LIST_HEAD(&hr_dev->pgdir_list);\n\t\tmutex_init(&hr_dev->pgdir_mutex);\n\t}\n\n\thns_roce_init_uar_table(hr_dev);\n\n\tret = hns_roce_uar_alloc(hr_dev, &hr_dev->priv_uar);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to allocate priv_uar.\\n\");\n\t\tgoto err_uar_table_free;\n\t}\n\n\tret = hns_roce_init_qp_table(hr_dev);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to init qp_table.\\n\");\n\t\tgoto err_uar_table_free;\n\t}\n\n\thns_roce_init_pd_table(hr_dev);\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_XRC)\n\t\thns_roce_init_xrcd_table(hr_dev);\n\n\thns_roce_init_mr_table(hr_dev);\n\n\thns_roce_init_cq_table(hr_dev);\n\n\tif (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_SRQ)\n\t\thns_roce_init_srq_table(hr_dev);\n\n\treturn 0;\n\nerr_uar_table_free:\n\tida_destroy(&hr_dev->uar_ida.ida);\n\treturn ret;\n}\n\nstatic void check_and_get_armed_cq(struct list_head *cq_list, struct ib_cq *cq)\n{\n\tstruct hns_roce_cq *hr_cq = to_hr_cq(cq);\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&hr_cq->lock, flags);\n\tif (cq->comp_handler) {\n\t\tif (!hr_cq->is_armed) {\n\t\t\thr_cq->is_armed = 1;\n\t\t\tlist_add_tail(&hr_cq->node, cq_list);\n\t\t}\n\t}\n\tspin_unlock_irqrestore(&hr_cq->lock, flags);\n}\n\nvoid hns_roce_handle_device_err(struct hns_roce_dev *hr_dev)\n{\n\tstruct hns_roce_qp *hr_qp;\n\tstruct hns_roce_cq *hr_cq;\n\tstruct list_head cq_list;\n\tunsigned long flags_qp;\n\tunsigned long flags;\n\n\tINIT_LIST_HEAD(&cq_list);\n\n\tspin_lock_irqsave(&hr_dev->qp_list_lock, flags);\n\tlist_for_each_entry(hr_qp, &hr_dev->qp_list, node) {\n\t\tspin_lock_irqsave(&hr_qp->sq.lock, flags_qp);\n\t\tif (hr_qp->sq.tail != hr_qp->sq.head)\n\t\t\tcheck_and_get_armed_cq(&cq_list, hr_qp->ibqp.send_cq);\n\t\tspin_unlock_irqrestore(&hr_qp->sq.lock, flags_qp);\n\n\t\tspin_lock_irqsave(&hr_qp->rq.lock, flags_qp);\n\t\tif ((!hr_qp->ibqp.srq) && (hr_qp->rq.tail != hr_qp->rq.head))\n\t\t\tcheck_and_get_armed_cq(&cq_list, hr_qp->ibqp.recv_cq);\n\t\tspin_unlock_irqrestore(&hr_qp->rq.lock, flags_qp);\n\t}\n\n\tlist_for_each_entry(hr_cq, &cq_list, node)\n\t\thns_roce_cq_completion(hr_dev, hr_cq->cqn);\n\n\tspin_unlock_irqrestore(&hr_dev->qp_list_lock, flags);\n}\n\nint hns_roce_init(struct hns_roce_dev *hr_dev)\n{\n\tstruct device *dev = hr_dev->dev;\n\tint ret;\n\n\thr_dev->is_reset = false;\n\n\tif (hr_dev->hw->cmq_init) {\n\t\tret = hr_dev->hw->cmq_init(hr_dev);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"init RoCE Command Queue failed!\\n\");\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tret = hr_dev->hw->hw_profile(hr_dev);\n\tif (ret) {\n\t\tdev_err(dev, \"get RoCE engine profile failed!\\n\");\n\t\tgoto error_failed_cmd_init;\n\t}\n\n\tret = hns_roce_cmd_init(hr_dev);\n\tif (ret) {\n\t\tdev_err(dev, \"cmd init failed!\\n\");\n\t\tgoto error_failed_cmd_init;\n\t}\n\n\t \n\tret = hr_dev->hw->init_eq(hr_dev);\n\tif (ret) {\n\t\tdev_err(dev, \"eq init failed!\\n\");\n\t\tgoto error_failed_eq_table;\n\t}\n\n\tif (hr_dev->cmd_mod) {\n\t\tret = hns_roce_cmd_use_events(hr_dev);\n\t\tif (ret)\n\t\t\tdev_warn(dev,\n\t\t\t\t \"Cmd event  mode failed, set back to poll!\\n\");\n\t}\n\n\tret = hns_roce_init_hem(hr_dev);\n\tif (ret) {\n\t\tdev_err(dev, \"init HEM(Hardware Entry Memory) failed!\\n\");\n\t\tgoto error_failed_init_hem;\n\t}\n\n\tret = hns_roce_setup_hca(hr_dev);\n\tif (ret) {\n\t\tdev_err(dev, \"setup hca failed!\\n\");\n\t\tgoto error_failed_setup_hca;\n\t}\n\n\tif (hr_dev->hw->hw_init) {\n\t\tret = hr_dev->hw->hw_init(hr_dev);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"hw_init failed!\\n\");\n\t\t\tgoto error_failed_engine_init;\n\t\t}\n\t}\n\n\tINIT_LIST_HEAD(&hr_dev->qp_list);\n\tspin_lock_init(&hr_dev->qp_list_lock);\n\tINIT_LIST_HEAD(&hr_dev->dip_list);\n\tspin_lock_init(&hr_dev->dip_list_lock);\n\n\tret = hns_roce_register_device(hr_dev);\n\tif (ret)\n\t\tgoto error_failed_register_device;\n\n\treturn 0;\n\nerror_failed_register_device:\n\tif (hr_dev->hw->hw_exit)\n\t\thr_dev->hw->hw_exit(hr_dev);\n\nerror_failed_engine_init:\n\thns_roce_cleanup_bitmap(hr_dev);\n\nerror_failed_setup_hca:\n\thns_roce_cleanup_hem(hr_dev);\n\nerror_failed_init_hem:\n\tif (hr_dev->cmd_mod)\n\t\thns_roce_cmd_use_polling(hr_dev);\n\thr_dev->hw->cleanup_eq(hr_dev);\n\nerror_failed_eq_table:\n\thns_roce_cmd_cleanup(hr_dev);\n\nerror_failed_cmd_init:\n\tif (hr_dev->hw->cmq_exit)\n\t\thr_dev->hw->cmq_exit(hr_dev);\n\n\treturn ret;\n}\n\nvoid hns_roce_exit(struct hns_roce_dev *hr_dev)\n{\n\thns_roce_unregister_device(hr_dev);\n\n\tif (hr_dev->hw->hw_exit)\n\t\thr_dev->hw->hw_exit(hr_dev);\n\thns_roce_cleanup_bitmap(hr_dev);\n\thns_roce_cleanup_hem(hr_dev);\n\n\tif (hr_dev->cmd_mod)\n\t\thns_roce_cmd_use_polling(hr_dev);\n\n\thr_dev->hw->cleanup_eq(hr_dev);\n\thns_roce_cmd_cleanup(hr_dev);\n\tif (hr_dev->hw->cmq_exit)\n\t\thr_dev->hw->cmq_exit(hr_dev);\n}\n\nMODULE_LICENSE(\"Dual BSD/GPL\");\nMODULE_AUTHOR(\"Wei Hu <xavier.huwei@huawei.com>\");\nMODULE_AUTHOR(\"Nenglong Zhao <zhaonenglong@hisilicon.com>\");\nMODULE_AUTHOR(\"Lijun Ou <oulijun@huawei.com>\");\nMODULE_DESCRIPTION(\"HNS RoCE Driver\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}