type t0 is queue 4 of int

type t1 is 0..9

process proc2 (&v3: t0, &v4: t0, v5: int) is
states s6, s7
var 
	v8: int 
init v8 := 0;
/*______Ecriture du signal req dans la fifo IHM_GC_________*/
to s6

from s6
	if (not (full v3)) then
		v3 := (enqueue(v3, v5))
	else 
		to s6
	end if;
	/*______Recherche du signal data dans la fifo GC_IHM_______*/
	to s7

from s7
	if (not (empty v4)) then
		v8 := (first v4);
		v4 := (dequeue v4)
	else 
		to s7
	end if;
	/*=============================================================*/
	to s6


process proc9 (&v10: t0, &v11: t0, &v12: t0, &v13: t0) is
states s14, s15, s16, s17
var 
	v18: int, 
	v19: int 
init v18 := 3;
v19 := 4;
/*_____Recherche du signal reqGC dans la fifo IHM_GC________*/
to s14

from s14
	if (not (empty v12)) then
		v19 := (first v12);
		v12 := (dequeue v12)
	else 
		to s14
	end if;
	/*____Ecriture du signal reqGC dans la fifo GC_CS___________*/
	to s15

from s15
	if (not (full v11)) then
		v11 := (enqueue(v11, v19))
	else 
		to s15
	end if;
	/*____Recherche du signal dataGC dans la fifo CS_GC_________*/
	to s16

from s16
	if (not (empty v13)) then
		v18 := (first v13);
		v13 := (dequeue v13)
	else 
		to s16
	end if;
	/*______Ecriture du signal dataGC dans la fifo GC_IHM_______*/
	to s17

from s17
	if (not (full v10)) then
		v10 := (enqueue(v10, v18))
	else 
		to s17
	end if;
	/*=============================================================*/
	to s14


process proc20 (&v21: t0, &v22: t0) is
states s23, s24, s25
var 
	v26: int, 
	v27: int 
init v26 := 5;
v27 := 6;
/*_______Recherche du signal reqCS dans la fifo GC_CS____*/
to s23

from s23
	if (not (empty v22)) then
		v26 := (first v22);
		v22 := (dequeue v22)
	else 
		to s23
	end if;
	to s24

from s24
	select
		v27 := 0
	[]
		v27 := 1
	end select;
	/*_____Ecriture du signal dataCS dans la fifo CS_GC______*/
	to s25

from s25
	if (not (full v21)) then
		v21 := (enqueue(v21, v27))
	else 
		to s25
	end if;
	/*=============================================================*/
	to s23


component comp28 is
var 
	
	v29: t0, 
	
	v30: t0, 
	
	v31: t0, 
	
	v32: t0

init v29 := {||};
v30 := {||};
v32 := {||};
v31 := {||}
par 
	proc2(&v29, &v30, 10) 
	 || proc20(&v32, &v31) 
	 || proc9(&v30, &v31, &v29, &v32) 
end par


comp28
