Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/pablo384/Documents/FPGA/ISE/proyectoFInal/tb_u4_isim_beh.exe -prj /home/pablo384/Documents/FPGA/ISE/proyectoFInal/tb_u4_beh.prj work.tb_u4 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/pablo384/Documents/FPGA/ISE/proyectoFInal/../code/mux_4.vhdl" into library work
Parsing VHDL file "/home/pablo384/Documents/FPGA/ISE/proyectoFInal/tb_u4.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95056 KB
Fuse CPU Usage: 1070 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arq_mux of entity mux_4 [mux_4_default]
Compiling architecture behavior of entity tb_u4
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/pablo384/Documents/FPGA/ISE/proyectoFInal/tb_u4_isim_beh.exe
Fuse Memory Usage: 660768 KB
Fuse CPU Usage: 1100 ms
GCC CPU Usage: 200 ms
