ISim log file
Running: C:\Users\Jan\Documents\GitHub\proj_i2c\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Jan/Documents/GitHub/proj_i2c/tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2110@localhost'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.

status:               100000 Testbench started


status:               195000 done reset
status:               256000 generate 'start', write cmd 20 (slave address+write)
DEBUG i2c_slave; stop condition detected at               601000
# run all
DEBUG i2c_slave; start condition detected at              8886000
DEBUG i2c_slave; command byte received (write) at            102788000
status:            113455000 tip==0
status:            113476000 write slave memory address 01
DEBUG i2c_slave; address received. adr=01, ack=1
status:            214435000 tip==0
status:            214456000 write data a5
DEBUG i2c_slave; data block write a5 to address 01
status:            315415000 tip==0
status:            315436000 write next data 5a, generate 'stop'
DEBUG i2c_slave; data block write 5a to address 02
status:            427615000 tip==0
status:            427636000 generate 'start', write cmd 20 (slave address+write)
DEBUG i2c_slave; stop condition detected at            428166000
DEBUG i2c_slave; start condition detected at            436206000
DEBUG i2c_slave; command byte received (write) at            530168000
status:            540835000 tip==0
status:            540856000 write slave memory address 01
DEBUG i2c_slave; address received. adr=01, ack=1
status:            641815000 tip==0
status:            641836000 generate 'repeated start', write cmd 21 (slave address+read)
DEBUG i2c_slave; start condition detected at            651576000
WARNING: at 651576 ns: Timing violation in /tb/i2c_slave/  $setup( scl:648396 ns, sda:651576 ns,4700 ns)


DEBUG i2c_slave; command byte received (read) at            745388000
DEBUG i2c_slave; data block read a5 from address 01 (1)
DEBUG i2c_slave; memcheck [0]=xx, [1]=a5, [2]=5a
status:            756055000 tip==0
status:            756076000 read + ack
DEBUG i2c_slave; data block read 5a from address 02 (2)
status:            857035000 tip==0
status:            857056000 tip==0
status:            857056000 received a5
status:            857076000 read + ack
DEBUG i2c_slave; data block read xx from address 03 (2)
status:            958015000 tip==0
status:            958036000 tip==0
status:            958036000 received 5a
status:            968036000 Testbench done
Stopped at time : 968036 ns : File "C:/Users/Jan/Documents/GitHub/proj_i2c/tb.v" Line 377
