// Seed: 1720227547
module module_0 (
    input wand id_0,
    input wire id_1,
    input wire id_2,
    input wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input wand id_7,
    input wand module_0
    , id_11,
    input tri id_9
);
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri   id_3,
    input  wor   id_4
);
  always @(posedge id_0) begin : LABEL_0
    disable \id_6 ;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_1,
      id_0,
      id_4,
      id_3,
      id_4
  );
  wire [1 : -1] id_7;
endmodule
