|References|Proposed Circuit|Technology|Parameters Measured|
| ------------ | ------------ | ------------ | ------------ |
| H. You, J. Yuan, Z. Yu, and S. Qiao, “A 0.5V 36nW 10-transistor power on-reset circuit with high accuracy,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2021, pp. 1–5.|![image](https://github.com/user-attachments/assets/a816bc2c-67da-4a76-9778-732d17bcc48b)|SMIC 55nm CMOS|The power consumption of the proposed circuit is as low as 36nW at 0.5V. Since tarea is 67.5μm^2|
|H. You, J. Yuan, Z. Yu and S. Qiao, "An Accurate Low-Power Power-on-Reset Circuit in 55-nm CMOS Technology," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 8, pp. 3361-3365, Aug. 2022, doi: 10.1109/TCSII.2022.3164454.|![image](https://github.com/user-attachments/assets/b10c9b10-0ced-48e1-9f8f-07d8a97c18d8)|CMOS 55nm |power-on-reset trip-voltage is 0.45V with a temperature coefficient of 227µV/◦C  area is 67.5 µm^2|


