#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  8 16:11:39 2024
# Process ID: 17524
# Current directory: D:/Vivado Projects/PS2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22668 D:\Vivado Projects\PS2\PS2.xpr
# Log file: D:/Vivado Projects/PS2/vivado.log
# Journal file: D:/Vivado Projects/PS2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado Projects/PS2/PS2.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Vivado Projects/PS2/AI_IP/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Vivado Projects/ip_repo/myip_AI_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Vivado Projects/ip_repo/AI_acclerator_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado Projects'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Vivado Projects' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Vivado Projects/PS2'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Vivado Projects/ip_repo/myip_ACCL_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Vivado Projects/ip_repo/myip_AI_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Vivado Projects/ip_repo/AI_acclerator_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:PE:1.0'. The one found in IP location 'd:/Vivado Projects/PE_PS/PE/PE.srcs/sources_1/bd/mref/PE' will take precedence over the same IP in location d:/Vivado Projects/PE_PS/PrE/PrE.srcs/sources_1/bd/mref/PE
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:myip:1.0'. The one found in IP location 'd:/Vivado Projects/VIVADO TESTINGS/ip_repo/myip_1.0' will take precedence over the same IP in locations: 
   d:/Vivado Projects/ip_repo/myip_1.0
   d:/Vivado Projects/PS2/ip_repo/myip_1.0
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 790.742 ; gain = 179.734
update_compile_order -fileset sources_1
ipx::package_project -root_dir {D:/Vivado Projects/PS2/AI_IP} -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/Memory_unit.v'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core {d:/Vivado Projects/PS2/AI_IP/component.xml}
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory {D:/Vivado\ Projects/PS2/AI_IP} {d:/Vivado Projects/PS2/AI_IP/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 905.328 ; gain = 22.648
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado Projects'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Vivado Projects/ip_repo/myip_ACCL_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Vivado Projects/ip_repo/myip_AI_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Vivado Projects/ip_repo/AI_acclerator_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:myip_ACCL_v1_0:1.0'. The one found in IP location 'd:/Vivado Projects' will take precedence over the same IP in location d:/Vivado Projects/PS2/AI_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:PE:1.0'. The one found in IP location 'd:/Vivado Projects/PE_PS/PE/PE.srcs/sources_1/bd/mref/PE' will take precedence over the same IP in location d:/Vivado Projects/PE_PS/PrE/PrE.srcs/sources_1/bd/mref/PE
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:myip:1.0'. The one found in IP location 'd:/Vivado Projects/VIVADO TESTINGS/ip_repo/myip_1.0' will take precedence over the same IP in locations: 
   d:/Vivado Projects/ip_repo/myip_1.0
   d:/Vivado Projects/PS2/ip_repo/myip_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Vivado Projects/PS2/AI_IP/src/FPA.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Vivado Projects/PS2/AI_IP/src/FPM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Vivado Projects/PS2/AI_IP/src/LZD24bit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Vivado Projects/PS2/AI_IP/src/PE.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Vivado Projects/PS2/AI_IP/src/Resister32bit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Vivado Projects/PS2/AI_IP/src/SOC_TOPP.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Vivado Projects/PS2/AI_IP/src/Soc.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Vivado Projects/PS2/AI_IP/src/myip_ACCL_v1_0_M00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Vivado Projects/PS2/AI_IP/src/myip_ACCL_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Vivado Projects/PS2/AI_IP/src/myip_ACCL_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 923.426 ; gain = 40.746
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {d:/Vivado Projects}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Vivado Projects'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:myip_ACCL_v1_0:1.0'. The one found in IP location 'd:/Vivado Projects' will take precedence over the same IP in location d:/Vivado Projects/PS2/AI_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:PE:1.0'. The one found in IP location 'd:/Vivado Projects/PE_PS/PE/PE.srcs/sources_1/bd/mref/PE' will take precedence over the same IP in location d:/Vivado Projects/PE_PS/PrE/PrE.srcs/sources_1/bd/mref/PE
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:myip:1.0'. The one found in IP location 'd:/Vivado Projects/VIVADO TESTINGS/ip_repo/myip_1.0' will take precedence over the same IP in locations: 
   d:/Vivado Projects/ip_repo/myip_1.0
   d:/Vivado Projects/PS2/ip_repo/myip_1.0
close_project
create_project project_1 {D:/Vivado Projects/PS2/AI_WITH_MICROBLAZE} -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 937.223 ; gain = 0.000
create_bd_design "design_101"
Wrote  : <D:\Vivado Projects\PS2\AI_WITH_MICROBLAZE\project_1.srcs\sources_1\bd\design_101\design_101.bd> 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {{D:/Vivado Projects/PS2/AI_IP}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado Projects/PS2/AI_IP'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip_ACCL_v1_0:1.0 myip_ACCL_v1_0_0
endgroup
delete_bd_objs [get_bd_cells myip_ACCL_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {64KB} preset {None}}  [get_bd_cells microblaze_0]
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.188 ; gain = 354.121
apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.484 ; gain = 392.418
regenerate_bd_layout
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
startgroup
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_1]
endgroup
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins clk_wiz_1/resetn]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /clk_wiz_1/resetn
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port (100 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0_0 /rst_clk_wiz_1_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0_0
endgroup
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins clk_wiz_1/resetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_101_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_101_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </microblaze_0/Data> at <0xC0000000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/axi_bram_ctrl_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip_ACCL_v1_0:1.0 myip_ACCL_v1_0_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/myip_ACCL_v1_0_0/m00_axi} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins myip_ACCL_v1_0_0/m00_axi]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </myip_ACCL_v1_0_0/m00_axi> at <0xC0000000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/myip_ACCL_v1_0_0/s00_axi} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins myip_ACCL_v1_0_0/s00_axi]
</myip_ACCL_v1_0_0/s00_axi/reg0> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]>
</myip_ACCL_v1_0_0/s00_axi/reg0> is being mapped into </myip_ACCL_v1_0_0/m00_axi> at <0x44A00000 [ 64K ]>
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <D:\Vivado Projects\PS2\AI_WITH_MICROBLAZE\project_1.srcs\sources_1\bd\design_101\design_101.bd> 
Wrote  : <D:/Vivado Projects/PS2/AI_WITH_MICROBLAZE/project_1.srcs/sources_1/bd/design_101/ui/bd_87750351.ui> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /myip_ACCL_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /myip_ACCL_v1_0_0/m00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
make_wrapper -files [get_files {{D:/Vivado Projects/PS2/AI_WITH_MICROBLAZE/project_1.srcs/sources_1/bd/design_101/design_101.bd}}] -top
INFO: [BD 41-1662] The design 'design_101.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Vivado Projects\PS2\AI_WITH_MICROBLAZE\project_1.srcs\sources_1\bd\design_101\design_101.bd> 
Wrote  : <D:/Vivado Projects/PS2/AI_WITH_MICROBLAZE/project_1.srcs/sources_1/bd/design_101/ui/bd_87750351.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Vivado Projects/PS2/AI_WITH_MICROBLAZE/project_1.srcs/sources_1/bd/design_101/synth/design_101.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Vivado Projects/PS2/AI_WITH_MICROBLAZE/project_1.srcs/sources_1/bd/design_101/sim/design_101.v
VHDL Output written to : D:/Vivado Projects/PS2/AI_WITH_MICROBLAZE/project_1.srcs/sources_1/bd/design_101/hdl/design_101_wrapper.v
add_files -norecurse {{D:/Vivado Projects/PS2/AI_WITH_MICROBLAZE/project_1.srcs/sources_1/bd/design_101/hdl/design_101_wrapper.v}}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 18:08:52 2024...
