{
  "module_name": "tpc0_qm_regs.h",
  "hash_id": "e1b738527826d03052490eccde146a4296c2bbb52d9a758ac94938c6b1895cfd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/tpc0_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC0_QM_REGS_H_\n#define ASIC_REG_TPC0_QM_REGS_H_\n\n \n\n#define mmTPC0_QM_GLBL_CFG0                                          0xE08000\n\n#define mmTPC0_QM_GLBL_CFG1                                          0xE08004\n\n#define mmTPC0_QM_GLBL_PROT                                          0xE08008\n\n#define mmTPC0_QM_GLBL_ERR_CFG                                       0xE0800C\n\n#define mmTPC0_QM_GLBL_SECURE_PROPS_0                                0xE08010\n\n#define mmTPC0_QM_GLBL_SECURE_PROPS_1                                0xE08014\n\n#define mmTPC0_QM_GLBL_SECURE_PROPS_2                                0xE08018\n\n#define mmTPC0_QM_GLBL_SECURE_PROPS_3                                0xE0801C\n\n#define mmTPC0_QM_GLBL_SECURE_PROPS_4                                0xE08020\n\n#define mmTPC0_QM_GLBL_NON_SECURE_PROPS_0                            0xE08024\n\n#define mmTPC0_QM_GLBL_NON_SECURE_PROPS_1                            0xE08028\n\n#define mmTPC0_QM_GLBL_NON_SECURE_PROPS_2                            0xE0802C\n\n#define mmTPC0_QM_GLBL_NON_SECURE_PROPS_3                            0xE08030\n\n#define mmTPC0_QM_GLBL_NON_SECURE_PROPS_4                            0xE08034\n\n#define mmTPC0_QM_GLBL_STS0                                          0xE08038\n\n#define mmTPC0_QM_GLBL_STS1_0                                        0xE08040\n\n#define mmTPC0_QM_GLBL_STS1_1                                        0xE08044\n\n#define mmTPC0_QM_GLBL_STS1_2                                        0xE08048\n\n#define mmTPC0_QM_GLBL_STS1_3                                        0xE0804C\n\n#define mmTPC0_QM_GLBL_STS1_4                                        0xE08050\n\n#define mmTPC0_QM_GLBL_MSG_EN_0                                      0xE08054\n\n#define mmTPC0_QM_GLBL_MSG_EN_1                                      0xE08058\n\n#define mmTPC0_QM_GLBL_MSG_EN_2                                      0xE0805C\n\n#define mmTPC0_QM_GLBL_MSG_EN_3                                      0xE08060\n\n#define mmTPC0_QM_GLBL_MSG_EN_4                                      0xE08068\n\n#define mmTPC0_QM_PQ_BASE_LO_0                                       0xE08070\n\n#define mmTPC0_QM_PQ_BASE_LO_1                                       0xE08074\n\n#define mmTPC0_QM_PQ_BASE_LO_2                                       0xE08078\n\n#define mmTPC0_QM_PQ_BASE_LO_3                                       0xE0807C\n\n#define mmTPC0_QM_PQ_BASE_HI_0                                       0xE08080\n\n#define mmTPC0_QM_PQ_BASE_HI_1                                       0xE08084\n\n#define mmTPC0_QM_PQ_BASE_HI_2                                       0xE08088\n\n#define mmTPC0_QM_PQ_BASE_HI_3                                       0xE0808C\n\n#define mmTPC0_QM_PQ_SIZE_0                                          0xE08090\n\n#define mmTPC0_QM_PQ_SIZE_1                                          0xE08094\n\n#define mmTPC0_QM_PQ_SIZE_2                                          0xE08098\n\n#define mmTPC0_QM_PQ_SIZE_3                                          0xE0809C\n\n#define mmTPC0_QM_PQ_PI_0                                            0xE080A0\n\n#define mmTPC0_QM_PQ_PI_1                                            0xE080A4\n\n#define mmTPC0_QM_PQ_PI_2                                            0xE080A8\n\n#define mmTPC0_QM_PQ_PI_3                                            0xE080AC\n\n#define mmTPC0_QM_PQ_CI_0                                            0xE080B0\n\n#define mmTPC0_QM_PQ_CI_1                                            0xE080B4\n\n#define mmTPC0_QM_PQ_CI_2                                            0xE080B8\n\n#define mmTPC0_QM_PQ_CI_3                                            0xE080BC\n\n#define mmTPC0_QM_PQ_CFG0_0                                          0xE080C0\n\n#define mmTPC0_QM_PQ_CFG0_1                                          0xE080C4\n\n#define mmTPC0_QM_PQ_CFG0_2                                          0xE080C8\n\n#define mmTPC0_QM_PQ_CFG0_3                                          0xE080CC\n\n#define mmTPC0_QM_PQ_CFG1_0                                          0xE080D0\n\n#define mmTPC0_QM_PQ_CFG1_1                                          0xE080D4\n\n#define mmTPC0_QM_PQ_CFG1_2                                          0xE080D8\n\n#define mmTPC0_QM_PQ_CFG1_3                                          0xE080DC\n\n#define mmTPC0_QM_PQ_ARUSER_31_11_0                                  0xE080E0\n\n#define mmTPC0_QM_PQ_ARUSER_31_11_1                                  0xE080E4\n\n#define mmTPC0_QM_PQ_ARUSER_31_11_2                                  0xE080E8\n\n#define mmTPC0_QM_PQ_ARUSER_31_11_3                                  0xE080EC\n\n#define mmTPC0_QM_PQ_STS0_0                                          0xE080F0\n\n#define mmTPC0_QM_PQ_STS0_1                                          0xE080F4\n\n#define mmTPC0_QM_PQ_STS0_2                                          0xE080F8\n\n#define mmTPC0_QM_PQ_STS0_3                                          0xE080FC\n\n#define mmTPC0_QM_PQ_STS1_0                                          0xE08100\n\n#define mmTPC0_QM_PQ_STS1_1                                          0xE08104\n\n#define mmTPC0_QM_PQ_STS1_2                                          0xE08108\n\n#define mmTPC0_QM_PQ_STS1_3                                          0xE0810C\n\n#define mmTPC0_QM_CQ_CFG0_0                                          0xE08110\n\n#define mmTPC0_QM_CQ_CFG0_1                                          0xE08114\n\n#define mmTPC0_QM_CQ_CFG0_2                                          0xE08118\n\n#define mmTPC0_QM_CQ_CFG0_3                                          0xE0811C\n\n#define mmTPC0_QM_CQ_CFG0_4                                          0xE08120\n\n#define mmTPC0_QM_CQ_CFG1_0                                          0xE08124\n\n#define mmTPC0_QM_CQ_CFG1_1                                          0xE08128\n\n#define mmTPC0_QM_CQ_CFG1_2                                          0xE0812C\n\n#define mmTPC0_QM_CQ_CFG1_3                                          0xE08130\n\n#define mmTPC0_QM_CQ_CFG1_4                                          0xE08134\n\n#define mmTPC0_QM_CQ_ARUSER_31_11_0                                  0xE08138\n\n#define mmTPC0_QM_CQ_ARUSER_31_11_1                                  0xE0813C\n\n#define mmTPC0_QM_CQ_ARUSER_31_11_2                                  0xE08140\n\n#define mmTPC0_QM_CQ_ARUSER_31_11_3                                  0xE08144\n\n#define mmTPC0_QM_CQ_ARUSER_31_11_4                                  0xE08148\n\n#define mmTPC0_QM_CQ_STS0_0                                          0xE0814C\n\n#define mmTPC0_QM_CQ_STS0_1                                          0xE08150\n\n#define mmTPC0_QM_CQ_STS0_2                                          0xE08154\n\n#define mmTPC0_QM_CQ_STS0_3                                          0xE08158\n\n#define mmTPC0_QM_CQ_STS0_4                                          0xE0815C\n\n#define mmTPC0_QM_CQ_STS1_0                                          0xE08160\n\n#define mmTPC0_QM_CQ_STS1_1                                          0xE08164\n\n#define mmTPC0_QM_CQ_STS1_2                                          0xE08168\n\n#define mmTPC0_QM_CQ_STS1_3                                          0xE0816C\n\n#define mmTPC0_QM_CQ_STS1_4                                          0xE08170\n\n#define mmTPC0_QM_CQ_PTR_LO_0                                        0xE08174\n\n#define mmTPC0_QM_CQ_PTR_HI_0                                        0xE08178\n\n#define mmTPC0_QM_CQ_TSIZE_0                                         0xE0817C\n\n#define mmTPC0_QM_CQ_CTL_0                                           0xE08180\n\n#define mmTPC0_QM_CQ_PTR_LO_1                                        0xE08184\n\n#define mmTPC0_QM_CQ_PTR_HI_1                                        0xE08188\n\n#define mmTPC0_QM_CQ_TSIZE_1                                         0xE0818C\n\n#define mmTPC0_QM_CQ_CTL_1                                           0xE08190\n\n#define mmTPC0_QM_CQ_PTR_LO_2                                        0xE08194\n\n#define mmTPC0_QM_CQ_PTR_HI_2                                        0xE08198\n\n#define mmTPC0_QM_CQ_TSIZE_2                                         0xE0819C\n\n#define mmTPC0_QM_CQ_CTL_2                                           0xE081A0\n\n#define mmTPC0_QM_CQ_PTR_LO_3                                        0xE081A4\n\n#define mmTPC0_QM_CQ_PTR_HI_3                                        0xE081A8\n\n#define mmTPC0_QM_CQ_TSIZE_3                                         0xE081AC\n\n#define mmTPC0_QM_CQ_CTL_3                                           0xE081B0\n\n#define mmTPC0_QM_CQ_PTR_LO_4                                        0xE081B4\n\n#define mmTPC0_QM_CQ_PTR_HI_4                                        0xE081B8\n\n#define mmTPC0_QM_CQ_TSIZE_4                                         0xE081BC\n\n#define mmTPC0_QM_CQ_CTL_4                                           0xE081C0\n\n#define mmTPC0_QM_CQ_PTR_LO_STS_0                                    0xE081C4\n\n#define mmTPC0_QM_CQ_PTR_LO_STS_1                                    0xE081C8\n\n#define mmTPC0_QM_CQ_PTR_LO_STS_2                                    0xE081CC\n\n#define mmTPC0_QM_CQ_PTR_LO_STS_3                                    0xE081D0\n\n#define mmTPC0_QM_CQ_PTR_LO_STS_4                                    0xE081D4\n\n#define mmTPC0_QM_CQ_PTR_HI_STS_0                                    0xE081D8\n\n#define mmTPC0_QM_CQ_PTR_HI_STS_1                                    0xE081DC\n\n#define mmTPC0_QM_CQ_PTR_HI_STS_2                                    0xE081E0\n\n#define mmTPC0_QM_CQ_PTR_HI_STS_3                                    0xE081E4\n\n#define mmTPC0_QM_CQ_PTR_HI_STS_4                                    0xE081E8\n\n#define mmTPC0_QM_CQ_TSIZE_STS_0                                     0xE081EC\n\n#define mmTPC0_QM_CQ_TSIZE_STS_1                                     0xE081F0\n\n#define mmTPC0_QM_CQ_TSIZE_STS_2                                     0xE081F4\n\n#define mmTPC0_QM_CQ_TSIZE_STS_3                                     0xE081F8\n\n#define mmTPC0_QM_CQ_TSIZE_STS_4                                     0xE081FC\n\n#define mmTPC0_QM_CQ_CTL_STS_0                                       0xE08200\n\n#define mmTPC0_QM_CQ_CTL_STS_1                                       0xE08204\n\n#define mmTPC0_QM_CQ_CTL_STS_2                                       0xE08208\n\n#define mmTPC0_QM_CQ_CTL_STS_3                                       0xE0820C\n\n#define mmTPC0_QM_CQ_CTL_STS_4                                       0xE08210\n\n#define mmTPC0_QM_CQ_IFIFO_CNT_0                                     0xE08214\n\n#define mmTPC0_QM_CQ_IFIFO_CNT_1                                     0xE08218\n\n#define mmTPC0_QM_CQ_IFIFO_CNT_2                                     0xE0821C\n\n#define mmTPC0_QM_CQ_IFIFO_CNT_3                                     0xE08220\n\n#define mmTPC0_QM_CQ_IFIFO_CNT_4                                     0xE08224\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_LO_0                             0xE08228\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_LO_1                             0xE0822C\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_LO_2                             0xE08230\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_LO_3                             0xE08234\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_LO_4                             0xE08238\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_HI_0                             0xE0823C\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_HI_1                             0xE08240\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_HI_2                             0xE08244\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_HI_3                             0xE08248\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_HI_4                             0xE0824C\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_LO_0                             0xE08250\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_LO_1                             0xE08254\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_LO_2                             0xE08258\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_LO_3                             0xE0825C\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_LO_4                             0xE08260\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_HI_0                             0xE08264\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_HI_1                             0xE08268\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_HI_2                             0xE0826C\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_HI_3                             0xE08270\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_HI_4                             0xE08274\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_LO_0                             0xE08278\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_LO_1                             0xE0827C\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_LO_2                             0xE08280\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_LO_3                             0xE08284\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_LO_4                             0xE08288\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_HI_0                             0xE0828C\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_HI_1                             0xE08290\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_HI_2                             0xE08294\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_HI_3                             0xE08298\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_HI_4                             0xE0829C\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_LO_0                             0xE082A0\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_LO_1                             0xE082A4\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_LO_2                             0xE082A8\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_LO_3                             0xE082AC\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_LO_4                             0xE082B0\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_HI_0                             0xE082B4\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_HI_1                             0xE082B8\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_HI_2                             0xE082BC\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_HI_3                             0xE082C0\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_HI_4                             0xE082C4\n\n#define mmTPC0_QM_CP_LDMA_TSIZE_OFFSET_0                             0xE082C8\n\n#define mmTPC0_QM_CP_LDMA_TSIZE_OFFSET_1                             0xE082CC\n\n#define mmTPC0_QM_CP_LDMA_TSIZE_OFFSET_2                             0xE082D0\n\n#define mmTPC0_QM_CP_LDMA_TSIZE_OFFSET_3                             0xE082D4\n\n#define mmTPC0_QM_CP_LDMA_TSIZE_OFFSET_4                             0xE082D8\n\n#define mmTPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0xE082E0\n\n#define mmTPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0xE082E4\n\n#define mmTPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0xE082E8\n\n#define mmTPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0xE082EC\n\n#define mmTPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0xE082F0\n\n#define mmTPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0xE082F4\n\n#define mmTPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0xE082F8\n\n#define mmTPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0xE082FC\n\n#define mmTPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0xE08300\n\n#define mmTPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0xE08304\n\n#define mmTPC0_QM_CP_FENCE0_RDATA_0                                  0xE08308\n\n#define mmTPC0_QM_CP_FENCE0_RDATA_1                                  0xE0830C\n\n#define mmTPC0_QM_CP_FENCE0_RDATA_2                                  0xE08310\n\n#define mmTPC0_QM_CP_FENCE0_RDATA_3                                  0xE08314\n\n#define mmTPC0_QM_CP_FENCE0_RDATA_4                                  0xE08318\n\n#define mmTPC0_QM_CP_FENCE1_RDATA_0                                  0xE0831C\n\n#define mmTPC0_QM_CP_FENCE1_RDATA_1                                  0xE08320\n\n#define mmTPC0_QM_CP_FENCE1_RDATA_2                                  0xE08324\n\n#define mmTPC0_QM_CP_FENCE1_RDATA_3                                  0xE08328\n\n#define mmTPC0_QM_CP_FENCE1_RDATA_4                                  0xE0832C\n\n#define mmTPC0_QM_CP_FENCE2_RDATA_0                                  0xE08330\n\n#define mmTPC0_QM_CP_FENCE2_RDATA_1                                  0xE08334\n\n#define mmTPC0_QM_CP_FENCE2_RDATA_2                                  0xE08338\n\n#define mmTPC0_QM_CP_FENCE2_RDATA_3                                  0xE0833C\n\n#define mmTPC0_QM_CP_FENCE2_RDATA_4                                  0xE08340\n\n#define mmTPC0_QM_CP_FENCE3_RDATA_0                                  0xE08344\n\n#define mmTPC0_QM_CP_FENCE3_RDATA_1                                  0xE08348\n\n#define mmTPC0_QM_CP_FENCE3_RDATA_2                                  0xE0834C\n\n#define mmTPC0_QM_CP_FENCE3_RDATA_3                                  0xE08350\n\n#define mmTPC0_QM_CP_FENCE3_RDATA_4                                  0xE08354\n\n#define mmTPC0_QM_CP_FENCE0_CNT_0                                    0xE08358\n\n#define mmTPC0_QM_CP_FENCE0_CNT_1                                    0xE0835C\n\n#define mmTPC0_QM_CP_FENCE0_CNT_2                                    0xE08360\n\n#define mmTPC0_QM_CP_FENCE0_CNT_3                                    0xE08364\n\n#define mmTPC0_QM_CP_FENCE0_CNT_4                                    0xE08368\n\n#define mmTPC0_QM_CP_FENCE1_CNT_0                                    0xE0836C\n\n#define mmTPC0_QM_CP_FENCE1_CNT_1                                    0xE08370\n\n#define mmTPC0_QM_CP_FENCE1_CNT_2                                    0xE08374\n\n#define mmTPC0_QM_CP_FENCE1_CNT_3                                    0xE08378\n\n#define mmTPC0_QM_CP_FENCE1_CNT_4                                    0xE0837C\n\n#define mmTPC0_QM_CP_FENCE2_CNT_0                                    0xE08380\n\n#define mmTPC0_QM_CP_FENCE2_CNT_1                                    0xE08384\n\n#define mmTPC0_QM_CP_FENCE2_CNT_2                                    0xE08388\n\n#define mmTPC0_QM_CP_FENCE2_CNT_3                                    0xE0838C\n\n#define mmTPC0_QM_CP_FENCE2_CNT_4                                    0xE08390\n\n#define mmTPC0_QM_CP_FENCE3_CNT_0                                    0xE08394\n\n#define mmTPC0_QM_CP_FENCE3_CNT_1                                    0xE08398\n\n#define mmTPC0_QM_CP_FENCE3_CNT_2                                    0xE0839C\n\n#define mmTPC0_QM_CP_FENCE3_CNT_3                                    0xE083A0\n\n#define mmTPC0_QM_CP_FENCE3_CNT_4                                    0xE083A4\n\n#define mmTPC0_QM_CP_STS_0                                           0xE083A8\n\n#define mmTPC0_QM_CP_STS_1                                           0xE083AC\n\n#define mmTPC0_QM_CP_STS_2                                           0xE083B0\n\n#define mmTPC0_QM_CP_STS_3                                           0xE083B4\n\n#define mmTPC0_QM_CP_STS_4                                           0xE083B8\n\n#define mmTPC0_QM_CP_CURRENT_INST_LO_0                               0xE083BC\n\n#define mmTPC0_QM_CP_CURRENT_INST_LO_1                               0xE083C0\n\n#define mmTPC0_QM_CP_CURRENT_INST_LO_2                               0xE083C4\n\n#define mmTPC0_QM_CP_CURRENT_INST_LO_3                               0xE083C8\n\n#define mmTPC0_QM_CP_CURRENT_INST_LO_4                               0xE083CC\n\n#define mmTPC0_QM_CP_CURRENT_INST_HI_0                               0xE083D0\n\n#define mmTPC0_QM_CP_CURRENT_INST_HI_1                               0xE083D4\n\n#define mmTPC0_QM_CP_CURRENT_INST_HI_2                               0xE083D8\n\n#define mmTPC0_QM_CP_CURRENT_INST_HI_3                               0xE083DC\n\n#define mmTPC0_QM_CP_CURRENT_INST_HI_4                               0xE083E0\n\n#define mmTPC0_QM_CP_BARRIER_CFG_0                                   0xE083F4\n\n#define mmTPC0_QM_CP_BARRIER_CFG_1                                   0xE083F8\n\n#define mmTPC0_QM_CP_BARRIER_CFG_2                                   0xE083FC\n\n#define mmTPC0_QM_CP_BARRIER_CFG_3                                   0xE08400\n\n#define mmTPC0_QM_CP_BARRIER_CFG_4                                   0xE08404\n\n#define mmTPC0_QM_CP_DBG_0_0                                         0xE08408\n\n#define mmTPC0_QM_CP_DBG_0_1                                         0xE0840C\n\n#define mmTPC0_QM_CP_DBG_0_2                                         0xE08410\n\n#define mmTPC0_QM_CP_DBG_0_3                                         0xE08414\n\n#define mmTPC0_QM_CP_DBG_0_4                                         0xE08418\n\n#define mmTPC0_QM_CP_ARUSER_31_11_0                                  0xE0841C\n\n#define mmTPC0_QM_CP_ARUSER_31_11_1                                  0xE08420\n\n#define mmTPC0_QM_CP_ARUSER_31_11_2                                  0xE08424\n\n#define mmTPC0_QM_CP_ARUSER_31_11_3                                  0xE08428\n\n#define mmTPC0_QM_CP_ARUSER_31_11_4                                  0xE0842C\n\n#define mmTPC0_QM_CP_AWUSER_31_11_0                                  0xE08430\n\n#define mmTPC0_QM_CP_AWUSER_31_11_1                                  0xE08434\n\n#define mmTPC0_QM_CP_AWUSER_31_11_2                                  0xE08438\n\n#define mmTPC0_QM_CP_AWUSER_31_11_3                                  0xE0843C\n\n#define mmTPC0_QM_CP_AWUSER_31_11_4                                  0xE08440\n\n#define mmTPC0_QM_ARB_CFG_0                                          0xE08A00\n\n#define mmTPC0_QM_ARB_CHOISE_Q_PUSH                                  0xE08A04\n\n#define mmTPC0_QM_ARB_WRR_WEIGHT_0                                   0xE08A08\n\n#define mmTPC0_QM_ARB_WRR_WEIGHT_1                                   0xE08A0C\n\n#define mmTPC0_QM_ARB_WRR_WEIGHT_2                                   0xE08A10\n\n#define mmTPC0_QM_ARB_WRR_WEIGHT_3                                   0xE08A14\n\n#define mmTPC0_QM_ARB_CFG_1                                          0xE08A18\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_0                               0xE08A20\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_1                               0xE08A24\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_2                               0xE08A28\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_3                               0xE08A2C\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_4                               0xE08A30\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_5                               0xE08A34\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_6                               0xE08A38\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_7                               0xE08A3C\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_8                               0xE08A40\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_9                               0xE08A44\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_10                              0xE08A48\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_11                              0xE08A4C\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_12                              0xE08A50\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_13                              0xE08A54\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_14                              0xE08A58\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_15                              0xE08A5C\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_16                              0xE08A60\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_17                              0xE08A64\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_18                              0xE08A68\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_19                              0xE08A6C\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_20                              0xE08A70\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_21                              0xE08A74\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_22                              0xE08A78\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_23                              0xE08A7C\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_24                              0xE08A80\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_25                              0xE08A84\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_26                              0xE08A88\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_27                              0xE08A8C\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_28                              0xE08A90\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_29                              0xE08A94\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_30                              0xE08A98\n\n#define mmTPC0_QM_ARB_MST_AVAIL_CRED_31                              0xE08A9C\n\n#define mmTPC0_QM_ARB_MST_CRED_INC                                   0xE08AA0\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0xE08AA4\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0xE08AA8\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0xE08AAC\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0xE08AB0\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0xE08AB4\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0xE08AB8\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0xE08ABC\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0xE08AC0\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0xE08AC4\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0xE08AC8\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0xE08ACC\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0xE08AD0\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0xE08AD4\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0xE08AD8\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0xE08ADC\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0xE08AE0\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0xE08AE4\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0xE08AE8\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0xE08AEC\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0xE08AF0\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0xE08AF4\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0xE08AF8\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0xE08AFC\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0xE08B00\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0xE08B04\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0xE08B08\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0xE08B0C\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0xE08B10\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0xE08B14\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0xE08B18\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0xE08B1C\n\n#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0xE08B20\n\n#define mmTPC0_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0xE08B28\n\n#define mmTPC0_QM_ARB_MST_SLAVE_EN                                   0xE08B2C\n\n#define mmTPC0_QM_ARB_MST_QUIET_PER                                  0xE08B34\n\n#define mmTPC0_QM_ARB_SLV_CHOISE_WDT                                 0xE08B38\n\n#define mmTPC0_QM_ARB_SLV_ID                                         0xE08B3C\n\n#define mmTPC0_QM_ARB_MSG_MAX_INFLIGHT                               0xE08B44\n\n#define mmTPC0_QM_ARB_MSG_AWUSER_31_11                               0xE08B48\n\n#define mmTPC0_QM_ARB_MSG_AWUSER_SEC_PROP                            0xE08B4C\n\n#define mmTPC0_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0xE08B50\n\n#define mmTPC0_QM_ARB_BASE_LO                                        0xE08B54\n\n#define mmTPC0_QM_ARB_BASE_HI                                        0xE08B58\n\n#define mmTPC0_QM_ARB_STATE_STS                                      0xE08B80\n\n#define mmTPC0_QM_ARB_CHOISE_FULLNESS_STS                            0xE08B84\n\n#define mmTPC0_QM_ARB_MSG_STS                                        0xE08B88\n\n#define mmTPC0_QM_ARB_SLV_CHOISE_Q_HEAD                              0xE08B8C\n\n#define mmTPC0_QM_ARB_ERR_CAUSE                                      0xE08B9C\n\n#define mmTPC0_QM_ARB_ERR_MSG_EN                                     0xE08BA0\n\n#define mmTPC0_QM_ARB_ERR_STS_DRP                                    0xE08BA8\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_0                                 0xE08BB0\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_1                                 0xE08BB4\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_2                                 0xE08BB8\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_3                                 0xE08BBC\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_4                                 0xE08BC0\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_5                                 0xE08BC4\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_6                                 0xE08BC8\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_7                                 0xE08BCC\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_8                                 0xE08BD0\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_9                                 0xE08BD4\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_10                                0xE08BD8\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_11                                0xE08BDC\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_12                                0xE08BE0\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_13                                0xE08BE4\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_14                                0xE08BE8\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_15                                0xE08BEC\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_16                                0xE08BF0\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_17                                0xE08BF4\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_18                                0xE08BF8\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_19                                0xE08BFC\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_20                                0xE08C00\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_21                                0xE08C04\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_22                                0xE08C08\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_23                                0xE08C0C\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_24                                0xE08C10\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_25                                0xE08C14\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_26                                0xE08C18\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_27                                0xE08C1C\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_28                                0xE08C20\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_29                                0xE08C24\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_30                                0xE08C28\n\n#define mmTPC0_QM_ARB_MST_CRED_STS_31                                0xE08C2C\n\n#define mmTPC0_QM_CGM_CFG                                            0xE08C70\n\n#define mmTPC0_QM_CGM_STS                                            0xE08C74\n\n#define mmTPC0_QM_CGM_CFG1                                           0xE08C78\n\n#define mmTPC0_QM_LOCAL_RANGE_BASE                                   0xE08C80\n\n#define mmTPC0_QM_LOCAL_RANGE_SIZE                                   0xE08C84\n\n#define mmTPC0_QM_CSMR_STRICT_PRIO_CFG                               0xE08C90\n\n#define mmTPC0_QM_HBW_RD_RATE_LIM_CFG_1                              0xE08C94\n\n#define mmTPC0_QM_LBW_WR_RATE_LIM_CFG_0                              0xE08C98\n\n#define mmTPC0_QM_LBW_WR_RATE_LIM_CFG_1                              0xE08C9C\n\n#define mmTPC0_QM_HBW_RD_RATE_LIM_CFG_0                              0xE08CA0\n\n#define mmTPC0_QM_GLBL_AXCACHE                                       0xE08CA4\n\n#define mmTPC0_QM_IND_GW_APB_CFG                                     0xE08CB0\n\n#define mmTPC0_QM_IND_GW_APB_WDATA                                   0xE08CB4\n\n#define mmTPC0_QM_IND_GW_APB_RDATA                                   0xE08CB8\n\n#define mmTPC0_QM_IND_GW_APB_STATUS                                  0xE08CBC\n\n#define mmTPC0_QM_GLBL_ERR_ADDR_LO                                   0xE08CD0\n\n#define mmTPC0_QM_GLBL_ERR_ADDR_HI                                   0xE08CD4\n\n#define mmTPC0_QM_GLBL_ERR_WDATA                                     0xE08CD8\n\n#define mmTPC0_QM_GLBL_MEM_INIT_BUSY                                 0xE08D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}