$date
	Tue Feb 18 17:06:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module boolean_function_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! F $end
$var wire 1 & m0 $end
$var wire 1 ' m1 $end
$var wire 1 ( m13 $end
$var wire 1 ) m5 $end
$var wire 1 * m8 $end
$var wire 1 + m9 $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
1+
1*
1)
1(
1'
0&
0%
0$
0#
0"
0!
$end
#10000
0'
1&
1%
b1 ,
#20000
1!
1'
1$
0%
b10 ,
#30000
1%
b11 ,
#40000
1#
0$
0%
b100 ,
#50000
0!
0)
1%
b101 ,
#60000
1!
1)
1$
0%
b110 ,
#70000
1%
b111 ,
#80000
0!
0*
1"
0#
0$
0%
b1000 ,
#90000
0+
1*
1%
b1001 ,
#100000
1!
1+
1$
0%
b1010 ,
#110000
1%
b1011 ,
#120000
1#
0$
0%
b1100 ,
#130000
0!
0(
1%
b1101 ,
#140000
1!
1(
1$
0%
b1110 ,
#150000
1%
b1111 ,
#160000
0!
0&
1*
0"
0#
0$
0%
b10000 ,
#170000
