// Seed: 4086188299
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    output logic id_3,
    output id_4,
    output id_5,
    output logic id_6,
    input id_7,
    input wand id_8
);
  type_14(
      id_8[1], id_2[1], id_3, ((1 ? id_1 : 1 & 1'b0) && id_5), id_1, 1
  );
  assign id_1 = id_7;
endmodule
