#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1487c70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1487e00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x147a2d0 .functor NOT 1, L_0x14d8810, C4<0>, C4<0>, C4<0>;
L_0x14d85f0 .functor XOR 2, L_0x14d8490, L_0x14d8550, C4<00>, C4<00>;
L_0x14d8700 .functor XOR 2, L_0x14d85f0, L_0x14d8660, C4<00>, C4<00>;
v0x14d3780_0 .net *"_ivl_10", 1 0, L_0x14d8660;  1 drivers
v0x14d3880_0 .net *"_ivl_12", 1 0, L_0x14d8700;  1 drivers
v0x14d3960_0 .net *"_ivl_2", 1 0, L_0x14d6aa0;  1 drivers
v0x14d3a20_0 .net *"_ivl_4", 1 0, L_0x14d8490;  1 drivers
v0x14d3b00_0 .net *"_ivl_6", 1 0, L_0x14d8550;  1 drivers
v0x14d3c30_0 .net *"_ivl_8", 1 0, L_0x14d85f0;  1 drivers
v0x14d3d10_0 .net "a", 0 0, v0x14d01b0_0;  1 drivers
v0x14d3db0_0 .net "b", 0 0, v0x14d0250_0;  1 drivers
v0x14d3e50_0 .net "c", 0 0, v0x14d02f0_0;  1 drivers
v0x14d3ef0_0 .var "clk", 0 0;
v0x14d3f90_0 .net "d", 0 0, v0x14d0430_0;  1 drivers
v0x14d4030_0 .net "out_pos_dut", 0 0, L_0x14d8050;  1 drivers
v0x14d40d0_0 .net "out_pos_ref", 0 0, L_0x14d5600;  1 drivers
v0x14d4170_0 .net "out_sop_dut", 0 0, L_0x14d6c50;  1 drivers
v0x14d4210_0 .net "out_sop_ref", 0 0, L_0x14aa960;  1 drivers
v0x14d42b0_0 .var/2u "stats1", 223 0;
v0x14d4350_0 .var/2u "strobe", 0 0;
v0x14d43f0_0 .net "tb_match", 0 0, L_0x14d8810;  1 drivers
v0x14d44c0_0 .net "tb_mismatch", 0 0, L_0x147a2d0;  1 drivers
v0x14d4560_0 .net "wavedrom_enable", 0 0, v0x14d0700_0;  1 drivers
v0x14d4630_0 .net "wavedrom_title", 511 0, v0x14d07a0_0;  1 drivers
L_0x14d6aa0 .concat [ 1 1 0 0], L_0x14d5600, L_0x14aa960;
L_0x14d8490 .concat [ 1 1 0 0], L_0x14d5600, L_0x14aa960;
L_0x14d8550 .concat [ 1 1 0 0], L_0x14d8050, L_0x14d6c50;
L_0x14d8660 .concat [ 1 1 0 0], L_0x14d5600, L_0x14aa960;
L_0x14d8810 .cmp/eeq 2, L_0x14d6aa0, L_0x14d8700;
S_0x1487f90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1487e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x147a6b0 .functor AND 1, v0x14d02f0_0, v0x14d0430_0, C4<1>, C4<1>;
L_0x147aa90 .functor NOT 1, v0x14d01b0_0, C4<0>, C4<0>, C4<0>;
L_0x147ae70 .functor NOT 1, v0x14d0250_0, C4<0>, C4<0>, C4<0>;
L_0x147b0f0 .functor AND 1, L_0x147aa90, L_0x147ae70, C4<1>, C4<1>;
L_0x1492800 .functor AND 1, L_0x147b0f0, v0x14d02f0_0, C4<1>, C4<1>;
L_0x14aa960 .functor OR 1, L_0x147a6b0, L_0x1492800, C4<0>, C4<0>;
L_0x14d4a80 .functor NOT 1, v0x14d0250_0, C4<0>, C4<0>, C4<0>;
L_0x14d4af0 .functor OR 1, L_0x14d4a80, v0x14d0430_0, C4<0>, C4<0>;
L_0x14d4c00 .functor AND 1, v0x14d02f0_0, L_0x14d4af0, C4<1>, C4<1>;
L_0x14d4cc0 .functor NOT 1, v0x14d01b0_0, C4<0>, C4<0>, C4<0>;
L_0x14d4d90 .functor OR 1, L_0x14d4cc0, v0x14d0250_0, C4<0>, C4<0>;
L_0x14d4e00 .functor AND 1, L_0x14d4c00, L_0x14d4d90, C4<1>, C4<1>;
L_0x14d4f80 .functor NOT 1, v0x14d0250_0, C4<0>, C4<0>, C4<0>;
L_0x14d4ff0 .functor OR 1, L_0x14d4f80, v0x14d0430_0, C4<0>, C4<0>;
L_0x14d4f10 .functor AND 1, v0x14d02f0_0, L_0x14d4ff0, C4<1>, C4<1>;
L_0x14d5180 .functor NOT 1, v0x14d01b0_0, C4<0>, C4<0>, C4<0>;
L_0x14d5280 .functor OR 1, L_0x14d5180, v0x14d0430_0, C4<0>, C4<0>;
L_0x14d5340 .functor AND 1, L_0x14d4f10, L_0x14d5280, C4<1>, C4<1>;
L_0x14d54f0 .functor XNOR 1, L_0x14d4e00, L_0x14d5340, C4<0>, C4<0>;
v0x1479c00_0 .net *"_ivl_0", 0 0, L_0x147a6b0;  1 drivers
v0x147a000_0 .net *"_ivl_12", 0 0, L_0x14d4a80;  1 drivers
v0x147a3e0_0 .net *"_ivl_14", 0 0, L_0x14d4af0;  1 drivers
v0x147a7c0_0 .net *"_ivl_16", 0 0, L_0x14d4c00;  1 drivers
v0x147aba0_0 .net *"_ivl_18", 0 0, L_0x14d4cc0;  1 drivers
v0x147af80_0 .net *"_ivl_2", 0 0, L_0x147aa90;  1 drivers
v0x147b200_0 .net *"_ivl_20", 0 0, L_0x14d4d90;  1 drivers
v0x14ce720_0 .net *"_ivl_24", 0 0, L_0x14d4f80;  1 drivers
v0x14ce800_0 .net *"_ivl_26", 0 0, L_0x14d4ff0;  1 drivers
v0x14ce8e0_0 .net *"_ivl_28", 0 0, L_0x14d4f10;  1 drivers
v0x14ce9c0_0 .net *"_ivl_30", 0 0, L_0x14d5180;  1 drivers
v0x14ceaa0_0 .net *"_ivl_32", 0 0, L_0x14d5280;  1 drivers
v0x14ceb80_0 .net *"_ivl_36", 0 0, L_0x14d54f0;  1 drivers
L_0x7fb1012d4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14cec40_0 .net *"_ivl_38", 0 0, L_0x7fb1012d4018;  1 drivers
v0x14ced20_0 .net *"_ivl_4", 0 0, L_0x147ae70;  1 drivers
v0x14cee00_0 .net *"_ivl_6", 0 0, L_0x147b0f0;  1 drivers
v0x14ceee0_0 .net *"_ivl_8", 0 0, L_0x1492800;  1 drivers
v0x14cefc0_0 .net "a", 0 0, v0x14d01b0_0;  alias, 1 drivers
v0x14cf080_0 .net "b", 0 0, v0x14d0250_0;  alias, 1 drivers
v0x14cf140_0 .net "c", 0 0, v0x14d02f0_0;  alias, 1 drivers
v0x14cf200_0 .net "d", 0 0, v0x14d0430_0;  alias, 1 drivers
v0x14cf2c0_0 .net "out_pos", 0 0, L_0x14d5600;  alias, 1 drivers
v0x14cf380_0 .net "out_sop", 0 0, L_0x14aa960;  alias, 1 drivers
v0x14cf440_0 .net "pos0", 0 0, L_0x14d4e00;  1 drivers
v0x14cf500_0 .net "pos1", 0 0, L_0x14d5340;  1 drivers
L_0x14d5600 .functor MUXZ 1, L_0x7fb1012d4018, L_0x14d4e00, L_0x14d54f0, C4<>;
S_0x14cf680 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1487e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x14d01b0_0 .var "a", 0 0;
v0x14d0250_0 .var "b", 0 0;
v0x14d02f0_0 .var "c", 0 0;
v0x14d0390_0 .net "clk", 0 0, v0x14d3ef0_0;  1 drivers
v0x14d0430_0 .var "d", 0 0;
v0x14d0520_0 .var/2u "fail", 0 0;
v0x14d05c0_0 .var/2u "fail1", 0 0;
v0x14d0660_0 .net "tb_match", 0 0, L_0x14d8810;  alias, 1 drivers
v0x14d0700_0 .var "wavedrom_enable", 0 0;
v0x14d07a0_0 .var "wavedrom_title", 511 0;
E_0x14865e0/0 .event negedge, v0x14d0390_0;
E_0x14865e0/1 .event posedge, v0x14d0390_0;
E_0x14865e0 .event/or E_0x14865e0/0, E_0x14865e0/1;
S_0x14cf9b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x14cf680;
 .timescale -12 -12;
v0x14cfbf0_0 .var/2s "i", 31 0;
E_0x1486480 .event posedge, v0x14d0390_0;
S_0x14cfcf0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x14cf680;
 .timescale -12 -12;
v0x14cfef0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14cffd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x14cf680;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14d0980 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1487e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14d57b0 .functor NOT 1, v0x14d01b0_0, C4<0>, C4<0>, C4<0>;
L_0x14d5840 .functor NOT 1, v0x14d0250_0, C4<0>, C4<0>, C4<0>;
L_0x14d59e0 .functor AND 1, L_0x14d57b0, L_0x14d5840, C4<1>, C4<1>;
L_0x14d5af0 .functor NOT 1, v0x14d02f0_0, C4<0>, C4<0>, C4<0>;
L_0x14d5ca0 .functor AND 1, L_0x14d59e0, L_0x14d5af0, C4<1>, C4<1>;
L_0x14d5db0 .functor AND 1, L_0x14d5ca0, v0x14d0430_0, C4<1>, C4<1>;
L_0x14d5fc0 .functor NOT 1, v0x14d01b0_0, C4<0>, C4<0>, C4<0>;
L_0x14d6140 .functor NOT 1, v0x14d0250_0, C4<0>, C4<0>, C4<0>;
L_0x14d6200 .functor AND 1, L_0x14d5fc0, L_0x14d6140, C4<1>, C4<1>;
L_0x14d6310 .functor AND 1, L_0x14d6200, v0x14d02f0_0, C4<1>, C4<1>;
L_0x14d6430 .functor NOT 1, v0x14d0430_0, C4<0>, C4<0>, C4<0>;
L_0x14d64a0 .functor AND 1, L_0x14d6310, L_0x14d6430, C4<1>, C4<1>;
L_0x14d65d0 .functor OR 1, L_0x14d5db0, L_0x14d64a0, C4<0>, C4<0>;
L_0x14d66e0 .functor NOT 1, v0x14d0250_0, C4<0>, C4<0>, C4<0>;
L_0x14d6560 .functor AND 1, v0x14d01b0_0, L_0x14d66e0, C4<1>, C4<1>;
L_0x14d6820 .functor NOT 1, v0x14d02f0_0, C4<0>, C4<0>, C4<0>;
L_0x14d6920 .functor AND 1, L_0x14d6560, L_0x14d6820, C4<1>, C4<1>;
L_0x14d6a30 .functor NOT 1, v0x14d0430_0, C4<0>, C4<0>, C4<0>;
L_0x14d6b40 .functor AND 1, L_0x14d6920, L_0x14d6a30, C4<1>, C4<1>;
L_0x14d6c50 .functor OR 1, L_0x14d65d0, L_0x14d6b40, C4<0>, C4<0>;
L_0x14d6e60 .functor OR 1, v0x14d01b0_0, v0x14d0250_0, C4<0>, C4<0>;
L_0x14d6ed0 .functor OR 1, L_0x14d6e60, v0x14d02f0_0, C4<0>, C4<0>;
L_0x14d7050 .functor NOT 1, v0x14d0430_0, C4<0>, C4<0>, C4<0>;
L_0x14d70c0 .functor OR 1, L_0x14d6ed0, L_0x14d7050, C4<0>, C4<0>;
L_0x14d72a0 .functor OR 1, v0x14d01b0_0, v0x14d0250_0, C4<0>, C4<0>;
L_0x14d7310 .functor NOT 1, v0x14d02f0_0, C4<0>, C4<0>, C4<0>;
L_0x14d7460 .functor OR 1, L_0x14d72a0, L_0x14d7310, C4<0>, C4<0>;
L_0x14d7570 .functor OR 1, L_0x14d7460, v0x14d0430_0, C4<0>, C4<0>;
L_0x14d7720 .functor AND 1, L_0x14d70c0, L_0x14d7570, C4<1>, C4<1>;
L_0x14d7830 .functor NOT 1, v0x14d0250_0, C4<0>, C4<0>, C4<0>;
L_0x14d79a0 .functor OR 1, v0x14d01b0_0, L_0x14d7830, C4<0>, C4<0>;
L_0x14d7a60 .functor OR 1, L_0x14d79a0, v0x14d02f0_0, C4<0>, C4<0>;
L_0x14d7c30 .functor OR 1, L_0x14d7a60, v0x14d0430_0, C4<0>, C4<0>;
L_0x14d7cf0 .functor AND 1, L_0x14d7720, L_0x14d7c30, C4<1>, C4<1>;
L_0x14d7f20 .functor NOT 1, v0x14d01b0_0, C4<0>, C4<0>, C4<0>;
L_0x14d7f90 .functor OR 1, L_0x14d7f20, v0x14d0250_0, C4<0>, C4<0>;
L_0x14d8180 .functor OR 1, L_0x14d7f90, v0x14d02f0_0, C4<0>, C4<0>;
L_0x14d8240 .functor OR 1, L_0x14d8180, v0x14d0430_0, C4<0>, C4<0>;
L_0x14d8050 .functor AND 1, L_0x14d7cf0, L_0x14d8240, C4<1>, C4<1>;
v0x14d0b40_0 .net *"_ivl_0", 0 0, L_0x14d57b0;  1 drivers
v0x14d0c20_0 .net *"_ivl_10", 0 0, L_0x14d5db0;  1 drivers
v0x14d0d00_0 .net *"_ivl_12", 0 0, L_0x14d5fc0;  1 drivers
v0x14d0df0_0 .net *"_ivl_14", 0 0, L_0x14d6140;  1 drivers
v0x14d0ed0_0 .net *"_ivl_16", 0 0, L_0x14d6200;  1 drivers
v0x14d1000_0 .net *"_ivl_18", 0 0, L_0x14d6310;  1 drivers
v0x14d10e0_0 .net *"_ivl_2", 0 0, L_0x14d5840;  1 drivers
v0x14d11c0_0 .net *"_ivl_20", 0 0, L_0x14d6430;  1 drivers
v0x14d12a0_0 .net *"_ivl_22", 0 0, L_0x14d64a0;  1 drivers
v0x14d1410_0 .net *"_ivl_24", 0 0, L_0x14d65d0;  1 drivers
v0x14d14f0_0 .net *"_ivl_26", 0 0, L_0x14d66e0;  1 drivers
v0x14d15d0_0 .net *"_ivl_28", 0 0, L_0x14d6560;  1 drivers
v0x14d16b0_0 .net *"_ivl_30", 0 0, L_0x14d6820;  1 drivers
v0x14d1790_0 .net *"_ivl_32", 0 0, L_0x14d6920;  1 drivers
v0x14d1870_0 .net *"_ivl_34", 0 0, L_0x14d6a30;  1 drivers
v0x14d1950_0 .net *"_ivl_36", 0 0, L_0x14d6b40;  1 drivers
v0x14d1a30_0 .net *"_ivl_4", 0 0, L_0x14d59e0;  1 drivers
v0x14d1c20_0 .net *"_ivl_40", 0 0, L_0x14d6e60;  1 drivers
v0x14d1d00_0 .net *"_ivl_42", 0 0, L_0x14d6ed0;  1 drivers
v0x14d1de0_0 .net *"_ivl_44", 0 0, L_0x14d7050;  1 drivers
v0x14d1ec0_0 .net *"_ivl_46", 0 0, L_0x14d70c0;  1 drivers
v0x14d1fa0_0 .net *"_ivl_48", 0 0, L_0x14d72a0;  1 drivers
v0x14d2080_0 .net *"_ivl_50", 0 0, L_0x14d7310;  1 drivers
v0x14d2160_0 .net *"_ivl_52", 0 0, L_0x14d7460;  1 drivers
v0x14d2240_0 .net *"_ivl_54", 0 0, L_0x14d7570;  1 drivers
v0x14d2320_0 .net *"_ivl_56", 0 0, L_0x14d7720;  1 drivers
v0x14d2400_0 .net *"_ivl_58", 0 0, L_0x14d7830;  1 drivers
v0x14d24e0_0 .net *"_ivl_6", 0 0, L_0x14d5af0;  1 drivers
v0x14d25c0_0 .net *"_ivl_60", 0 0, L_0x14d79a0;  1 drivers
v0x14d26a0_0 .net *"_ivl_62", 0 0, L_0x14d7a60;  1 drivers
v0x14d2780_0 .net *"_ivl_64", 0 0, L_0x14d7c30;  1 drivers
v0x14d2860_0 .net *"_ivl_66", 0 0, L_0x14d7cf0;  1 drivers
v0x14d2940_0 .net *"_ivl_68", 0 0, L_0x14d7f20;  1 drivers
v0x14d2c30_0 .net *"_ivl_70", 0 0, L_0x14d7f90;  1 drivers
v0x14d2d10_0 .net *"_ivl_72", 0 0, L_0x14d8180;  1 drivers
v0x14d2df0_0 .net *"_ivl_74", 0 0, L_0x14d8240;  1 drivers
v0x14d2ed0_0 .net *"_ivl_8", 0 0, L_0x14d5ca0;  1 drivers
v0x14d2fb0_0 .net "a", 0 0, v0x14d01b0_0;  alias, 1 drivers
v0x14d3050_0 .net "b", 0 0, v0x14d0250_0;  alias, 1 drivers
v0x14d3140_0 .net "c", 0 0, v0x14d02f0_0;  alias, 1 drivers
v0x14d3230_0 .net "d", 0 0, v0x14d0430_0;  alias, 1 drivers
v0x14d3320_0 .net "out_pos", 0 0, L_0x14d8050;  alias, 1 drivers
v0x14d33e0_0 .net "out_sop", 0 0, L_0x14d6c50;  alias, 1 drivers
S_0x14d3560 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1487e00;
 .timescale -12 -12;
E_0x146f9f0 .event anyedge, v0x14d4350_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14d4350_0;
    %nor/r;
    %assign/vec4 v0x14d4350_0, 0;
    %wait E_0x146f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14cf680;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d0520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d05c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x14cf680;
T_4 ;
    %wait E_0x14865e0;
    %load/vec4 v0x14d0660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d0520_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14cf680;
T_5 ;
    %wait E_0x1486480;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %wait E_0x1486480;
    %load/vec4 v0x14d0520_0;
    %store/vec4 v0x14d05c0_0, 0, 1;
    %fork t_1, S_0x14cf9b0;
    %jmp t_0;
    .scope S_0x14cf9b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14cfbf0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x14cfbf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1486480;
    %load/vec4 v0x14cfbf0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14cfbf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14cfbf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x14cf680;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14865e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14d0430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d02f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d0250_0, 0;
    %assign/vec4 v0x14d01b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x14d0520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x14d05c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1487e00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d3ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d4350_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1487e00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x14d3ef0_0;
    %inv;
    %store/vec4 v0x14d3ef0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1487e00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14d0390_0, v0x14d44c0_0, v0x14d3d10_0, v0x14d3db0_0, v0x14d3e50_0, v0x14d3f90_0, v0x14d4210_0, v0x14d4170_0, v0x14d40d0_0, v0x14d4030_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1487e00;
T_9 ;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1487e00;
T_10 ;
    %wait E_0x14865e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14d42b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d42b0_0, 4, 32;
    %load/vec4 v0x14d43f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d42b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14d42b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d42b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x14d4210_0;
    %load/vec4 v0x14d4210_0;
    %load/vec4 v0x14d4170_0;
    %xor;
    %load/vec4 v0x14d4210_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d42b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d42b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x14d40d0_0;
    %load/vec4 v0x14d40d0_0;
    %load/vec4 v0x14d4030_0;
    %xor;
    %load/vec4 v0x14d40d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d42b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x14d42b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d42b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/ece241_2013_q2/iter0/response3/top_module.sv";
