read -sv run_verilog_mid/adder_32b_16_64_d50e16b5f6efac7691f300d3de2cb6ab.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_64_d50e16b5f6efac7691f300d3de2cb6ab_yosys.v
