{
  "design": {
    "design_info": {
      "boundary_crc": "0xFD95B3032AD3BE8E",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../proj_wavelets.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "util_ds_buf_1": "",
      "util_ds_buf_2": "",
      "clk_wiz_0": "",
      "ADC_red_pitaya": {
        "signal_split_0": "",
        "axis_red_pitaya_adc_0": ""
      },
      "data_inject_0": "",
      "delay_handler_0": "",
      "FFT": {
        "axis_data_fifo_0": "",
        "floating_point_3": "",
        "floating_point_4": "",
        "xfft_0": "",
        "floating_point_0": "",
        "floating_point_2": "",
        "ft_controller_0": ""
      },
      "WT_level_1": {
        "xlslice_0": "",
        "xlslice_1": "",
        "downsample_2_1": "",
        "c_addsub_0": "",
        "c_addsub_1": "",
        "downsample_2_0": "",
        "adc_sample_2_0": ""
      },
      "WT_level_2": {
        "c_addsub_6": "",
        "xlslice_2": "",
        "xlslice_3": "",
        "downsample_2_2": "",
        "adc_sample_level_2_0": "",
        "c_addsub_5": "",
        "downsample_2_3": ""
      },
      "WT_level_1_reconstruction": {
        "upsample_2_1": "",
        "c_addsub_2": "",
        "c_addsub_3": "",
        "c_addsub_4": "",
        "upsample_2_0": ""
      },
      "ZYNC_and_CFG": {
        "processing_system7_0": "",
        "axi_gpio_0": "",
        "axi_gpio_1": "",
        "axi_gpio_3": "",
        "rst_ps7_0_125M": "",
        "axi_gpio_2": "",
        "ps7_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        }
      },
      "Thresholding": {
        "Universal": {
          "mult_gen_0": "",
          "mult_gen_1": "",
          "floating_point_6": "",
          "mult_gen_3": "",
          "floating_point_7": "",
          "floating_point_8": "",
          "floating_point_9": "",
          "floating_point_10": "",
          "mult_gen_2": ""
        },
        "tresholding_0": "",
        "tresholding_1": ""
      },
      "Output_mux_and_DAC": {
        "axis_red_pitaya_dac_0": "",
        "output_mux": {
          "axi_convert_2_w_14_0": "",
          "axi_convert_2_w_14_1": "",
          "axi_convert_2_w_14_2": "",
          "axi_convert_2_w_14_3": "",
          "fft_axi_convert_0": "",
          "axi_convert_2_w_16_0": "",
          "axi_convert_2_w_16_1": "",
          "axi_mux_0": "",
          "floating_point_5": "",
          "floating_point_1": ""
        }
      },
      "WT_level_2_reconstruction": {
        "c_addsub_7": "",
        "c_addsub_8": "",
        "upsample_2_2": "",
        "upsample_2_3": "",
        "c_addsub_9": ""
      },
      "debug_mux_0": ""
    },
    "interface_ports": {
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "adc_dat_a_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_clk_p_i": {
        "direction": "I"
      },
      "adc_clk_n_i": {
        "direction": "I"
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axis_red_pitaya_dac_0_0_dac_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "dac_rst_o": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "exp_n_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "daisy_p_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_n_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_p_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "daisy_n_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "led_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "system_util_ds_buf_1_0",
        "xci_path": "ip\\system_util_ds_buf_1_0\\system_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_ds_buf_2": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "system_util_ds_buf_2_0",
        "xci_path": "ip\\system_util_ds_buf_2_0\\system_util_ds_buf_2_0.xci",
        "inst_hier_path": "util_ds_buf_2",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_clk_wiz_0_0",
        "xci_path": "ip\\system_clk_wiz_0_0\\system_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKIN2_JITTER_PS": {
            "value": "133.33"
          },
          "CLKOUT1_JITTER": {
            "value": "104.759"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250.000"
          },
          "CLKOUT2_JITTER": {
            "value": "137.150"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "62.5"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "137.150"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "62.5"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "16"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "SECONDARY_IN_FREQ": {
            "value": "100.000"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "ADC_red_pitaya": {
        "ports": {
          "adc_clk": {
            "type": "clk",
            "direction": "O"
          },
          "adc_csn_o": {
            "direction": "O"
          },
          "adc_clk_p_i": {
            "direction": "I"
          },
          "adc_clk_n_i": {
            "direction": "I"
          },
          "adc_dat_a_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_dat_b_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "M_AXIS_PORT1_tdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "M_AXIS_PORT1_tvalid": {
            "direction": "O"
          }
        },
        "components": {
          "signal_split_0": {
            "vlnv": "xilinx.com:module_ref:signal_split:1.0",
            "xci_name": "system_signal_split_0_0",
            "xci_path": "ip\\system_signal_split_0_0\\system_signal_split_0_0.xci",
            "inst_hier_path": "ADC_red_pitaya/signal_split_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "signal_split",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_PORT1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_PORT1_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_PORT1_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_PORT2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_PORT2_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_PORT2_tvalid",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_tvalid",
                    "direction": "I"
                  }
                }
              }
            }
          },
          "axis_red_pitaya_adc_0": {
            "vlnv": "pavel-demin:user:axis_red_pitaya_adc:1.0",
            "xci_name": "system_axis_red_pitaya_adc_0_0",
            "xci_path": "ip\\system_axis_red_pitaya_adc_0_0\\system_axis_red_pitaya_adc_0_0.xci",
            "inst_hier_path": "ADC_red_pitaya/axis_red_pitaya_adc_0"
          }
        },
        "interface_nets": {
          "axis_red_pitaya_adc_0_M_AXIS": {
            "interface_ports": [
              "axis_red_pitaya_adc_0/M_AXIS",
              "signal_split_0/S_AXIS"
            ]
          }
        },
        "nets": {
          "adc_clk_n_i_1": {
            "ports": [
              "adc_clk_n_i",
              "axis_red_pitaya_adc_0/adc_clk_n"
            ]
          },
          "adc_clk_p_i_1": {
            "ports": [
              "adc_clk_p_i",
              "axis_red_pitaya_adc_0/adc_clk_p"
            ]
          },
          "adc_dat_a_i_1": {
            "ports": [
              "adc_dat_a_i",
              "axis_red_pitaya_adc_0/adc_dat_a"
            ]
          },
          "adc_dat_b_i_1": {
            "ports": [
              "adc_dat_b_i",
              "axis_red_pitaya_adc_0/adc_dat_b"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_clk",
              "adc_clk"
            ]
          },
          "axis_red_pitaya_adc_0_adc_csn": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_csn",
              "adc_csn_o"
            ]
          },
          "signal_split_0_M_AXIS_PORT1_tdata": {
            "ports": [
              "signal_split_0/M_AXIS_PORT1_tdata",
              "M_AXIS_PORT1_tdata"
            ]
          },
          "signal_split_0_M_AXIS_PORT1_tvalid": {
            "ports": [
              "signal_split_0/M_AXIS_PORT1_tvalid",
              "M_AXIS_PORT1_tvalid"
            ]
          }
        }
      },
      "data_inject_0": {
        "vlnv": "xilinx.com:module_ref:data_inject:1.0",
        "xci_name": "system_data_inject_0_0",
        "xci_path": "ip\\system_data_inject_0_0\\system_data_inject_0_0.xci",
        "inst_hier_path": "data_inject_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_inject",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "gpio_5": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "gpio_6": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_injection": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "data_injection_enable": {
            "direction": "O"
          },
          "debug_data_inject_0": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "debug_data_inject_1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "delay_handler_0": {
        "vlnv": "xilinx.com:module_ref:delay_handler:1.0",
        "xci_name": "system_delay_handler_0_0",
        "xci_path": "ip\\system_delay_handler_0_0\\system_delay_handler_0_0.xci",
        "inst_hier_path": "delay_handler_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "delay_handler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "lowpass_lvl_1_in": {
            "direction": "I",
            "left": "13",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
                  "maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
                  "long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
                  "}"
                ],
                "value_src": "const_prop"
              }
            }
          },
          "lowpass_lvl_reconsructed_in": {
            "direction": "I",
            "left": "13",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                  "{} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                  "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            }
          },
          "highpass_lvl_1_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "highpass_denoised_lvl_1_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "lowpass_lvl_2_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "highpass_lvl_2_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "highpass_denoised_lvl_2_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "denoised_lvl1_selector": {
            "direction": "I"
          },
          "denoised_lvl2_selector": {
            "direction": "I"
          },
          "reconstruct_lvl_2_selector": {
            "direction": "I"
          },
          "lowpass_lvl_1_to_lvl_2_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "lowpass_lvl_1_to_lvl_final_out": {
            "direction": "O",
            "left": "13",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
                  "maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
                  "long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
                  "}"
                ],
                "value_src": "const_prop"
              }
            }
          },
          "highpass_lvl_1_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "lowpass_lvl_2_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "highpass_lvl_2_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "FFT": {
        "interface_ports": {
          "M_AXIS_OUT_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "fifo_valid": {
            "direction": "I"
          },
          "fifo_ready": {
            "direction": "O"
          },
          "s_axis_tdata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "gpio_4": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "gpio_5": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ft_en": {
            "direction": "O"
          },
          "sample_frequency": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "adc_or_dac": {
            "direction": "O"
          },
          "debug_fft_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "debug_fifo_wr_rd": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "system_axis_data_fifo_0_0",
            "xci_path": "ip\\system_axis_data_fifo_0_0\\system_axis_data_fifo_0_0.xci",
            "inst_hier_path": "FFT/axis_data_fifo_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "4096"
              },
              "HAS_PROG_EMPTY": {
                "value": "1"
              },
              "HAS_PROG_FULL": {
                "value": "1"
              },
              "HAS_RD_DATA_COUNT": {
                "value": "1"
              },
              "HAS_WR_DATA_COUNT": {
                "value": "1"
              },
              "PROG_FULL_THRESH": {
                "value": "4091"
              },
              "TDATA_NUM_BYTES": {
                "value": "2"
              }
            }
          },
          "floating_point_3": {
            "vlnv": "xilinx.com:ip:floating_point:7.1",
            "xci_name": "system_floating_point_2_0",
            "xci_path": "ip\\system_floating_point_2_0\\system_floating_point_2_0.xci",
            "inst_hier_path": "FFT/floating_point_3",
            "parameters": {
              "A_Precision_Type": {
                "value": "Single"
              },
              "C_A_Exponent_Width": {
                "value": "8"
              },
              "C_A_Fraction_Width": {
                "value": "24"
              },
              "C_Accum_Input_Msb": {
                "value": "-1"
              },
              "C_Accum_Lsb": {
                "value": "-10"
              },
              "C_Accum_Msb": {
                "value": "32"
              },
              "C_Latency": {
                "value": "6"
              },
              "C_Mult_Usage": {
                "value": "Max_Usage"
              },
              "C_Rate": {
                "value": "1"
              },
              "C_Result_Exponent_Width": {
                "value": "8"
              },
              "C_Result_Fraction_Width": {
                "value": "24"
              },
              "Flow_Control": {
                "value": "NonBlocking"
              },
              "Has_A_TLAST": {
                "value": "false"
              },
              "Has_RESULT_TREADY": {
                "value": "false"
              },
              "Maximum_Latency": {
                "value": "false"
              },
              "Operation_Type": {
                "value": "Multiply"
              },
              "RESULT_TLAST_Behv": {
                "value": "Null"
              },
              "Result_Precision_Type": {
                "value": "Single"
              }
            }
          },
          "floating_point_4": {
            "vlnv": "xilinx.com:ip:floating_point:7.1",
            "xci_name": "system_floating_point_2_1",
            "xci_path": "ip\\system_floating_point_2_1\\system_floating_point_2_1.xci",
            "inst_hier_path": "FFT/floating_point_4",
            "parameters": {
              "A_Precision_Type": {
                "value": "Single"
              },
              "Add_Sub_Value": {
                "value": "Add"
              },
              "C_A_Exponent_Width": {
                "value": "8"
              },
              "C_A_Fraction_Width": {
                "value": "24"
              },
              "C_Accum_Input_Msb": {
                "value": "-1"
              },
              "C_Accum_Lsb": {
                "value": "-10"
              },
              "C_Accum_Msb": {
                "value": "32"
              },
              "C_Latency": {
                "value": "11"
              },
              "C_Mult_Usage": {
                "value": "Full_Usage"
              },
              "C_Rate": {
                "value": "1"
              },
              "C_Result_Exponent_Width": {
                "value": "8"
              },
              "C_Result_Fraction_Width": {
                "value": "24"
              },
              "Flow_Control": {
                "value": "NonBlocking"
              },
              "Has_A_TLAST": {
                "value": "false"
              },
              "Has_RESULT_TREADY": {
                "value": "false"
              },
              "Maximum_Latency": {
                "value": "false"
              },
              "Operation_Type": {
                "value": "Add_Subtract"
              },
              "RESULT_TLAST_Behv": {
                "value": "Null"
              },
              "Result_Precision_Type": {
                "value": "Single"
              }
            }
          },
          "xfft_0": {
            "vlnv": "xilinx.com:ip:xfft:9.1",
            "xci_name": "system_xfft_0_0",
            "xci_path": "ip\\system_xfft_0_0\\system_xfft_0_0.xci",
            "inst_hier_path": "FFT/xfft_0",
            "parameters": {
              "data_format": {
                "value": "floating_point"
              },
              "implementation_options": {
                "value": "automatically_select"
              },
              "input_width": {
                "value": "32"
              },
              "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                "value": "5"
              },
              "output_ordering": {
                "value": "natural_order"
              },
              "ovflo": {
                "value": "true"
              },
              "phase_factor_width": {
                "value": "24"
              },
              "run_time_configurable_transform_length": {
                "value": "true"
              },
              "target_clock_frequency": {
                "value": "125"
              },
              "transform_length": {
                "value": "4096"
              }
            }
          },
          "floating_point_0": {
            "vlnv": "xilinx.com:ip:floating_point:7.1",
            "xci_name": "system_floating_point_0_0",
            "xci_path": "ip\\system_floating_point_0_0\\system_floating_point_0_0.xci",
            "inst_hier_path": "FFT/floating_point_0",
            "parameters": {
              "A_Precision_Type": {
                "value": "Custom"
              },
              "C_A_Exponent_Width": {
                "value": "1"
              },
              "C_A_Fraction_Width": {
                "value": "13"
              },
              "C_Accum_Input_Msb": {
                "value": "-1"
              },
              "C_Accum_Lsb": {
                "value": "-10"
              },
              "C_Accum_Msb": {
                "value": "32"
              },
              "C_Latency": {
                "value": "6"
              },
              "C_Mult_Usage": {
                "value": "No_Usage"
              },
              "C_Rate": {
                "value": "1"
              },
              "C_Result_Exponent_Width": {
                "value": "8"
              },
              "C_Result_Fraction_Width": {
                "value": "24"
              },
              "Flow_Control": {
                "value": "NonBlocking"
              },
              "Has_A_TLAST": {
                "value": "false"
              },
              "Has_RESULT_TREADY": {
                "value": "false"
              },
              "Maximum_Latency": {
                "value": "true"
              },
              "Operation_Type": {
                "value": "Fixed_to_float"
              },
              "RESULT_TLAST_Behv": {
                "value": "Null"
              },
              "Result_Precision_Type": {
                "value": "Single"
              }
            }
          },
          "floating_point_2": {
            "vlnv": "xilinx.com:ip:floating_point:7.1",
            "xci_name": "system_floating_point_0_2",
            "xci_path": "ip\\system_floating_point_0_2\\system_floating_point_0_2.xci",
            "inst_hier_path": "FFT/floating_point_2",
            "parameters": {
              "A_Precision_Type": {
                "value": "Single"
              },
              "C_A_Exponent_Width": {
                "value": "8"
              },
              "C_A_Fraction_Width": {
                "value": "24"
              },
              "C_Accum_Input_Msb": {
                "value": "-1"
              },
              "C_Accum_Lsb": {
                "value": "-10"
              },
              "C_Accum_Msb": {
                "value": "32"
              },
              "C_Latency": {
                "value": "6"
              },
              "C_Mult_Usage": {
                "value": "Max_Usage"
              },
              "C_Rate": {
                "value": "1"
              },
              "C_Result_Exponent_Width": {
                "value": "8"
              },
              "C_Result_Fraction_Width": {
                "value": "24"
              },
              "Flow_Control": {
                "value": "NonBlocking"
              },
              "Has_A_TLAST": {
                "value": "false"
              },
              "Has_RESULT_TREADY": {
                "value": "false"
              },
              "Maximum_Latency": {
                "value": "false"
              },
              "Operation_Type": {
                "value": "Multiply"
              },
              "RESULT_TLAST_Behv": {
                "value": "Null"
              },
              "Result_Precision_Type": {
                "value": "Single"
              }
            }
          },
          "ft_controller_0": {
            "vlnv": "xilinx.com:module_ref:ft_controller:1.0",
            "xci_name": "system_ft_controller_0_0",
            "xci_path": "ip\\system_ft_controller_0_0\\system_ft_controller_0_0.xci",
            "inst_hier_path": "FFT/ft_controller_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ft_controller",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_CONFIG_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_CONFIG_tdata_0",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_CONFIG_tvalid_0",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "M_AXIS_CONFIG_tready_0",
                    "direction": "I"
                  }
                }
              },
              "M_AXIS_OUT_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_OUT_tdata_0",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "M_AXIS_OUT_tlast_0",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_OUT_tvalid_0",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "M_AXIS_OUT_tready_0",
                    "direction": "I"
                  }
                }
              },
              "M_AXIS_OUT_1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_OUT_tdata_1",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_OUT_tvalid_1",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_OUT_img_1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_OUT_tdata_img_1",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_OUT_tvalid_img_1",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_OUT_img_2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_OUT_tdata_img_2",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_OUT_tvalid_img_2",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_OUT_real_1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_OUT_tdata_real_1",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_OUT_tvalid_real_1",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_OUT_real_2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_OUT_tdata_real_2",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_OUT_tvalid_real_2",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS_IN_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_IN_tdata_0",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_IN_tvalid_0",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "S_AXIS_IN_tready_0",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS_IN_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                      "maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string",
                      "minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride",
                      "format long minimum {} maximum {}} value 64} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic",
                      "dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype",
                      "{name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32}",
                      "bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum",
                      "{}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value -1} stride {attribs {resolve_type generated dependency frame_stride format long",
                      "minimum {} maximum {}} value 64} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {}",
                      "format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate",
                      "dependency {} format long minimum {} maximum {}} value 24}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs",
                      "{resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}}",
                      "bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum",
                      "{}} value 32} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long",
                      "minimum {} maximum {}} value -1} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 64} datatype {name {attribs {resolve_type immediate dependency",
                      "{} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate",
                      "dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}}}}}}}}} TDATA_WIDTH 64",
                      "TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                      "maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {}",
                      "format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0}",
                      "bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}}",
                      "value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency",
                      "blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs",
                      "{resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0}",
                      "array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum",
                      "{}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {}",
                      "maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum",
                      "{} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate",
                      "dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset",
                      "{attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum",
                      "{}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {}",
                      "maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long",
                      "minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {}",
                      "format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 8",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_IN_tdata_1",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_IN_tvalid_1",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "S_AXIS_IN_tready_1",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS_IN_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency width format long minimum {}",
                      "maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type generated dependency fractwidth",
                      "format long minimum {} maximum {}} value 24}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs",
                      "{resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct",
                      "{field_underflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value underflow} enabled {attribs {resolve_type generated dependency underflow_enabled format",
                      "bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated",
                      "dependency underflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_overflow {name",
                      "{attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value overflow} enabled {attribs {resolve_type generated dependency overflow_enabled format bool minimum {} maximum",
                      "{}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency overflow_bitwidth",
                      "format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_invalid_op {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value invalid_op} enabled {attribs {resolve_type generated dependency invalid_op_enabled format bool minimum {} maximum {}}",
                      "value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency invalid_op_bitwidth",
                      "format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency invalid_op_bitoffset format long minimum {} maximum {}} value 0}}} field_div_by_zero {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value div_by_zero} enabled {attribs {resolve_type generated dependency div_by_zero_enabled format bool minimum {} maximum {}}",
                      "value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency div_by_zero_bitwidth",
                      "format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency div_by_zero_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_input_overflow {name",
                      "{attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_input_overflow} enabled {attribs {resolve_type generated dependency accum_input_overflow_enabled format",
                      "bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated",
                      "dependency accum_input_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_input_overflow_bitoffset format long minimum {} maximum",
                      "{}} value 0}}} field_accum_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_overflow} enabled {attribs {resolve_type generated dependency",
                      "accum_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs",
                      "{resolve_type generated dependency accum_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_overflow_bitoffset format long",
                      "minimum {} maximum {}} value 0}}} field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated",
                      "dependency a_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth",
                      "{attribs {resolve_type generated dependency a_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency a_tuser_bitoffset format long minimum {}",
                      "maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency",
                      "b_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs",
                      "{resolve_type generated dependency b_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_tuser_bitoffset format long minimum {} maximum",
                      "{}} value 0}}} field_c_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value c_tuser} enabled {attribs {resolve_type generated dependency",
                      "c_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs",
                      "{resolve_type generated dependency c_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency c_tuser_bitoffset format long minimum {} maximum",
                      "{}} value 0}}} field_operation_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value operation_tuser} enabled {attribs {resolve_type generated",
                      "dependency operation_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth",
                      "{attribs {resolve_type generated dependency operation_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency operation_tuser_bitoffset format",
                      "long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_IN_tdata_2",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_IN_tvalid_2",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS_CONFIG_0:M_AXIS_OUT_0:M_AXIS_OUT_1:M_AXIS_OUT_img_1:M_AXIS_OUT_img_2:M_AXIS_OUT_real_1:M_AXIS_OUT_real_2:S_AXIS_IN_0:S_AXIS_IN_1:S_AXIS_IN_2",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "fifo_1_full": {
                "direction": "I"
              },
              "fifo_1_wr_cnt": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "fifo_1_rd_cnt": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "fifo_1_empty": {
                "direction": "I"
              },
              "fifo_ready": {
                "direction": "I"
              },
              "fifo_valid": {
                "direction": "I"
              },
              "gpio_4": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "event_frame_started": {
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "EDGE_RISING",
                    "value_src": "const_prop"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "event_tlast_unexpected": {
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "EDGE_RISING",
                    "value_src": "const_prop"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "event_tlast_missing": {
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "EDGE_RISING",
                    "value_src": "const_prop"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "event_fft_overflow": {
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "EDGE_RISING",
                    "value_src": "const_prop"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "event_status_channel_halt": {
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "EDGE_RISING",
                    "value_src": "const_prop"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "event_data_in_channel_halt": {
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "EDGE_RISING",
                    "value_src": "const_prop"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "event_data_out_channel_halt": {
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "EDGE_RISING",
                    "value_src": "const_prop"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "gpio_5": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "fft_cfg": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "ft_en": {
                "direction": "O"
              },
              "sample_frequency": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "adc_or_dac": {
                "direction": "O"
              },
              "floating_point_valid_in": {
                "direction": "I"
              },
              "floating_point_valid_out": {
                "direction": "O"
              },
              "debug_fft_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "debug_fifo_wr_rd": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "floating_point_2_M_AXIS_RESULT": {
            "interface_ports": [
              "floating_point_2/M_AXIS_RESULT",
              "floating_point_4/S_AXIS_A"
            ]
          },
          "floating_point_3_M_AXIS_RESULT": {
            "interface_ports": [
              "floating_point_3/M_AXIS_RESULT",
              "floating_point_4/S_AXIS_B"
            ]
          },
          "floating_point_4_M_AXIS_RESULT": {
            "interface_ports": [
              "ft_controller_0/S_AXIS_IN_2",
              "floating_point_4/M_AXIS_RESULT"
            ]
          },
          "ft_controller_0_M_AXIS_CONFIG_0": {
            "interface_ports": [
              "ft_controller_0/M_AXIS_CONFIG_0",
              "xfft_0/S_AXIS_CONFIG"
            ]
          },
          "ft_controller_0_M_AXIS_OUT_1": {
            "interface_ports": [
              "M_AXIS_OUT_1",
              "ft_controller_0/M_AXIS_OUT_1"
            ]
          },
          "ft_controller_0_M_AXIS_OUT_img_1": {
            "interface_ports": [
              "ft_controller_0/M_AXIS_OUT_img_1",
              "floating_point_2/S_AXIS_A"
            ]
          },
          "ft_controller_0_M_AXIS_OUT_img_2": {
            "interface_ports": [
              "ft_controller_0/M_AXIS_OUT_img_2",
              "floating_point_2/S_AXIS_B"
            ]
          },
          "ft_controller_0_M_AXIS_OUT_real_1": {
            "interface_ports": [
              "ft_controller_0/M_AXIS_OUT_real_1",
              "floating_point_3/S_AXIS_A"
            ]
          },
          "ft_controller_0_M_AXIS_OUT_real_2": {
            "interface_ports": [
              "floating_point_3/S_AXIS_B",
              "ft_controller_0/M_AXIS_OUT_real_2"
            ]
          },
          "xfft_0_M_AXIS_DATA": {
            "interface_ports": [
              "xfft_0/M_AXIS_DATA",
              "ft_controller_0/S_AXIS_IN_1"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "fifo_valid",
              "axis_data_fifo_0/s_axis_tvalid",
              "ft_controller_0/fifo_valid"
            ]
          },
          "adc_sample_2_0_S_AXIS_OUT_tdata_0": {
            "ports": [
              "s_axis_tdata",
              "axis_data_fifo_0/s_axis_tdata"
            ]
          },
          "axi_gpio_2_gpio_io_o": {
            "ports": [
              "gpio_4",
              "ft_controller_0/gpio_4"
            ]
          },
          "axis_data_fifo_0_axis_rd_data_count": {
            "ports": [
              "axis_data_fifo_0/axis_rd_data_count",
              "ft_controller_0/fifo_1_rd_cnt"
            ]
          },
          "axis_data_fifo_0_axis_wr_data_count": {
            "ports": [
              "axis_data_fifo_0/axis_wr_data_count",
              "ft_controller_0/fifo_1_wr_cnt"
            ]
          },
          "axis_data_fifo_0_m_axis_tdata": {
            "ports": [
              "axis_data_fifo_0/m_axis_tdata",
              "ft_controller_0/S_AXIS_IN_tdata_0"
            ]
          },
          "axis_data_fifo_0_m_axis_tvalid": {
            "ports": [
              "axis_data_fifo_0/m_axis_tvalid",
              "ft_controller_0/S_AXIS_IN_tvalid_0"
            ]
          },
          "axis_data_fifo_0_prog_empty": {
            "ports": [
              "axis_data_fifo_0/prog_empty",
              "ft_controller_0/fifo_1_empty"
            ]
          },
          "axis_data_fifo_0_prog_full": {
            "ports": [
              "axis_data_fifo_0/prog_full",
              "ft_controller_0/fifo_1_full"
            ]
          },
          "axis_data_fifo_0_s_axis_tready": {
            "ports": [
              "axis_data_fifo_0/s_axis_tready",
              "fifo_ready",
              "ft_controller_0/fifo_ready"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "aclk",
              "floating_point_4/aclk",
              "floating_point_3/aclk",
              "floating_point_2/aclk",
              "floating_point_0/aclk",
              "xfft_0/aclk",
              "axis_data_fifo_0/s_axis_aclk",
              "ft_controller_0/aclk"
            ]
          },
          "floating_point_0_m_axis_result_tdata": {
            "ports": [
              "floating_point_0/m_axis_result_tdata",
              "xfft_0/s_axis_data_tdata"
            ]
          },
          "floating_point_0_m_axis_result_tvalid": {
            "ports": [
              "floating_point_0/m_axis_result_tvalid",
              "ft_controller_0/floating_point_valid_in"
            ]
          },
          "ft_controller_0_M_AXIS_OUT_tdata_0": {
            "ports": [
              "ft_controller_0/M_AXIS_OUT_tdata_0",
              "floating_point_0/s_axis_a_tdata"
            ]
          },
          "ft_controller_0_M_AXIS_OUT_tlast_0": {
            "ports": [
              "ft_controller_0/M_AXIS_OUT_tlast_0",
              "xfft_0/s_axis_data_tlast"
            ]
          },
          "ft_controller_0_M_AXIS_OUT_tvalid_0": {
            "ports": [
              "ft_controller_0/M_AXIS_OUT_tvalid_0",
              "floating_point_0/s_axis_a_tvalid"
            ]
          },
          "ft_controller_0_S_AXIS_IN_tready_0": {
            "ports": [
              "ft_controller_0/S_AXIS_IN_tready_0",
              "axis_data_fifo_0/m_axis_tready"
            ]
          },
          "ft_controller_0_adc_or_dac": {
            "ports": [
              "ft_controller_0/adc_or_dac",
              "adc_or_dac"
            ]
          },
          "ft_controller_0_debug_fft_out": {
            "ports": [
              "ft_controller_0/debug_fft_out",
              "debug_fft_out"
            ]
          },
          "ft_controller_0_debug_fifo_wr_rd": {
            "ports": [
              "ft_controller_0/debug_fifo_wr_rd",
              "debug_fifo_wr_rd"
            ]
          },
          "ft_controller_0_floating_point_valid_out": {
            "ports": [
              "ft_controller_0/floating_point_valid_out",
              "xfft_0/s_axis_data_tvalid"
            ]
          },
          "ft_controller_0_ft_en": {
            "ports": [
              "ft_controller_0/ft_en",
              "ft_en"
            ]
          },
          "ft_controller_0_gpio_5": {
            "ports": [
              "ft_controller_0/gpio_5",
              "gpio_5"
            ]
          },
          "ft_controller_0_sample_frequency": {
            "ports": [
              "ft_controller_0/sample_frequency",
              "sample_frequency"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "s_axis_aresetn",
              "axis_data_fifo_0/s_axis_aresetn"
            ]
          },
          "xfft_0_event_data_in_channel_halt": {
            "ports": [
              "xfft_0/event_data_in_channel_halt",
              "ft_controller_0/event_data_in_channel_halt"
            ]
          },
          "xfft_0_event_data_out_channel_halt": {
            "ports": [
              "xfft_0/event_data_out_channel_halt",
              "ft_controller_0/event_data_out_channel_halt"
            ]
          },
          "xfft_0_event_fft_overflow": {
            "ports": [
              "xfft_0/event_fft_overflow",
              "ft_controller_0/event_fft_overflow"
            ]
          },
          "xfft_0_event_frame_started": {
            "ports": [
              "xfft_0/event_frame_started",
              "ft_controller_0/event_frame_started"
            ]
          },
          "xfft_0_event_status_channel_halt": {
            "ports": [
              "xfft_0/event_status_channel_halt",
              "ft_controller_0/event_status_channel_halt"
            ]
          },
          "xfft_0_event_tlast_missing": {
            "ports": [
              "xfft_0/event_tlast_missing",
              "ft_controller_0/event_tlast_missing"
            ]
          },
          "xfft_0_event_tlast_unexpected": {
            "ports": [
              "xfft_0/event_tlast_unexpected",
              "ft_controller_0/event_tlast_unexpected"
            ]
          },
          "xfft_0_s_axis_data_tready": {
            "ports": [
              "xfft_0/s_axis_data_tready",
              "ft_controller_0/M_AXIS_OUT_tready_0"
            ]
          }
        }
      },
      "WT_level_1": {
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "adc_data_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "S_AXIS_IN_tdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "S_AXIS_IN_tvalid": {
            "direction": "I"
          },
          "debug_data_injection": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "debug_en": {
            "direction": "I"
          },
          "data_injection": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "data_injection_en": {
            "direction": "I"
          },
          "S_AXIS_IN_tdata_dac": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "S_AXIS_IN_tvalid_dac": {
            "direction": "I"
          },
          "ft_en": {
            "direction": "I"
          },
          "freq_div": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "adc_or_dac": {
            "direction": "I"
          },
          "adc_data_valid": {
            "direction": "O"
          },
          "S_AXIS_OUT_tdata_0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "S_AXIS_OUT_tvalid_0": {
            "direction": "O"
          },
          "S_AXIS_OUT_tready_0": {
            "direction": "I"
          },
          "adc_data_out1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        },
        "components": {
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_0",
            "xci_path": "ip\\system_xlslice_0_0\\system_xlslice_0_0.xci",
            "inst_hier_path": "WT_level_1/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "14"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "15"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_1",
            "xci_path": "ip\\system_xlslice_0_1\\system_xlslice_0_1.xci",
            "inst_hier_path": "WT_level_1/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "14"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "15"
              }
            }
          },
          "downsample_2_1": {
            "vlnv": "xilinx.com:module_ref:downsample_2:1.0",
            "xci_name": "system_downsample_2_0_1",
            "xci_path": "ip\\system_downsample_2_0_1\\system_downsample_2_0_1.xci",
            "inst_hier_path": "WT_level_1/downsample_2_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "downsample_2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "adc_data_in": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "adc_data_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          },
          "c_addsub_0": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "system_c_addsub_0_0",
            "xci_path": "ip\\system_c_addsub_0_0\\system_c_addsub_0_0.xci",
            "inst_hier_path": "WT_level_1/c_addsub_0",
            "parameters": {
              "A_Type": {
                "value": "Signed"
              },
              "A_Width": {
                "value": "14"
              },
              "B_Type": {
                "value": "Signed"
              },
              "B_Value": {
                "value": "00000000000000"
              },
              "B_Width": {
                "value": "14"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "15"
              }
            }
          },
          "c_addsub_1": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "system_c_addsub_0_1",
            "xci_path": "ip\\system_c_addsub_0_1\\system_c_addsub_0_1.xci",
            "inst_hier_path": "WT_level_1/c_addsub_1",
            "parameters": {
              "A_Type": {
                "value": "Signed"
              },
              "A_Width": {
                "value": "14"
              },
              "Add_Mode": {
                "value": "Subtract"
              },
              "B_Type": {
                "value": "Signed"
              },
              "B_Value": {
                "value": "00000000000000"
              },
              "B_Width": {
                "value": "14"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "15"
              }
            }
          },
          "downsample_2_0": {
            "vlnv": "xilinx.com:module_ref:downsample_2:1.0",
            "xci_name": "system_downsample_2_0_0",
            "xci_path": "ip\\system_downsample_2_0_0\\system_downsample_2_0_0.xci",
            "inst_hier_path": "WT_level_1/downsample_2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "downsample_2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "adc_data_in": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "adc_data_out": {
                "direction": "O",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
                      "maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
                      "long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
                      "}"
                    ],
                    "value_src": "const_prop"
                  }
                }
              }
            }
          },
          "adc_sample_2_0": {
            "vlnv": "xilinx.com:module_ref:adc_sample_2:1.0",
            "xci_name": "system_adc_sample_2_0_1",
            "xci_path": "ip\\system_adc_sample_2_0_1\\system_adc_sample_2_0_1.xci",
            "inst_hier_path": "WT_level_1/adc_sample_2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "adc_sample_2",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_IN_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_IN_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_IN_dac": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_IN_tdata_dac",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_IN_tvalid_dac",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_OUT_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_OUT_tdata_0",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_OUT_tvalid_0",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "S_AXIS_OUT_tready_0",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "debug_data_injection": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "debug_en": {
                "direction": "I"
              },
              "data_injection": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "data_injection_en": {
                "direction": "I"
              },
              "ft_en": {
                "direction": "I"
              },
              "freq_div": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "adc_or_dac": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS_IN:S_AXIS_IN_dac:S_AXIS_OUT_0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "adc_data_out_low_0": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_out_low_1": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_out_high_0": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_out_high_1": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_valid": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "ADC_red_pitaya_M_AXIS_PORT1_tdata": {
            "ports": [
              "S_AXIS_IN_tdata",
              "adc_sample_2_0/S_AXIS_IN_tdata"
            ]
          },
          "ADC_red_pitaya_M_AXIS_PORT1_tvalid": {
            "ports": [
              "S_AXIS_IN_tvalid",
              "adc_sample_2_0/S_AXIS_IN_tvalid"
            ]
          },
          "Net": {
            "ports": [
              "adc_sample_2_0/S_AXIS_OUT_tvalid_0",
              "S_AXIS_OUT_tvalid_0"
            ]
          },
          "adc_sample_2_0_S_AXIS_OUT_tdata_0": {
            "ports": [
              "adc_sample_2_0/S_AXIS_OUT_tdata_0",
              "S_AXIS_OUT_tdata_0"
            ]
          },
          "adc_sample_2_0_adc_data_out_high_0": {
            "ports": [
              "adc_sample_2_0/adc_data_out_high_0",
              "c_addsub_1/B"
            ]
          },
          "adc_sample_2_0_adc_data_out_high_1": {
            "ports": [
              "adc_sample_2_0/adc_data_out_high_1",
              "c_addsub_1/A"
            ]
          },
          "adc_sample_2_0_adc_data_out_low_0": {
            "ports": [
              "adc_sample_2_0/adc_data_out_low_0",
              "c_addsub_0/B"
            ]
          },
          "adc_sample_2_0_adc_data_out_low_1": {
            "ports": [
              "adc_sample_2_0/adc_data_out_low_1",
              "c_addsub_0/A"
            ]
          },
          "adc_sample_2_0_adc_data_valid": {
            "ports": [
              "adc_sample_2_0/adc_data_valid",
              "adc_data_valid"
            ]
          },
          "axi_mux_0_S_AXIS_OUT_tdata": {
            "ports": [
              "S_AXIS_IN_tdata_dac",
              "adc_sample_2_0/S_AXIS_IN_tdata_dac"
            ]
          },
          "axi_mux_0_S_AXIS_OUT_tvalid": {
            "ports": [
              "S_AXIS_IN_tvalid_dac",
              "adc_sample_2_0/S_AXIS_IN_tvalid_dac"
            ]
          },
          "axis_data_fifo_0_s_axis_tready": {
            "ports": [
              "S_AXIS_OUT_tready_0",
              "adc_sample_2_0/S_AXIS_OUT_tready_0"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "CLK",
              "c_addsub_0/CLK",
              "downsample_2_0/clk",
              "c_addsub_1/CLK",
              "downsample_2_1/clk",
              "adc_sample_2_0/clk"
            ]
          },
          "c_addsub_0_S": {
            "ports": [
              "c_addsub_0/S",
              "xlslice_0/Din"
            ]
          },
          "c_addsub_1_S": {
            "ports": [
              "c_addsub_1/S",
              "xlslice_1/Din"
            ]
          },
          "data_inject_0_data_injection": {
            "ports": [
              "data_injection",
              "adc_sample_2_0/data_injection"
            ]
          },
          "data_inject_0_data_injection_enable": {
            "ports": [
              "data_injection_en",
              "adc_sample_2_0/data_injection_en"
            ]
          },
          "debug_mux_0_debug_data_en": {
            "ports": [
              "debug_en",
              "adc_sample_2_0/debug_en"
            ]
          },
          "debug_mux_0_debug_data_out": {
            "ports": [
              "debug_data_injection",
              "adc_sample_2_0/debug_data_injection"
            ]
          },
          "downsample_2_0_adc_data_out": {
            "ports": [
              "downsample_2_0/adc_data_out",
              "adc_data_out1"
            ]
          },
          "downsample_2_1_adc_data_out": {
            "ports": [
              "downsample_2_1/adc_data_out",
              "adc_data_out"
            ]
          },
          "ft_controller_0_adc_or_dac": {
            "ports": [
              "adc_or_dac",
              "adc_sample_2_0/adc_or_dac"
            ]
          },
          "ft_controller_0_ft_en": {
            "ports": [
              "ft_en",
              "adc_sample_2_0/ft_en"
            ]
          },
          "ft_controller_0_sample_frequency": {
            "ports": [
              "freq_div",
              "adc_sample_2_0/freq_div"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "downsample_2_0/adc_data_in"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "downsample_2_1/adc_data_in"
            ]
          }
        }
      },
      "WT_level_2": {
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "adc_data_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "adc_data_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_data_in_valid": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_data_valid": {
            "direction": "O"
          },
          "adc_data_out1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        },
        "components": {
          "c_addsub_6": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "system_c_addsub_1_1",
            "xci_path": "ip\\system_c_addsub_1_1\\system_c_addsub_1_1.xci",
            "inst_hier_path": "WT_level_2/c_addsub_6",
            "parameters": {
              "A_Type": {
                "value": "Signed"
              },
              "A_Width": {
                "value": "14"
              },
              "Add_Mode": {
                "value": "Subtract"
              },
              "B_Type": {
                "value": "Signed"
              },
              "B_Value": {
                "value": "00000000000000"
              },
              "B_Width": {
                "value": "14"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "15"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_2",
            "xci_path": "ip\\system_xlslice_0_2\\system_xlslice_0_2.xci",
            "inst_hier_path": "WT_level_2/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "14"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "15"
              }
            }
          },
          "xlslice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_1_0",
            "xci_path": "ip\\system_xlslice_1_0\\system_xlslice_1_0.xci",
            "inst_hier_path": "WT_level_2/xlslice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "14"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "15"
              }
            }
          },
          "downsample_2_2": {
            "vlnv": "xilinx.com:module_ref:downsample_2:1.0",
            "xci_name": "system_downsample_2_0_2",
            "xci_path": "ip\\system_downsample_2_0_2\\system_downsample_2_0_2.xci",
            "inst_hier_path": "WT_level_2/downsample_2_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "downsample_2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "adc_data_in": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "62500000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "adc_data_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          },
          "adc_sample_level_2_0": {
            "vlnv": "xilinx.com:module_ref:adc_sample_level_2:1.0",
            "xci_name": "system_adc_sample_level_2_0_0",
            "xci_path": "ip\\system_adc_sample_level_2_0_0\\system_adc_sample_level_2_0_0.xci",
            "inst_hier_path": "WT_level_2/adc_sample_level_2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "adc_sample_level_2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "adc_data_in": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "adc_data_in_valid": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "62500000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "adc_data_out_low_0": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_out_low_1": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_out_high_0": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_out_high_1": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_valid": {
                "direction": "O"
              }
            }
          },
          "c_addsub_5": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "system_c_addsub_0_3",
            "xci_path": "ip\\system_c_addsub_0_3\\system_c_addsub_0_3.xci",
            "inst_hier_path": "WT_level_2/c_addsub_5",
            "parameters": {
              "A_Type": {
                "value": "Signed"
              },
              "A_Width": {
                "value": "14"
              },
              "B_Type": {
                "value": "Signed"
              },
              "B_Value": {
                "value": "00000000000000"
              },
              "B_Width": {
                "value": "14"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "15"
              }
            }
          },
          "downsample_2_3": {
            "vlnv": "xilinx.com:module_ref:downsample_2:1.0",
            "xci_name": "system_downsample_2_1_0",
            "xci_path": "ip\\system_downsample_2_1_0\\system_downsample_2_1_0.xci",
            "inst_hier_path": "WT_level_2/downsample_2_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "downsample_2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "adc_data_in": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "62500000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "adc_data_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "adc_sample_2_0_adc_data_valid": {
            "ports": [
              "adc_data_in_valid",
              "adc_sample_level_2_0/adc_data_in_valid"
            ]
          },
          "adc_sample_level_2_0_adc_data_out_high_0": {
            "ports": [
              "adc_sample_level_2_0/adc_data_out_high_0",
              "c_addsub_6/B"
            ]
          },
          "adc_sample_level_2_0_adc_data_out_high_1": {
            "ports": [
              "adc_sample_level_2_0/adc_data_out_high_1",
              "c_addsub_6/A"
            ]
          },
          "adc_sample_level_2_0_adc_data_out_low_0": {
            "ports": [
              "adc_sample_level_2_0/adc_data_out_low_0",
              "c_addsub_5/B"
            ]
          },
          "adc_sample_level_2_0_adc_data_out_low_1": {
            "ports": [
              "adc_sample_level_2_0/adc_data_out_low_1",
              "c_addsub_5/A"
            ]
          },
          "adc_sample_level_2_0_adc_data_valid": {
            "ports": [
              "adc_sample_level_2_0/adc_data_valid",
              "adc_data_valid"
            ]
          },
          "c_addsub_5_S": {
            "ports": [
              "c_addsub_5/S",
              "xlslice_2/Din"
            ]
          },
          "c_addsub_6_S": {
            "ports": [
              "c_addsub_6/S",
              "xlslice_3/Din"
            ]
          },
          "clk_wiz_0_clk_out2": {
            "ports": [
              "CLK",
              "c_addsub_5/CLK",
              "downsample_2_2/clk",
              "downsample_2_3/clk",
              "adc_sample_level_2_0/clk",
              "c_addsub_6/CLK"
            ]
          },
          "delay_handler_0_lowpass_lvl_1_to_lvl_2_out": {
            "ports": [
              "adc_data_in",
              "adc_sample_level_2_0/adc_data_in"
            ]
          },
          "downsample_2_2_adc_data_out1": {
            "ports": [
              "downsample_2_2/adc_data_out",
              "adc_data_out"
            ]
          },
          "downsample_2_3_adc_data_out": {
            "ports": [
              "downsample_2_3/adc_data_out",
              "adc_data_out1"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "downsample_2_2/adc_data_in"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "xlslice_3/Dout",
              "downsample_2_3/adc_data_in"
            ]
          }
        }
      },
      "WT_level_1_reconstruction": {
        "ports": {
          "adc_data_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "S": {
            "type": "data",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_data_in1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          }
        },
        "components": {
          "upsample_2_1": {
            "vlnv": "xilinx.com:module_ref:upsample_2:1.0",
            "xci_name": "system_upsample_2_0_1",
            "xci_path": "ip\\system_upsample_2_0_1\\system_upsample_2_0_1.xci",
            "inst_hier_path": "WT_level_1_reconstruction/upsample_2_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "upsample_2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "adc_data_in": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "adc_data_0_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_1_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          },
          "c_addsub_2": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "system_c_addsub_0_2",
            "xci_path": "ip\\system_c_addsub_0_2\\system_c_addsub_0_2.xci",
            "inst_hier_path": "WT_level_1_reconstruction/c_addsub_2",
            "parameters": {
              "A_Type": {
                "value": "Signed"
              },
              "A_Width": {
                "value": "14"
              },
              "B_Type": {
                "value": "Signed"
              },
              "B_Value": {
                "value": "00000000000000"
              },
              "B_Width": {
                "value": "14"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "15"
              }
            }
          },
          "c_addsub_3": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "system_c_addsub_1_0",
            "xci_path": "ip\\system_c_addsub_1_0\\system_c_addsub_1_0.xci",
            "inst_hier_path": "WT_level_1_reconstruction/c_addsub_3",
            "parameters": {
              "A_Type": {
                "value": "Signed"
              },
              "A_Width": {
                "value": "14"
              },
              "Add_Mode": {
                "value": "Subtract"
              },
              "B_Type": {
                "value": "Signed"
              },
              "B_Value": {
                "value": "00000000000000"
              },
              "B_Width": {
                "value": "14"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "15"
              }
            }
          },
          "c_addsub_4": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "system_c_addsub_2_0",
            "xci_path": "ip\\system_c_addsub_2_0\\system_c_addsub_2_0.xci",
            "inst_hier_path": "WT_level_1_reconstruction/c_addsub_4",
            "parameters": {
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "16"
              }
            }
          },
          "upsample_2_0": {
            "vlnv": "xilinx.com:module_ref:upsample_2:1.0",
            "xci_name": "system_upsample_2_0_0",
            "xci_path": "ip\\system_upsample_2_0_0\\system_upsample_2_0_0.xci",
            "inst_hier_path": "WT_level_1_reconstruction/upsample_2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "upsample_2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "adc_data_in": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
                      "maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
                      "long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
                      "}"
                    ],
                    "value_src": "const_prop"
                  }
                }
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "adc_data_0_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_1_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "CLK",
              "c_addsub_3/CLK",
              "c_addsub_2/CLK",
              "c_addsub_4/CLK",
              "upsample_2_0/clk",
              "upsample_2_1/clk"
            ]
          },
          "c_addsub_2_S": {
            "ports": [
              "c_addsub_2/S",
              "c_addsub_4/A"
            ]
          },
          "c_addsub_3_S": {
            "ports": [
              "c_addsub_3/S",
              "c_addsub_4/B"
            ]
          },
          "c_addsub_4_S": {
            "ports": [
              "c_addsub_4/S",
              "S"
            ]
          },
          "delay_handler_0_lowpass_lvl_1_to_lvl_final_out": {
            "ports": [
              "adc_data_in1",
              "upsample_2_0/adc_data_in"
            ]
          },
          "glb_hot_mux_0_out": {
            "ports": [
              "adc_data_in",
              "upsample_2_1/adc_data_in"
            ]
          },
          "upsample_2_0_adc_data_0_out": {
            "ports": [
              "upsample_2_0/adc_data_0_out",
              "c_addsub_2/A"
            ]
          },
          "upsample_2_0_adc_data_1_out": {
            "ports": [
              "upsample_2_0/adc_data_1_out",
              "c_addsub_2/B"
            ]
          },
          "upsample_2_1_adc_data_0_out": {
            "ports": [
              "upsample_2_1/adc_data_0_out",
              "c_addsub_3/A"
            ]
          },
          "upsample_2_1_adc_data_1_out": {
            "ports": [
              "upsample_2_1/adc_data_1_out",
              "c_addsub_3/B"
            ]
          }
        }
      },
      "ZYNC_and_CFG": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          }
        },
        "ports": {
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gpio_io_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio2_io_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio2_io_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio2_io_o1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio2_io_i1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "system_processing_system7_0_0",
            "xci_path": "ip\\system_processing_system7_0_0\\system_processing_system7_0_0.xci",
            "inst_hier_path": "ZYNC_and_CFG/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666672"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666666"
              },
              "PCW_CAN0_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "125000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "667"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DCI_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.159"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "EMIO"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_4K_TIMER": {
                "value": "0"
              },
              "PCW_EN_CAN0": {
                "value": "0"
              },
              "PCW_EN_CAN1": {
                "value": "0"
              },
              "PCW_EN_CLK0_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "0"
              },
              "PCW_EN_DDR": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CAN1": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET1": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C1": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_PJTAG": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI0": {
                "value": "1"
              },
              "PCW_EN_EMIO_SPI1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SRAM_INT": {
                "value": "0"
              },
              "PCW_EN_EMIO_TRACE": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC0": {
                "value": "1"
              },
              "PCW_EN_EMIO_TTC1": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_WDT": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO1": {
                "value": "0"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_ENET1": {
                "value": "0"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_I2C0": {
                "value": "1"
              },
              "PCW_EN_I2C1": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_PJTAG": {
                "value": "0"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_SDIO1": {
                "value": "0"
              },
              "PCW_EN_SMC": {
                "value": "0"
              },
              "PCW_EN_SPI0": {
                "value": "1"
              },
              "PCW_EN_SPI1": {
                "value": "1"
              },
              "PCW_EN_TRACE": {
                "value": "0"
              },
              "PCW_EN_TTC0": {
                "value": "1"
              },
              "PCW_EN_TTC1": {
                "value": "0"
              },
              "PCW_EN_UART0": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "1"
              },
              "PCW_EN_USB1": {
                "value": "0"
              },
              "PCW_EN_WDT": {
                "value": "0"
              },
              "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK_CLK0_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "250"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_GRP_INT_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_I2C0_IO": {
                "value": "MIO 50 .. 51"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_I2C1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_I2C_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_IMPORT_BOARD_PRESET": {
                "value": "cfg/red_pitaya.xml"
              },
              "PCW_IRQ_F2P_MODE": {
                "value": "DIRECT"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "out"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": [
                  "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
                  "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#GPIO#GPIO"
                ]
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#gpio[52]#gpio[53]"
              },
              "PCW_NAND_CYCLES_T_AR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_CLR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_REA": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_WC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_OVERRIDE_BASIC_CLOCK": {
                "value": "0"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.080"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.063"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.057"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.068"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.047"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.025"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.006"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.017"
              },
              "PCW_PCAP_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PLL_BYPASSMODE_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFCFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 46"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_WP_IO": {
                "value": "MIO 47"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SD1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_SMC_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SMC_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_SPI0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI0_SPI0_IO": {
                "value": "EMIO"
              },
              "PCW_SPI1_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_GRP_SS2_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI1_SPI1_IO": {
                "value": "MIO 10 .. 15"
              },
              "PCW_SPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666666"
              },
              "PCW_SPI_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_S_AXI_HP0_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP1_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP2_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP3_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_TPIU_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_TRACE_INTERNAL_WIDTH": {
                "value": "2"
              },
              "PCW_TRACE_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_TTC0_TTC0_IO": {
                "value": "EMIO"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_UART0_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART0_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART0_UART0_IO": {
                "value": "MIO 14 .. 15"
              },
              "PCW_UART1_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 8 .. 9"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_ADV_ENABLE": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_AL": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "16 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                "value": "101.239"
              },
              "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                "value": "79.5025"
              },
              "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                "value": "60.536"
              },
              "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                "value": "71.7715"
              },
              "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                "value": "104.5365"
              },
              "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                "value": "70.676"
              },
              "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                "value": "59.1615"
              },
              "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                "value": "81.319"
              },
              "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_ECC": {
                "value": "Disabled"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_HIGH_TEMP": {
                "value": "Normal (0-85)"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41J256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_IO": {
                "value": "MIO 48"
              },
              "PCW_USB0_USB0_IO": {
                "value": "MIO 28 .. 39"
              },
              "PCW_USB1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_USB_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_USE_AXI_NONSECURE": {
                "value": "0"
              },
              "PCW_USE_CROSS_TRIGGER": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_WDT_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_ENABLE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              },
              "S_AXI_HP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_0",
            "xci_path": "ip\\system_axi_gpio_0_0\\system_axi_gpio_0_0.xci",
            "inst_hier_path": "ZYNC_and_CFG/axi_gpio_0",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "0"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x8C180001"
              },
              "C_DOUT_DEFAULT_2": {
                "value": "0x00002000"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_gpio_1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_1",
            "xci_path": "ip\\system_axi_gpio_0_1\\system_axi_gpio_0_1.xci",
            "inst_hier_path": "ZYNC_and_CFG/axi_gpio_1",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000000"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "0"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_gpio_3": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_2_0",
            "xci_path": "ip\\system_axi_gpio_2_0\\system_axi_gpio_2_0.xci",
            "inst_hier_path": "ZYNC_and_CFG/axi_gpio_3",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "0"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000000"
              },
              "C_DOUT_DEFAULT_2": {
                "value": "0x00000000"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "rst_ps7_0_125M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_rst_ps7_0_125M_0",
            "xci_path": "ip\\system_rst_ps7_0_125M_0\\system_rst_ps7_0_125M_0.xci",
            "inst_hier_path": "ZYNC_and_CFG/rst_ps7_0_125M"
          },
          "axi_gpio_2": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_2",
            "xci_path": "ip\\system_axi_gpio_0_2\\system_axi_gpio_0_2.xci",
            "inst_hier_path": "ZYNC_and_CFG/axi_gpio_2",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x0000002C"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\system_ps7_0_axi_periph_0\\system_ps7_0_axi_periph_0.xci",
            "inst_hier_path": "ZYNC_and_CFG/ps7_0_axi_periph",
            "xci_name": "system_ps7_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_0",
                "xci_path": "ip\\system_xbar_0\\system_xbar_0.xci",
                "inst_hier_path": "ZYNC_and_CFG/ps7_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_0",
                    "xci_path": "ip\\system_auto_pc_0\\system_auto_pc_0.xci",
                    "inst_hier_path": "ZYNC_and_CFG/ps7_0_axi_periph/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "ps7_0_axi_periph/S00_AXI"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph/M00_AXI",
              "axi_gpio_0/S_AXI"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph/M01_AXI",
              "axi_gpio_1/S_AXI"
            ]
          },
          "ps7_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "axi_gpio_2/S_AXI",
              "ps7_0_axi_periph/M02_AXI"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph/M03_AXI",
              "axi_gpio_3/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_gpio_0/gpio2_io_o",
              "gpio2_io_o"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "gpio_io_o"
            ]
          },
          "axi_gpio_1_gpio_io_o": {
            "ports": [
              "axi_gpio_1/gpio_io_o",
              "gpio_io_o1"
            ]
          },
          "axi_gpio_2_gpio_io_o": {
            "ports": [
              "axi_gpio_2/gpio_io_o",
              "gpio_io_o3"
            ]
          },
          "axi_gpio_3_gpio2_io_o": {
            "ports": [
              "axi_gpio_3/gpio2_io_o",
              "gpio2_io_o1"
            ]
          },
          "axi_gpio_3_gpio_io_o": {
            "ports": [
              "axi_gpio_3/gpio_io_o",
              "gpio_io_o2"
            ]
          },
          "debug_mux_0_debug_mux_out": {
            "ports": [
              "gpio2_io_i",
              "axi_gpio_1/gpio2_io_i"
            ]
          },
          "ft_controller_0_gpio_5": {
            "ports": [
              "gpio2_io_i1",
              "axi_gpio_2/gpio2_io_i"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "processing_system7_0/S_AXI_HP0_ACLK",
              "ps7_0_axi_periph/S00_ACLK",
              "rst_ps7_0_125M/slowest_sync_clk",
              "axi_gpio_0/s_axi_aclk",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/ACLK",
              "axi_gpio_1/s_axi_aclk",
              "ps7_0_axi_periph/M01_ACLK",
              "ps7_0_axi_periph/M02_ACLK",
              "axi_gpio_2/s_axi_aclk",
              "ps7_0_axi_periph/M03_ACLK",
              "axi_gpio_3/s_axi_aclk"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "rst_ps7_0_125M/ext_reset_in"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_125M/peripheral_aresetn",
              "peripheral_aresetn",
              "ps7_0_axi_periph/S00_ARESETN",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/ARESETN",
              "axi_gpio_1/s_axi_aresetn",
              "ps7_0_axi_periph/M01_ARESETN",
              "ps7_0_axi_periph/M02_ARESETN",
              "axi_gpio_2/s_axi_aresetn",
              "ps7_0_axi_periph/M03_ARESETN",
              "axi_gpio_3/s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          }
        }
      },
      "Thresholding": {
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "median_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "detail_level": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "gpio_cfg": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "gpio_cfg_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "threshold_detail_level": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "threshold_out_dbg": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "denoise_lvl_1": {
            "direction": "O"
          },
          "denoise_lvl_2": {
            "direction": "O"
          },
          "reconsruct_lvl_2": {
            "direction": "O"
          },
          "median_out1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "detail_level1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "threshold_detail_level1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "threshold_out_dbg1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        },
        "components": {
          "Universal": {
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "median_out": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "P": {
                "type": "data",
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "median_out1": {
                "type": "data",
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "P1": {
                "type": "data",
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "B": {
                "type": "data",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "s_axis_a_tvalid": {
                "direction": "I"
              },
              "s_axis_a_tdata": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "B1": {
                "type": "data",
                "direction": "I",
                "left": "5",
                "right": "0"
              }
            },
            "components": {
              "mult_gen_0": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "system_mult_gen_0_0",
                "xci_path": "ip\\system_mult_gen_0_0\\system_mult_gen_0_0.xci",
                "inst_hier_path": "Thresholding/Universal/mult_gen_0",
                "parameters": {
                  "MultType": {
                    "value": "Parallel_Multiplier"
                  },
                  "Multiplier_Construction": {
                    "value": "Use_Mults"
                  },
                  "OptGoal": {
                    "value": "Area"
                  },
                  "PipeStages": {
                    "value": "3"
                  },
                  "PortAType": {
                    "value": "Unsigned"
                  },
                  "PortAWidth": {
                    "value": "14"
                  },
                  "PortBType": {
                    "value": "Unsigned"
                  },
                  "PortBWidth": {
                    "value": "14"
                  }
                }
              },
              "mult_gen_1": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "system_mult_gen_0_1",
                "xci_path": "ip\\system_mult_gen_0_1\\system_mult_gen_0_1.xci",
                "inst_hier_path": "Thresholding/Universal/mult_gen_1",
                "parameters": {
                  "MultType": {
                    "value": "Parallel_Multiplier"
                  },
                  "Multiplier_Construction": {
                    "value": "Use_Mults"
                  },
                  "OptGoal": {
                    "value": "Area"
                  },
                  "PipeStages": {
                    "value": "3"
                  },
                  "PortAType": {
                    "value": "Unsigned"
                  },
                  "PortAWidth": {
                    "value": "14"
                  },
                  "PortBType": {
                    "value": "Unsigned"
                  },
                  "PortBWidth": {
                    "value": "14"
                  }
                }
              },
              "floating_point_6": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "system_floating_point_1_1",
                "xci_path": "ip\\system_floating_point_1_1\\system_floating_point_1_1.xci",
                "inst_hier_path": "Thresholding/Universal/floating_point_6",
                "parameters": {
                  "A_Precision_Type": {
                    "value": "Single"
                  },
                  "C_A_Exponent_Width": {
                    "value": "8"
                  },
                  "C_A_Fraction_Width": {
                    "value": "24"
                  },
                  "C_Accum_Input_Msb": {
                    "value": "-1"
                  },
                  "C_Accum_Lsb": {
                    "value": "-10"
                  },
                  "C_Accum_Msb": {
                    "value": "32"
                  },
                  "C_Latency": {
                    "value": "22"
                  },
                  "C_Mult_Usage": {
                    "value": "Medium_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Flow_Control": {
                    "value": "NonBlocking"
                  },
                  "Has_RESULT_TREADY": {
                    "value": "false"
                  },
                  "Operation_Type": {
                    "value": "Logarithm"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "mult_gen_3": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "system_mult_gen_2_1",
                "xci_path": "ip\\system_mult_gen_2_1\\system_mult_gen_2_1.xci",
                "inst_hier_path": "Thresholding/Universal/mult_gen_3",
                "parameters": {
                  "MultType": {
                    "value": "Parallel_Multiplier"
                  },
                  "Multiplier_Construction": {
                    "value": "Use_LUTs"
                  },
                  "OptGoal": {
                    "value": "Speed"
                  },
                  "PipeStages": {
                    "value": "2"
                  },
                  "PortAType": {
                    "value": "Unsigned"
                  },
                  "PortAWidth": {
                    "value": "8"
                  },
                  "PortBType": {
                    "value": "Unsigned"
                  },
                  "PortBWidth": {
                    "value": "6"
                  }
                }
              },
              "floating_point_7": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "system_floating_point_6_0",
                "xci_path": "ip\\system_floating_point_6_0\\system_floating_point_6_0.xci",
                "inst_hier_path": "Thresholding/Universal/floating_point_7",
                "parameters": {
                  "A_Precision_Type": {
                    "value": "Single"
                  },
                  "C_A_Exponent_Width": {
                    "value": "8"
                  },
                  "C_A_Fraction_Width": {
                    "value": "24"
                  },
                  "C_Accum_Input_Msb": {
                    "value": "-1"
                  },
                  "C_Accum_Lsb": {
                    "value": "-10"
                  },
                  "C_Accum_Msb": {
                    "value": "32"
                  },
                  "C_Latency": {
                    "value": "6"
                  },
                  "C_Mult_Usage": {
                    "value": "No_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "6"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "2"
                  },
                  "Flow_Control": {
                    "value": "NonBlocking"
                  },
                  "Has_RESULT_TREADY": {
                    "value": "false"
                  },
                  "Operation_Type": {
                    "value": "Float_to_fixed"
                  },
                  "Result_Precision_Type": {
                    "value": "Custom"
                  }
                }
              },
              "floating_point_8": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "system_floating_point_7_0",
                "xci_path": "ip\\system_floating_point_7_0\\system_floating_point_7_0.xci",
                "inst_hier_path": "Thresholding/Universal/floating_point_8",
                "parameters": {
                  "A_Precision_Type": {
                    "value": "Int32"
                  },
                  "C_A_Exponent_Width": {
                    "value": "32"
                  },
                  "C_A_Fraction_Width": {
                    "value": "0"
                  },
                  "C_Accum_Input_Msb": {
                    "value": "-1"
                  },
                  "C_Accum_Lsb": {
                    "value": "-10"
                  },
                  "C_Accum_Msb": {
                    "value": "32"
                  },
                  "C_Latency": {
                    "value": "6"
                  },
                  "C_Mult_Usage": {
                    "value": "No_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Flow_Control": {
                    "value": "NonBlocking"
                  },
                  "Has_RESULT_TREADY": {
                    "value": "false"
                  },
                  "Operation_Type": {
                    "value": "Fixed_to_float"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_9": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "system_floating_point_8_0",
                "xci_path": "ip\\system_floating_point_8_0\\system_floating_point_8_0.xci",
                "inst_hier_path": "Thresholding/Universal/floating_point_9",
                "parameters": {
                  "A_Precision_Type": {
                    "value": "Single"
                  },
                  "C_A_Exponent_Width": {
                    "value": "8"
                  },
                  "C_A_Fraction_Width": {
                    "value": "24"
                  },
                  "C_Accum_Input_Msb": {
                    "value": "-1"
                  },
                  "C_Accum_Lsb": {
                    "value": "-10"
                  },
                  "C_Accum_Msb": {
                    "value": "32"
                  },
                  "C_Latency": {
                    "value": "28"
                  },
                  "C_Mult_Usage": {
                    "value": "No_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Flow_Control": {
                    "value": "NonBlocking"
                  },
                  "Has_RESULT_TREADY": {
                    "value": "false"
                  },
                  "Operation_Type": {
                    "value": "Square_root"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_10": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "system_floating_point_6_1",
                "xci_path": "ip\\system_floating_point_6_1\\system_floating_point_6_1.xci",
                "inst_hier_path": "Thresholding/Universal/floating_point_10",
                "parameters": {
                  "A_Precision_Type": {
                    "value": "Single"
                  },
                  "C_A_Exponent_Width": {
                    "value": "8"
                  },
                  "C_A_Fraction_Width": {
                    "value": "24"
                  },
                  "C_Accum_Input_Msb": {
                    "value": "-1"
                  },
                  "C_Accum_Lsb": {
                    "value": "-10"
                  },
                  "C_Accum_Msb": {
                    "value": "32"
                  },
                  "C_Latency": {
                    "value": "8"
                  },
                  "C_Mult_Usage": {
                    "value": "Medium_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Flow_Control": {
                    "value": "NonBlocking"
                  },
                  "Has_RESULT_TREADY": {
                    "value": "false"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "mult_gen_2": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "system_mult_gen_0_2",
                "xci_path": "ip\\system_mult_gen_0_2\\system_mult_gen_0_2.xci",
                "inst_hier_path": "Thresholding/Universal/mult_gen_2",
                "parameters": {
                  "MultType": {
                    "value": "Parallel_Multiplier"
                  },
                  "Multiplier_Construction": {
                    "value": "Use_LUTs"
                  },
                  "OptGoal": {
                    "value": "Speed"
                  },
                  "PipeStages": {
                    "value": "2"
                  },
                  "PortAType": {
                    "value": "Unsigned"
                  },
                  "PortAWidth": {
                    "value": "8"
                  },
                  "PortBType": {
                    "value": "Unsigned"
                  },
                  "PortBWidth": {
                    "value": "6"
                  }
                }
              }
            },
            "interface_nets": {
              "floating_point_10_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_10/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_A"
                ]
              },
              "floating_point_6_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_6/M_AXIS_RESULT",
                  "floating_point_9/S_AXIS_A"
                ]
              },
              "floating_point_9_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_9/M_AXIS_RESULT",
                  "floating_point_7/S_AXIS_A"
                ]
              }
            },
            "nets": {
              "axis_red_pitaya_adc_0_adc_clk": {
                "ports": [
                  "CLK",
                  "mult_gen_1/CLK",
                  "floating_point_6/aclk",
                  "floating_point_8/aclk",
                  "floating_point_7/aclk",
                  "mult_gen_3/CLK",
                  "mult_gen_2/CLK",
                  "floating_point_9/aclk",
                  "floating_point_10/aclk",
                  "mult_gen_0/CLK"
                ]
              },
              "floating_point_7_m_axis_result_tdata": {
                "ports": [
                  "floating_point_7/m_axis_result_tdata",
                  "mult_gen_2/A",
                  "mult_gen_3/A"
                ]
              },
              "floating_point_8_m_axis_result_tdata": {
                "ports": [
                  "floating_point_8/m_axis_result_tdata",
                  "floating_point_10/s_axis_a_tdata",
                  "floating_point_10/s_axis_b_tdata"
                ]
              },
              "floating_point_8_m_axis_result_tvalid": {
                "ports": [
                  "floating_point_8/m_axis_result_tvalid",
                  "floating_point_10/s_axis_a_tvalid",
                  "floating_point_10/s_axis_b_tvalid"
                ]
              },
              "mult_gen_0_P": {
                "ports": [
                  "mult_gen_0/P",
                  "P"
                ]
              },
              "mult_gen_1_P": {
                "ports": [
                  "mult_gen_1/P",
                  "P1"
                ]
              },
              "mult_gen_2_P": {
                "ports": [
                  "mult_gen_2/P",
                  "mult_gen_1/B"
                ]
              },
              "mult_gen_3_P": {
                "ports": [
                  "mult_gen_3/P",
                  "mult_gen_0/B"
                ]
              },
              "tresholding_0_median_out": {
                "ports": [
                  "median_out",
                  "mult_gen_0/A"
                ]
              },
              "tresholding_0_universal_threshold_constant_level_1": {
                "ports": [
                  "B",
                  "mult_gen_3/B"
                ]
              },
              "tresholding_0_window_len": {
                "ports": [
                  "s_axis_a_tdata",
                  "floating_point_8/s_axis_a_tdata"
                ]
              },
              "tresholding_0_window_len_valid": {
                "ports": [
                  "s_axis_a_tvalid",
                  "floating_point_8/s_axis_a_tvalid"
                ]
              },
              "tresholding_1_median_out": {
                "ports": [
                  "median_out1",
                  "mult_gen_1/A"
                ]
              },
              "tresholding_1_universal_threshold_constant_level_2": {
                "ports": [
                  "B1",
                  "mult_gen_2/B"
                ]
              }
            }
          },
          "tresholding_0": {
            "vlnv": "xilinx.com:module_ref:tresholding:1.0",
            "xci_name": "system_tresholding_0_0",
            "xci_path": "ip\\system_tresholding_0_0\\system_tresholding_0_0.xci",
            "inst_hier_path": "Thresholding/tresholding_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "tresholding",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "detail_level": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "gpio_cfg": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "gpio_cfg_2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "multresult": {
                "direction": "I",
                "left": "27",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 28",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "threshold_detail_level": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "median_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "threshold_out_dbg": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "universal_threshold_constant_level_1": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "universal_threshold_constant_level_2": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "window_len": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "window_len_valid": {
                "direction": "O"
              },
              "denoise_lvl_1": {
                "direction": "O"
              },
              "denoise_lvl_2": {
                "direction": "O"
              },
              "reconsruct_lvl_2": {
                "direction": "O"
              }
            }
          },
          "tresholding_1": {
            "vlnv": "xilinx.com:module_ref:tresholding:1.0",
            "xci_name": "system_tresholding_0_1",
            "xci_path": "ip\\system_tresholding_0_1\\system_tresholding_0_1.xci",
            "inst_hier_path": "Thresholding/tresholding_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "tresholding",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "detail_level": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "gpio_cfg": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "gpio_cfg_2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "multresult": {
                "direction": "I",
                "left": "27",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 28",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "threshold_detail_level": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "median_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "threshold_out_dbg": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "universal_threshold_constant_level_1": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "universal_threshold_constant_level_2": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "window_len": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "window_len_valid": {
                "direction": "O"
              },
              "denoise_lvl_1": {
                "direction": "O"
              },
              "denoise_lvl_2": {
                "direction": "O"
              },
              "reconsruct_lvl_2": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "gpio_cfg_2",
              "tresholding_0/gpio_cfg_2",
              "tresholding_1/gpio_cfg_2"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "gpio_cfg",
              "tresholding_0/gpio_cfg",
              "tresholding_1/gpio_cfg"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "CLK",
              "Universal/CLK",
              "tresholding_0/clk",
              "tresholding_1/clk"
            ]
          },
          "downsample_2_1_adc_data_out": {
            "ports": [
              "detail_level",
              "tresholding_0/detail_level"
            ]
          },
          "downsample_2_3_adc_data_out": {
            "ports": [
              "detail_level1",
              "tresholding_1/detail_level"
            ]
          },
          "mult_gen_0_P": {
            "ports": [
              "Universal/P",
              "tresholding_0/multresult"
            ]
          },
          "mult_gen_1_P": {
            "ports": [
              "Universal/P1",
              "tresholding_1/multresult"
            ]
          },
          "tresholding_0_denoise_lvl_1": {
            "ports": [
              "tresholding_0/denoise_lvl_1",
              "denoise_lvl_1"
            ]
          },
          "tresholding_0_denoise_lvl_2": {
            "ports": [
              "tresholding_0/denoise_lvl_2",
              "denoise_lvl_2"
            ]
          },
          "tresholding_0_median_out": {
            "ports": [
              "tresholding_0/median_out",
              "median_out",
              "Universal/median_out"
            ]
          },
          "tresholding_0_reconsruct_lvl_2": {
            "ports": [
              "tresholding_0/reconsruct_lvl_2",
              "reconsruct_lvl_2"
            ]
          },
          "tresholding_0_threshold_detail_level": {
            "ports": [
              "tresholding_0/threshold_detail_level",
              "threshold_detail_level"
            ]
          },
          "tresholding_0_threshold_out_dbg": {
            "ports": [
              "tresholding_0/threshold_out_dbg",
              "threshold_out_dbg"
            ]
          },
          "tresholding_0_universal_threshold_constant_level_1": {
            "ports": [
              "tresholding_0/universal_threshold_constant_level_1",
              "Universal/B"
            ]
          },
          "tresholding_0_window_len": {
            "ports": [
              "tresholding_0/window_len",
              "Universal/s_axis_a_tdata"
            ]
          },
          "tresholding_0_window_len_valid": {
            "ports": [
              "tresholding_0/window_len_valid",
              "Universal/s_axis_a_tvalid"
            ]
          },
          "tresholding_1_median_out": {
            "ports": [
              "tresholding_1/median_out",
              "median_out1",
              "Universal/median_out1"
            ]
          },
          "tresholding_1_threshold_detail_level": {
            "ports": [
              "tresholding_1/threshold_detail_level",
              "threshold_detail_level1"
            ]
          },
          "tresholding_1_threshold_out_dbg": {
            "ports": [
              "tresholding_1/threshold_out_dbg",
              "threshold_out_dbg1"
            ]
          },
          "tresholding_1_universal_threshold_constant_level_2": {
            "ports": [
              "tresholding_1/universal_threshold_constant_level_2",
              "Universal/B1"
            ]
          }
        }
      },
      "Output_mux_and_DAC": {
        "interface_ports": {
          "S_AXIS_A": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "ddr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "locked": {
            "direction": "I"
          },
          "dac_clk_o": {
            "type": "clk",
            "direction": "O"
          },
          "dac_rst_o": {
            "type": "rst",
            "direction": "O"
          },
          "dac_sel_o": {
            "direction": "O"
          },
          "dac_wrt_o": {
            "direction": "O"
          },
          "dac_dat_o": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "S_AXIS_OUT_tdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "S_AXIS_OUT_tvalid": {
            "direction": "O"
          },
          "adc_data_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_data_valid": {
            "direction": "I"
          },
          "adc_data_in1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_data_in2": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_data_valid1": {
            "direction": "I"
          },
          "adc_data_in3": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_data_in4": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "adc_data_in5": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "gpio_output_selector": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "axis_red_pitaya_dac_0": {
            "vlnv": "pavel-demin:user:axis_red_pitaya_dac:1.0",
            "xci_name": "system_axis_red_pitaya_dac_0_0",
            "xci_path": "ip\\system_axis_red_pitaya_dac_0_0\\system_axis_red_pitaya_dac_0_0.xci",
            "inst_hier_path": "Output_mux_and_DAC/axis_red_pitaya_dac_0"
          },
          "output_mux": {
            "interface_ports": {
              "S_AXIS_A": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "adc_data_in": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "adc_data_valid": {
                "direction": "I"
              },
              "adc_data_in1": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "adc_data_in2": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "adc_data_valid1": {
                "direction": "I"
              },
              "adc_data_in3": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "adc_data_in4": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "adc_data_in5": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "gpio_output_selector": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "S_AXIS_OUT_tdata": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "S_AXIS_OUT_tvalid": {
                "direction": "O"
              }
            },
            "components": {
              "axi_convert_2_w_14_0": {
                "vlnv": "xilinx.com:module_ref:axi_convert_2_w_14:1.0",
                "xci_name": "system_axi_convert_2_w_14_0_0",
                "xci_path": "ip\\system_axi_convert_2_w_14_0_0\\system_axi_convert_2_w_14_0_0.xci",
                "inst_hier_path": "Output_mux_and_DAC/output_mux/axi_convert_2_w_14_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axi_convert_2_w_14",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "adc_data_in": {
                    "direction": "I",
                    "left": "15",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": [
                          "xilinx.com:interface:datatypes:1.0 {",
                          "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
                          "maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
                          "long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
                          "}"
                        ],
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "adc_data_valid": {
                    "direction": "I"
                  },
                  "S_AXIS_OUT_tdata": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "S_AXIS_IN_tvalid": {
                    "direction": "O"
                  }
                }
              },
              "axi_convert_2_w_14_1": {
                "vlnv": "xilinx.com:module_ref:axi_convert_2_w_14:1.0",
                "xci_name": "system_axi_convert_2_w_14_0_1",
                "xci_path": "ip\\system_axi_convert_2_w_14_0_1\\system_axi_convert_2_w_14_0_1.xci",
                "inst_hier_path": "Output_mux_and_DAC/output_mux/axi_convert_2_w_14_1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axi_convert_2_w_14",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "adc_data_in": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "adc_data_valid": {
                    "direction": "I"
                  },
                  "S_AXIS_OUT_tdata": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "S_AXIS_IN_tvalid": {
                    "direction": "O"
                  }
                }
              },
              "axi_convert_2_w_14_2": {
                "vlnv": "xilinx.com:module_ref:axi_convert_2_w_14:1.0",
                "xci_name": "system_axi_convert_2_w_14_1_0",
                "xci_path": "ip\\system_axi_convert_2_w_14_1_0\\system_axi_convert_2_w_14_1_0.xci",
                "inst_hier_path": "Output_mux_and_DAC/output_mux/axi_convert_2_w_14_2",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axi_convert_2_w_14",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "adc_data_in": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "adc_data_valid": {
                    "direction": "I"
                  },
                  "S_AXIS_OUT_tdata": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "S_AXIS_IN_tvalid": {
                    "direction": "O"
                  }
                }
              },
              "axi_convert_2_w_14_3": {
                "vlnv": "xilinx.com:module_ref:axi_convert_2_w_14:1.0",
                "xci_name": "system_axi_convert_2_w_14_2_0",
                "xci_path": "ip\\system_axi_convert_2_w_14_2_0\\system_axi_convert_2_w_14_2_0.xci",
                "inst_hier_path": "Output_mux_and_DAC/output_mux/axi_convert_2_w_14_3",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axi_convert_2_w_14",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "adc_data_in": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "adc_data_valid": {
                    "direction": "I"
                  },
                  "S_AXIS_OUT_tdata": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "S_AXIS_IN_tvalid": {
                    "direction": "O"
                  }
                }
              },
              "fft_axi_convert_0": {
                "vlnv": "xilinx.com:module_ref:fft_axi_convert:1.0",
                "xci_name": "system_fft_axi_convert_0_0",
                "xci_path": "ip\\system_fft_axi_convert_0_0\\system_fft_axi_convert_0_0.xci",
                "inst_hier_path": "Output_mux_and_DAC/output_mux/fft_axi_convert_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "fft_axi_convert",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "S_AXIS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "LAYERED_METADATA": {
                        "value": [
                          "xilinx.com:interface:datatypes:1.0 {",
                          "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency width format long minimum {}",
                          "maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency",
                          "fractwidth format long minimum {} maximum {}} value 19} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} TDATA_WIDTH 32 TUSER {datatype {name",
                          "{attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0}",
                          "bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_underflow {name {attribs {resolve_type immediate dependency {} format string minimum",
                          "{} maximum {}} value underflow} enabled {attribs {resolve_type generated dependency underflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate",
                          "dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency underflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs",
                          "{resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value",
                          "overflow} enabled {attribs {resolve_type generated dependency overflow_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format",
                          "string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated",
                          "dependency overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_invalid_op {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value invalid_op}",
                          "enabled {attribs {resolve_type generated dependency invalid_op_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string",
                          "minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency invalid_op_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated",
                          "dependency invalid_op_bitoffset format long minimum {} maximum {}} value 0}}} field_div_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value",
                          "div_by_zero} enabled {attribs {resolve_type generated dependency div_by_zero_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {}",
                          "format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency div_by_zero_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type",
                          "generated dependency div_by_zero_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_input_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {}",
                          "maximum {}} value accum_input_overflow} enabled {attribs {resolve_type generated dependency accum_input_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs",
                          "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_input_overflow_bitwidth format long minimum {} maximum",
                          "{}} value 0} bitoffset {attribs {resolve_type generated dependency accum_input_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_overflow {name {attribs {resolve_type",
                          "immediate dependency {} format string minimum {} maximum {}} value accum_overflow} enabled {attribs {resolve_type generated dependency accum_overflow_enabled format bool minimum {} maximum {}} value",
                          "false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_overflow_bitwidth format",
                          "long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_a_tuser {name {attribs",
                          "{resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_tuser_enabled format bool minimum {} maximum {}} value",
                          "false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_tuser_bitwidth format long",
                          "minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency a_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type",
                          "immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_tuser_enabled format bool minimum {} maximum {}} value false} datatype",
                          "{name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_tuser_bitwidth format long minimum {} maximum",
                          "{}} value 0} bitoffset {attribs {resolve_type generated dependency b_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_c_tuser {name {attribs {resolve_type immediate dependency {}",
                          "format string minimum {} maximum {}} value c_tuser} enabled {attribs {resolve_type generated dependency c_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs",
                          "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency c_tuser_bitwidth format long minimum {} maximum {}} value 0}",
                          "bitoffset {attribs {resolve_type generated dependency c_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_operation_tuser {name {attribs {resolve_type immediate dependency {} format",
                          "string minimum {} maximum {}} value operation_tuser} enabled {attribs {resolve_type generated dependency operation_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs",
                          "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency operation_tuser_bitwidth format long minimum {} maximum {}}",
                          "value 0} bitoffset {attribs {resolve_type generated dependency operation_tuser_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0",
                          "}"
                        ],
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_IN_tdata",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TUSER": {
                        "physical_name": "S_AXIS_IN_tuser",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_IN_tvalid",
                        "direction": "I"
                      }
                    }
                  },
                  "S_AXIS_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_OUT_tdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_OUT_tvalid",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS_IN:S_AXIS_OUT",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    }
                  }
                }
              },
              "axi_convert_2_w_16_0": {
                "vlnv": "xilinx.com:module_ref:axi_convert_2_w_16:1.0",
                "xci_name": "system_axi_convert_2_w_16_0_0",
                "xci_path": "ip\\system_axi_convert_2_w_16_0_0\\system_axi_convert_2_w_16_0_0.xci",
                "inst_hier_path": "Output_mux_and_DAC/output_mux/axi_convert_2_w_16_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axi_convert_2_w_16",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "S_AXIS_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_OUT_tdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_OUT_tvalid",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS_OUT",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "adc_data_in": {
                    "direction": "I",
                    "left": "15",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": [
                          "xilinx.com:interface:datatypes:1.0 {",
                          "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                          "{} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                          "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16",
                          "}"
                        ],
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "adc_data_valid": {
                    "direction": "I"
                  }
                }
              },
              "axi_convert_2_w_16_1": {
                "vlnv": "xilinx.com:module_ref:axi_convert_2_w_16:1.0",
                "xci_name": "system_axi_convert_2_w_16_0_1",
                "xci_path": "ip\\system_axi_convert_2_w_16_0_1\\system_axi_convert_2_w_16_0_1.xci",
                "inst_hier_path": "Output_mux_and_DAC/output_mux/axi_convert_2_w_16_1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axi_convert_2_w_16",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "S_AXIS_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_OUT_tdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_OUT_tvalid",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS_OUT",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "adc_data_in": {
                    "direction": "I",
                    "left": "15",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": [
                          "xilinx.com:interface:datatypes:1.0 {",
                          "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                          "{} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                          "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16",
                          "}"
                        ],
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "adc_data_valid": {
                    "direction": "I"
                  }
                }
              },
              "axi_mux_0": {
                "vlnv": "xilinx.com:module_ref:axi_mux:1.0",
                "xci_name": "system_axi_mux_0_0",
                "xci_path": "ip\\system_axi_mux_0_0\\system_axi_mux_0_0.xci",
                "inst_hier_path": "Output_mux_and_DAC/output_mux/axi_mux_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axi_mux",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "S_AXIS_IN_0": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_IN_tdata_0",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_IN_tvalid_0",
                        "direction": "I"
                      }
                    }
                  },
                  "S_AXIS_IN_1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_IN_tdata_1",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_IN_tvalid_1",
                        "direction": "I"
                      }
                    }
                  },
                  "S_AXIS_IN_2": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_IN_tdata_2",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_IN_tvalid_2",
                        "direction": "I"
                      }
                    }
                  },
                  "S_AXIS_IN_3": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_IN_tdata_3",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_IN_tvalid_3",
                        "direction": "I"
                      }
                    }
                  },
                  "S_AXIS_IN_4": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_IN_tdata_4",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_IN_tvalid_4",
                        "direction": "I"
                      }
                    }
                  },
                  "S_AXIS_IN_5": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_IN_tdata_5",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_IN_tvalid_5",
                        "direction": "I"
                      }
                    }
                  },
                  "S_AXIS_IN_6": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_IN_tdata_6",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_IN_tvalid_6",
                        "direction": "I"
                      }
                    }
                  },
                  "S_AXIS_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_OUT_tdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_OUT_tvalid",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS_IN_0:S_AXIS_IN_1:S_AXIS_IN_2:S_AXIS_IN_3:S_AXIS_IN_4:S_AXIS_IN_5:S_AXIS_IN_6:S_AXIS_OUT",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "gpio_output_selector": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  }
                }
              },
              "floating_point_5": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "system_floating_point_1_0",
                "xci_path": "ip\\system_floating_point_1_0\\system_floating_point_1_0.xci",
                "inst_hier_path": "Output_mux_and_DAC/output_mux/floating_point_5",
                "parameters": {
                  "A_Precision_Type": {
                    "value": "Single"
                  },
                  "C_A_Exponent_Width": {
                    "value": "8"
                  },
                  "C_A_Fraction_Width": {
                    "value": "24"
                  },
                  "C_Accum_Input_Msb": {
                    "value": "-1"
                  },
                  "C_Accum_Lsb": {
                    "value": "-10"
                  },
                  "C_Accum_Msb": {
                    "value": "32"
                  },
                  "C_Has_OVERFLOW": {
                    "value": "true"
                  },
                  "C_Latency": {
                    "value": "6"
                  },
                  "C_Mult_Usage": {
                    "value": "No_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "13"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "19"
                  },
                  "Flow_Control": {
                    "value": "NonBlocking"
                  },
                  "Has_RESULT_TREADY": {
                    "value": "false"
                  },
                  "Operation_Type": {
                    "value": "Float_to_fixed"
                  },
                  "Result_Precision_Type": {
                    "value": "Custom"
                  }
                }
              },
              "floating_point_1": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "system_floating_point_0_1",
                "xci_path": "ip\\system_floating_point_0_1\\system_floating_point_0_1.xci",
                "inst_hier_path": "Output_mux_and_DAC/output_mux/floating_point_1",
                "parameters": {
                  "A_Precision_Type": {
                    "value": "Single"
                  },
                  "C_A_Exponent_Width": {
                    "value": "8"
                  },
                  "C_A_Fraction_Width": {
                    "value": "24"
                  },
                  "C_Accum_Input_Msb": {
                    "value": "-1"
                  },
                  "C_Accum_Lsb": {
                    "value": "-10"
                  },
                  "C_Accum_Msb": {
                    "value": "32"
                  },
                  "C_Latency": {
                    "value": "28"
                  },
                  "C_Mult_Usage": {
                    "value": "No_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Flow_Control": {
                    "value": "NonBlocking"
                  },
                  "Has_RESULT_TREADY": {
                    "value": "false"
                  },
                  "Operation_Type": {
                    "value": "Square_root"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXIS_A",
                  "floating_point_1/S_AXIS_A"
                ]
              },
              "fft_axi_convert_0_S_AXIS_OUT": {
                "interface_ports": [
                  "fft_axi_convert_0/S_AXIS_OUT",
                  "axi_mux_0/S_AXIS_IN_6"
                ]
              },
              "floating_point_1_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_5/S_AXIS_A",
                  "floating_point_1/M_AXIS_RESULT"
                ]
              },
              "floating_point_5_M_AXIS_RESULT": {
                "interface_ports": [
                  "fft_axi_convert_0/S_AXIS_IN",
                  "floating_point_5/M_AXIS_RESULT"
                ]
              }
            },
            "nets": {
              "adc_sample_2_0_adc_data_valid": {
                "ports": [
                  "adc_data_valid",
                  "axi_convert_2_w_16_0/adc_data_valid",
                  "axi_convert_2_w_14_1/adc_data_valid",
                  "axi_convert_2_w_14_0/adc_data_valid"
                ]
              },
              "adc_sample_level_2_0_adc_data_valid": {
                "ports": [
                  "adc_data_valid1",
                  "axi_convert_2_w_16_1/adc_data_valid",
                  "axi_convert_2_w_14_3/adc_data_valid",
                  "axi_convert_2_w_14_2/adc_data_valid"
                ]
              },
              "axi_convert_2_w_14_0_S_AXIS_IN_tvalid": {
                "ports": [
                  "axi_convert_2_w_14_0/S_AXIS_IN_tvalid",
                  "axi_mux_0/S_AXIS_IN_tvalid_1"
                ]
              },
              "axi_convert_2_w_14_0_S_AXIS_OUT_tdata": {
                "ports": [
                  "axi_convert_2_w_14_0/S_AXIS_OUT_tdata",
                  "axi_mux_0/S_AXIS_IN_tdata_1"
                ]
              },
              "axi_convert_2_w_14_1_S_AXIS_IN_tvalid": {
                "ports": [
                  "axi_convert_2_w_14_1/S_AXIS_IN_tvalid",
                  "axi_mux_0/S_AXIS_IN_tvalid_2"
                ]
              },
              "axi_convert_2_w_14_1_S_AXIS_OUT_tdata": {
                "ports": [
                  "axi_convert_2_w_14_1/S_AXIS_OUT_tdata",
                  "axi_mux_0/S_AXIS_IN_tdata_2"
                ]
              },
              "axi_convert_2_w_14_2_S_AXIS_IN_tvalid": {
                "ports": [
                  "axi_convert_2_w_14_2/S_AXIS_IN_tvalid",
                  "axi_mux_0/S_AXIS_IN_tvalid_4"
                ]
              },
              "axi_convert_2_w_14_2_S_AXIS_OUT_tdata": {
                "ports": [
                  "axi_convert_2_w_14_2/S_AXIS_OUT_tdata",
                  "axi_mux_0/S_AXIS_IN_tdata_4"
                ]
              },
              "axi_convert_2_w_14_3_S_AXIS_IN_tvalid": {
                "ports": [
                  "axi_convert_2_w_14_3/S_AXIS_IN_tvalid",
                  "axi_mux_0/S_AXIS_IN_tvalid_5"
                ]
              },
              "axi_convert_2_w_14_3_S_AXIS_OUT_tdata": {
                "ports": [
                  "axi_convert_2_w_14_3/S_AXIS_OUT_tdata",
                  "axi_mux_0/S_AXIS_IN_tdata_5"
                ]
              },
              "axi_convert_2_w_16_0_S_AXIS_OUT_tdata": {
                "ports": [
                  "axi_convert_2_w_16_0/S_AXIS_OUT_tdata",
                  "axi_mux_0/S_AXIS_IN_tdata_0"
                ]
              },
              "axi_convert_2_w_16_0_S_AXIS_OUT_tvalid": {
                "ports": [
                  "axi_convert_2_w_16_0/S_AXIS_OUT_tvalid",
                  "axi_mux_0/S_AXIS_IN_tvalid_0"
                ]
              },
              "axi_convert_2_w_16_1_S_AXIS_OUT_tdata": {
                "ports": [
                  "axi_convert_2_w_16_1/S_AXIS_OUT_tdata",
                  "axi_mux_0/S_AXIS_IN_tdata_3"
                ]
              },
              "axi_convert_2_w_16_1_S_AXIS_OUT_tvalid": {
                "ports": [
                  "axi_convert_2_w_16_1/S_AXIS_OUT_tvalid",
                  "axi_mux_0/S_AXIS_IN_tvalid_3"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "gpio_output_selector",
                  "axi_mux_0/gpio_output_selector"
                ]
              },
              "axi_mux_0_S_AXIS_OUT_tdata": {
                "ports": [
                  "axi_mux_0/S_AXIS_OUT_tdata",
                  "S_AXIS_OUT_tdata"
                ]
              },
              "axi_mux_0_S_AXIS_OUT_tvalid": {
                "ports": [
                  "axi_mux_0/S_AXIS_OUT_tvalid",
                  "S_AXIS_OUT_tvalid"
                ]
              },
              "axis_red_pitaya_adc_0_adc_clk": {
                "ports": [
                  "clk",
                  "axi_convert_2_w_16_0/clk",
                  "axi_convert_2_w_16_1/clk",
                  "axi_convert_2_w_14_1/clk",
                  "axi_convert_2_w_14_2/clk",
                  "axi_convert_2_w_14_3/clk",
                  "fft_axi_convert_0/clk",
                  "axi_mux_0/clk",
                  "axi_convert_2_w_14_0/clk",
                  "floating_point_5/aclk",
                  "floating_point_1/aclk"
                ]
              },
              "c_addsub_4_S": {
                "ports": [
                  "adc_data_in4",
                  "axi_convert_2_w_16_0/adc_data_in"
                ]
              },
              "c_addsub_9_S": {
                "ports": [
                  "adc_data_in5",
                  "axi_convert_2_w_16_1/adc_data_in"
                ]
              },
              "delay_handler_0_highpass_lvl_2_out": {
                "ports": [
                  "adc_data_in3",
                  "axi_convert_2_w_14_3/adc_data_in"
                ]
              },
              "delay_handler_0_lowpass_lvl_1_to_lvl_final_out": {
                "ports": [
                  "adc_data_in",
                  "axi_convert_2_w_14_0/adc_data_in"
                ]
              },
              "downsample_2_2_adc_data_out": {
                "ports": [
                  "adc_data_in2",
                  "axi_convert_2_w_14_2/adc_data_in"
                ]
              },
              "glb_hot_mux_0_out": {
                "ports": [
                  "adc_data_in1",
                  "axi_convert_2_w_14_1/adc_data_in"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "FFT_M_AXIS_OUT_1": {
            "interface_ports": [
              "S_AXIS_A",
              "output_mux/S_AXIS_A"
            ]
          }
        },
        "nets": {
          "adc_sample_2_0_adc_data_valid": {
            "ports": [
              "adc_data_valid",
              "output_mux/adc_data_valid"
            ]
          },
          "adc_sample_level_2_0_adc_data_valid": {
            "ports": [
              "adc_data_valid1",
              "output_mux/adc_data_valid1"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "gpio_output_selector",
              "output_mux/gpio_output_selector"
            ]
          },
          "axi_mux_0_S_AXIS_OUT_tdata": {
            "ports": [
              "output_mux/S_AXIS_OUT_tdata",
              "S_AXIS_OUT_tdata",
              "axis_red_pitaya_dac_0/s_axis_tdata"
            ]
          },
          "axi_mux_0_S_AXIS_OUT_tvalid": {
            "ports": [
              "output_mux/S_AXIS_OUT_tvalid",
              "S_AXIS_OUT_tvalid",
              "axis_red_pitaya_dac_0/s_axis_tvalid"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "clk",
              "output_mux/clk",
              "axis_red_pitaya_dac_0/aclk"
            ]
          },
          "axis_red_pitaya_dac_0_dac_clk": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_clk",
              "dac_clk_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_dat": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_dat",
              "dac_dat_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_rst": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_rst",
              "dac_rst_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_sel": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_sel",
              "dac_sel_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_wrt": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_wrt",
              "dac_wrt_o"
            ]
          },
          "c_addsub_4_S": {
            "ports": [
              "adc_data_in4",
              "output_mux/adc_data_in4"
            ]
          },
          "c_addsub_9_S": {
            "ports": [
              "adc_data_in5",
              "output_mux/adc_data_in5"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "ddr_clk",
              "axis_red_pitaya_dac_0/ddr_clk"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "locked",
              "axis_red_pitaya_dac_0/locked"
            ]
          },
          "delay_handler_0_highpass_lvl_2_out": {
            "ports": [
              "adc_data_in3",
              "output_mux/adc_data_in3"
            ]
          },
          "delay_handler_0_lowpass_lvl_1_to_lvl_final_out": {
            "ports": [
              "adc_data_in",
              "output_mux/adc_data_in"
            ]
          },
          "downsample_2_2_adc_data_out": {
            "ports": [
              "adc_data_in2",
              "output_mux/adc_data_in2"
            ]
          },
          "glb_hot_mux_0_out": {
            "ports": [
              "adc_data_in1",
              "output_mux/adc_data_in1"
            ]
          }
        }
      },
      "WT_level_2_reconstruction": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "adc_data_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_data_in1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "S": {
            "type": "data",
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "c_addsub_7": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "system_c_addsub_2_1",
            "xci_path": "ip\\system_c_addsub_2_1\\system_c_addsub_2_1.xci",
            "inst_hier_path": "WT_level_2_reconstruction/c_addsub_7",
            "parameters": {
              "A_Type": {
                "value": "Signed"
              },
              "A_Width": {
                "value": "14"
              },
              "B_Type": {
                "value": "Signed"
              },
              "B_Value": {
                "value": "00000000000000"
              },
              "B_Width": {
                "value": "14"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "15"
              }
            }
          },
          "c_addsub_8": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "system_c_addsub_3_0",
            "xci_path": "ip\\system_c_addsub_3_0\\system_c_addsub_3_0.xci",
            "inst_hier_path": "WT_level_2_reconstruction/c_addsub_8",
            "parameters": {
              "A_Type": {
                "value": "Signed"
              },
              "A_Width": {
                "value": "14"
              },
              "Add_Mode": {
                "value": "Subtract"
              },
              "B_Type": {
                "value": "Signed"
              },
              "B_Value": {
                "value": "00000000000000"
              },
              "B_Width": {
                "value": "14"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "15"
              }
            }
          },
          "upsample_2_2": {
            "vlnv": "xilinx.com:module_ref:upsample_2:1.0",
            "xci_name": "system_upsample_2_0_2",
            "xci_path": "ip\\system_upsample_2_0_2\\system_upsample_2_0_2.xci",
            "inst_hier_path": "WT_level_2_reconstruction/upsample_2_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "upsample_2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "adc_data_in": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "62500000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "adc_data_0_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_1_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          },
          "upsample_2_3": {
            "vlnv": "xilinx.com:module_ref:upsample_2:1.0",
            "xci_name": "system_upsample_2_1_0",
            "xci_path": "ip\\system_upsample_2_1_0\\system_upsample_2_1_0.xci",
            "inst_hier_path": "WT_level_2_reconstruction/upsample_2_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "upsample_2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "adc_data_in": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "62500000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "adc_data_0_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_1_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          },
          "c_addsub_9": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "system_c_addsub_4_0",
            "xci_path": "ip\\system_c_addsub_4_0\\system_c_addsub_4_0.xci",
            "inst_hier_path": "WT_level_2_reconstruction/c_addsub_9",
            "parameters": {
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "16"
              }
            }
          }
        },
        "nets": {
          "c_addsub_7_S": {
            "ports": [
              "c_addsub_7/S",
              "c_addsub_9/A"
            ]
          },
          "c_addsub_8_S": {
            "ports": [
              "c_addsub_8/S",
              "c_addsub_9/B"
            ]
          },
          "c_addsub_9_S": {
            "ports": [
              "c_addsub_9/S",
              "S"
            ]
          },
          "clk_wiz_0_clk_out2": {
            "ports": [
              "clk",
              "upsample_2_3/clk",
              "upsample_2_2/clk",
              "c_addsub_8/CLK",
              "c_addsub_9/CLK",
              "c_addsub_7/CLK"
            ]
          },
          "delay_handler_0_highpass_lvl_2_out": {
            "ports": [
              "adc_data_in1",
              "upsample_2_3/adc_data_in"
            ]
          },
          "downsample_2_2_adc_data_out": {
            "ports": [
              "adc_data_in",
              "upsample_2_2/adc_data_in"
            ]
          },
          "upsample_2_2_adc_data_0_out": {
            "ports": [
              "upsample_2_2/adc_data_0_out",
              "c_addsub_7/A"
            ]
          },
          "upsample_2_2_adc_data_1_out": {
            "ports": [
              "upsample_2_2/adc_data_1_out",
              "c_addsub_7/B"
            ]
          },
          "upsample_2_3_adc_data_0_out": {
            "ports": [
              "upsample_2_3/adc_data_0_out",
              "c_addsub_8/A"
            ]
          },
          "upsample_2_3_adc_data_1_out": {
            "ports": [
              "upsample_2_3/adc_data_1_out",
              "c_addsub_8/B"
            ]
          }
        }
      },
      "debug_mux_0": {
        "vlnv": "xilinx.com:module_ref:debug_mux:1.0",
        "xci_name": "system_debug_mux_0_1",
        "xci_path": "ip\\system_debug_mux_0_1\\system_debug_mux_0_1.xci",
        "inst_hier_path": "debug_mux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "debug_mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "debug_data_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "median_lvl_1_debug_2_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "median_lvl_2_debug_3_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "threshold_lvl_1_debug_4_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "threshold_lvl_2_debug_5_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "gpio_3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "debug_fft_out": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "axi_fft_fifo_valid": {
            "direction": "I"
          },
          "debug_fifo_wr_rd": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "debug_data_injection_0": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "debug_data_injection_1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "debug_mux_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "debug_data_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "debug_data_en": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "FFT_M_AXIS_OUT_1": {
        "interface_ports": [
          "FFT/M_AXIS_OUT_1",
          "Output_mux_and_DAC/S_AXIS_A"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "ZYNC_and_CFG/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "ZYNC_and_CFG/FIXED_IO"
        ]
      }
    },
    "nets": {
      "ADC_red_pitaya_M_AXIS_PORT1_tdata": {
        "ports": [
          "ADC_red_pitaya/M_AXIS_PORT1_tdata",
          "WT_level_1/S_AXIS_IN_tdata"
        ]
      },
      "ADC_red_pitaya_M_AXIS_PORT1_tvalid": {
        "ports": [
          "ADC_red_pitaya/M_AXIS_PORT1_tvalid",
          "WT_level_1/S_AXIS_IN_tvalid"
        ]
      },
      "Net": {
        "ports": [
          "WT_level_1/S_AXIS_OUT_tvalid_0",
          "FFT/fifo_valid",
          "debug_mux_0/axi_fft_fifo_valid"
        ]
      },
      "adc_clk_n_i_1": {
        "ports": [
          "adc_clk_n_i",
          "ADC_red_pitaya/adc_clk_n_i"
        ]
      },
      "adc_clk_p_i_1": {
        "ports": [
          "adc_clk_p_i",
          "ADC_red_pitaya/adc_clk_p_i"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "ADC_red_pitaya/adc_dat_a_i"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "ADC_red_pitaya/adc_dat_b_i"
        ]
      },
      "adc_sample_2_0_S_AXIS_OUT_tdata_0": {
        "ports": [
          "WT_level_1/S_AXIS_OUT_tdata_0",
          "FFT/s_axis_tdata"
        ]
      },
      "adc_sample_2_0_adc_data_valid": {
        "ports": [
          "WT_level_1/adc_data_valid",
          "WT_level_2/adc_data_in_valid",
          "Output_mux_and_DAC/adc_data_valid"
        ]
      },
      "adc_sample_level_2_0_adc_data_valid": {
        "ports": [
          "WT_level_2/adc_data_valid",
          "Output_mux_and_DAC/adc_data_valid1"
        ]
      },
      "axi_gpio_0_gpio2_io_o": {
        "ports": [
          "ZYNC_and_CFG/gpio2_io_o",
          "Thresholding/gpio_cfg_2"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "ZYNC_and_CFG/gpio_io_o",
          "Thresholding/gpio_cfg",
          "Output_mux_and_DAC/gpio_output_selector"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "ZYNC_and_CFG/gpio_io_o1",
          "debug_mux_0/gpio_3"
        ]
      },
      "axi_gpio_2_gpio_io_o": {
        "ports": [
          "ZYNC_and_CFG/gpio_io_o3",
          "FFT/gpio_4"
        ]
      },
      "axi_gpio_3_gpio2_io_o": {
        "ports": [
          "ZYNC_and_CFG/gpio2_io_o1",
          "data_inject_0/gpio_6"
        ]
      },
      "axi_gpio_3_gpio_io_o": {
        "ports": [
          "ZYNC_and_CFG/gpio_io_o2",
          "data_inject_0/gpio_5"
        ]
      },
      "axi_mux_0_S_AXIS_OUT_tdata": {
        "ports": [
          "Output_mux_and_DAC/S_AXIS_OUT_tdata",
          "WT_level_1/S_AXIS_IN_tdata_dac",
          "debug_mux_0/debug_data_in"
        ]
      },
      "axi_mux_0_S_AXIS_OUT_tvalid": {
        "ports": [
          "Output_mux_and_DAC/S_AXIS_OUT_tvalid",
          "WT_level_1/S_AXIS_IN_tvalid_dac"
        ]
      },
      "axis_data_fifo_0_s_axis_tready": {
        "ports": [
          "FFT/fifo_ready",
          "WT_level_1/S_AXIS_OUT_tready_0"
        ]
      },
      "axis_red_pitaya_adc_0_adc_clk": {
        "ports": [
          "ADC_red_pitaya/adc_clk",
          "clk_wiz_0/clk_in1",
          "data_inject_0/clk",
          "delay_handler_0/clk",
          "FFT/aclk",
          "WT_level_1/CLK",
          "WT_level_1_reconstruction/CLK",
          "Thresholding/CLK",
          "Output_mux_and_DAC/clk",
          "debug_mux_0/clk"
        ]
      },
      "axis_red_pitaya_adc_0_adc_csn": {
        "ports": [
          "ADC_red_pitaya/adc_csn_o",
          "adc_csn_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_clk": {
        "ports": [
          "Output_mux_and_DAC/dac_clk_o",
          "dac_clk_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_dat": {
        "ports": [
          "Output_mux_and_DAC/dac_dat_o",
          "dac_dat_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_rst": {
        "ports": [
          "Output_mux_and_DAC/dac_rst_o",
          "dac_rst_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_sel": {
        "ports": [
          "Output_mux_and_DAC/dac_sel_o",
          "dac_sel_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_wrt": {
        "ports": [
          "Output_mux_and_DAC/dac_wrt_o",
          "dac_wrt_o"
        ]
      },
      "c_addsub_4_S": {
        "ports": [
          "WT_level_1_reconstruction/S",
          "Output_mux_and_DAC/adc_data_in4"
        ]
      },
      "c_addsub_9_S": {
        "ports": [
          "WT_level_2_reconstruction/S",
          "delay_handler_0/lowpass_lvl_reconsructed_in",
          "Output_mux_and_DAC/adc_data_in5"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "Output_mux_and_DAC/ddr_clk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "WT_level_2/CLK",
          "WT_level_2_reconstruction/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "Output_mux_and_DAC/locked"
        ]
      },
      "daisy_n_i_1": {
        "ports": [
          "daisy_n_i",
          "util_ds_buf_1/IBUF_DS_N"
        ]
      },
      "daisy_p_i_1": {
        "ports": [
          "daisy_p_i",
          "util_ds_buf_1/IBUF_DS_P"
        ]
      },
      "data_inject_0_data_injection": {
        "ports": [
          "data_inject_0/data_injection",
          "WT_level_1/data_injection"
        ]
      },
      "data_inject_0_data_injection_enable": {
        "ports": [
          "data_inject_0/data_injection_enable",
          "WT_level_1/data_injection_en"
        ]
      },
      "data_inject_0_debug_data_inject_0": {
        "ports": [
          "data_inject_0/debug_data_inject_0",
          "debug_mux_0/debug_data_injection_0"
        ]
      },
      "data_inject_0_debug_data_inject_1": {
        "ports": [
          "data_inject_0/debug_data_inject_1",
          "debug_mux_0/debug_data_injection_1"
        ]
      },
      "debug_mux_0_debug_data_en": {
        "ports": [
          "debug_mux_0/debug_data_en",
          "WT_level_1/debug_en"
        ]
      },
      "debug_mux_0_debug_data_out": {
        "ports": [
          "debug_mux_0/debug_data_out",
          "WT_level_1/debug_data_injection"
        ]
      },
      "debug_mux_0_debug_mux_out": {
        "ports": [
          "debug_mux_0/debug_mux_out",
          "ZYNC_and_CFG/gpio2_io_i"
        ]
      },
      "delay_handler_0_highpass_lvl_2_out": {
        "ports": [
          "delay_handler_0/highpass_lvl_2_out",
          "Output_mux_and_DAC/adc_data_in3",
          "WT_level_2_reconstruction/adc_data_in1"
        ]
      },
      "delay_handler_0_lowpass_lvl_1_to_lvl_2_out": {
        "ports": [
          "delay_handler_0/lowpass_lvl_1_to_lvl_2_out",
          "WT_level_2/adc_data_in"
        ]
      },
      "delay_handler_0_lowpass_lvl_1_to_lvl_final_out": {
        "ports": [
          "delay_handler_0/lowpass_lvl_1_to_lvl_final_out",
          "WT_level_1_reconstruction/adc_data_in1",
          "Output_mux_and_DAC/adc_data_in"
        ]
      },
      "downsample_2_0_adc_data_out": {
        "ports": [
          "WT_level_1/adc_data_out1",
          "delay_handler_0/lowpass_lvl_1_in"
        ]
      },
      "downsample_2_1_adc_data_out": {
        "ports": [
          "WT_level_1/adc_data_out",
          "delay_handler_0/highpass_lvl_1_in",
          "Thresholding/detail_level"
        ]
      },
      "downsample_2_2_adc_data_out": {
        "ports": [
          "delay_handler_0/lowpass_lvl_2_out",
          "Output_mux_and_DAC/adc_data_in2",
          "WT_level_2_reconstruction/adc_data_in"
        ]
      },
      "downsample_2_2_adc_data_out1": {
        "ports": [
          "WT_level_2/adc_data_out",
          "delay_handler_0/lowpass_lvl_2_in"
        ]
      },
      "downsample_2_3_adc_data_out": {
        "ports": [
          "WT_level_2/adc_data_out1",
          "delay_handler_0/highpass_lvl_2_in",
          "Thresholding/detail_level1"
        ]
      },
      "ft_controller_0_adc_or_dac": {
        "ports": [
          "FFT/adc_or_dac",
          "WT_level_1/adc_or_dac"
        ]
      },
      "ft_controller_0_debug_fft_out": {
        "ports": [
          "FFT/debug_fft_out",
          "debug_mux_0/debug_fft_out"
        ]
      },
      "ft_controller_0_debug_fifo_wr_rd": {
        "ports": [
          "FFT/debug_fifo_wr_rd",
          "debug_mux_0/debug_fifo_wr_rd"
        ]
      },
      "ft_controller_0_ft_en": {
        "ports": [
          "FFT/ft_en",
          "WT_level_1/ft_en"
        ]
      },
      "ft_controller_0_gpio_5": {
        "ports": [
          "FFT/gpio_5",
          "ZYNC_and_CFG/gpio2_io_i1"
        ]
      },
      "ft_controller_0_sample_frequency": {
        "ports": [
          "FFT/sample_frequency",
          "WT_level_1/freq_div"
        ]
      },
      "glb_hot_mux_0_out": {
        "ports": [
          "delay_handler_0/highpass_lvl_1_out",
          "WT_level_1_reconstruction/adc_data_in",
          "Output_mux_and_DAC/adc_data_in1"
        ]
      },
      "rst_ps7_0_125M_peripheral_aresetn": {
        "ports": [
          "ZYNC_and_CFG/peripheral_aresetn",
          "FFT/s_axis_aresetn"
        ]
      },
      "tresholding_0_denoise_lvl_1": {
        "ports": [
          "Thresholding/denoise_lvl_1",
          "delay_handler_0/denoised_lvl1_selector"
        ]
      },
      "tresholding_0_denoise_lvl_2": {
        "ports": [
          "Thresholding/denoise_lvl_2",
          "delay_handler_0/denoised_lvl2_selector"
        ]
      },
      "tresholding_0_median_out": {
        "ports": [
          "Thresholding/median_out",
          "debug_mux_0/median_lvl_1_debug_2_in"
        ]
      },
      "tresholding_0_reconsruct_lvl_2": {
        "ports": [
          "Thresholding/reconsruct_lvl_2",
          "delay_handler_0/reconstruct_lvl_2_selector"
        ]
      },
      "tresholding_0_threshold_detail_level": {
        "ports": [
          "Thresholding/threshold_detail_level",
          "delay_handler_0/highpass_denoised_lvl_1_in"
        ]
      },
      "tresholding_0_threshold_out_dbg": {
        "ports": [
          "Thresholding/threshold_out_dbg",
          "debug_mux_0/threshold_lvl_1_debug_4_in"
        ]
      },
      "tresholding_1_median_out": {
        "ports": [
          "Thresholding/median_out1",
          "debug_mux_0/median_lvl_2_debug_3_in"
        ]
      },
      "tresholding_1_threshold_detail_level": {
        "ports": [
          "Thresholding/threshold_detail_level1",
          "delay_handler_0/highpass_denoised_lvl_2_in"
        ]
      },
      "tresholding_1_threshold_out_dbg": {
        "ports": [
          "Thresholding/threshold_out_dbg1",
          "debug_mux_0/threshold_lvl_2_debug_5_in"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "util_ds_buf_2/OBUF_IN"
        ]
      },
      "util_ds_buf_2_OBUF_DS_N": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_N",
          "daisy_n_o"
        ]
      },
      "util_ds_buf_2_OBUF_DS_P": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_P",
          "daisy_p_o"
        ]
      }
    },
    "addressing": {
      "/ZYNC_and_CFG/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/ZYNC_and_CFG/axi_gpio_0/S_AXI/Reg",
                "offset": "0x42000000",
                "range": "4K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/ZYNC_and_CFG/axi_gpio_1/S_AXI/Reg",
                "offset": "0x42001000",
                "range": "4K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/ZYNC_and_CFG/axi_gpio_2/S_AXI/Reg",
                "offset": "0x42002000",
                "range": "4K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/ZYNC_and_CFG/axi_gpio_3/S_AXI/Reg",
                "offset": "0x42003000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}