INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/3211/VHDL/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/3211/VHDL/single_cycle_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'single_cycle_core'
WARNING: [VRFC 10-3093] actual for formal port 'data_b' is neither a static name nor a globally static expression [C:/Users/user/Desktop/3211/VHDL/single_cycle_core.vhd:193]
