
\begin{publication}
% ISMVL
\item \publicationstyle{Haruhiko Hasegawa,{\bfseries Masayuki Shimoda},Hiroki Nakahara,Takefumi Miyoshi: A Novel Data Representation Towards Efficient FPGA-based Quantum Computer Simulation, International Symposium on Multiple-Valued Logic (ISMVL), 2025}.
% ISCAS
\item \publicationstyle{{\bfseries Masayuki Shimoda},Atsushi Takahashi,Kosuke Yanagidaira, Mikiko Hirai, Toshikazu Watanabe, Toshimitsu Iwasawa, Chikaaki Kodama: Gap Channel Routing with Fixed Wires, IEEE International Symposium on Circuits and Systems (ISCAS), 2025}.
% FPT
\item \publicationstyle{Haruhiko Hasegawa,{\bfseries Masayuki Shimoda},Hiroki Nakahara,Takefumi Miyoshi: A Table Look-Up based Quantum Simulation Accelerator on an FPGA, International Conference on Field Programmable Technology (ICFPT), 2024}.
% ISOCC
\item \publicationstyle{{\bfseries Masayuki Shimoda},Atsushi Takahashi: Wirelength Minimization by Gap Swap-Flip in Gridless Gap Channel Routing, IEEE International SoC Design Conference (ISOCC), 2024}
\href{https://doi.org/10.1109/ISOCC62682.2024.10762381}{\entrytitlestyle{[URL]}}.
% ISCAS
\item \publicationstyle{Zezhong Wang,{\bfseries Masayuki Shimoda},Atsushi Takahashi: BCA channel routing to minimize wirelength for generalized channel problem, IEEE International Symposium on Circuits and Systems (ISCAS), 2024}
\href{https://doi.org/10.1109/ISCAS58744.2024.10558428}{\entrytitlestyle{[URL]}}.
% ECOC
\item \publicationstyle{{\bfseries Masayuki Shimoda},Takafumi Tanaka: Mask RSA: End-To-End Reinforcement Learning-based Routing and Spectrum Assignment in Elastic Optical Networks, European Conference on Optical Communication (ECOC), 2021}
\href{https://ieeexplore.ieee.org/document/9606169}{\entrytitlestyle{[URL]}}.
% ECOC
\item \publicationstyle{Takafumi Tanaka, {\bfseries Masayuki Shimoda}: Impact of Operational Mode Selection and Grooming Policies on Auxiliary Graph-Based Multi-layer Network Planning, European Conference on Optical Communication (ECOC), 2021}
\href{https://ieeexplore.ieee.org/document/9606005}{\entrytitlestyle{[URL]}}.
% OECC
\item \publicationstyle{{\bfseries Masayuki Shimoda},Takafumi Tanaka: Deep Reinforcement Learning-based Spectrum Assignment with Multi-metric Reward Function and Assignable Boundary Slot Mask, Opto-Electronics and Communications Conference (OECC), 2021}
\href{https://doi.org/10.1364/OECC.2021.M4B.3}{\entrytitlestyle{[URL]}}.
% RAW
\item \publicationstyle{ Naoto Soga,Youki Sada,{\bfseries Masayuki Shimoda},Akira Jinguji,Simpei Sato and Hiroki Nakahara: Fast Monocular Depth Estimation on an FPGA, IPDPS Workshop (RAW), 2020} \href{https://ieeexplore.ieee.org/document/9150333}{\entrytitlestyle{[URL]}}.
% FPT
\item \publicationstyle{Youki Sada,{\bfseries Masayuki Shimoda},Akira Jinguji,Hiroki Nakahara: A Dataflow Pipelining Architecture for Tile Segmentation with a Sparse MobileNet on an FPGA, International Conference on Field Programmable Technology (ICFPT), 2019} \href{https://ieeexplore.ieee.org/abstract/document/8977875}{ \entrytitlestyle{[URL]}}.
% ReConFig
\item \publicationstyle{Ryosuke Kyuramochi,{\bfseries Masayuki Shimoda},Youki Sada,Shimpei Sato,Hiroki Nakahara: FPGA-based Accurate Pedestrian Detection with Thermal Camera for Surveillance System, ReConFig, 2019} \href{https://ieeexplore.ieee.org/document/8994773}{ \entrytitlestyle{[URL]}}.
% MCSoC
\item \publicationstyle{Ryosuke Kuramochi,Youki Sada,{\bfseries Masayuki Shimoda},Shimpei Satoo,Hiroki Nakahara: Many Universal Convolution Cores for Ensemble Sparse Convolutional Neural Networks, International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), 2019} \href{https://ieeexplore.ieee.org/document/8906726}{ \entrytitlestyle{[URL]}}.
% FPL2019
\item \publicationstyle{Hiroki Nakahara,Youki Sada,{\bfseries Masayuki Shimoda},Kouki Sayama,Akira Jinguji,Shimpei Sato: FPGA-based Training Accelerator Utilizing Sparseness of Convolutional Neural Network, International Conference on Field-Programmable Logic and Applications (FPL), 2019} \href{https://ieeexplore.ieee.org/document/8892059}{ \entrytitlestyle{[URL]}}.

\item \publicationstyle{{\bfseries Masayuki Shimoda},Youki Sada,Ryosuke Kuramochi,Hiroki Nakahara: An FPGA implementation of Real-time Object Detection with a Thermal Camera, International Conference on Field-Programmable Logic and Applications (FPL), 2019} \href{https://ieeexplore.ieee.org/document/8892223}{ \entrytitlestyle{[URL]}}.

% DBLP
\item \publicationstyle{{\bfseries Masayuki Shimoda},Youki Sada,Hiroki Nakahara: Filter-Wise Pruning Approach to FPGA Implementation of Fully Convolutional Network for Semantic Segmentation, International Symposium on Applied Reconfigurable Computing (ARC), 371-386,  2019}\href{https://doi.org/10.1007/978-3-030-17227-5_26}{ \entrytitlestyle{[URL]}}.

\item \publicationstyle{Hiroki Nakahara,Akira Jinguji,{\bfseries Masayuki Shimoda},Shimpei Sato: An FPGA-based Fine Tuning Accelerator for a Sparse CNN, International Symposium on Field-Programmable Gate Arrays (ISFPGA), 186,  2019} \href{https://doi.org/10.1145/3289602.3293967}{ \entrytitlestyle{[URL]}}.

\item \publicationstyle{Hiroki Nakahara,{\bfseries Masayuki Shimoda},Shimpei Sato: A Demonstration of FPGA-Based You Only Look Once Version2 (YOLOv2), International Conference on Field-Programmable Logic and Applications (FPL), 457-458,  2018} \href{https://doi.org/10.1109/FPL.2018.00088}{ \entrytitlestyle{[URL]}}.

\item \publicationstyle{{\bfseries Masayuki Shimoda},Shimpei Sato,Hiroki Nakahara: Demonstration of Object Detection for Event-Driven Cameras on FPGAs and GPUs, International Conference on Field-Programmable Logic and Applications (FPL), 461-462,  2018} \href{https://doi.org/10.1109/FPL.2018.00090}{ \entrytitlestyle{[URL]}}.

\item \publicationstyle{Hiroki Nakahara,{\bfseries Masayuki Shimoda},Shimpei Sato: A Tri-State Weight Convolutional Neural Network for an FPGA: Applied to YOLOv2 Object Detector, International Conference on Field Programmable Technology (ICFPT), 298-301,  2018} \href{https://doi.org/10.1109/FPT.2018.00058}{ \entrytitlestyle{[URL]}}.

\item \publicationstyle{{\bfseries Masayuki Shimoda},Shimpei Sato,Hiroki Nakahara: Power Efficient Object Detector with an Event-Driven Camera on an FPGA, International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART), 1-6,  2018} \href{https://doi.org/10.1145/3241793.3241803}{ \entrytitlestyle{[URL]}}.

\item \publicationstyle{Hiroyuki Nakahara,Haruyoshi Yonekawa,Tomoya Fujii,{\bfseries Masayuki Shimoda},Simpei Sato: A demonstration of the GUINNESS: A GUI based neural NEtwork SyntheSizer for an FPGA, International Conference on Field-Programmable Logic and Applications (FPL), 1,  2017} \href{https://doi.org/10.23919/FPL.2017.8056765}{ \entrytitlestyle{[URL]}}.

\item \publicationstyle{{\bfseries Masayuki Shimoda},Shimpei Sato,Hiroki Nakahara: All binarized convolutional neural network and its implementation on an FPGA, International Conference on Field Programmable Technology (ICFPT), 291-294,  2017} \href{https://doi.org/10.1109/FPT.2017.8280163}{ \entrytitlestyle{[URL]}}.

\end{publication}
