<pre><span style="font-family: 'Open Sans',Verdana,Arial,Helvetica,sans-serif;"><strong>Books :<br /></strong><br />1. Compare the the results in terms of hardware utilization.
2. Analysis the results in terms of timing by assigning unit delay to full adder blocks.
3. Use the previous verilog design and design an 8 bit adder and display the result in seven segment display.</span></pre>