#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1daec50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1db1cd0 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1de36c0 .functor NOT 1, L_0x1de4280, C4<0>, C4<0>, C4<0>;
o0x7f49af7a3738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1de4080 .functor XOR 1, L_0x1de3f30, o0x7f49af7a3738, C4<0>, C4<0>;
L_0x1de4190 .functor XOR 1, L_0x1de4080, L_0x1de40f0, C4<0>, C4<0>;
v0x1de2ac0_0 .net *"_ivl_10", 0 0, L_0x1de40f0;  1 drivers
v0x1de2ba0_0 .net *"_ivl_12", 0 0, L_0x1de4190;  1 drivers
v0x1de2c80_0 .net *"_ivl_2", 0 0, L_0x1de3e70;  1 drivers
v0x1de2d70_0 .net *"_ivl_4", 0 0, L_0x1de3f30;  1 drivers
; Elide local net with no drivers, v0x1de2e50_0 name=_ivl_6
v0x1de2f30_0 .net *"_ivl_8", 0 0, L_0x1de4080;  1 drivers
v0x1de3010_0 .var "clk", 0 0;
v0x1de30b0_0 .var/2u "stats1", 159 0;
v0x1de3170_0 .var/2u "strobe", 0 0;
v0x1de32c0_0 .net "tb_match", 0 0, L_0x1de4280;  1 drivers
v0x1de3380_0 .net "tb_mismatch", 0 0, L_0x1de36c0;  1 drivers
v0x1de3440_0 .net "x", 0 0, v0x1de0680_0;  1 drivers
v0x1de34e0_0 .net "y", 0 0, v0x1de0740_0;  1 drivers
o0x7f49af7a33a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1de3580_0 .net "z_dut", 0 0, o0x7f49af7a33a8;  0 drivers
v0x1de3620_0 .net "z_ref", 0 0, L_0x1de3830;  1 drivers
L_0x1de3e70 .concat [ 1 0 0 0], L_0x1de3830;
L_0x1de3f30 .concat [ 1 0 0 0], L_0x1de3830;
L_0x1de40f0 .concat [ 1 0 0 0], L_0x1de3830;
L_0x1de4280 .cmp/eeq 1, L_0x1de3e70, L_0x1de4190;
S_0x1db1e60 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1db1cd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1de3790 .functor NOT 1, v0x1de0740_0, C4<0>, C4<0>, C4<0>;
L_0x1de3830 .functor OR 1, v0x1de0680_0, L_0x1de3790, C4<0>, C4<0>;
v0x1db00b0_0 .net *"_ivl_0", 0 0, L_0x1de3790;  1 drivers
v0x1db0150_0 .net "x", 0 0, v0x1de0680_0;  alias, 1 drivers
v0x1db09b0_0 .net "y", 0 0, v0x1de0740_0;  alias, 1 drivers
v0x1de0220_0 .net "z", 0 0, L_0x1de3830;  alias, 1 drivers
S_0x1de0360 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1db1cd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1de05a0_0 .net "clk", 0 0, v0x1de3010_0;  1 drivers
v0x1de0680_0 .var "x", 0 0;
v0x1de0740_0 .var "y", 0 0;
E_0x1db6fb0 .event negedge, v0x1de05a0_0;
E_0x1db71d0/0 .event negedge, v0x1de05a0_0;
E_0x1db71d0/1 .event posedge, v0x1de05a0_0;
E_0x1db71d0 .event/or E_0x1db71d0/0, E_0x1db71d0/1;
S_0x1de07e0 .scope module, "top_module1" "top_module" 3 76, 4 1 0, S_0x1db1cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x1de2300_0 .net "a1", 0 0, L_0x1de3960;  1 drivers
v0x1de23f0_0 .net "a2", 0 0, L_0x1de3a10;  1 drivers
o0x7f49af7a3468 .functor BUFZ 1, C4<z>; HiZ drive
v0x1de2500_0 .net "b1", 0 0, o0x7f49af7a3468;  0 drivers
o0x7f49af7a3528 .functor BUFZ 1, C4<z>; HiZ drive
v0x1de25a0_0 .net "b2", 0 0, o0x7f49af7a3528;  0 drivers
RS_0x7f49af7a33d8 .resolv tri, L_0x1de3bd0, L_0x1de3c80, L_0x1de3dc0;
v0x1de2640_0 .net8 "tmp", 0 0, RS_0x7f49af7a33d8;  3 drivers
v0x1de2730_0 .net "x", 0 0, v0x1de0680_0;  alias, 1 drivers
v0x1de27d0_0 .net "y", 0 0, v0x1de0740_0;  alias, 1 drivers
v0x1de2870_0 .net "z", 0 0, o0x7f49af7a33a8;  alias, 0 drivers
S_0x1de09c0 .scope module, "and1" "and_gate" 4 10, 4 17 0, S_0x1de07e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x1de3960 .functor AND 1, v0x1de0680_0, v0x1de0740_0, C4<1>, C4<1>;
v0x1de0c30_0 .net "a", 0 0, v0x1de0680_0;  alias, 1 drivers
v0x1de0d40_0 .net "b", 0 0, v0x1de0740_0;  alias, 1 drivers
v0x1de0e50_0 .net "out", 0 0, L_0x1de3960;  alias, 1 drivers
S_0x1de0f50 .scope module, "and2" "and_gate" 4 11, 4 17 0, S_0x1de07e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x1de3a10 .functor AND 1, v0x1de0740_0, v0x1de0680_0, C4<1>, C4<1>;
v0x1de11a0_0 .net "a", 0 0, v0x1de0740_0;  alias, 1 drivers
v0x1de1260_0 .net "b", 0 0, v0x1de0680_0;  alias, 1 drivers
v0x1de1320_0 .net "out", 0 0, L_0x1de3a10;  alias, 1 drivers
S_0x1de1420 .scope module, "not1" "not_gate" 4 14, 4 33 0, S_0x1de07e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x1de3dc0 .functor NOT 1, o0x7f49af7a33a8, C4<0>, C4<0>, C4<0>;
v0x1de1680_0 .net "in", 0 0, o0x7f49af7a33a8;  alias, 0 drivers
v0x1de1740_0 .net8 "out", 0 0, RS_0x7f49af7a33d8;  alias, 3 drivers
S_0x1de1860 .scope module, "or1" "or_gate" 4 12, 4 25 0, S_0x1de07e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x1de3bd0 .functor OR 1, L_0x1de3960, o0x7f49af7a3468, C4<0>, C4<0>;
v0x1de1ab0_0 .net "a", 0 0, L_0x1de3960;  alias, 1 drivers
v0x1de1ba0_0 .net "b", 0 0, o0x7f49af7a3468;  alias, 0 drivers
v0x1de1c40_0 .net8 "out", 0 0, RS_0x7f49af7a33d8;  alias, 3 drivers
S_0x1de1d80 .scope module, "or2" "or_gate" 4 13, 4 25 0, S_0x1de07e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x1de3c80 .functor OR 1, L_0x1de3a10, o0x7f49af7a3528, C4<0>, C4<0>;
v0x1de2020_0 .net "a", 0 0, L_0x1de3a10;  alias, 1 drivers
v0x1de20e0_0 .net "b", 0 0, o0x7f49af7a3528;  alias, 0 drivers
v0x1de2180_0 .net8 "out", 0 0, RS_0x7f49af7a33d8;  alias, 3 drivers
S_0x1de2910 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1db1cd0;
 .timescale -12 -12;
E_0x1db6e10 .event anyedge, v0x1de3170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1de3170_0;
    %nor/r;
    %assign/vec4 v0x1de3170_0, 0;
    %wait E_0x1db6e10;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1de0360;
T_1 ;
    %wait E_0x1db71d0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1de0740_0, 0;
    %assign/vec4 v0x1de0680_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1de0360;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1db6fb0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1db1cd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de3010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de3170_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1db1cd0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1de3010_0;
    %inv;
    %store/vec4 v0x1de3010_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1db1cd0;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1de05a0_0, v0x1de3380_0, v0x1de3440_0, v0x1de34e0_0, v0x1de3620_0, v0x1de3580_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1db1cd0;
T_6 ;
    %load/vec4 v0x1de30b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1de30b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1de30b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1de30b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1de30b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1de30b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1de30b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1db1cd0;
T_7 ;
    %wait E_0x1db71d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1de30b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1de30b0_0, 4, 32;
    %load/vec4 v0x1de32c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1de30b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1de30b0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1de30b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1de30b0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1de3620_0;
    %load/vec4 v0x1de3620_0;
    %load/vec4 v0x1de3580_0;
    %xor;
    %load/vec4 v0x1de3620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1de30b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1de30b0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1de30b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1de30b0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/machine/mt2015_q4/iter1/response2/top_module.sv";
