Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Apr 16 17:14:00 2025
| Host         : aubervilliers running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 4.570ns (23.819%)  route 14.617ns (76.181%))
  Logic Levels:           26  (CARRY4=3 LUT3=3 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.782    -0.910    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X104Y88        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][3]/Q
                         net (fo=22, routed)          0.803     0.410    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr[3]_45[3]
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124     0.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___63/O
                         net (fo=7, routed)           0.445     0.980    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[3][0]
    SLICE_X102Y84        LUT6 (Prop_lut6_I3_O)        0.124     1.104 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___64/O
                         net (fo=2, routed)           0.478     1.581    i_ariane/i_cva6/csr_regfile_i/i___129_i_190
    SLICE_X102Y84        LUT5 (Prop_lut5_I0_O)        0.124     1.705 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_341/O
                         net (fo=7, routed)           0.451     2.157    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[3][9]_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_473/O
                         net (fo=6, routed)           0.545     2.826    i_ariane/i_cva6/csr_regfile_i/i___129_i_473_n_0
    SLICE_X102Y92        LUT3 (Prop_lut3_I0_O)        0.124     2.950 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_337/O
                         net (fo=3, routed)           0.343     3.293    i_ariane/i_cva6/csr_regfile_i/i___129_i_337_n_0
    SLICE_X101Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_344/O
                         net (fo=3, routed)           0.449     3.866    i_ariane/i_cva6/csr_regfile_i/i___129_i_344_n_0
    SLICE_X100Y92        LUT6 (Prop_lut6_I0_O)        0.124     3.990 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_193/O
                         net (fo=1, routed)           0.413     4.403    i_ariane/i_cva6/csr_regfile_i/i___129_i_193_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.527 f  i_ariane/i_cva6/csr_regfile_i/i___129_i_75/O
                         net (fo=1, routed)           0.000     4.527    i_ariane/i_cva6/csr_regfile_i/i___129_i_75_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_16/CO[3]
                         net (fo=1, routed)           0.770     5.847    i_ariane/i_cva6/csr_regfile_i/i___129_i_16_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  i_ariane/i_cva6/csr_regfile_i/i___129_i_3/O
                         net (fo=3, routed)           0.627     6.598    i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[3][addr_mode][1]_2
    SLICE_X92Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.722 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12/O
                         net (fo=1, routed)           0.707     7.429    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_12_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.553 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8/O
                         net (fo=1, routed)           0.316     7.869    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_8_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.993 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, routed)          0.847     8.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmp_data_allow
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2/O
                         net (fo=35, routed)          0.304     9.268    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[35]_i_2_n_0
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.392 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o[0]_i_2/O
                         net (fo=402, routed)         0.203     9.596    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X61Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.720 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_onehot_state_q[6]_i_3__1/O
                         net (fo=38, routed)          0.339    10.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.183 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___3_i_4/O
                         net (fo=22, routed)          0.656    10.839    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[1]_1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.963 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_64/O
                         net (fo=2, routed)           1.060    12.023    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/address_tag_q_reg[4]_1_alias
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.147 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_comp/O
                         net (fo=1, routed)           0.000    12.147    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.680 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.623    13.420    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.544 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___7_0_i_1/O
                         net (fo=14, routed)          0.581    14.125    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_onehot_state_q_reg[2]_2
    SLICE_X52Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.249 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___8_0_i_1/O
                         net (fo=30, routed)          0.531    14.779    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_ack_q_reg_1
    SLICE_X51Y87         LUT3 (Prop_lut3_I1_O)        0.124    14.903 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/bank_off_q[2]_i_4/O
                         net (fo=3, routed)           1.467    16.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/bank_off_q_reg[3]_0[0]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.494 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/Mem_DP_reg_i_74__7_comp/O
                         net (fo=8, routed)           0.623    17.117    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_13
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_i_6__5/O
                         net (fo=2, routed)           1.036    18.277    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_1[3]
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17765, routed)       1.696    18.551    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    19.017    
                         clock uncertainty           -0.079    18.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.372    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[6].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                  0.096    




