{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577306985655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577306985659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 22:49:44 2019 " "Processing started: Wed Dec 25 22:49:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577306985659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577306985659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_sub -c add_sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_sub -c add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577306985661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1577306986775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../src/add_sub.v" "" { Text "/home/laviss/workspace/lab_alu/src/add_sub.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987260 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic logic.v(5) " "Verilog HDL Declaration warning at logic.v(5): \"logic\" is SystemVerilog-2005 keyword" {  } { { "../src/logic.v" "" { Text "/home/laviss/workspace/lab_alu/src/logic.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1577306987265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "../src/logic.v" "" { Text "/home/laviss/workspace/lab_alu/src/logic.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/mul_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/mul_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_div " "Found entity 1: mul_div" {  } { { "../src/mul_div.v" "" { Text "/home/laviss/workspace/lab_alu/src/mul_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/lab3_barrel_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/lab3_barrel_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_barrel_shifter " "Found entity 1: lab3_barrel_shifter" {  } { { "../src/lab3_barrel_shifter.v" "" { Text "/home/laviss/workspace/lab_alu/src/lab3_barrel_shifter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/mux_choice.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/mux_choice.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_choice " "Found entity 1: mux_choice" {  } { { "../src/mux_choice.v" "" { Text "/home/laviss/workspace/lab_alu/src/mux_choice.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/laviss/workspace/lab_alu/project/data_memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "/home/laviss/workspace/lab_alu/project/instruction_memory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "extender.v" "" { Text "/home/laviss/workspace/lab_alu/project/extender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/home/laviss/workspace/lab_alu/project/pc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_add " "Found entity 1: pc_add" {  } { { "../src/pc_add.v" "" { Text "/home/laviss/workspace/lab_alu/src/pc_add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "../src/mux_2.v" "" { Text "/home/laviss/workspace/lab_alu/src/mux_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/mux_2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/mux_2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_5 " "Found entity 1: mux_2_5" {  } { { "../src/mux_2_5.v" "" { Text "/home/laviss/workspace/lab_alu/src/mux_2_5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender_j.v 1 1 " "Found 1 design units, including 1 entities, in source file extender_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender_j " "Found entity 1: extender_j" {  } { { "extender_j.v" "" { Text "/home/laviss/workspace/lab_alu/project/extender_j.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.v" "" { Text "/home/laviss/workspace/lab_alu/src/control_unit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/add_mega.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/add_mega.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_mega " "Found entity 1: add_mega" {  } { { "../src/add_mega.v" "" { Text "/home/laviss/workspace/lab_alu/src/add_mega.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/lpm_mux0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "../src/lpm_mux0.v" "" { Text "/home/laviss/workspace/lab_alu/src/lpm_mux0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/lpm_mux_r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/lpm_mux_r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_r0 " "Found entity 1: lpm_mux_r0" {  } { { "../src/lpm_mux_r0.v" "" { Text "/home/laviss/workspace/lab_alu/src/lpm_mux_r0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/lpn_decode0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/lpn_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpn_decode0 " "Found entity 1: lpn_decode0" {  } { { "../src/lpn_decode0.v" "" { Text "/home/laviss/workspace/lab_alu/src/lpn_decode0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../src/register.v" "" { Text "/home/laviss/workspace/lab_alu/src/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/add_j.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/add_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_j " "Found entity 1: add_j" {  } { { "../src/add_j.v" "" { Text "/home/laviss/workspace/lab_alu/src/add_j.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_pc " "Found entity 1: adder_pc" {  } { { "adder_pc.v" "" { Text "/home/laviss/workspace/lab_alu/project/adder_pc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender_next_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file extender_next_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender_next_pc " "Found entity 1: extender_next_pc" {  } { { "extender_next_pc.v" "" { Text "/home/laviss/workspace/lab_alu/project/extender_next_pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/GPIO.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/GPIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../src/GPIO.v" "" { Text "/home/laviss/workspace/lab_alu/src/GPIO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpioo_compere.v 1 1 " "Found 1 design units, including 1 entities, in source file gpioo_compere.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpioo_compere " "Found entity 1: gpioo_compere" {  } { { "gpioo_compere.v" "" { Text "/home/laviss/workspace/lab_alu/project/gpioo_compere.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_out_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file data_out_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_out_mux " "Found entity 1: data_out_mux" {  } { { "data_out_mux.v" "" { Text "/home/laviss/workspace/lab_alu/project/data_out_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_compere.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio_compere.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_compere " "Found entity 1: gpio_compere" {  } { { "gpio_compere.v" "" { Text "/home/laviss/workspace/lab_alu/project/gpio_compere.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_compere_store.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio_compere_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_compere_store " "Found entity 1: gpio_compere_store" {  } { { "gpio_compere_store.v" "" { Text "/home/laviss/workspace/lab_alu/project/gpio_compere_store.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "my_pll.v" "" { Text "/home/laviss/workspace/lab_alu/project/my_pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/one_hot_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/one_hot_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_div " "Found entity 1: one_hot_div" {  } { { "../src/one_hot_div.v" "" { Text "/home/laviss/workspace/lab_alu/src/one_hot_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/my_not.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/my_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_not " "Found entity 1: my_not" {  } { { "../src/my_not.v" "" { Text "/home/laviss/workspace/lab_alu/src/my_not.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 2 2 " "Found 2 design units, including 2 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "/home/laviss/workspace/lab_alu/project/test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987527 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb " "Found entity 2: tb" {  } { { "test.v" "" { Text "/home/laviss/workspace/lab_alu/project/test.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../src/counter.v" "" { Text "/home/laviss/workspace/lab_alu/src/counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../src/clock.v" "" { Text "/home/laviss/workspace/lab_alu/src/clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laviss/workspace/lab_alu/src/counter_year.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laviss/workspace/lab_alu/src/counter_year.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_year " "Found entity 1: counter_year" {  } { { "../src/counter_year.v" "" { Text "/home/laviss/workspace/lab_alu/src/counter_year.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arlam.v 1 1 " "Found 1 design units, including 1 entities, in source file arlam.v" { { "Info" "ISGN_ENTITY_NAME" "1 arlam " "Found entity 1: arlam" {  } { { "arlam.v" "" { Text "/home/laviss/workspace/lab_alu/project/arlam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_for_year.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_for_year.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_for_year " "Found entity 1: sub_for_year" {  } { { "sub_for_year.v" "" { Text "/home/laviss/workspace/lab_alu/project/sub_for_year.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306987565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306987565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577306988022 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Block1.bdf" "" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -5208 -1560 -1560 -5136 "" "" } { -4488 -1000 -952 -4488 "" "" } { -5208 -1000 2696 -5208 "" "" } { -5208 -1016 -1000 -4479 "o_control_sig\[7\]" "" } { -3512 -1280 -736 -3512 "" "" } { -3512 -736 -736 -32 "" "" } { -5208 -1560 -1280 -5208 "" "" } { -5208 -1280 -1000 -5208 "" "" } { -5208 -1296 -1280 -3503 "o_control_sig\[6\]" "" } { -5144 -7648 -7648 -5136 "" "" } { -5136 -7648 -1560 -5136 "" "" } { -4304 -7968 -7656 -4304 "" "" } { -4376 -8112 -7968 -4376 "" "" } { -4376 -8112 -8112 -4328 "" "" } { -5144 -7968 -7968 -4376 "" "" } { -4376 -7984 -7968 -4295 "o_control_sig\[5\]" "" } { -4264 -7936 -7792 -4264 "" "" } { -5144 -7936 -7648 -5144 "" "" } { -5144 -7952 -7936 -4255 "o_control_sig\[4\]" "" } { -4352 -7952 -7792 -4352 "" "" } { -5144 -7952 -7936 -5144 "" "" } { -5144 -7968 -7952 -5144 "" "" } { -5144 -7968 -7952 -4343 "o_control_sig\[3\]" "" } { 208 1960 2032 208 "" "" } { 208 1960 1960 376 "" "" } { 376 2696 2696 1640 "" "" } { 360 1960 2696 376 "o_control_sig\[1\]" "" } { -5208 2696 2696 88 "" "" } { 72 2376 2696 88 "o_control_sig\[0\]" "" } { 88 2696 2696 376 "" "" } { 88 2376 2376 136 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1577306988680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_mega add_mega:inst96 " "Elaborating entity \"add_mega\" for hierarchy \"add_mega:inst96\"" {  } { { "Block1.bdf" "inst96" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 80 392 552 208 "inst96" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306988875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_mega:inst96\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_mega:inst96\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../src/add_mega.v" "LPM_ADD_SUB_component" { Text "/home/laviss/workspace/lab_alu/src/add_mega.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_mega:inst96\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add_mega:inst96\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../src/add_mega.v" "" { Text "/home/laviss/workspace/lab_alu/src/add_mega.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577306989121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_mega:inst96\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"add_mega:inst96\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989122 ""}  } { { "../src/add_mega.v" "" { Text "/home/laviss/workspace/lab_alu/src/add_mega.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577306989122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_99h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_99h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_99h " "Found entity 1: add_sub_99h" {  } { { "db/add_sub_99h.tdf" "" { Text "/home/laviss/workspace/lab_alu/project/db/add_sub_99h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306989429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306989429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_99h add_mega:inst96\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_99h:auto_generated " "Elaborating entity \"add_sub_99h\" for hierarchy \"add_mega:inst96\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_99h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 1520 -8560 -8328 1632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989450 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_shift_contr control_unit.v(30) " "Verilog HDL Always Construct warning at control_unit.v(30): inferring latch(es) for variable \"o_shift_contr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control_unit.v" "" { Text "/home/laviss/workspace/lab_alu/src/control_unit.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577306989455 "|Block1|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_shift_contr\[0\] control_unit.v(30) " "Inferred latch for \"o_shift_contr\[0\]\" at control_unit.v(30)" {  } { { "../src/control_unit.v" "" { Text "/home/laviss/workspace/lab_alu/src/control_unit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577306989455 "|Block1|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_shift_contr\[1\] control_unit.v(30) " "Inferred latch for \"o_shift_contr\[1\]\" at control_unit.v(30)" {  } { { "../src/control_unit.v" "" { Text "/home/laviss/workspace/lab_alu/src/control_unit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577306989456 "|Block1|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_shift_contr\[2\] control_unit.v(30) " "Inferred latch for \"o_shift_contr\[2\]\" at control_unit.v(30)" {  } { { "../src/control_unit.v" "" { Text "/home/laviss/workspace/lab_alu/src/control_unit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577306989456 "|Block1|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_shift_contr\[3\] control_unit.v(30) " "Inferred latch for \"o_shift_contr\[3\]\" at control_unit.v(30)" {  } { { "../src/control_unit.v" "" { Text "/home/laviss/workspace/lab_alu/src/control_unit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577306989456 "|Block1|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_shift_contr\[4\] control_unit.v(30) " "Inferred latch for \"o_shift_contr\[4\]\" at control_unit.v(30)" {  } { { "../src/control_unit.v" "" { Text "/home/laviss/workspace/lab_alu/src/control_unit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577306989457 "|Block1|control_unit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:inst101 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:inst101\"" {  } { { "Block1.bdf" "inst101" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -3776 -8904 -8704 -3696 "inst101" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989461 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 128 instruction_memory.v(14) " "Verilog HDL warning at instruction_memory.v(14): number of words (2) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "instruction_memory.v" "" { Text "/home/laviss/workspace/lab_alu/project/instruction_memory.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1577306989463 "|Block1|instruction_memory:inst101"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.data_a 0 instruction_memory.v(10) " "Net \"instruction_mem.data_a\" at instruction_memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "/home/laviss/workspace/lab_alu/project/instruction_memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1577306989464 "|Block1|instruction_memory:inst101"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.waddr_a 0 instruction_memory.v(10) " "Net \"instruction_mem.waddr_a\" at instruction_memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "/home/laviss/workspace/lab_alu/project/instruction_memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1577306989464 "|Block1|instruction_memory:inst101"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.we_a 0 instruction_memory.v(10) " "Net \"instruction_mem.we_a\" at instruction_memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "/home/laviss/workspace/lab_alu/project/instruction_memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1577306989464 "|Block1|instruction_memory:inst101"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst83 " "Elaborating entity \"pc\" for hierarchy \"pc:inst83\"" {  } { { "Block1.bdf" "inst83" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -4040 -9560 -9368 -3928 "inst83" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:inst88 " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:inst88\"" {  } { { "Block1.bdf" "inst88" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -4040 -9768 -9624 -3960 "inst88" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_2:inst88\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_2:inst88\|lpm_mux:LPM_MUX_component\"" {  } { { "../src/mux_2.v" "LPM_MUX_component" { Text "/home/laviss/workspace/lab_alu/src/mux_2.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_2:inst88\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_2:inst88\|lpm_mux:LPM_MUX_component\"" {  } { { "../src/mux_2.v" "" { Text "/home/laviss/workspace/lab_alu/src/mux_2.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577306989604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_2:inst88\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux_2:inst88\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989605 ""}  } { { "../src/mux_2.v" "" { Text "/home/laviss/workspace/lab_alu/src/mux_2.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577306989605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "/home/laviss/workspace/lab_alu/project/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306989961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306989961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc mux_2:inst88\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"mux_2:inst88\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_choice mux_choice:inst5 " "Elaborating entity \"mux_choice\" for hierarchy \"mux_choice:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 312 824 968 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306989997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_choice:inst5\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_choice:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "../src/mux_choice.v" "LPM_MUX_component" { Text "/home/laviss/workspace/lab_alu/src/mux_choice.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_choice:inst5\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_choice:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "../src/mux_choice.v" "" { Text "/home/laviss/workspace/lab_alu/src/mux_choice.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577306990030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_choice:inst5\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux_choice:inst5\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990031 ""}  } { { "../src/mux_choice.v" "" { Text "/home/laviss/workspace/lab_alu/src/mux_choice.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577306990031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_coc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_coc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_coc " "Found entity 1: mux_coc" {  } { { "db/mux_coc.tdf" "" { Text "/home/laviss/workspace/lab_alu/project/db/mux_coc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306990369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306990369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_coc mux_choice:inst5\|lpm_mux:LPM_MUX_component\|mux_coc:auto_generated " "Elaborating entity \"mux_coc\" for hierarchy \"mux_choice:inst5\|lpm_mux:LPM_MUX_component\|mux_coc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_div mul_div:inst4 " "Elaborating entity \"mul_div\" for hierarchy \"mul_div:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 512 256 496 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 mul_div.v(18) " "Verilog HDL assignment warning at mul_div.v(18): truncated value with size 33 to match size of target (32)" {  } { { "../src/mul_div.v" "" { Text "/home/laviss/workspace/lab_alu/src/mul_div.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577306990394 "|Block1|mul_div:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 mul_div.v(19) " "Verilog HDL assignment warning at mul_div.v(19): truncated value with size 33 to match size of target (32)" {  } { { "../src/mul_div.v" "" { Text "/home/laviss/workspace/lab_alu/src/mul_div.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577306990395 "|Block1|mul_div:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst77 " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst77\"" {  } { { "Block1.bdf" "inst77" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -3064 -3712 -3568 -2504 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux0:inst77\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux0:inst77\|lpm_mux:LPM_MUX_component\"" {  } { { "../src/lpm_mux0.v" "LPM_MUX_component" { Text "/home/laviss/workspace/lab_alu/src/lpm_mux0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst77\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:inst77\|lpm_mux:LPM_MUX_component\"" {  } { { "../src/lpm_mux0.v" "" { Text "/home/laviss/workspace/lab_alu/src/lpm_mux0.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577306990444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst77\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:inst77\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Parameter \"lpm_size\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990444 ""}  } { { "../src/lpm_mux0.v" "" { Text "/home/laviss/workspace/lab_alu/src/lpm_mux0.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577306990444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0qc " "Found entity 1: mux_0qc" {  } { { "db/mux_0qc.tdf" "" { Text "/home/laviss/workspace/lab_alu/project/db/mux_0qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306990988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306990988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0qc lpm_mux0:inst77\|lpm_mux:LPM_MUX_component\|mux_0qc:auto_generated " "Elaborating entity \"mux_0qc\" for hierarchy \"lpm_mux0:inst77\|lpm_mux:LPM_MUX_component\|mux_0qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306990991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_r0 lpm_mux_r0:inst79 " "Elaborating entity \"lpm_mux_r0\" for hierarchy \"lpm_mux_r0:inst79\"" {  } { { "Block1.bdf" "inst79" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -3144 -5592 -5448 -3064 "inst79" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst14 " "Elaborating entity \"register\" for hierarchy \"register:inst14\"" {  } { { "Block1.bdf" "inst14" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -3144 -6096 -5856 -3032 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpn_decode0 lpn_decode0:inst76 " "Elaborating entity \"lpn_decode0\" for hierarchy \"lpn_decode0:inst76\"" {  } { { "Block1.bdf" "inst76" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -3936 -7440 -7312 -3376 "inst76" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpn_decode0:inst76\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpn_decode0:inst76\|lpm_decode:LPM_DECODE_component\"" {  } { { "../src/lpn_decode0.v" "LPM_DECODE_component" { Text "/home/laviss/workspace/lab_alu/src/lpn_decode0.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpn_decode0:inst76\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpn_decode0:inst76\|lpm_decode:LPM_DECODE_component\"" {  } { { "../src/lpn_decode0.v" "" { Text "/home/laviss/workspace/lab_alu/src/lpn_decode0.v" 184 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577306991318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpn_decode0:inst76\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpn_decode0:inst76\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991319 ""}  } { { "../src/lpn_decode0.v" "" { Text "/home/laviss/workspace/lab_alu/src/lpn_decode0.v" 184 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577306991319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b8f " "Found entity 1: decode_b8f" {  } { { "db/decode_b8f.tdf" "" { Text "/home/laviss/workspace/lab_alu/project/db/decode_b8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306991647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306991647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b8f lpn_decode0:inst76\|lpm_decode:LPM_DECODE_component\|decode_b8f:auto_generated " "Elaborating entity \"decode_b8f\" for hierarchy \"lpn_decode0:inst76\|lpm_decode:LPM_DECODE_component\|decode_b8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_5 mux_2_5:inst87 " "Elaborating entity \"mux_2_5\" for hierarchy \"mux_2_5:inst87\"" {  } { { "Block1.bdf" "inst87" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -3704 -7800 -7656 -3624 "inst87" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_2_5:inst87\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_2_5:inst87\|lpm_mux:LPM_MUX_component\"" {  } { { "../src/mux_2_5.v" "LPM_MUX_component" { Text "/home/laviss/workspace/lab_alu/src/mux_2_5.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_2_5:inst87\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_2_5:inst87\|lpm_mux:LPM_MUX_component\"" {  } { { "../src/mux_2_5.v" "" { Text "/home/laviss/workspace/lab_alu/src/mux_2_5.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577306991699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_2_5:inst87\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux_2_5:inst87\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306991702 ""}  } { { "../src/mux_2_5.v" "" { Text "/home/laviss/workspace/lab_alu/src/mux_2_5.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577306991702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pmc " "Found entity 1: mux_pmc" {  } { { "db/mux_pmc.tdf" "" { Text "/home/laviss/workspace/lab_alu/project/db/mux_pmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306992037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306992037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pmc mux_2_5:inst87\|lpm_mux:LPM_MUX_component\|mux_pmc:auto_generated " "Elaborating entity \"mux_pmc\" for hierarchy \"mux_2_5:inst87\|lpm_mux:LPM_MUX_component\|mux_pmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:inst100 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:inst100\"" {  } { { "Block1.bdf" "inst100" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 144 2032 2248 256 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992073 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90 0 128 data_memory.v(15) " "Verilog HDL warning at data_memory.v(15): number of words (90) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "data_memory.v" "" { Text "/home/laviss/workspace/lab_alu/project/data_memory.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1577306992082 "|Block1|data_memory:inst100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:inst82 " "Elaborating entity \"extender\" for hierarchy \"extender:inst82\"" {  } { { "Block1.bdf" "inst82" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -4536 -952 -752 -4456 "inst82" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic logic:inst3 " "Elaborating entity \"logic\" for hierarchy \"logic:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 392 264 504 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_barrel_shifter lab3_barrel_shifter:inst2 " "Elaborating entity \"lab3_barrel_shifter\" for hierarchy \"lab3_barrel_shifter:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 264 264 480 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 lab3_barrel_shifter.v(22) " "Verilog HDL assignment warning at lab3_barrel_shifter.v(22): truncated value with size 65 to match size of target (64)" {  } { { "../src/lab3_barrel_shifter.v" "" { Text "/home/laviss/workspace/lab_alu/src/lab3_barrel_shifter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577306992408 "|Block1|lab3_barrel_shifter:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_pc adder_pc:inst84 " "Elaborating entity \"adder_pc\" for hierarchy \"adder_pc:inst84\"" {  } { { "Block1.bdf" "inst84" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -4176 -9320 -9160 -4080 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub adder_pc:inst84\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"adder_pc:inst84\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder_pc.v" "LPM_ADD_SUB_component" { Text "/home/laviss/workspace/lab_alu/project/adder_pc.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_pc:inst84\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"adder_pc:inst84\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder_pc.v" "" { Text "/home/laviss/workspace/lab_alu/project/adder_pc.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577306992428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_pc:inst84\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"adder_pc:inst84\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992428 ""}  } { { "adder_pc.v" "" { Text "/home/laviss/workspace/lab_alu/project/adder_pc.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577306992428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dph " "Found entity 1: add_sub_dph" {  } { { "db/add_sub_dph.tdf" "" { Text "/home/laviss/workspace/lab_alu/project/db/add_sub_dph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306992771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306992771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dph adder_pc:inst84\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated " "Elaborating entity \"add_sub_dph\" for hierarchy \"adder_pc:inst84\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_j add_j:inst98 " "Elaborating entity \"add_j\" for hierarchy \"add_j:inst98\"" {  } { { "Block1.bdf" "inst98" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -4352 -8448 -8288 -4256 "inst98" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_j:inst98\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_j:inst98\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../src/add_j.v" "LPM_ADD_SUB_component" { Text "/home/laviss/workspace/lab_alu/src/add_j.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_j:inst98\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add_j:inst98\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../src/add_j.v" "" { Text "/home/laviss/workspace/lab_alu/src/add_j.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577306992818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_j:inst98\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"add_j:inst98\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306992818 ""}  } { { "../src/add_j.v" "" { Text "/home/laviss/workspace/lab_alu/src/add_j.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577306992818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_plh " "Found entity 1: add_sub_plh" {  } { { "db/add_sub_plh.tdf" "" { Text "/home/laviss/workspace/lab_alu/project/db/add_sub_plh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306993128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306993128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_plh add_j:inst98\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_plh:auto_generated " "Elaborating entity \"add_sub_plh\" for hierarchy \"add_j:inst98\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_plh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender_next_pc extender_next_pc:inst89 " "Elaborating entity \"extender_next_pc\" for hierarchy \"extender_next_pc:inst89\"" {  } { { "Block1.bdf" "inst89" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -4288 -8768 -8568 -4208 "inst89" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender_j extender_j:inst91 " "Elaborating entity \"extender_j\" for hierarchy \"extender_j:inst91\"" {  } { { "Block1.bdf" "inst91" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -4200 -8768 -8568 -4120 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arlam arlam:inst6 " "Elaborating entity \"arlam\" for hierarchy \"arlam:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 432 2040 2256 576 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arlam.v(16) " "Verilog HDL assignment warning at arlam.v(16): truncated value with size 32 to match size of target (1)" {  } { { "arlam.v" "" { Text "/home/laviss/workspace/lab_alu/project/arlam.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577306993174 "|Block1|arlam:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arlam.v(18) " "Verilog HDL assignment warning at arlam.v(18): truncated value with size 32 to match size of target (1)" {  } { { "arlam.v" "" { Text "/home/laviss/workspace/lab_alu/project/arlam.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577306993175 "|Block1|arlam:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_compere gpio_compere:inst102 " "Elaborating entity \"gpio_compere\" for hierarchy \"gpio_compere:inst102\"" {  } { { "Block1.bdf" "inst102" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 440 1240 1368 536 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare gpio_compere:inst102\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"gpio_compere:inst102\|lpm_compare:LPM_COMPARE_component\"" {  } { { "gpio_compere.v" "LPM_COMPARE_component" { Text "/home/laviss/workspace/lab_alu/project/gpio_compere.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gpio_compere:inst102\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"gpio_compere:inst102\|lpm_compare:LPM_COMPARE_component\"" {  } { { "gpio_compere.v" "" { Text "/home/laviss/workspace/lab_alu/project/gpio_compere.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577306993278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gpio_compere:inst102\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"gpio_compere:inst102\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993280 ""}  } { { "gpio_compere.v" "" { Text "/home/laviss/workspace/lab_alu/project/gpio_compere.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577306993280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_k7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_k7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_k7j " "Found entity 1: cmpr_k7j" {  } { { "db/cmpr_k7j.tdf" "" { Text "/home/laviss/workspace/lab_alu/project/db/cmpr_k7j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306993646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306993646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_k7j gpio_compere:inst102\|lpm_compare:LPM_COMPARE_component\|cmpr_k7j:auto_generated " "Elaborating entity \"cmpr_k7j\" for hierarchy \"gpio_compere:inst102\|lpm_compare:LPM_COMPARE_component\|cmpr_k7j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_for_year sub_for_year:inst97 " "Elaborating entity \"sub_for_year\" for hierarchy \"sub_for_year:inst97\"" {  } { { "Block1.bdf" "inst97" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 728 1232 1392 824 "inst97" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub_for_year:inst97\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub_for_year:inst97\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub_for_year.v" "LPM_ADD_SUB_component" { Text "/home/laviss/workspace/lab_alu/project/sub_for_year.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_for_year:inst97\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sub_for_year:inst97\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub_for_year.v" "" { Text "/home/laviss/workspace/lab_alu/project/sub_for_year.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577306993679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_for_year:inst97\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"sub_for_year:inst97\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306993681 ""}  } { { "sub_for_year.v" "" { Text "/home/laviss/workspace/lab_alu/project/sub_for_year.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577306993681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cqh " "Found entity 1: add_sub_cqh" {  } { { "db/add_sub_cqh.tdf" "" { Text "/home/laviss/workspace/lab_alu/project/db/add_sub_cqh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577306994029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577306994029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cqh sub_for_year:inst97\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_cqh:auto_generated " "Elaborating entity \"add_sub_cqh\" for hierarchy \"sub_for_year:inst97\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_cqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306994033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst85 " "Elaborating entity \"clock\" for hierarchy \"clock:inst85\"" {  } { { "Block1.bdf" "inst85" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 816 952 1192 960 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306994041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock:inst85\|counter:freq_div " "Elaborating entity \"counter\" for hierarchy \"clock:inst85\|counter:freq_div\"" {  } { { "../src/clock.v" "freq_div" { Text "/home/laviss/workspace/lab_alu/src/clock.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306994048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock:inst85\|counter:sec_0 " "Elaborating entity \"counter\" for hierarchy \"clock:inst85\|counter:sec_0\"" {  } { { "../src/clock.v" "sec_0" { Text "/home/laviss/workspace/lab_alu/src/clock.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306994060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock:inst85\|counter:sec_1 " "Elaborating entity \"counter\" for hierarchy \"clock:inst85\|counter:sec_1\"" {  } { { "../src/clock.v" "sec_1" { Text "/home/laviss/workspace/lab_alu/src/clock.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306994067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock:inst85\|counter:day_1 " "Elaborating entity \"counter\" for hierarchy \"clock:inst85\|counter:day_1\"" {  } { { "../src/clock.v" "day_1" { Text "/home/laviss/workspace/lab_alu/src/clock.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306994124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock:inst85\|counter:month " "Elaborating entity \"counter\" for hierarchy \"clock:inst85\|counter:month\"" {  } { { "../src/clock.v" "month" { Text "/home/laviss/workspace/lab_alu/src/clock.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306994138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_year clock:inst85\|counter_year:year " "Elaborating entity \"counter_year\" for hierarchy \"clock:inst85\|counter_year:year\"" {  } { { "../src/clock.v" "year" { Text "/home/laviss/workspace/lab_alu/src/clock.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577306994151 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:inst100\|memory " "RAM logic \"data_memory:inst100\|memory\" is uninferred due to asynchronous read logic" {  } { { "data_memory.v" "memory" { Text "/home/laviss/workspace/lab_alu/project/data_memory.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1577307004675 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1577307004675 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 129 /home/laviss/workspace/lab_alu/project/db/add_sub.ram0_instruction_memory_68fd8bb8.hdl.mif " "Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File \"/home/laviss/workspace/lab_alu/project/db/add_sub.ram0_instruction_memory_68fd8bb8.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1577307004689 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/laviss/workspace/lab_alu/project/db/add_sub.ram0_instruction_memory_68fd8bb8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/laviss/workspace/lab_alu/project/db/add_sub.ram0_instruction_memory_68fd8bb8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1577307004710 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 129 /home/laviss/workspace/lab_alu/project/db/add_sub.ram0_data_memory_8ae84398.hdl.mif " "Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File \"/home/laviss/workspace/lab_alu/project/db/add_sub.ram0_data_memory_8ae84398.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1577307007032 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/laviss/workspace/lab_alu/project/db/add_sub.ram0_data_memory_8ae84398.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/laviss/workspace/lab_alu/project/db/add_sub.ram0_data_memory_8ae84398.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1577307007051 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1577307011229 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1 GND " "Pin \"pin_name1\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 456 2256 2432 472 "pin_name1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577307011565 "|Block1|pin_name1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577307011565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "564 " "564 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1577307011991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577307013332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577307013332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577307014399 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577307014399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577307014399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577307014399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577307014632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 22:50:14 2019 " "Processing ended: Wed Dec 25 22:50:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577307014632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577307014632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577307014632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577307014632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577307021639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577307021642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 22:50:20 2019 " "Processing started: Wed Dec 25 22:50:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577307021642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1577307021642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off add_sub -c add_sub " "Command: quartus_fit --read_settings_files=off --write_settings_files=off add_sub -c add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1577307021645 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1577307021827 ""}
{ "Info" "0" "" "Project  = add_sub" {  } {  } 0 0 "Project  = add_sub" 0 0 "Fitter" 0 0 1577307021831 ""}
{ "Info" "0" "" "Revision = add_sub" {  } {  } 0 0 "Revision = add_sub" 0 0 "Fitter" 0 0 1577307021831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1577307022290 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "add_sub EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"add_sub\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577307022304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577307022387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577307022388 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577307023294 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577307025458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577307025458 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577307025458 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laviss/workspace/lab_alu/project/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577307025482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laviss/workspace/lab_alu/project/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577307025482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laviss/workspace/lab_alu/project/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577307025482 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577307025482 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ovrflow " "Pin ovrflow not assigned to an exact location on the device" {  } { { "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" { ovrflow } } } { "Block1.bdf" "" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 160 832 1008 176 "ovrflow" "" } } } } { "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ovrflow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laviss/workspace/lab_alu/project/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577307025910 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" { pin_name1 } } } { "Block1.bdf" "" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { 456 2256 2432 472 "pin_name1" "" } } } } { "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laviss/workspace/lab_alu/project/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577307025910 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "Block1.bdf" "" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -3840 -10552 -10384 -3824 "CLOCK_50" "" } } } } { "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laviss/workspace/lab_alu/project/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577307025910 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY0 " "Pin KEY0 not assigned to an exact location on the device" {  } { { "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" { KEY0 } } } { "Block1.bdf" "" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -3704 -10608 -10440 -3688 "KEY0" "" } } } } { "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laviss/workspace/lab_alu/project/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577307025910 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1577307025910 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "add_sub.sdc " "Synopsys Design Constraints File file not found: 'add_sub.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1577307026365 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1577307026369 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1577307026378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577307026491 ""}  } { { "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "Block1.bdf" "" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -3840 -10552 -10384 -3824 "CLOCK_50" "" } } } } { "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laviss/workspace/lab_alu/project/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577307026491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY0 (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node KEY0 (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577307026494 ""}  } { { "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/13.0.1/quartus/linux64/pin_planner.ppl" { KEY0 } } } { "Block1.bdf" "" { Schematic "/home/laviss/workspace/lab_alu/project/Block1.bdf" { { -3704 -10608 -10440 -3688 "KEY0" "" } } } } { "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/13.0.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laviss/workspace/lab_alu/project/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577307026494 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577307026820 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577307026822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577307026824 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577307026836 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577307026838 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1577307026841 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1577307026841 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577307026842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577307026844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1577307026846 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577307026846 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1577307026854 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1577307026854 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1577307026854 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577307026868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577307026868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577307026868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577307026868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577307026868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577307026868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577307026868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577307026868 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1577307026868 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1577307026868 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577307026895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577307032810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577307033772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577307033863 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577307036449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577307036449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577307036739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/laviss/workspace/lab_alu/project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1577307040441 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577307040441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577307041479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1577307041489 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577307041489 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1577307041575 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577307041605 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ovrflow 0 " "Pin \"ovrflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577307041632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577307041632 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1577307041632 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577307042516 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577307042559 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577307043400 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577307046529 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1577307046777 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/laviss/workspace/lab_alu/project/output_files/add_sub.fit.smsg " "Generated suppressed messages file /home/laviss/workspace/lab_alu/project/output_files/add_sub.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577307047200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577307047808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 22:50:47 2019 " "Processing ended: Wed Dec 25 22:50:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577307047808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577307047808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577307047808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577307047808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1577307054866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577307054869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 22:50:53 2019 " "Processing started: Wed Dec 25 22:50:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577307054869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1577307054869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off add_sub -c add_sub " "Command: quartus_asm --read_settings_files=off --write_settings_files=off add_sub -c add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1577307054871 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1577307061690 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1577307062243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577307064711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 22:51:04 2019 " "Processing ended: Wed Dec 25 22:51:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577307064711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577307064711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577307064711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1577307064711 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1577307065120 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1577307070785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577307070788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 22:51:09 2019 " "Processing started: Wed Dec 25 22:51:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577307070788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577307070788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta add_sub -c add_sub " "Command: quartus_sta add_sub -c add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577307070790 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1577307071003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1577307071709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577307071828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577307071828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "add_sub.sdc " "Synopsys Design Constraints File file not found: 'add_sub.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1577307072234 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1577307072236 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072239 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072239 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1577307072245 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1577307072374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577307072397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.246 " "Worst-case setup slack is -1.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.246        -9.968 CLOCK_50  " "   -1.246        -9.968 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577307072403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.808 " "Worst-case hold slack is 0.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808         0.000 CLOCK_50  " "    0.808         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577307072412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577307072418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577307072425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 CLOCK_50  " "   -1.380        -9.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577307072428 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1577307072534 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1577307072548 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577307072624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.110 " "Worst-case setup slack is -0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110        -0.880 CLOCK_50  " "   -0.110        -0.880 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577307072630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364         0.000 CLOCK_50  " "    0.364         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577307072640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577307072653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577307072658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 CLOCK_50  " "   -1.380        -9.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577307072668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577307072668 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1577307072770 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577307072869 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577307072871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577307073091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 22:51:13 2019 " "Processing ended: Wed Dec 25 22:51:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577307073091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577307073091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577307073091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577307073091 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577307073672 ""}
