statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.1170
gpu_ipc_2 =      99.2134
gpu_tot_sim_cycle_stream_1 = 304099
gpu_tot_sim_cycle_stream_2 = 304098
gpu_sim_insn_1 = 2468384
gpu_sim_insn_2 = 30170592
gpu_sim_cycle = 304100
gpu_sim_insn = 32638976
gpu_ipc =     107.3298
gpu_tot_sim_cycle = 304100
gpu_tot_sim_insn = 32638976
gpu_tot_ipc =     107.3298
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1417104
gpu_stall_icnt2sh    = 224114
gpu_total_sim_rate=84556

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 540545
	L1I_total_cache_misses = 3746
	L1I_total_cache_miss_rate = 0.0069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 2552, Miss = 2552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7404
	L1D_cache_core[31]: Access = 2135, Miss = 2135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8159
	L1D_cache_core[32]: Access = 2666, Miss = 2666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[33]: Access = 2240, Miss = 2240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5433
	L1D_cache_core[34]: Access = 2546, Miss = 2546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3697
	L1D_cache_core[35]: Access = 1631, Miss = 1631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12133
	L1D_cache_core[36]: Access = 2434, Miss = 2434, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7004
	L1D_cache_core[37]: Access = 2076, Miss = 2076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4699
	L1D_cache_core[38]: Access = 2238, Miss = 2238, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3734
	L1D_cache_core[39]: Access = 2098, Miss = 2098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3349
	L1D_cache_core[40]: Access = 2774, Miss = 2774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2413
	L1D_cache_core[41]: Access = 2595, Miss = 2595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4932
	L1D_cache_core[42]: Access = 2126, Miss = 2126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5881
	L1D_cache_core[43]: Access = 2258, Miss = 2258, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4646
	L1D_cache_core[44]: Access = 2792, Miss = 2792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1943
	L1D_cache_core[45]: Access = 1327, Miss = 1327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11562
	L1D_cache_core[46]: Access = 2794, Miss = 2794, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 800
	L1D_cache_core[47]: Access = 2524, Miss = 2524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4732
	L1D_cache_core[48]: Access = 2807, Miss = 2807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2519
	L1D_cache_core[49]: Access = 2489, Miss = 2489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5533
	L1D_cache_core[50]: Access = 2577, Miss = 2577, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4833
	L1D_cache_core[51]: Access = 2262, Miss = 2262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6560
	L1D_cache_core[52]: Access = 2909, Miss = 2909, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 167
	L1D_cache_core[53]: Access = 2288, Miss = 2288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11269
	L1D_cache_core[54]: Access = 2236, Miss = 2236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6293
	L1D_cache_core[55]: Access = 2235, Miss = 2235, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7558
	L1D_cache_core[56]: Access = 2012, Miss = 2012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7895
	L1D_cache_core[57]: Access = 2449, Miss = 2449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6348
	L1D_cache_core[58]: Access = 2607, Miss = 2607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4389
	L1D_cache_core[59]: Access = 2212, Miss = 2212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8703
	L1D_total_cache_accesses = 72809
	L1D_total_cache_misses = 72809
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 191822
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 46998
	L1C_total_cache_misses = 2742
	L1C_total_cache_miss_rate = 0.0583
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49211
L1T_cache:
	L1T_total_cache_accesses = 215910
	L1T_total_cache_misses = 80319
	L1T_total_cache_miss_rate = 0.3720
	L1T_total_cache_pending_hits = 135591
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 180080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44256
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2742
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49211
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 135591
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 80319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11742
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 536799
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3746
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
128, 32, 147, 32, 151, 32, 146, 32, 147, 33, 146, 19, 146, 32, 146, 11, 146, 11, 146, 32, 146, 32, 128, 33, 127, 11, 128, 11, 127, 10, 127, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 304100, 1302, 302797 
shader 1 total_cycles, active_cycles, idle cycles = 304100, 1277, 302822 
shader 2 total_cycles, active_cycles, idle cycles = 304100, 1266, 302833 
shader 3 total_cycles, active_cycles, idle cycles = 304100, 1314, 302785 
shader 4 total_cycles, active_cycles, idle cycles = 304100, 1208, 302891 
shader 5 total_cycles, active_cycles, idle cycles = 304100, 1316, 302783 
shader 6 total_cycles, active_cycles, idle cycles = 304100, 1246, 302853 
shader 7 total_cycles, active_cycles, idle cycles = 304100, 1335, 302764 
shader 8 total_cycles, active_cycles, idle cycles = 304100, 1269, 302830 
shader 9 total_cycles, active_cycles, idle cycles = 304100, 1304, 302795 
shader 10 total_cycles, active_cycles, idle cycles = 304100, 1336, 302764 
shader 11 total_cycles, active_cycles, idle cycles = 304100, 1243, 302857 
shader 12 total_cycles, active_cycles, idle cycles = 304100, 1318, 302782 
shader 13 total_cycles, active_cycles, idle cycles = 304100, 1264, 302835 
shader 14 total_cycles, active_cycles, idle cycles = 304100, 1320, 302779 
shader 15 total_cycles, active_cycles, idle cycles = 304100, 1387, 302713 
shader 16 total_cycles, active_cycles, idle cycles = 304100, 1359, 302741 
shader 17 total_cycles, active_cycles, idle cycles = 304100, 1318, 302781 
shader 18 total_cycles, active_cycles, idle cycles = 304100, 1371, 302729 
shader 19 total_cycles, active_cycles, idle cycles = 304100, 1297, 302803 
shader 20 total_cycles, active_cycles, idle cycles = 304100, 1259, 302841 
shader 21 total_cycles, active_cycles, idle cycles = 304100, 1290, 302809 
shader 22 total_cycles, active_cycles, idle cycles = 304100, 1236, 302864 
shader 23 total_cycles, active_cycles, idle cycles = 304100, 1318, 302781 
shader 24 total_cycles, active_cycles, idle cycles = 304100, 1347, 302752 
shader 25 total_cycles, active_cycles, idle cycles = 304100, 1404, 302695 
shader 26 total_cycles, active_cycles, idle cycles = 304100, 1233, 302866 
shader 27 total_cycles, active_cycles, idle cycles = 304100, 1318, 302782 
shader 28 total_cycles, active_cycles, idle cycles = 304100, 1361, 302739 
shader 29 total_cycles, active_cycles, idle cycles = 304100, 1238, 302862 
shader 30 total_cycles, active_cycles, idle cycles = 304100, 17068, 287031 
shader 31 total_cycles, active_cycles, idle cycles = 304100, 14225, 289875 
shader 32 total_cycles, active_cycles, idle cycles = 304100, 18000, 286100 
shader 33 total_cycles, active_cycles, idle cycles = 304100, 15136, 288964 
shader 34 total_cycles, active_cycles, idle cycles = 304100, 17163, 286936 
shader 35 total_cycles, active_cycles, idle cycles = 304100, 10670, 293430 
shader 36 total_cycles, active_cycles, idle cycles = 304100, 16237, 287862 
shader 37 total_cycles, active_cycles, idle cycles = 304100, 14056, 290044 
shader 38 total_cycles, active_cycles, idle cycles = 304100, 15136, 288964 
shader 39 total_cycles, active_cycles, idle cycles = 304100, 14198, 289902 
shader 40 total_cycles, active_cycles, idle cycles = 304100, 18588, 285511 
shader 41 total_cycles, active_cycles, idle cycles = 304100, 17447, 286652 
shader 42 total_cycles, active_cycles, idle cycles = 304100, 14319, 289781 
shader 43 total_cycles, active_cycles, idle cycles = 304100, 15264, 288835 
shader 44 total_cycles, active_cycles, idle cycles = 304100, 18723, 285376 
shader 45 total_cycles, active_cycles, idle cycles = 304100, 8906, 295193 
shader 46 total_cycles, active_cycles, idle cycles = 304100, 18764, 285336 
shader 47 total_cycles, active_cycles, idle cycles = 304100, 17021, 287078 
shader 48 total_cycles, active_cycles, idle cycles = 304100, 18913, 285187 
shader 49 total_cycles, active_cycles, idle cycles = 304100, 16623, 287477 
shader 50 total_cycles, active_cycles, idle cycles = 304100, 17420, 286679 
shader 51 total_cycles, active_cycles, idle cycles = 304100, 15237, 288862 
shader 52 total_cycles, active_cycles, idle cycles = 304100, 19601, 284498 
shader 53 total_cycles, active_cycles, idle cycles = 304100, 15230, 288869 
shader 54 total_cycles, active_cycles, idle cycles = 304100, 15095, 289004 
shader 55 total_cycles, active_cycles, idle cycles = 304100, 15028, 289072 
shader 56 total_cycles, active_cycles, idle cycles = 304100, 13500, 290599 
shader 57 total_cycles, active_cycles, idle cycles = 304100, 16447, 287653 
shader 58 total_cycles, active_cycles, idle cycles = 304100, 17630, 286470 
shader 59 total_cycles, active_cycles, idle cycles = 304100, 14845, 289254 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 2304 
warps_exctd_sm 31 = 2080 
warps_exctd_sm 32 = 2304 
warps_exctd_sm 33 = 2048 
warps_exctd_sm 34 = 2368 
warps_exctd_sm 35 = 1504 
warps_exctd_sm 36 = 2208 
warps_exctd_sm 37 = 2048 
warps_exctd_sm 38 = 2048 
warps_exctd_sm 39 = 2080 
warps_exctd_sm 40 = 2464 
warps_exctd_sm 41 = 2432 
warps_exctd_sm 42 = 2016 
warps_exctd_sm 43 = 2080 
warps_exctd_sm 44 = 2464 
warps_exctd_sm 45 = 1280 
warps_exctd_sm 46 = 2464 
warps_exctd_sm 47 = 2336 
warps_exctd_sm 48 = 2528 
warps_exctd_sm 49 = 2304 
warps_exctd_sm 50 = 2432 
warps_exctd_sm 51 = 2080 
warps_exctd_sm 52 = 2528 
warps_exctd_sm 53 = 2048 
warps_exctd_sm 54 = 2048 
warps_exctd_sm 55 = 2048 
warps_exctd_sm 56 = 1792 
warps_exctd_sm 57 = 2240 
warps_exctd_sm 58 = 2464 
warps_exctd_sm 59 = 2016 
gpgpu_n_tot_thrd_icount = 32990464
gpgpu_n_tot_w_icount = 1030952
gpgpu_n_stall_shd_mem = 10927819
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 243260
gpgpu_n_mem_write_global = 4438
gpgpu_n_mem_texture = 80319
gpgpu_n_mem_const = 1398
gpgpu_n_load_insn  = 2333024
gpgpu_n_store_insn = 65056
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 1030688
gpgpu_n_const_mem_insn = 1095744
gpgpu_n_param_mem_insn = 408192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49211
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49211
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9248604
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19768776	W0_Idle:1374867	W0_Scoreboard:14317235	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1031122
Warp Occupancy Distribution:
Stall:18108341	W0_Idle:40713	W0_Scoreboard:18820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:78126
Warp Occupancy Distribution:
Stall:1660435	W0_Idle:1334154	W0_Scoreboard:14298415	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:952996
warp_utilization0: 0.028256
warp_utilization1: 0.004282
warp_utilization2: 0.052230
traffic_breakdown_coretomem[CONST_ACC_R] = 11184 {8:1398,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 546968 {8:68371,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 411920 {40:1567,72:644,136:2227,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 7027592 {40:174430,72:188,136:271,}
traffic_breakdown_coretomem[INST_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 642552 {8:80319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 100656 {72:1398,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9298456 {136:68371,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35504 {8:4438,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 7010936 {40:174017,72:188,136:270,}
traffic_breakdown_memtocore[INST_ACC_R] = 53040 {136:390,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 10923384 {136:80319,}
maxmrqlatency = 769 
maxdqlatency = 0 
maxmflatency = 10361 
averagemflatency = 953 
averagemflatency_1 = 964 
averagemflatency_2= 942 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 73 
max_icnt2mem_latency = 10039 
max_icnt2sh_latency = 304099 
mrq_lat_table:110508 	3951 	7436 	13770 	32750 	55946 	73483 	58552 	15850 	407 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1724 	1787 	2330 	10991 	45778 	138939 	116357 	10915 	174 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17273 	11753 	25412 	23667 	36434 	72441 	95881 	43347 	3241 	103 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	216340 	99543 	8432 	245 	2 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	1466 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	482 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         6         8         6         6         5         6 
dram[1]:        32        32        32        32        32        32        32        32        27        28         8         9         6         7         6         6 
dram[2]:        32        24        32        32        32        32        32        32        32        32         5         4         7         6         7         5 
dram[3]:        32        32        22        32        32        32        32        28        32        28         4         5         6         5         6         6 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         7         5         7         8         6 
dram[5]:        32        23        32        30        32        32        32        30        32        26         6         7         7         9         7         4 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:       941      1482      1475      1170      1464      1180      1257      1262      1726      1170      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1337      1159       795      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374       897      1088      1345      1402      1671      1320      1340      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.155836  1.174730  1.152662  1.167078  1.174985  1.161310  1.194944  1.190145  1.144324  1.155512  1.154661  1.157955  1.166076  1.175918  1.136797  1.162712 
dram[1]:  1.159021  1.150707  1.161425  1.168150  1.173101  1.178729  1.182356  1.172549  1.153371  1.149648  1.143457  1.153747  1.169994  1.158267  1.156642  1.158912 
dram[2]:  1.160454  1.168369  1.161181  1.161965  1.186426  1.189235  1.179494  1.207075  1.142619  1.150387  1.138872  1.165797  1.163839  1.161580  1.162170  1.170276 
dram[3]:  1.152554  1.160435  1.171820  1.165311  1.169603  1.170373  1.151037  1.193418  1.149412  1.150602  1.159783  1.139937  1.148487  1.164800  1.159238  1.170882 
dram[4]:  1.160185  1.164696  1.172875  1.165954  1.186089  1.175622  1.181870  1.182654  1.143217  1.142403  1.153359  1.168745  1.164591  1.169333  1.147768  1.199886 
dram[5]:  1.142812  1.151429  1.165132  1.175785  1.170040  1.187237  1.166667  1.173750  1.155900  1.164652  1.150710  1.135041  1.164564  1.169226  1.164442  1.157640 
average row locality = 372653/320113 = 1.164129
average row locality_1 = 283454/246927 = 1.147926
average row locality_2 = 89199/73186 = 1.218799
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2409      2539      2364      2379      2524      2419      2686      2693      2545      2591      2306      2438      2337      2374      2215      2265 
dram[1]:      2366      2256      2295      2254      2390      2393      2547      2495      2600      2475      2172      2181      2291      2251      2211      2294 
dram[2]:      2471      2473      2380      2417      2564      2641      2692      2775      2589      2534      2325      2417      2357      2311      2280      2354 
dram[3]:      2206      2290      2320      2284      2375      2477      2395      2612      2481      2540      2319      2211      2186      2184      2248      2366 
dram[4]:      2345      2452      2519      2393      2469      2597      2626      2620      2573      2508      2313      2419      2337      2305      2277      2478 
dram[5]:      2296      2287      2389      2301      2403      2496      2518      2583      2556      2556      2261      2190      2350      2229      2287      2287 
total reads: 230849
bank skew: 2775/2172 = 1.28
chip skew: 39580/37471 = 1.06
number of total write accesses:
dram[0]:      1433      1589      1381      1407      1479      1376      1568      1583      1469      1518      1509      1643      1610      1632      1483      1511 
dram[1]:      1424      1325      1324      1289      1321      1353      1447      1397      1506      1443      1367      1393      1577      1518      1481      1547 
dram[2]:      1515      1531      1395      1415      1510      1558      1600      1666      1521      1482      1513      1605      1621      1572      1554      1596 
dram[3]:      1292      1341      1356      1297      1343      1418      1324      1522      1427      1471      1528      1414      1457      1456      1524      1615 
dram[4]:      1415      1487      1516      1422      1421      1561      1520      1498      1507      1448      1515      1612      1593      1570      1530      1730 
dram[5]:      1353      1340      1407      1331      1354      1448      1439      1478      1470      1491      1465      1399      1620      1503      1551      1540 
total reads: 141876
bank skew: 1730/1289 = 1.34
chip skew: 24654/22712 = 1.09
average mf latency per bank:
dram[0]:        755       772       908       916       940       948       826       836       706       691       633       626       629       626       635       673
dram[1]:        838       766      1040       939      1081       944       918       864       747       695       676       625       659       609       659       640
dram[2]:        889       943      1009      1050      1031      1388       971       988       809       832       746       757       747       775       759       843
dram[3]:        836       987       945      1108      1036      1162       957      1048       795       923       685       758       655       786       698       883
dram[4]:        896       880       980      1020      1042      1056       929       918       763       754       705       729       712       726       772       779
dram[5]:        866       855       979      1015      1004      1046       892       918       809       787       677       671       699       688       749       759
maximum mf latency per bank:
dram[0]:       3510      4600      4613      4055      4423      5514      4719      3485      4658      4009      6089      4146     10329      7390      5816      5634
dram[1]:       5231      4007      3925      4007     10361      6136      5453      6944      4338      3609      4846      6277      3841      5303      6853      8566
dram[2]:       3792      3608      5924      3913      3838      4156      7310      8390      4923      4176      3808      4319      7859      5496      4632      6874
dram[3]:       6109      3423      4302      5470      4532      7766      6904      5154      3407      4613      6195      3834      4980      7286      7326      6727
dram[4]:       4203      6231      4396      4220      3923      5487      8250      6319      4287      4468      4210      6998      4592      5221      5610      3960
dram[5]:       3347      6841      6232      7198      4307      6840      6331      5564      4636      4407      4178      4275      7044      4735      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=166483 n_act=54327 n_pre=54314 n_req=39543 n_req_1=24680 n_req_2=14863 n_req_3=0 n_rd=78141 n_write=48146 bw_util=0.3929 bw_util_1=0.2458 bw_util_2=0.1471 bw_util_3=0 blp=10.652238 blp_1= 4.049247 blp_2= 2.628215 blp_3= -nan
 n_activity=399321 dram_eff=0.3949 dram_eff_1=0.2471 dram_eff_2=0.1478 dram_eff_3=0
bk0: 4818a 160716i bk1: 5076a 141869i bk2: 4728a 154546i bk3: 4758a 151056i bk4: 5046a 131426i bk5: 4836a 143330i bk6: 5372a 106890i bk7: 5384a 104311i bk8: 5088a 153729i bk9: 5182a 141774i bk10: 4612a 144639i bk11: 4870a 123429i bk12: 4671a 128825i bk13: 4744a 124102i bk14: 4428a 135982i bk15: 4528a 128830i 
bw_dist = 0.246	0.147	0.000	0.602	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.585
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=177768 n_act=51782 n_pre=51767 n_req=37933 n_req_1=23087 n_req_2=14846 n_req_3=0 n_rd=74918 n_write=45176 bw_util=0.3768 bw_util_1=0.2299 bw_util_2=0.1468 bw_util_3=0 blp=10.156278 blp_1= 3.946036 blp_2= 2.620327 blp_3= -nan
 n_activity=393569 dram_eff=0.3843 dram_eff_1=0.2345 dram_eff_2=0.1497 dram_eff_3=0
bk0: 4732a 171297i bk1: 4512a 177029i bk2: 4590a 173884i bk3: 4508a 174882i bk4: 4774a 158790i bk5: 4786a 156109i bk6: 5094a 127661i bk7: 4982a 132692i bk8: 5200a 152526i bk9: 4948a 155322i bk10: 4344a 167398i bk11: 4360a 162176i bk12: 4582a 139696i bk13: 4502a 137615i bk14: 4422a 139914i bk15: 4582a 127517i 
bw_dist = 0.230	0.147	0.000	0.604	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.299
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=163218 n_act=55018 n_pre=55007 n_req=40080 n_req_1=25103 n_req_2=14977 n_req_3=0 n_rd=79129 n_write=49039 bw_util=0.398 bw_util_1=0.25 bw_util_2=0.148 bw_util_3=0 blp=10.917555 blp_1= 4.126158 blp_2= 2.673717 blp_3= -nan
 n_activity=400012 dram_eff=0.3994 dram_eff_1=0.2509 dram_eff_2=0.1486 dram_eff_3=0
bk0: 4938a 154323i bk1: 4944a 144160i bk2: 4760a 154562i bk3: 4830a 146865i bk4: 5128a 126773i bk5: 5278a 107111i bk6: 5380a 97201i bk7: 5544a 84551i bk8: 5178a 144613i bk9: 5068a 143374i bk10: 4650a 141266i bk11: 4834a 128108i bk12: 4712a 122221i bk13: 4620a 124631i bk14: 4560a 124768i bk15: 4705a 113931i 
bw_dist = 0.250	0.148	0.000	0.598	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1824
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=177272 n_act=51905 n_pre=51889 n_req=37944 n_req_1=23140 n_req_2=14804 n_req_3=0 n_rd=74982 n_write=45363 bw_util=0.3771 bw_util_1=0.2306 bw_util_2=0.1465 bw_util_3=0 blp=10.170964 blp_1= 3.932324 blp_2= 2.659953 blp_3= -nan
 n_activity=394077 dram_eff=0.3841 dram_eff_1=0.2348 dram_eff_2=0.1492 dram_eff_3=0
bk0: 4412a 188605i bk1: 4580a 176168i bk2: 4640a 175107i bk3: 4568a 170442i bk4: 4748a 155412i bk5: 4954a 142236i bk6: 4790a 149063i bk7: 5224a 117504i bk8: 4962a 163670i bk9: 5080a 147517i bk10: 4638a 150088i bk11: 4422a 158604i bk12: 4372a 150281i bk13: 4368a 146389i bk14: 4492a 132597i bk15: 4732a 118354i 
bw_dist = 0.231	0.147	0.000	0.605	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4583
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=165687 n_act=54437 n_pre=54422 n_req=39712 n_req_1=24818 n_req_2=14894 n_req_3=0 n_rd=78441 n_write=48424 bw_util=0.3945 bw_util_1=0.2472 bw_util_2=0.1473 bw_util_3=0 blp=10.759359 blp_1= 4.066386 blp_2= 2.675929 blp_3= -nan
 n_activity=399320 dram_eff=0.3965 dram_eff_1=0.2485 dram_eff_2=0.148 dram_eff_3=0
bk0: 4688a 164679i bk1: 4904a 150635i bk2: 5032a 138994i bk3: 4786a 143894i bk4: 4938a 141576i bk5: 5192a 112565i bk6: 5252a 113841i bk7: 5238a 107989i bk8: 5142a 147584i bk9: 5016a 152249i bk10: 4626a 146867i bk11: 4838a 129799i bk12: 4672a 126791i bk13: 4609a 126007i bk14: 4552a 128672i bk15: 4956a 98558i 
bw_dist = 0.247	0.147	0.000	0.600	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9355
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=174062 n_act=52626 n_pre=52613 n_req=38449 n_req_1=23538 n_req_2=14911 n_req_3=0 n_rd=75968 n_write=46142 bw_util=0.382 bw_util_1=0.2345 bw_util_2=0.1475 bw_util_3=0 blp=10.345330 blp_1= 3.971435 blp_2= 2.647934 blp_3= -nan
 n_activity=395371 dram_eff=0.3878 dram_eff_1=0.2381 dram_eff_2=0.1497 dram_eff_3=0
bk0: 4592a 179716i bk1: 4574a 172586i bk2: 4778a 162953i bk3: 4602a 165891i bk4: 4806a 155736i bk5: 4990a 134195i bk6: 5034a 132359i bk7: 5164a 118146i bk8: 5112a 152914i bk9: 5108a 146929i bk10: 4522a 151023i bk11: 4380a 156193i bk12: 4700a 128191i bk13: 4458a 142109i bk14: 4574a 130745i bk15: 4574a 125220i 
bw_dist = 0.235	0.147	0.000	0.603	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27290, Miss = 19397, Miss_rate = 0.711, Pending_hits = 269, Reservation_fails = 6535
L2_cache_bank[1]: Access = 27775, Miss = 19703, Miss_rate = 0.709, Pending_hits = 269, Reservation_fails = 10023
L2_cache_bank[2]: Access = 27154, Miss = 18879, Miss_rate = 0.695, Pending_hits = 284, Reservation_fails = 6204
L2_cache_bank[3]: Access = 26439, Miss = 18600, Miss_rate = 0.704, Pending_hits = 264, Reservation_fails = 6182
L2_cache_bank[4]: Access = 27562, Miss = 19675, Miss_rate = 0.714, Pending_hits = 316, Reservation_fails = 10388
L2_cache_bank[5]: Access = 29564, Miss = 19940, Miss_rate = 0.674, Pending_hits = 340, Reservation_fails = 17097
L2_cache_bank[6]: Access = 26589, Miss = 18530, Miss_rate = 0.697, Pending_hits = 251, Reservation_fails = 3745
L2_cache_bank[7]: Access = 27346, Miss = 18964, Miss_rate = 0.693, Pending_hits = 266, Reservation_fails = 5723
L2_cache_bank[8]: Access = 27550, Miss = 19462, Miss_rate = 0.706, Pending_hits = 304, Reservation_fails = 6581
L2_cache_bank[9]: Access = 27868, Miss = 19776, Miss_rate = 0.710, Pending_hits = 310, Reservation_fails = 10347
L2_cache_bank[10]: Access = 27191, Miss = 19060, Miss_rate = 0.701, Pending_hits = 276, Reservation_fails = 5833
L2_cache_bank[11]: Access = 27211, Miss = 18929, Miss_rate = 0.696, Pending_hits = 292, Reservation_fails = 6124
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27290, Miss = 19397 (0.711), PendingHit = 269 (0.00986)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27775, Miss = 19703 (0.709), PendingHit = 269 (0.00968)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27154, Miss = 18879 (0.695), PendingHit = 284 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26439, Miss = 18600 (0.704), PendingHit = 264 (0.00999)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27562, Miss = 19675 (0.714), PendingHit = 316 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29564, Miss = 19940 (0.674), PendingHit = 340 (0.0115)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26589, Miss = 18530 (0.697), PendingHit = 251 (0.00944)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27346, Miss = 18964 (0.693), PendingHit = 266 (0.00973)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27550, Miss = 19462 (0.706), PendingHit = 304 (0.011)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27868, Miss = 19776 (0.71), PendingHit = 310 (0.0111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27191, Miss = 19060 (0.701), PendingHit = 276 (0.0102)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27211, Miss = 18929 (0.696), PendingHit = 292 (0.0107)
L2 Cache Total Miss Rate = 0.701
Stream 1: L2 Cache Miss Rate = 0.817
Stream 2: L2 Cache Miss Rate = 0.566
Stream 1: Accesses  = 176693
Stream 1: Misses  = 144432
Stream 2: Accesses  = 152846
Stream 2: Misses  = 86483
Stream 1+2: Accesses  = 329539
Stream 1+2: Misses  = 230915
Total Accesses  = 329539
MPKI-CORES
CORE_L2MPKI_0	52.812
CORE_L2MPKI_1	55.390
CORE_L2MPKI_2	49.668
CORE_L2MPKI_3	59.227
CORE_L2MPKI_4	51.158
CORE_L2MPKI_5	59.255
CORE_L2MPKI_6	55.805
CORE_L2MPKI_7	59.450
CORE_L2MPKI_8	54.501
CORE_L2MPKI_9	59.141
CORE_L2MPKI_10	58.330
CORE_L2MPKI_11	58.473
CORE_L2MPKI_12	58.252
CORE_L2MPKI_13	61.674
CORE_L2MPKI_14	62.165
CORE_L2MPKI_15	62.831
CORE_L2MPKI_16	57.851
CORE_L2MPKI_17	61.684
CORE_L2MPKI_18	58.182
CORE_L2MPKI_19	60.449
CORE_L2MPKI_20	61.005
CORE_L2MPKI_21	62.169
CORE_L2MPKI_22	58.120
CORE_L2MPKI_23	63.555
CORE_L2MPKI_24	57.009
CORE_L2MPKI_25	58.419
CORE_L2MPKI_26	61.102
CORE_L2MPKI_27	58.657
CORE_L2MPKI_28	58.325
CORE_L2MPKI_29	59.701
CORE_L2MPKI_30	2.579
CORE_L2MPKI_31	2.897
CORE_L2MPKI_32	2.760
CORE_L2MPKI_33	2.771
CORE_L2MPKI_34	2.732
CORE_L2MPKI_35	3.748
CORE_L2MPKI_36	3.011
CORE_L2MPKI_37	2.981
CORE_L2MPKI_38	2.698
CORE_L2MPKI_39	2.733
CORE_L2MPKI_40	2.831
CORE_L2MPKI_41	2.768
CORE_L2MPKI_42	3.451
CORE_L2MPKI_43	2.629
CORE_L2MPKI_44	2.747
CORE_L2MPKI_45	4.038
CORE_L2MPKI_46	2.726
CORE_L2MPKI_47	2.751
CORE_L2MPKI_48	2.747
CORE_L2MPKI_49	2.783
CORE_L2MPKI_50	2.686
CORE_L2MPKI_51	2.753
CORE_L2MPKI_52	2.661
CORE_L2MPKI_53	2.728
CORE_L2MPKI_54	3.165
CORE_L2MPKI_55	2.827
CORE_L2MPKI_56	3.465
CORE_L2MPKI_57	2.693
CORE_L2MPKI_58	2.587
CORE_L2MPKI_59	3.252
Avg_MPKI_Stream1= 58.479
Avg_MPKI_Stream2= 2.907
MISSES-CORES
CORE_MISSES_0	4350
CORE_MISSES_1	4472
CORE_MISSES_2	3975
CORE_MISSES_3	4922
CORE_MISSES_4	3906
CORE_MISSES_5	4930
CORE_MISSES_6	4393
CORE_MISSES_7	5009
CORE_MISSES_8	4374
CORE_MISSES_9	4877
CORE_MISSES_10	4924
CORE_MISSES_11	4588
CORE_MISSES_12	4854
CORE_MISSES_13	4928
CORE_MISSES_14	5192
CORE_MISSES_15	5507
CORE_MISSES_16	4965
CORE_MISSES_17	5140
CORE_MISSES_18	5040
CORE_MISSES_19	4952
CORE_MISSES_20	4855
CORE_MISSES_21	5077
CORE_MISSES_22	4538
CORE_MISSES_23	5300
CORE_MISSES_24	4849
CORE_MISSES_25	5182
CORE_MISSES_26	4763
CORE_MISSES_27	4884
CORE_MISSES_28	5015
CORE_MISSES_29	4671
CORE_MISSES_30	2788
CORE_MISSES_31	2607
CORE_MISSES_32	3148
CORE_MISSES_33	2656
CORE_MISSES_34	2969
CORE_MISSES_35	2531
CORE_MISSES_36	3096
CORE_MISSES_37	2651
CORE_MISSES_38	2586
CORE_MISSES_39	2455
CORE_MISSES_40	3333
CORE_MISSES_41	3057
CORE_MISSES_42	3128
CORE_MISSES_43	2541
CORE_MISSES_44	3258
CORE_MISSES_45	2276
CORE_MISSES_46	3240
CORE_MISSES_47	2965
CORE_MISSES_48	3290
CORE_MISSES_49	2929
CORE_MISSES_50	2962
CORE_MISSES_51	2656
CORE_MISSES_52	3304
CORE_MISSES_53	2631
CORE_MISSES_54	3025
CORE_MISSES_55	2690
CORE_MISSES_56	2963
CORE_MISSES_57	2804
CORE_MISSES_58	2887
CORE_MISSES_59	3057
L2_MISSES = 230915
L2_total_cache_accesses = 329539
L2_total_cache_misses = 230915
L2_total_cache_miss_rate = 0.7007
L2_total_cache_pending_hits = 3441
L2_total_cache_reservation_fails = 94782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 210878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 85988
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1228
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1034
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 61229
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1776
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 17314
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 6201
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 729
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 341
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 830
L2_cache_data_port_util = 0.229
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1103980
icnt_total_pkts_simt_to_mem=517458
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.1170
gpu_ipc_2 =      99.2134
gpu_tot_sim_cycle_stream_1 = 304099
gpu_tot_sim_cycle_stream_2 = 304098
gpu_sim_insn_1 = 2468384
gpu_sim_insn_2 = 30170592
gpu_sim_cycle = 304100
gpu_sim_insn = 32638976
gpu_ipc =     107.3298
gpu_tot_sim_cycle = 304100
gpu_tot_sim_insn = 32638976
gpu_tot_ipc =     107.3298
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1417104
gpu_stall_icnt2sh    = 224114
gpu_total_sim_rate=84556

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 540545
	L1I_total_cache_misses = 3746
	L1I_total_cache_miss_rate = 0.0069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 2552, Miss = 2552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7404
	L1D_cache_core[31]: Access = 2135, Miss = 2135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8159
	L1D_cache_core[32]: Access = 2666, Miss = 2666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[33]: Access = 2240, Miss = 2240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5433
	L1D_cache_core[34]: Access = 2546, Miss = 2546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3697
	L1D_cache_core[35]: Access = 1631, Miss = 1631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12133
	L1D_cache_core[36]: Access = 2434, Miss = 2434, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7004
	L1D_cache_core[37]: Access = 2076, Miss = 2076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4699
	L1D_cache_core[38]: Access = 2238, Miss = 2238, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3734
	L1D_cache_core[39]: Access = 2098, Miss = 2098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3349
	L1D_cache_core[40]: Access = 2774, Miss = 2774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2413
	L1D_cache_core[41]: Access = 2595, Miss = 2595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4932
	L1D_cache_core[42]: Access = 2126, Miss = 2126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5881
	L1D_cache_core[43]: Access = 2258, Miss = 2258, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4646
	L1D_cache_core[44]: Access = 2792, Miss = 2792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1943
	L1D_cache_core[45]: Access = 1327, Miss = 1327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11562
	L1D_cache_core[46]: Access = 2794, Miss = 2794, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 800
	L1D_cache_core[47]: Access = 2524, Miss = 2524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4732
	L1D_cache_core[48]: Access = 2807, Miss = 2807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2519
	L1D_cache_core[49]: Access = 2489, Miss = 2489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5533
	L1D_cache_core[50]: Access = 2577, Miss = 2577, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4833
	L1D_cache_core[51]: Access = 2262, Miss = 2262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6560
	L1D_cache_core[52]: Access = 2909, Miss = 2909, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 167
	L1D_cache_core[53]: Access = 2288, Miss = 2288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11269
	L1D_cache_core[54]: Access = 2236, Miss = 2236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6293
	L1D_cache_core[55]: Access = 2235, Miss = 2235, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7558
	L1D_cache_core[56]: Access = 2012, Miss = 2012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7895
	L1D_cache_core[57]: Access = 2449, Miss = 2449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6348
	L1D_cache_core[58]: Access = 2607, Miss = 2607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4389
	L1D_cache_core[59]: Access = 2212, Miss = 2212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8703
	L1D_total_cache_accesses = 72809
	L1D_total_cache_misses = 72809
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 191822
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 46998
	L1C_total_cache_misses = 2742
	L1C_total_cache_miss_rate = 0.0583
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49211
L1T_cache:
	L1T_total_cache_accesses = 215910
	L1T_total_cache_misses = 80319
	L1T_total_cache_miss_rate = 0.3720
	L1T_total_cache_pending_hits = 135591
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 180080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44256
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2742
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49211
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 135591
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 80319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11742
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 536799
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3746
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
128, 32, 147, 32, 151, 32, 146, 32, 147, 33, 146, 19, 146, 32, 146, 11, 146, 11, 146, 32, 146, 32, 128, 33, 127, 11, 128, 11, 127, 10, 127, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 304100, 1302, 302797 
shader 1 total_cycles, active_cycles, idle cycles = 304100, 1277, 302822 
shader 2 total_cycles, active_cycles, idle cycles = 304100, 1266, 302833 
shader 3 total_cycles, active_cycles, idle cycles = 304100, 1314, 302785 
shader 4 total_cycles, active_cycles, idle cycles = 304100, 1208, 302891 
shader 5 total_cycles, active_cycles, idle cycles = 304100, 1316, 302783 
shader 6 total_cycles, active_cycles, idle cycles = 304100, 1246, 302853 
shader 7 total_cycles, active_cycles, idle cycles = 304100, 1335, 302764 
shader 8 total_cycles, active_cycles, idle cycles = 304100, 1269, 302830 
shader 9 total_cycles, active_cycles, idle cycles = 304100, 1304, 302795 
shader 10 total_cycles, active_cycles, idle cycles = 304100, 1336, 302764 
shader 11 total_cycles, active_cycles, idle cycles = 304100, 1243, 302857 
shader 12 total_cycles, active_cycles, idle cycles = 304100, 1318, 302782 
shader 13 total_cycles, active_cycles, idle cycles = 304100, 1264, 302835 
shader 14 total_cycles, active_cycles, idle cycles = 304100, 1320, 302779 
shader 15 total_cycles, active_cycles, idle cycles = 304100, 1387, 302713 
shader 16 total_cycles, active_cycles, idle cycles = 304100, 1359, 302741 
shader 17 total_cycles, active_cycles, idle cycles = 304100, 1318, 302781 
shader 18 total_cycles, active_cycles, idle cycles = 304100, 1371, 302729 
shader 19 total_cycles, active_cycles, idle cycles = 304100, 1297, 302803 
shader 20 total_cycles, active_cycles, idle cycles = 304100, 1259, 302841 
shader 21 total_cycles, active_cycles, idle cycles = 304100, 1290, 302809 
shader 22 total_cycles, active_cycles, idle cycles = 304100, 1236, 302864 
shader 23 total_cycles, active_cycles, idle cycles = 304100, 1318, 302781 
shader 24 total_cycles, active_cycles, idle cycles = 304100, 1347, 302752 
shader 25 total_cycles, active_cycles, idle cycles = 304100, 1404, 302695 
shader 26 total_cycles, active_cycles, idle cycles = 304100, 1233, 302866 
shader 27 total_cycles, active_cycles, idle cycles = 304100, 1318, 302782 
shader 28 total_cycles, active_cycles, idle cycles = 304100, 1361, 302739 
shader 29 total_cycles, active_cycles, idle cycles = 304100, 1238, 302862 
shader 30 total_cycles, active_cycles, idle cycles = 304100, 17068, 287031 
shader 31 total_cycles, active_cycles, idle cycles = 304100, 14225, 289875 
shader 32 total_cycles, active_cycles, idle cycles = 304100, 18000, 286100 
shader 33 total_cycles, active_cycles, idle cycles = 304100, 15136, 288964 
shader 34 total_cycles, active_cycles, idle cycles = 304100, 17163, 286936 
shader 35 total_cycles, active_cycles, idle cycles = 304100, 10670, 293430 
shader 36 total_cycles, active_cycles, idle cycles = 304100, 16237, 287862 
shader 37 total_cycles, active_cycles, idle cycles = 304100, 14056, 290044 
shader 38 total_cycles, active_cycles, idle cycles = 304100, 15136, 288964 
shader 39 total_cycles, active_cycles, idle cycles = 304100, 14198, 289902 
shader 40 total_cycles, active_cycles, idle cycles = 304100, 18588, 285511 
shader 41 total_cycles, active_cycles, idle cycles = 304100, 17447, 286652 
shader 42 total_cycles, active_cycles, idle cycles = 304100, 14319, 289781 
shader 43 total_cycles, active_cycles, idle cycles = 304100, 15264, 288835 
shader 44 total_cycles, active_cycles, idle cycles = 304100, 18723, 285376 
shader 45 total_cycles, active_cycles, idle cycles = 304100, 8906, 295193 
shader 46 total_cycles, active_cycles, idle cycles = 304100, 18764, 285336 
shader 47 total_cycles, active_cycles, idle cycles = 304100, 17021, 287078 
shader 48 total_cycles, active_cycles, idle cycles = 304100, 18913, 285187 
shader 49 total_cycles, active_cycles, idle cycles = 304100, 16623, 287477 
shader 50 total_cycles, active_cycles, idle cycles = 304100, 17420, 286679 
shader 51 total_cycles, active_cycles, idle cycles = 304100, 15237, 288862 
shader 52 total_cycles, active_cycles, idle cycles = 304100, 19601, 284498 
shader 53 total_cycles, active_cycles, idle cycles = 304100, 15230, 288869 
shader 54 total_cycles, active_cycles, idle cycles = 304100, 15095, 289004 
shader 55 total_cycles, active_cycles, idle cycles = 304100, 15028, 289072 
shader 56 total_cycles, active_cycles, idle cycles = 304100, 13500, 290599 
shader 57 total_cycles, active_cycles, idle cycles = 304100, 16447, 287653 
shader 58 total_cycles, active_cycles, idle cycles = 304100, 17630, 286470 
shader 59 total_cycles, active_cycles, idle cycles = 304100, 14845, 289254 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 2304 
warps_exctd_sm 31 = 2080 
warps_exctd_sm 32 = 2304 
warps_exctd_sm 33 = 2048 
warps_exctd_sm 34 = 2368 
warps_exctd_sm 35 = 1504 
warps_exctd_sm 36 = 2208 
warps_exctd_sm 37 = 2048 
warps_exctd_sm 38 = 2048 
warps_exctd_sm 39 = 2080 
warps_exctd_sm 40 = 2464 
warps_exctd_sm 41 = 2432 
warps_exctd_sm 42 = 2016 
warps_exctd_sm 43 = 2080 
warps_exctd_sm 44 = 2464 
warps_exctd_sm 45 = 1280 
warps_exctd_sm 46 = 2464 
warps_exctd_sm 47 = 2336 
warps_exctd_sm 48 = 2528 
warps_exctd_sm 49 = 2304 
warps_exctd_sm 50 = 2432 
warps_exctd_sm 51 = 2080 
warps_exctd_sm 52 = 2528 
warps_exctd_sm 53 = 2048 
warps_exctd_sm 54 = 2048 
warps_exctd_sm 55 = 2048 
warps_exctd_sm 56 = 1792 
warps_exctd_sm 57 = 2240 
warps_exctd_sm 58 = 2464 
warps_exctd_sm 59 = 2016 
gpgpu_n_tot_thrd_icount = 32990464
gpgpu_n_tot_w_icount = 1030952
gpgpu_n_stall_shd_mem = 10927819
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 243260
gpgpu_n_mem_write_global = 4438
gpgpu_n_mem_texture = 80319
gpgpu_n_mem_const = 1398
gpgpu_n_load_insn  = 2333024
gpgpu_n_store_insn = 65056
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 1030688
gpgpu_n_const_mem_insn = 1095744
gpgpu_n_param_mem_insn = 408192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49211
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49211
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9248604
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19768776	W0_Idle:1374867	W0_Scoreboard:14317235	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1031122
Warp Occupancy Distribution:
Stall:18108341	W0_Idle:40713	W0_Scoreboard:18820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:78126
Warp Occupancy Distribution:
Stall:1660435	W0_Idle:1334154	W0_Scoreboard:14298415	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:952996
warp_utilization0: 0.028256
warp_utilization1: 0.004282
warp_utilization2: 0.052230
traffic_breakdown_coretomem[CONST_ACC_R] = 11184 {8:1398,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 546968 {8:68371,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 411920 {40:1567,72:644,136:2227,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 7027592 {40:174430,72:188,136:271,}
traffic_breakdown_coretomem[INST_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 642552 {8:80319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 100656 {72:1398,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9298456 {136:68371,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35504 {8:4438,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 7010936 {40:174017,72:188,136:270,}
traffic_breakdown_memtocore[INST_ACC_R] = 53040 {136:390,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 10923384 {136:80319,}
maxmrqlatency = 769 
maxdqlatency = 0 
maxmflatency = 10361 
averagemflatency = 953 
averagemflatency_1 = 964 
averagemflatency_2= 942 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 73 
max_icnt2mem_latency = 10039 
max_icnt2sh_latency = 304099 
mrq_lat_table:110508 	3951 	7436 	13770 	32750 	55946 	73483 	58552 	15850 	407 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1724 	1787 	2330 	10991 	45778 	138939 	116357 	10915 	174 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17273 	11753 	25412 	23667 	36434 	72441 	95881 	43347 	3241 	103 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	216340 	99543 	8432 	245 	2 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	1466 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	482 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         6         8         6         6         5         6 
dram[1]:        32        32        32        32        32        32        32        32        27        28         8         9         6         7         6         6 
dram[2]:        32        24        32        32        32        32        32        32        32        32         5         4         7         6         7         5 
dram[3]:        32        32        22        32        32        32        32        28        32        28         4         5         6         5         6         6 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         7         5         7         8         6 
dram[5]:        32        23        32        30        32        32        32        30        32        26         6         7         7         9         7         4 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:       941      1482      1475      1170      1464      1180      1257      1262      1726      1170      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1337      1159       795      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374       897      1088      1345      1402      1671      1320      1340      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.155836  1.174730  1.152662  1.167078  1.174985  1.161310  1.194944  1.190145  1.144324  1.155512  1.154661  1.157955  1.166076  1.175918  1.136797  1.162712 
dram[1]:  1.159021  1.150707  1.161425  1.168150  1.173101  1.178729  1.182356  1.172549  1.153371  1.149648  1.143457  1.153747  1.169994  1.158267  1.156642  1.158912 
dram[2]:  1.160454  1.168369  1.161181  1.161965  1.186426  1.189235  1.179494  1.207075  1.142619  1.150387  1.138872  1.165797  1.163839  1.161580  1.162170  1.170276 
dram[3]:  1.152554  1.160435  1.171820  1.165311  1.169603  1.170373  1.151037  1.193418  1.149412  1.150602  1.159783  1.139937  1.148487  1.164800  1.159238  1.170882 
dram[4]:  1.160185  1.164696  1.172875  1.165954  1.186089  1.175622  1.181870  1.182654  1.143217  1.142403  1.153359  1.168745  1.164591  1.169333  1.147768  1.199886 
dram[5]:  1.142812  1.151429  1.165132  1.175785  1.170040  1.187237  1.166667  1.173750  1.155900  1.164652  1.150710  1.135041  1.164564  1.169226  1.164442  1.157640 
average row locality = 372653/320113 = 1.164129
average row locality_1 = 283454/246927 = 1.147926
average row locality_2 = 89199/73186 = 1.218799
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2409      2539      2364      2379      2524      2419      2686      2693      2545      2591      2306      2438      2337      2374      2215      2265 
dram[1]:      2366      2256      2295      2254      2390      2393      2547      2495      2600      2475      2172      2181      2291      2251      2211      2294 
dram[2]:      2471      2473      2380      2417      2564      2641      2692      2775      2589      2534      2325      2417      2357      2311      2280      2354 
dram[3]:      2206      2290      2320      2284      2375      2477      2395      2612      2481      2540      2319      2211      2186      2184      2248      2366 
dram[4]:      2345      2452      2519      2393      2469      2597      2626      2620      2573      2508      2313      2419      2337      2305      2277      2478 
dram[5]:      2296      2287      2389      2301      2403      2496      2518      2583      2556      2556      2261      2190      2350      2229      2287      2287 
total reads: 230849
bank skew: 2775/2172 = 1.28
chip skew: 39580/37471 = 1.06
number of total write accesses:
dram[0]:      1433      1589      1381      1407      1479      1376      1568      1583      1469      1518      1509      1643      1610      1632      1483      1511 
dram[1]:      1424      1325      1324      1289      1321      1353      1447      1397      1506      1443      1367      1393      1577      1518      1481      1547 
dram[2]:      1515      1531      1395      1415      1510      1558      1600      1666      1521      1482      1513      1605      1621      1572      1554      1596 
dram[3]:      1292      1341      1356      1297      1343      1418      1324      1522      1427      1471      1528      1414      1457      1456      1524      1615 
dram[4]:      1415      1487      1516      1422      1421      1561      1520      1498      1507      1448      1515      1612      1593      1570      1530      1730 
dram[5]:      1353      1340      1407      1331      1354      1448      1439      1478      1470      1491      1465      1399      1620      1503      1551      1540 
total reads: 141876
bank skew: 1730/1289 = 1.34
chip skew: 24654/22712 = 1.09
average mf latency per bank:
dram[0]:        755       772       908       916       940       948       826       836       706       691       633       626       629       626       635       673
dram[1]:        838       766      1040       939      1081       944       918       864       747       695       676       625       659       609       659       640
dram[2]:        889       943      1009      1050      1031      1388       971       988       809       832       746       757       747       775       759       843
dram[3]:        836       987       945      1108      1036      1162       957      1048       795       923       685       758       655       786       698       883
dram[4]:        896       880       980      1020      1042      1056       929       918       763       754       705       729       712       726       772       779
dram[5]:        866       855       979      1015      1004      1046       892       918       809       787       677       671       699       688       749       759
maximum mf latency per bank:
dram[0]:       3510      4600      4613      4055      4423      5514      4719      3485      4658      4009      6089      4146     10329      7390      5816      5634
dram[1]:       5231      4007      3925      4007     10361      6136      5453      6944      4338      3609      4846      6277      3841      5303      6853      8566
dram[2]:       3792      3608      5924      3913      3838      4156      7310      8390      4923      4176      3808      4319      7859      5496      4632      6874
dram[3]:       6109      3423      4302      5470      4532      7766      6904      5154      3407      4613      6195      3834      4980      7286      7326      6727
dram[4]:       4203      6231      4396      4220      3923      5487      8250      6319      4287      4468      4210      6998      4592      5221      5610      3960
dram[5]:       3347      6841      6232      7198      4307      6840      6331      5564      4636      4407      4178      4275      7044      4735      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=166483 n_act=54327 n_pre=54314 n_req=39543 n_req_1=24680 n_req_2=14863 n_req_3=0 n_rd=78141 n_write=48146 bw_util=0.3929 bw_util_1=0.2458 bw_util_2=0.1471 bw_util_3=0 blp=10.652238 blp_1= 4.049247 blp_2= 2.628215 blp_3= -nan
 n_activity=399321 dram_eff=0.3949 dram_eff_1=0.2471 dram_eff_2=0.1478 dram_eff_3=0
bk0: 4818a 160716i bk1: 5076a 141869i bk2: 4728a 154546i bk3: 4758a 151056i bk4: 5046a 131426i bk5: 4836a 143330i bk6: 5372a 106890i bk7: 5384a 104311i bk8: 5088a 153729i bk9: 5182a 141774i bk10: 4612a 144639i bk11: 4870a 123429i bk12: 4671a 128825i bk13: 4744a 124102i bk14: 4428a 135982i bk15: 4528a 128830i 
bw_dist = 0.246	0.147	0.000	0.602	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.585
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=177768 n_act=51782 n_pre=51767 n_req=37933 n_req_1=23087 n_req_2=14846 n_req_3=0 n_rd=74918 n_write=45176 bw_util=0.3768 bw_util_1=0.2299 bw_util_2=0.1468 bw_util_3=0 blp=10.156278 blp_1= 3.946036 blp_2= 2.620327 blp_3= -nan
 n_activity=393569 dram_eff=0.3843 dram_eff_1=0.2345 dram_eff_2=0.1497 dram_eff_3=0
bk0: 4732a 171297i bk1: 4512a 177029i bk2: 4590a 173884i bk3: 4508a 174882i bk4: 4774a 158790i bk5: 4786a 156109i bk6: 5094a 127661i bk7: 4982a 132692i bk8: 5200a 152526i bk9: 4948a 155322i bk10: 4344a 167398i bk11: 4360a 162176i bk12: 4582a 139696i bk13: 4502a 137615i bk14: 4422a 139914i bk15: 4582a 127517i 
bw_dist = 0.230	0.147	0.000	0.604	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.299
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=163218 n_act=55018 n_pre=55007 n_req=40080 n_req_1=25103 n_req_2=14977 n_req_3=0 n_rd=79129 n_write=49039 bw_util=0.398 bw_util_1=0.25 bw_util_2=0.148 bw_util_3=0 blp=10.917555 blp_1= 4.126158 blp_2= 2.673717 blp_3= -nan
 n_activity=400012 dram_eff=0.3994 dram_eff_1=0.2509 dram_eff_2=0.1486 dram_eff_3=0
bk0: 4938a 154323i bk1: 4944a 144160i bk2: 4760a 154562i bk3: 4830a 146865i bk4: 5128a 126773i bk5: 5278a 107111i bk6: 5380a 97201i bk7: 5544a 84551i bk8: 5178a 144613i bk9: 5068a 143374i bk10: 4650a 141266i bk11: 4834a 128108i bk12: 4712a 122221i bk13: 4620a 124631i bk14: 4560a 124768i bk15: 4705a 113931i 
bw_dist = 0.250	0.148	0.000	0.598	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1824
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=177272 n_act=51905 n_pre=51889 n_req=37944 n_req_1=23140 n_req_2=14804 n_req_3=0 n_rd=74982 n_write=45363 bw_util=0.3771 bw_util_1=0.2306 bw_util_2=0.1465 bw_util_3=0 blp=10.170964 blp_1= 3.932324 blp_2= 2.659953 blp_3= -nan
 n_activity=394077 dram_eff=0.3841 dram_eff_1=0.2348 dram_eff_2=0.1492 dram_eff_3=0
bk0: 4412a 188605i bk1: 4580a 176168i bk2: 4640a 175107i bk3: 4568a 170442i bk4: 4748a 155412i bk5: 4954a 142236i bk6: 4790a 149063i bk7: 5224a 117504i bk8: 4962a 163670i bk9: 5080a 147517i bk10: 4638a 150088i bk11: 4422a 158604i bk12: 4372a 150281i bk13: 4368a 146389i bk14: 4492a 132597i bk15: 4732a 118354i 
bw_dist = 0.231	0.147	0.000	0.605	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4583
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=165687 n_act=54437 n_pre=54422 n_req=39712 n_req_1=24818 n_req_2=14894 n_req_3=0 n_rd=78441 n_write=48424 bw_util=0.3945 bw_util_1=0.2472 bw_util_2=0.1473 bw_util_3=0 blp=10.759359 blp_1= 4.066386 blp_2= 2.675929 blp_3= -nan
 n_activity=399320 dram_eff=0.3965 dram_eff_1=0.2485 dram_eff_2=0.148 dram_eff_3=0
bk0: 4688a 164679i bk1: 4904a 150635i bk2: 5032a 138994i bk3: 4786a 143894i bk4: 4938a 141576i bk5: 5192a 112565i bk6: 5252a 113841i bk7: 5238a 107989i bk8: 5142a 147584i bk9: 5016a 152249i bk10: 4626a 146867i bk11: 4838a 129799i bk12: 4672a 126791i bk13: 4609a 126007i bk14: 4552a 128672i bk15: 4956a 98558i 
bw_dist = 0.247	0.147	0.000	0.600	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9355
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401411 n_nop=174062 n_act=52626 n_pre=52613 n_req=38449 n_req_1=23538 n_req_2=14911 n_req_3=0 n_rd=75968 n_write=46142 bw_util=0.382 bw_util_1=0.2345 bw_util_2=0.1475 bw_util_3=0 blp=10.345330 blp_1= 3.971435 blp_2= 2.647934 blp_3= -nan
 n_activity=395371 dram_eff=0.3878 dram_eff_1=0.2381 dram_eff_2=0.1497 dram_eff_3=0
bk0: 4592a 179716i bk1: 4574a 172586i bk2: 4778a 162953i bk3: 4602a 165891i bk4: 4806a 155736i bk5: 4990a 134195i bk6: 5034a 132359i bk7: 5164a 118146i bk8: 5112a 152914i bk9: 5108a 146929i bk10: 4522a 151023i bk11: 4380a 156193i bk12: 4700a 128191i bk13: 4458a 142109i bk14: 4574a 130745i bk15: 4574a 125220i 
bw_dist = 0.235	0.147	0.000	0.603	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27290, Miss = 19397, Miss_rate = 0.711, Pending_hits = 269, Reservation_fails = 6535
L2_cache_bank[1]: Access = 27775, Miss = 19703, Miss_rate = 0.709, Pending_hits = 269, Reservation_fails = 10023
L2_cache_bank[2]: Access = 27154, Miss = 18879, Miss_rate = 0.695, Pending_hits = 284, Reservation_fails = 6204
L2_cache_bank[3]: Access = 26439, Miss = 18600, Miss_rate = 0.704, Pending_hits = 264, Reservation_fails = 6182
L2_cache_bank[4]: Access = 27562, Miss = 19675, Miss_rate = 0.714, Pending_hits = 316, Reservation_fails = 10388
L2_cache_bank[5]: Access = 29564, Miss = 19940, Miss_rate = 0.674, Pending_hits = 340, Reservation_fails = 17097
L2_cache_bank[6]: Access = 26589, Miss = 18530, Miss_rate = 0.697, Pending_hits = 251, Reservation_fails = 3745
L2_cache_bank[7]: Access = 27346, Miss = 18964, Miss_rate = 0.693, Pending_hits = 266, Reservation_fails = 5723
L2_cache_bank[8]: Access = 27550, Miss = 19462, Miss_rate = 0.706, Pending_hits = 304, Reservation_fails = 6581
L2_cache_bank[9]: Access = 27868, Miss = 19776, Miss_rate = 0.710, Pending_hits = 310, Reservation_fails = 10347
L2_cache_bank[10]: Access = 27191, Miss = 19060, Miss_rate = 0.701, Pending_hits = 276, Reservation_fails = 5833
L2_cache_bank[11]: Access = 27211, Miss = 18929, Miss_rate = 0.696, Pending_hits = 292, Reservation_fails = 6124
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27290, Miss = 19397 (0.711), PendingHit = 269 (0.00986)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27775, Miss = 19703 (0.709), PendingHit = 269 (0.00968)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27154, Miss = 18879 (0.695), PendingHit = 284 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26439, Miss = 18600 (0.704), PendingHit = 264 (0.00999)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27562, Miss = 19675 (0.714), PendingHit = 316 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29564, Miss = 19940 (0.674), PendingHit = 340 (0.0115)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26589, Miss = 18530 (0.697), PendingHit = 251 (0.00944)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27346, Miss = 18964 (0.693), PendingHit = 266 (0.00973)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27550, Miss = 19462 (0.706), PendingHit = 304 (0.011)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27868, Miss = 19776 (0.71), PendingHit = 310 (0.0111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27191, Miss = 19060 (0.701), PendingHit = 276 (0.0102)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27211, Miss = 18929 (0.696), PendingHit = 292 (0.0107)
L2 Cache Total Miss Rate = 0.701
Stream 1: L2 Cache Miss Rate = 0.817
Stream 2: L2 Cache Miss Rate = 0.566
Stream 1: Accesses  = 176693
Stream 1: Misses  = 144432
Stream 2: Accesses  = 152846
Stream 2: Misses  = 86483
Stream 1+2: Accesses  = 329539
Stream 1+2: Misses  = 230915
Total Accesses  = 329539
MPKI-CORES
CORE_L2MPKI_0	52.812
CORE_L2MPKI_1	55.390
CORE_L2MPKI_2	49.668
CORE_L2MPKI_3	59.227
CORE_L2MPKI_4	51.158
CORE_L2MPKI_5	59.255
CORE_L2MPKI_6	55.805
CORE_L2MPKI_7	59.450
CORE_L2MPKI_8	54.501
CORE_L2MPKI_9	59.141
CORE_L2MPKI_10	58.330
CORE_L2MPKI_11	58.473
CORE_L2MPKI_12	58.252
CORE_L2MPKI_13	61.674
CORE_L2MPKI_14	62.165
CORE_L2MPKI_15	62.831
CORE_L2MPKI_16	57.851
CORE_L2MPKI_17	61.684
CORE_L2MPKI_18	58.182
CORE_L2MPKI_19	60.449
CORE_L2MPKI_20	61.005
CORE_L2MPKI_21	62.169
CORE_L2MPKI_22	58.120
CORE_L2MPKI_23	63.555
CORE_L2MPKI_24	57.009
CORE_L2MPKI_25	58.419
CORE_L2MPKI_26	61.102
CORE_L2MPKI_27	58.657
CORE_L2MPKI_28	58.325
CORE_L2MPKI_29	59.701
CORE_L2MPKI_30	2.579
CORE_L2MPKI_31	2.897
CORE_L2MPKI_32	2.760
CORE_L2MPKI_33	2.771
CORE_L2MPKI_34	2.732
CORE_L2MPKI_35	3.748
CORE_L2MPKI_36	3.011
CORE_L2MPKI_37	2.981
CORE_L2MPKI_38	2.698
CORE_L2MPKI_39	2.733
CORE_L2MPKI_40	2.831
CORE_L2MPKI_41	2.768
CORE_L2MPKI_42	3.451
CORE_L2MPKI_43	2.629
CORE_L2MPKI_44	2.747
CORE_L2MPKI_45	4.038
CORE_L2MPKI_46	2.726
CORE_L2MPKI_47	2.751
CORE_L2MPKI_48	2.747
CORE_L2MPKI_49	2.783
CORE_L2MPKI_50	2.686
CORE_L2MPKI_51	2.753
CORE_L2MPKI_52	2.661
CORE_L2MPKI_53	2.728
CORE_L2MPKI_54	3.165
CORE_L2MPKI_55	2.827
CORE_L2MPKI_56	3.465
CORE_L2MPKI_57	2.693
CORE_L2MPKI_58	2.587
CORE_L2MPKI_59	3.252
Avg_MPKI_Stream1= 58.479
Avg_MPKI_Stream2= 2.907
MISSES-CORES
CORE_MISSES_0	4350
CORE_MISSES_1	4472
CORE_MISSES_2	3975
CORE_MISSES_3	4922
CORE_MISSES_4	3906
CORE_MISSES_5	4930
CORE_MISSES_6	4393
CORE_MISSES_7	5009
CORE_MISSES_8	4374
CORE_MISSES_9	4877
CORE_MISSES_10	4924
CORE_MISSES_11	4588
CORE_MISSES_12	4854
CORE_MISSES_13	4928
CORE_MISSES_14	5192
CORE_MISSES_15	5507
CORE_MISSES_16	4965
CORE_MISSES_17	5140
CORE_MISSES_18	5040
CORE_MISSES_19	4952
CORE_MISSES_20	4855
CORE_MISSES_21	5077
CORE_MISSES_22	4538
CORE_MISSES_23	5300
CORE_MISSES_24	4849
CORE_MISSES_25	5182
CORE_MISSES_26	4763
CORE_MISSES_27	4884
CORE_MISSES_28	5015
CORE_MISSES_29	4671
CORE_MISSES_30	2788
CORE_MISSES_31	2607
CORE_MISSES_32	3148
CORE_MISSES_33	2656
CORE_MISSES_34	2969
CORE_MISSES_35	2531
CORE_MISSES_36	3096
CORE_MISSES_37	2651
CORE_MISSES_38	2586
CORE_MISSES_39	2455
CORE_MISSES_40	3333
CORE_MISSES_41	3057
CORE_MISSES_42	3128
CORE_MISSES_43	2541
CORE_MISSES_44	3258
CORE_MISSES_45	2276
CORE_MISSES_46	3240
CORE_MISSES_47	2965
CORE_MISSES_48	3290
CORE_MISSES_49	2929
CORE_MISSES_50	2962
CORE_MISSES_51	2656
CORE_MISSES_52	3304
CORE_MISSES_53	2631
CORE_MISSES_54	3025
CORE_MISSES_55	2690
CORE_MISSES_56	2963
CORE_MISSES_57	2804
CORE_MISSES_58	2887
CORE_MISSES_59	3057
L2_MISSES = 230915
L2_total_cache_accesses = 329539
L2_total_cache_misses = 230915
L2_total_cache_miss_rate = 0.7007
L2_total_cache_pending_hits = 3441
L2_total_cache_reservation_fails = 94782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 210878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 85988
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1228
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1034
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 61229
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1776
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 17314
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 6201
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 729
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 341
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 830
L2_cache_data_port_util = 0.229
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1103980
icnt_total_pkts_simt_to_mem=517458
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.4557
gpu_ipc_2 =     105.2961
gpu_tot_sim_cycle_stream_1 = 573065
gpu_tot_sim_cycle_stream_2 = 573062
gpu_sim_insn_1 = 3699552
gpu_sim_insn_2 = 60341184
gpu_sim_cycle = 573066
gpu_sim_insn = 64040736
gpu_ipc =     111.7511
gpu_tot_sim_cycle = 573066
gpu_tot_sim_insn = 64040736
gpu_tot_ipc =     111.7511
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2061075
gpu_stall_icnt2sh    = 555087
gpu_total_sim_rate=87130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1057957
	L1I_total_cache_misses = 5301
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 5399, Miss = 5399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8357
	L1D_cache_core[31]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12663
	L1D_cache_core[32]: Access = 5046, Miss = 5046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9232
	L1D_cache_core[33]: Access = 4739, Miss = 4739, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8922
	L1D_cache_core[34]: Access = 4881, Miss = 4881, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7974
	L1D_cache_core[35]: Access = 4254, Miss = 4254, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15346
	L1D_cache_core[36]: Access = 4671, Miss = 4671, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10178
	L1D_cache_core[37]: Access = 4450, Miss = 4450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10534
	L1D_cache_core[38]: Access = 5093, Miss = 5093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7536
	L1D_cache_core[39]: Access = 4583, Miss = 4583, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7234
	L1D_cache_core[40]: Access = 5316, Miss = 5316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4696
	L1D_cache_core[41]: Access = 4775, Miss = 4775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12426
	L1D_cache_core[42]: Access = 4785, Miss = 4785, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8580
	L1D_cache_core[43]: Access = 4719, Miss = 4719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9120
	L1D_cache_core[44]: Access = 5102, Miss = 5102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9606
	L1D_cache_core[45]: Access = 2972, Miss = 2972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20108
	L1D_cache_core[46]: Access = 5696, Miss = 5696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1936
	L1D_cache_core[47]: Access = 4620, Miss = 4620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13410
	L1D_cache_core[48]: Access = 5294, Miss = 5294, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4154
	L1D_cache_core[49]: Access = 4319, Miss = 4319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12672
	L1D_cache_core[50]: Access = 5041, Miss = 5041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8530
	L1D_cache_core[51]: Access = 4362, Miss = 4362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11944
	L1D_cache_core[52]: Access = 5569, Miss = 5569, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1256
	L1D_cache_core[53]: Access = 4129, Miss = 4129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23258
	L1D_cache_core[54]: Access = 4630, Miss = 4630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11685
	L1D_cache_core[55]: Access = 4336, Miss = 4336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13770
	L1D_cache_core[56]: Access = 4799, Miss = 4799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9676
	L1D_cache_core[57]: Access = 4210, Miss = 4210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17443
	L1D_cache_core[58]: Access = 4991, Miss = 4991, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7372
	L1D_cache_core[59]: Access = 4261, Miss = 4261, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16717
	L1D_total_cache_accesses = 143698
	L1D_total_cache_misses = 143698
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 341168
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 91405
	L1C_total_cache_misses = 3844
	L1C_total_cache_miss_rate = 0.0421
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68862
L1T_cache:
	L1T_total_cache_accesses = 431820
	L1T_total_cache_misses = 160250
	L1T_total_cache_miss_rate = 0.3711
	L1T_total_cache_pending_hits = 271570
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 318016
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3844
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68862
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 271570
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 160250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23152
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1052656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5301
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
189, 32, 208, 32, 208, 32, 203, 32, 204, 33, 204, 19, 203, 32, 203, 11, 204, 11, 204, 32, 204, 32, 189, 33, 184, 11, 185, 11, 184, 10, 184, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 573066, 1766, 571299 
shader 1 total_cycles, active_cycles, idle cycles = 573066, 1851, 571215 
shader 2 total_cycles, active_cycles, idle cycles = 573066, 1706, 571360 
shader 3 total_cycles, active_cycles, idle cycles = 573066, 1922, 571143 
shader 4 total_cycles, active_cycles, idle cycles = 573066, 1594, 571472 
shader 5 total_cycles, active_cycles, idle cycles = 573066, 1926, 571139 
shader 6 total_cycles, active_cycles, idle cycles = 573066, 1651, 571415 
shader 7 total_cycles, active_cycles, idle cycles = 573066, 1997, 571069 
shader 8 total_cycles, active_cycles, idle cycles = 573066, 1781, 571285 
shader 9 total_cycles, active_cycles, idle cycles = 573066, 1947, 571119 
shader 10 total_cycles, active_cycles, idle cycles = 573066, 1943, 571122 
shader 11 total_cycles, active_cycles, idle cycles = 573066, 1836, 571230 
shader 12 total_cycles, active_cycles, idle cycles = 573066, 1811, 571254 
shader 13 total_cycles, active_cycles, idle cycles = 573066, 2014, 571051 
shader 14 total_cycles, active_cycles, idle cycles = 573066, 2068, 570998 
shader 15 total_cycles, active_cycles, idle cycles = 573066, 2272, 570793 
shader 16 total_cycles, active_cycles, idle cycles = 573066, 1990, 571075 
shader 17 total_cycles, active_cycles, idle cycles = 573066, 2128, 570938 
shader 18 total_cycles, active_cycles, idle cycles = 573066, 2131, 570934 
shader 19 total_cycles, active_cycles, idle cycles = 573066, 2063, 571002 
shader 20 total_cycles, active_cycles, idle cycles = 573066, 1950, 571116 
shader 21 total_cycles, active_cycles, idle cycles = 573066, 2071, 570995 
shader 22 total_cycles, active_cycles, idle cycles = 573066, 1813, 571252 
shader 23 total_cycles, active_cycles, idle cycles = 573066, 2154, 570912 
shader 24 total_cycles, active_cycles, idle cycles = 573066, 1899, 571166 
shader 25 total_cycles, active_cycles, idle cycles = 573066, 2069, 570997 
shader 26 total_cycles, active_cycles, idle cycles = 573066, 1943, 571123 
shader 27 total_cycles, active_cycles, idle cycles = 573066, 2143, 570923 
shader 28 total_cycles, active_cycles, idle cycles = 573066, 2050, 571015 
shader 29 total_cycles, active_cycles, idle cycles = 573066, 1808, 571257 
shader 30 total_cycles, active_cycles, idle cycles = 573066, 36143, 536923 
shader 31 total_cycles, active_cycles, idle cycles = 573066, 31814, 541251 
shader 32 total_cycles, active_cycles, idle cycles = 573066, 34130, 538936 
shader 33 total_cycles, active_cycles, idle cycles = 573066, 32056, 541010 
shader 34 total_cycles, active_cycles, idle cycles = 573066, 32866, 540199 
shader 35 total_cycles, active_cycles, idle cycles = 573066, 28442, 544624 
shader 36 total_cycles, active_cycles, idle cycles = 573066, 31373, 541692 
shader 37 total_cycles, active_cycles, idle cycles = 573066, 29934, 543131 
shader 38 total_cycles, active_cycles, idle cycles = 573066, 34150, 538916 
shader 39 total_cycles, active_cycles, idle cycles = 573066, 31037, 542029 
shader 40 total_cycles, active_cycles, idle cycles = 573066, 35725, 537341 
shader 41 total_cycles, active_cycles, idle cycles = 573066, 32043, 541023 
shader 42 total_cycles, active_cycles, idle cycles = 573066, 32251, 540814 
shader 43 total_cycles, active_cycles, idle cycles = 573066, 31786, 541280 
shader 44 total_cycles, active_cycles, idle cycles = 573066, 34164, 538902 
shader 45 total_cycles, active_cycles, idle cycles = 573066, 20069, 552996 
shader 46 total_cycles, active_cycles, idle cycles = 573066, 38325, 534741 
shader 47 total_cycles, active_cycles, idle cycles = 573066, 30778, 542287 
shader 48 total_cycles, active_cycles, idle cycles = 573066, 35711, 537354 
shader 49 total_cycles, active_cycles, idle cycles = 573066, 29037, 544029 
shader 50 total_cycles, active_cycles, idle cycles = 573066, 34016, 539050 
shader 51 total_cycles, active_cycles, idle cycles = 573066, 29395, 543671 
shader 52 total_cycles, active_cycles, idle cycles = 573066, 37601, 535464 
shader 53 total_cycles, active_cycles, idle cycles = 573066, 27333, 545732 
shader 54 total_cycles, active_cycles, idle cycles = 573066, 31144, 541922 
shader 55 total_cycles, active_cycles, idle cycles = 573066, 29185, 543880 
shader 56 total_cycles, active_cycles, idle cycles = 573066, 32156, 540909 
shader 57 total_cycles, active_cycles, idle cycles = 573066, 28260, 544806 
shader 58 total_cycles, active_cycles, idle cycles = 573066, 33590, 539475 
shader 59 total_cycles, active_cycles, idle cycles = 573066, 28475, 544590 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 4768 
warps_exctd_sm 31 = 4544 
warps_exctd_sm 32 = 4576 
warps_exctd_sm 33 = 4352 
warps_exctd_sm 34 = 4416 
warps_exctd_sm 35 = 4000 
warps_exctd_sm 36 = 4256 
warps_exctd_sm 37 = 4096 
warps_exctd_sm 38 = 4544 
warps_exctd_sm 39 = 4384 
warps_exctd_sm 40 = 4832 
warps_exctd_sm 41 = 4416 
warps_exctd_sm 42 = 4320 
warps_exctd_sm 43 = 4352 
warps_exctd_sm 44 = 4608 
warps_exctd_sm 45 = 2816 
warps_exctd_sm 46 = 4992 
warps_exctd_sm 47 = 4128 
warps_exctd_sm 48 = 4832 
warps_exctd_sm 49 = 4128 
warps_exctd_sm 50 = 4672 
warps_exctd_sm 51 = 4160 
warps_exctd_sm 52 = 4832 
warps_exctd_sm 53 = 3808 
warps_exctd_sm 54 = 4256 
warps_exctd_sm 55 = 4128 
warps_exctd_sm 56 = 4256 
warps_exctd_sm 57 = 4032 
warps_exctd_sm 58 = 4640 
warps_exctd_sm 59 = 3968 
gpgpu_n_tot_thrd_icount = 64717504
gpgpu_n_tot_w_icount = 2022422
gpgpu_n_stall_shd_mem = 20650613
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 440225
gpgpu_n_mem_write_global = 8876
gpgpu_n_mem_texture = 160250
gpgpu_n_mem_const = 2259
gpgpu_n_load_insn  = 4590144
gpgpu_n_store_insn = 130112
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 2061376
gpgpu_n_const_mem_insn = 2191488
gpgpu_n_param_mem_insn = 733472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68862
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68862
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17465251
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37274652	W0_Idle:2592559	W0_Scoreboard:26878109	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2022600
Warp Occupancy Distribution:
Stall:34207819	W0_Idle:40713	W0_Scoreboard:18820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:116608
Warp Occupancy Distribution:
Stall:3066833	W0_Idle:2551846	W0_Scoreboard:26859289	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1905992
warp_utilization0: 0.029412
warp_utilization1: 0.003391
warp_utilization2: 0.055433
traffic_breakdown_coretomem[CONST_ACC_R] = 18072 {8:2259,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1078576 {8:134822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 823840 {40:3134,72:1288,136:4454,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 12261240 {40:304757,72:264,136:382,}
traffic_breakdown_coretomem[INST_ACC_R] = 5280 {8:660,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1282000 {8:160250,}
traffic_breakdown_memtocore[CONST_ACC_R] = 162648 {72:2259,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18335792 {136:134822,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 71008 {8:8876,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 12235440 {40:304112,72:264,136:382,}
traffic_breakdown_memtocore[INST_ACC_R] = 89760 {136:660,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 21794000 {136:160250,}
maxmrqlatency = 806 
maxdqlatency = 0 
maxmflatency = 10361 
averagemflatency = 927 
averagemflatency_1 = 976 
averagemflatency_2= 878 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 70 
max_icnt2mem_latency = 10039 
max_icnt2sh_latency = 573065 
mrq_lat_table:209489 	7507 	13470 	25338 	60651 	102156 	134390 	105438 	28010 	688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4966 	5067 	6116 	23861 	101455 	247318 	198376 	23363 	438 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	46396 	27710 	56613 	40260 	58343 	118696 	169153 	86492 	8146 	200 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	379247 	193439 	27491 	1846 	66 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	1733 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	1014 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8         6         9         6         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         7         8         6         7 
dram[2]:        32        24        32        32        32        32        32        32        32        32         5         5         8         7         7         7 
dram[3]:        32        32        22        32        32        32        32        28        32        28         6         6         6         5         7         6 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         8         8         8         9        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         7         7        10        10         7         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:       941      1697      1475      1170      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1337      1159      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374       897      1088      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.166016  1.159140  1.170293  1.159187  1.171310  1.148429  1.195839  1.167040  1.157660  1.145671  1.168495  1.151248  1.187574  1.164563  1.158559  1.150246 
dram[1]:  1.149931  1.157226  1.159575  1.167087  1.165987  1.161787  1.165006  1.168987  1.141379  1.144773  1.147054  1.153500  1.158776  1.153345  1.148505  1.153109 
dram[2]:  1.153833  1.177347  1.149267  1.167172  1.166143  1.194301  1.164137  1.216843  1.133101  1.150406  1.134407  1.168276  1.149410  1.179104  1.143002  1.194075 
dram[3]:  1.153219  1.157774  1.161996  1.166876  1.164287  1.161999  1.150710  1.168017  1.145653  1.146188  1.149309  1.137012  1.152104  1.143768  1.156649  1.165533 
dram[4]:  1.159939  1.157670  1.178681  1.163458  1.180723  1.164917  1.186950  1.159281  1.151992  1.128163  1.158207  1.154366  1.173306  1.154898  1.183532  1.180283 
dram[5]:  1.143175  1.149090  1.161785  1.168575  1.165025  1.169187  1.156701  1.165912  1.148415  1.150072  1.150263  1.139616  1.157595  1.166609  1.159907  1.160459 
average row locality = 687137/591945 = 1.160812
average row locality_1 = 511466/447750 = 1.142303
average row locality_2 = 175671/144195 = 1.218288
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4804      4365      4643      4184      4950      4302      5304      4659      5037      4620      4638      4200      4741      4173      4524      4124 
dram[1]:      4238      4172      4241      4152      4421      4364      4583      4630      4650      4544      4001      4079      4096      4067      4121      4158 
dram[2]:      4402      4862      4120      4800      4501      5192      4719      5491      4590      5062      4100      4742      4160      4660      4110      4872 
dram[3]:      4152      4194      4217      4172      4352      4561      4451      4692      4581      4572      4159      4096      4094      4023      4109      4328 
dram[4]:      4681      4429      4790      4229      4880      4581      5144      4619      5091      4454      4556      4250      4648      4079      4660      4364 
dram[5]:      4229      4257      4324      4231      4418      4508      4575      4756      4677      4591      4131      4004      4263      4063      4231      4232 
total reads: 427866
bank skew: 5491/4001 = 1.37
chip skew: 74383/68517 = 1.09
number of total write accesses:
dram[0]:      2964      2593      2780      2377      2956      2352      3205      2642      2999      2593      3137      2719      3325      2751      3097      2659 
dram[1]:      2427      2386      2410      2330      2443      2423      2549      2598      2633      2541      2481      2595      2684      2659      2677      2704 
dram[2]:      2582      3038      2309      2901      2553      3150      2722      3385      2579      3015      2593      3246      2759      3240      2676      3392 
dram[3]:      2352      2381      2418      2338      2417      2577      2437      2665      2562      2558      2661      2601      2670      2615      2684      2868 
dram[4]:      2876      2606      2896      2419      2868      2631      3078      2601      3034      2457      3065      2757      3247      2677      3191      2905 
dram[5]:      2446      2433      2498      2405      2445      2528      2565      2708      2645      2561      2636      2526      2840      2659      2776      2749 
total reads: 259361
bank skew: 3392/2309 = 1.47
chip skew: 46140/40540 = 1.14
average mf latency per bank:
dram[0]:        781       773       949       962       954       954       846       820       721       667       664       603       669       606       710       676
dram[1]:        763       755       955       987       961       955       831       827       684       683       601       591       601       589       629       653
dram[2]:        848      1144      1023      1281       985      1606       892      1180       744       995       677       914       687       956       714      1060
dram[3]:        764       851       935       998       952      1024       865       890       714       782       610       655       592       667       655       766
dram[4]:        937       833      1039       988      1061      1005       952       861       805       709       724       671       746       671       818       743
dram[5]:        792       778       932       954       920       948       823       821       722       706       609       609       625       625       669       696
maximum mf latency per bank:
dram[0]:       5995      4600      4613      4565      5494      5569      4719      4730      4658      4382      6089      5124     10329      7390      7064      5634
dram[1]:       6820      4007      6238      5112     10361      6136      5453      6944      4338      3609      4846      6277      4031      5303      6853      8566
dram[2]:       3792      5581      5924      5655      4092      5428      7310      8390      6076      4920      4107      5018      7859      5606      5033      6874
dram[3]:       6109      5864      4302      5470      5223      7766      6904      5154      3762      4613      6195      3834      5462      7286      7326      6727
dram[4]:       4203      6231      5440      5155      4436      5630      8250      6319      4384      4468      4210      6998      4592      5444      5610      3960
dram[5]:       4330      6841      6232      7198      4447      6840      6331      5564      4636      4407      4178      4275      7044      5085      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=316750 n_act=101679 n_pre=101668 n_req=74197 n_req_1=44829 n_req_2=29368 n_req_3=0 n_rd=146511 n_write=89838 bw_util=0.3911 bw_util_1=0.237 bw_util_2=0.1542 bw_util_3=0 blp=10.429008 blp_1= 3.921691 blp_2= 2.700920 blp_3= -nan
 n_activity=753720 dram_eff=0.3926 dram_eff_1=0.2378 dram_eff_2=0.1547 dram_eff_3=0
bk0: 9606a 280412i bk1: 8730a 318357i bk2: 9284a 283956i bk3: 8368a 323290i bk4: 9900a 233137i bk5: 8604a 303407i bk6: 10604a 180773i bk7: 9318a 250201i bk8: 10070a 266494i bk9: 9239a 302194i bk10: 9276a 247344i bk11: 8400a 285930i bk12: 9480a 209488i bk13: 8338a 275081i bk14: 9046a 223006i bk15: 8248a 271602i 
bw_dist = 0.237	0.154	0.000	0.605	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5418
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=350204 n_act=94324 n_pre=94315 n_req=69438 n_req_1=40234 n_req_2=29204 n_req_3=0 n_rd=137002 n_write=80601 bw_util=0.3659 bw_util_1=0.2127 bw_util_2=0.1532 bw_util_3=0 blp=9.560658 blp_1= 3.739545 blp_2= 2.680361 blp_3= -nan
 n_activity=741630 dram_eff=0.3732 dram_eff_1=0.2169 dram_eff_2=0.1563 dram_eff_3=0
bk0: 8476a 360156i bk1: 8344a 353074i bk2: 8478a 345317i bk3: 8302a 349721i bk4: 8842a 318678i bk5: 8726a 318780i bk6: 9166a 282409i bk7: 9252a 272704i bk8: 9296a 321748i bk9: 9088a 320264i bk10: 8000a 339242i bk11: 8154a 318393i bk12: 8192a 306711i bk13: 8130a 299538i bk14: 8242a 293556i bk15: 8314a 282750i 
bw_dist = 0.213	0.153	0.000	0.615	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.005
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=309298 n_act=103318 n_pre=103306 n_req=75350 n_req_1=45817 n_req_2=29533 n_req_3=0 n_rd=148738 n_write=91786 bw_util=0.3971 bw_util_1=0.2422 bw_util_2=0.1549 bw_util_3=0 blp=10.713778 blp_1= 3.969891 blp_2= 2.716666 blp_3= -nan
 n_activity=755047 dram_eff=0.3979 dram_eff_1=0.2426 dram_eff_2=0.1552 dram_eff_3=0
bk0: 8802a 323436i bk1: 9722a 257596i bk2: 8240a 335659i bk3: 9598a 252777i bk4: 9002a 281747i bk5: 10382a 190003i bk6: 9436a 231114i bk7: 10980a 137467i bk8: 9178a 309829i bk9: 10124a 244448i bk10: 8198a 305024i bk11: 9476a 222586i bk12: 8318a 274406i bk13: 9320a 208444i bk14: 8220a 270659i bk15: 9742a 171514i 
bw_dist = 0.242	0.155	0.000	0.601	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4676
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=348139 n_act=94838 n_pre=94823 n_req=69671 n_req_1=40524 n_req_2=29147 n_req_3=0 n_rd=137480 n_write=81166 bw_util=0.3672 bw_util_1=0.2142 bw_util_2=0.153 bw_util_3=0 blp=9.641266 blp_1= 3.743121 blp_2= 2.690360 blp_3= -nan
 n_activity=742182 dram_eff=0.3743 dram_eff_1=0.2183 dram_eff_2=0.1559 dram_eff_3=0
bk0: 8302a 365547i bk1: 8386a 354920i bk2: 8434a 351329i bk3: 8344a 344814i bk4: 8703a 319837i bk5: 9120a 291829i bk6: 8900a 301622i bk7: 9382a 258279i bk8: 9159a 326491i bk9: 9142a 314587i bk10: 8318a 313246i bk11: 8192a 317858i bk12: 8188a 303681i bk13: 8038a 304698i bk14: 8218a 284372i bk15: 8654a 259135i 
bw_dist = 0.214	0.153	0.000	0.614	0.019
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.161
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=315605 n_act=101918 n_pre=101905 n_req=74417 n_req_1=45005 n_req_2=29412 n_req_3=0 n_rd=146885 n_write=90133 bw_util=0.3922 bw_util_1=0.2379 bw_util_2=0.1543 bw_util_3=0 blp=10.540259 blp_1= 3.943421 blp_2= 2.720206 blp_3= -nan
 n_activity=753256 dram_eff=0.3939 dram_eff_1=0.2389 dram_eff_2=0.155 dram_eff_3=0
bk0: 9362a 288748i bk1: 8854a 309887i bk2: 9576a 263299i bk3: 8458a 312914i bk4: 9752a 244820i bk5: 9162a 261014i bk6: 10287a 196826i bk7: 9238a 241748i bk8: 10182a 258842i bk9: 8908a 317739i bk10: 9112a 251751i bk11: 8500a 285726i bk12: 9296a 213479i bk13: 8158a 281591i bk14: 9316a 209391i bk15: 8724a 236651i 
bw_dist = 0.238	0.154	0.000	0.604	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8831
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=343446 n_act=95841 n_pre=95829 n_req=70409 n_req_1=41147 n_req_2=29262 n_req_3=0 n_rd=138952 n_write=82378 bw_util=0.3711 bw_util_1=0.2175 bw_util_2=0.1536 bw_util_3=0 blp=9.744908 blp_1= 3.771074 blp_2= 2.684924 blp_3= -nan
 n_activity=745140 dram_eff=0.3767 dram_eff_1=0.2208 dram_eff_2=0.1559 dram_eff_3=0
bk0: 8458a 358202i bk1: 8512a 343016i bk2: 8648a 333084i bk3: 8462a 331425i bk4: 8834a 318257i bk5: 9012a 291781i bk6: 9144a 282093i bk7: 9511a 252298i bk8: 9352a 312593i bk9: 9178a 316023i bk10: 8260a 313699i bk11: 8008a 322317i bk12: 8526a 278718i bk13: 8126a 299381i bk14: 8462a 274807i bk15: 8459a 272376i 
bw_dist = 0.218	0.154	0.000	0.614	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54089, Miss = 38661, Miss_rate = 0.715, Pending_hits = 607, Reservation_fails = 36848
L2_cache_bank[1]: Access = 49437, Miss = 34638, Miss_rate = 0.701, Pending_hits = 506, Reservation_fails = 14983
L2_cache_bank[2]: Access = 49543, Miss = 34354, Miss_rate = 0.693, Pending_hits = 476, Reservation_fails = 10350
L2_cache_bank[3]: Access = 49038, Miss = 34169, Miss_rate = 0.697, Pending_hits = 451, Reservation_fails = 13780
L2_cache_bank[4]: Access = 49191, Miss = 34716, Miss_rate = 0.706, Pending_hits = 521, Reservation_fails = 12352
L2_cache_bank[5]: Access = 57585, Miss = 39697, Miss_rate = 0.689, Pending_hits = 737, Reservation_fails = 49550
L2_cache_bank[6]: Access = 49153, Miss = 34115, Miss_rate = 0.694, Pending_hits = 454, Reservation_fails = 9263
L2_cache_bank[7]: Access = 50059, Miss = 34638, Miss_rate = 0.692, Pending_hits = 477, Reservation_fails = 9785
L2_cache_bank[8]: Access = 53895, Miss = 38464, Miss_rate = 0.714, Pending_hits = 643, Reservation_fails = 30649
L2_cache_bank[9]: Access = 50007, Miss = 35008, Miss_rate = 0.700, Pending_hits = 556, Reservation_fails = 13384
L2_cache_bank[10]: Access = 49753, Miss = 34848, Miss_rate = 0.700, Pending_hits = 472, Reservation_fails = 10407
L2_cache_bank[11]: Access = 50074, Miss = 34642, Miss_rate = 0.692, Pending_hits = 508, Reservation_fails = 14982
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54089, Miss = 38661 (0.715), PendingHit = 607 (0.0112)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49437, Miss = 34638 (0.701), PendingHit = 506 (0.0102)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49543, Miss = 34354 (0.693), PendingHit = 476 (0.00961)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49038, Miss = 34169 (0.697), PendingHit = 451 (0.0092)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49191, Miss = 34716 (0.706), PendingHit = 521 (0.0106)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57585, Miss = 39697 (0.689), PendingHit = 737 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49153, Miss = 34115 (0.694), PendingHit = 454 (0.00924)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50059, Miss = 34638 (0.692), PendingHit = 477 (0.00953)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53895, Miss = 38464 (0.714), PendingHit = 643 (0.0119)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50007, Miss = 35008 (0.7), PendingHit = 556 (0.0111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49753, Miss = 34848 (0.7), PendingHit = 472 (0.00949)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50074, Miss = 34642 (0.692), PendingHit = 508 (0.0101)
L2 Cache Total Miss Rate = 0.699
Stream 1: L2 Cache Miss Rate = 0.839
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 307027
Stream 1: Misses  = 257640
Stream 2: Accesses  = 304797
Stream 2: Misses  = 170310
Stream 1+2: Accesses  = 611824
Stream 1+2: Misses  = 427950
Total Accesses  = 611824
MPKI-CORES
CORE_L2MPKI_0	61.777
CORE_L2MPKI_1	66.708
CORE_L2MPKI_2	58.256
CORE_L2MPKI_3	69.376
CORE_L2MPKI_4	58.156
CORE_L2MPKI_5	69.558
CORE_L2MPKI_6	64.488
CORE_L2MPKI_7	68.944
CORE_L2MPKI_8	64.819
CORE_L2MPKI_9	70.448
CORE_L2MPKI_10	68.362
CORE_L2MPKI_11	69.011
CORE_L2MPKI_12	69.244
CORE_L2MPKI_13	73.514
CORE_L2MPKI_14	72.518
CORE_L2MPKI_15	74.598
CORE_L2MPKI_16	69.574
CORE_L2MPKI_17	73.760
CORE_L2MPKI_18	70.913
CORE_L2MPKI_19	72.881
CORE_L2MPKI_20	71.662
CORE_L2MPKI_21	75.108
CORE_L2MPKI_22	68.889
CORE_L2MPKI_23	76.411
CORE_L2MPKI_24	67.459
CORE_L2MPKI_25	70.816
CORE_L2MPKI_26	72.082
CORE_L2MPKI_27	71.691
CORE_L2MPKI_28	69.617
CORE_L2MPKI_29	69.620
CORE_L2MPKI_30	2.604
CORE_L2MPKI_31	2.833
CORE_L2MPKI_32	2.849
CORE_L2MPKI_33	2.730
CORE_L2MPKI_34	2.802
CORE_L2MPKI_35	3.095
CORE_L2MPKI_36	2.807
CORE_L2MPKI_37	2.877
CORE_L2MPKI_38	2.697
CORE_L2MPKI_39	2.688
CORE_L2MPKI_40	2.750
CORE_L2MPKI_41	2.765
CORE_L2MPKI_42	3.051
CORE_L2MPKI_43	2.622
CORE_L2MPKI_44	2.728
CORE_L2MPKI_45	3.580
CORE_L2MPKI_46	2.707
CORE_L2MPKI_47	2.976
CORE_L2MPKI_48	2.705
CORE_L2MPKI_49	2.929
CORE_L2MPKI_50	2.647
CORE_L2MPKI_51	2.767
CORE_L2MPKI_52	2.629
CORE_L2MPKI_53	2.936
CORE_L2MPKI_54	2.926
CORE_L2MPKI_55	2.798
CORE_L2MPKI_56	3.028
CORE_L2MPKI_57	2.910
CORE_L2MPKI_58	2.640
CORE_L2MPKI_59	3.119
Avg_MPKI_Stream1= 69.342
Avg_MPKI_Stream2= 2.840
MISSES-CORES
CORE_MISSES_0	6921
CORE_MISSES_1	7832
CORE_MISSES_2	6301
CORE_MISSES_3	8465
CORE_MISSES_4	5877
CORE_MISSES_5	8505
CORE_MISSES_6	6746
CORE_MISSES_7	8730
CORE_MISSES_8	7322
CORE_MISSES_9	8704
CORE_MISSES_10	8431
CORE_MISSES_11	8034
CORE_MISSES_12	7957
CORE_MISSES_13	9398
CORE_MISSES_14	9526
CORE_MISSES_15	10766
CORE_MISSES_16	8783
CORE_MISSES_17	9970
CORE_MISSES_18	9592
CORE_MISSES_19	9548
CORE_MISSES_20	8870
CORE_MISSES_21	9883
CORE_MISSES_22	7925
CORE_MISSES_23	10453
CORE_MISSES_24	8121
CORE_MISSES_25	9291
CORE_MISSES_26	8892
CORE_MISSES_27	9750
CORE_MISSES_28	9058
CORE_MISSES_29	7989
CORE_MISSES_30	5961
CORE_MISSES_31	5704
CORE_MISSES_32	6159
CORE_MISSES_33	5541
CORE_MISSES_34	5832
CORE_MISSES_35	5571
CORE_MISSES_36	5577
CORE_MISSES_37	5453
CORE_MISSES_38	5834
CORE_MISSES_39	5281
CORE_MISSES_40	6221
CORE_MISSES_41	5610
CORE_MISSES_42	6232
CORE_MISSES_43	5276
CORE_MISSES_44	5901
CORE_MISSES_45	4548
CORE_MISSES_46	6571
CORE_MISSES_47	5800
CORE_MISSES_48	6117
CORE_MISSES_49	5382
CORE_MISSES_50	5701
CORE_MISSES_51	5148
CORE_MISSES_52	6264
CORE_MISSES_53	5080
CORE_MISSES_54	5770
CORE_MISSES_55	5168
CORE_MISSES_56	6167
CORE_MISSES_57	5205
CORE_MISSES_58	5614
CORE_MISSES_59	5622
L2_MISSES = 427950
L2_total_cache_accesses = 611824
L2_total_cache_misses = 427950
L2_total_cache_miss_rate = 0.6995
L2_total_cache_pending_hits = 6408
L2_total_cache_reservation_fails = 226333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 207150
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1951
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 139
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1635
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 124782
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3502
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 31966
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 14465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5271
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1904
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 584
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 37
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1179
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2105239
icnt_total_pkts_simt_to_mem=942609
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.4557
gpu_ipc_2 =     105.2961
gpu_tot_sim_cycle_stream_1 = 573065
gpu_tot_sim_cycle_stream_2 = 573062
gpu_sim_insn_1 = 3699552
gpu_sim_insn_2 = 60341184
gpu_sim_cycle = 573066
gpu_sim_insn = 64040736
gpu_ipc =     111.7511
gpu_tot_sim_cycle = 573066
gpu_tot_sim_insn = 64040736
gpu_tot_ipc =     111.7511
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2061075
gpu_stall_icnt2sh    = 555087
gpu_total_sim_rate=87130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1057957
	L1I_total_cache_misses = 5301
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 5399, Miss = 5399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8357
	L1D_cache_core[31]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12663
	L1D_cache_core[32]: Access = 5046, Miss = 5046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9232
	L1D_cache_core[33]: Access = 4739, Miss = 4739, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8922
	L1D_cache_core[34]: Access = 4881, Miss = 4881, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7974
	L1D_cache_core[35]: Access = 4254, Miss = 4254, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15346
	L1D_cache_core[36]: Access = 4671, Miss = 4671, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10178
	L1D_cache_core[37]: Access = 4450, Miss = 4450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10534
	L1D_cache_core[38]: Access = 5093, Miss = 5093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7536
	L1D_cache_core[39]: Access = 4583, Miss = 4583, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7234
	L1D_cache_core[40]: Access = 5316, Miss = 5316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4696
	L1D_cache_core[41]: Access = 4775, Miss = 4775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12426
	L1D_cache_core[42]: Access = 4785, Miss = 4785, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8580
	L1D_cache_core[43]: Access = 4719, Miss = 4719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9120
	L1D_cache_core[44]: Access = 5102, Miss = 5102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9606
	L1D_cache_core[45]: Access = 2972, Miss = 2972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20108
	L1D_cache_core[46]: Access = 5696, Miss = 5696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1936
	L1D_cache_core[47]: Access = 4620, Miss = 4620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13410
	L1D_cache_core[48]: Access = 5294, Miss = 5294, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4154
	L1D_cache_core[49]: Access = 4319, Miss = 4319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12672
	L1D_cache_core[50]: Access = 5041, Miss = 5041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8530
	L1D_cache_core[51]: Access = 4362, Miss = 4362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11944
	L1D_cache_core[52]: Access = 5569, Miss = 5569, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1256
	L1D_cache_core[53]: Access = 4129, Miss = 4129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23258
	L1D_cache_core[54]: Access = 4630, Miss = 4630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11685
	L1D_cache_core[55]: Access = 4336, Miss = 4336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13770
	L1D_cache_core[56]: Access = 4799, Miss = 4799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9676
	L1D_cache_core[57]: Access = 4210, Miss = 4210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17443
	L1D_cache_core[58]: Access = 4991, Miss = 4991, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7372
	L1D_cache_core[59]: Access = 4261, Miss = 4261, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16717
	L1D_total_cache_accesses = 143698
	L1D_total_cache_misses = 143698
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 341168
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 91405
	L1C_total_cache_misses = 3844
	L1C_total_cache_miss_rate = 0.0421
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68862
L1T_cache:
	L1T_total_cache_accesses = 431820
	L1T_total_cache_misses = 160250
	L1T_total_cache_miss_rate = 0.3711
	L1T_total_cache_pending_hits = 271570
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 318016
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3844
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68862
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 271570
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 160250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23152
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1052656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5301
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
189, 32, 208, 32, 208, 32, 203, 32, 204, 33, 204, 19, 203, 32, 203, 11, 204, 11, 204, 32, 204, 32, 189, 33, 184, 11, 185, 11, 184, 10, 184, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 573066, 1766, 571299 
shader 1 total_cycles, active_cycles, idle cycles = 573066, 1851, 571215 
shader 2 total_cycles, active_cycles, idle cycles = 573066, 1706, 571360 
shader 3 total_cycles, active_cycles, idle cycles = 573066, 1922, 571143 
shader 4 total_cycles, active_cycles, idle cycles = 573066, 1594, 571472 
shader 5 total_cycles, active_cycles, idle cycles = 573066, 1926, 571139 
shader 6 total_cycles, active_cycles, idle cycles = 573066, 1651, 571415 
shader 7 total_cycles, active_cycles, idle cycles = 573066, 1997, 571069 
shader 8 total_cycles, active_cycles, idle cycles = 573066, 1781, 571285 
shader 9 total_cycles, active_cycles, idle cycles = 573066, 1947, 571119 
shader 10 total_cycles, active_cycles, idle cycles = 573066, 1943, 571122 
shader 11 total_cycles, active_cycles, idle cycles = 573066, 1836, 571230 
shader 12 total_cycles, active_cycles, idle cycles = 573066, 1811, 571254 
shader 13 total_cycles, active_cycles, idle cycles = 573066, 2014, 571051 
shader 14 total_cycles, active_cycles, idle cycles = 573066, 2068, 570998 
shader 15 total_cycles, active_cycles, idle cycles = 573066, 2272, 570793 
shader 16 total_cycles, active_cycles, idle cycles = 573066, 1990, 571075 
shader 17 total_cycles, active_cycles, idle cycles = 573066, 2128, 570938 
shader 18 total_cycles, active_cycles, idle cycles = 573066, 2131, 570934 
shader 19 total_cycles, active_cycles, idle cycles = 573066, 2063, 571002 
shader 20 total_cycles, active_cycles, idle cycles = 573066, 1950, 571116 
shader 21 total_cycles, active_cycles, idle cycles = 573066, 2071, 570995 
shader 22 total_cycles, active_cycles, idle cycles = 573066, 1813, 571252 
shader 23 total_cycles, active_cycles, idle cycles = 573066, 2154, 570912 
shader 24 total_cycles, active_cycles, idle cycles = 573066, 1899, 571166 
shader 25 total_cycles, active_cycles, idle cycles = 573066, 2069, 570997 
shader 26 total_cycles, active_cycles, idle cycles = 573066, 1943, 571123 
shader 27 total_cycles, active_cycles, idle cycles = 573066, 2143, 570923 
shader 28 total_cycles, active_cycles, idle cycles = 573066, 2050, 571015 
shader 29 total_cycles, active_cycles, idle cycles = 573066, 1808, 571257 
shader 30 total_cycles, active_cycles, idle cycles = 573066, 36143, 536923 
shader 31 total_cycles, active_cycles, idle cycles = 573066, 31814, 541251 
shader 32 total_cycles, active_cycles, idle cycles = 573066, 34130, 538936 
shader 33 total_cycles, active_cycles, idle cycles = 573066, 32056, 541010 
shader 34 total_cycles, active_cycles, idle cycles = 573066, 32866, 540199 
shader 35 total_cycles, active_cycles, idle cycles = 573066, 28442, 544624 
shader 36 total_cycles, active_cycles, idle cycles = 573066, 31373, 541692 
shader 37 total_cycles, active_cycles, idle cycles = 573066, 29934, 543131 
shader 38 total_cycles, active_cycles, idle cycles = 573066, 34150, 538916 
shader 39 total_cycles, active_cycles, idle cycles = 573066, 31037, 542029 
shader 40 total_cycles, active_cycles, idle cycles = 573066, 35725, 537341 
shader 41 total_cycles, active_cycles, idle cycles = 573066, 32043, 541023 
shader 42 total_cycles, active_cycles, idle cycles = 573066, 32251, 540814 
shader 43 total_cycles, active_cycles, idle cycles = 573066, 31786, 541280 
shader 44 total_cycles, active_cycles, idle cycles = 573066, 34164, 538902 
shader 45 total_cycles, active_cycles, idle cycles = 573066, 20069, 552996 
shader 46 total_cycles, active_cycles, idle cycles = 573066, 38325, 534741 
shader 47 total_cycles, active_cycles, idle cycles = 573066, 30778, 542287 
shader 48 total_cycles, active_cycles, idle cycles = 573066, 35711, 537354 
shader 49 total_cycles, active_cycles, idle cycles = 573066, 29037, 544029 
shader 50 total_cycles, active_cycles, idle cycles = 573066, 34016, 539050 
shader 51 total_cycles, active_cycles, idle cycles = 573066, 29395, 543671 
shader 52 total_cycles, active_cycles, idle cycles = 573066, 37601, 535464 
shader 53 total_cycles, active_cycles, idle cycles = 573066, 27333, 545732 
shader 54 total_cycles, active_cycles, idle cycles = 573066, 31144, 541922 
shader 55 total_cycles, active_cycles, idle cycles = 573066, 29185, 543880 
shader 56 total_cycles, active_cycles, idle cycles = 573066, 32156, 540909 
shader 57 total_cycles, active_cycles, idle cycles = 573066, 28260, 544806 
shader 58 total_cycles, active_cycles, idle cycles = 573066, 33590, 539475 
shader 59 total_cycles, active_cycles, idle cycles = 573066, 28475, 544590 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 4768 
warps_exctd_sm 31 = 4544 
warps_exctd_sm 32 = 4576 
warps_exctd_sm 33 = 4352 
warps_exctd_sm 34 = 4416 
warps_exctd_sm 35 = 4000 
warps_exctd_sm 36 = 4256 
warps_exctd_sm 37 = 4096 
warps_exctd_sm 38 = 4544 
warps_exctd_sm 39 = 4384 
warps_exctd_sm 40 = 4832 
warps_exctd_sm 41 = 4416 
warps_exctd_sm 42 = 4320 
warps_exctd_sm 43 = 4352 
warps_exctd_sm 44 = 4608 
warps_exctd_sm 45 = 2816 
warps_exctd_sm 46 = 4992 
warps_exctd_sm 47 = 4128 
warps_exctd_sm 48 = 4832 
warps_exctd_sm 49 = 4128 
warps_exctd_sm 50 = 4672 
warps_exctd_sm 51 = 4160 
warps_exctd_sm 52 = 4832 
warps_exctd_sm 53 = 3808 
warps_exctd_sm 54 = 4256 
warps_exctd_sm 55 = 4128 
warps_exctd_sm 56 = 4256 
warps_exctd_sm 57 = 4032 
warps_exctd_sm 58 = 4640 
warps_exctd_sm 59 = 3968 
gpgpu_n_tot_thrd_icount = 64717504
gpgpu_n_tot_w_icount = 2022422
gpgpu_n_stall_shd_mem = 20650613
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 440225
gpgpu_n_mem_write_global = 8876
gpgpu_n_mem_texture = 160250
gpgpu_n_mem_const = 2259
gpgpu_n_load_insn  = 4590144
gpgpu_n_store_insn = 130112
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 2061376
gpgpu_n_const_mem_insn = 2191488
gpgpu_n_param_mem_insn = 733472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68862
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68862
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17465251
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37274652	W0_Idle:2592559	W0_Scoreboard:26878109	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2022600
Warp Occupancy Distribution:
Stall:34207819	W0_Idle:40713	W0_Scoreboard:18820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:116608
Warp Occupancy Distribution:
Stall:3066833	W0_Idle:2551846	W0_Scoreboard:26859289	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1905992
warp_utilization0: 0.029412
warp_utilization1: 0.003391
warp_utilization2: 0.055433
traffic_breakdown_coretomem[CONST_ACC_R] = 18072 {8:2259,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1078576 {8:134822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 823840 {40:3134,72:1288,136:4454,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 12261240 {40:304757,72:264,136:382,}
traffic_breakdown_coretomem[INST_ACC_R] = 5280 {8:660,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1282000 {8:160250,}
traffic_breakdown_memtocore[CONST_ACC_R] = 162648 {72:2259,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18335792 {136:134822,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 71008 {8:8876,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 12235440 {40:304112,72:264,136:382,}
traffic_breakdown_memtocore[INST_ACC_R] = 89760 {136:660,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 21794000 {136:160250,}
maxmrqlatency = 806 
maxdqlatency = 0 
maxmflatency = 10361 
averagemflatency = 927 
averagemflatency_1 = 976 
averagemflatency_2= 878 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 70 
max_icnt2mem_latency = 10039 
max_icnt2sh_latency = 573065 
mrq_lat_table:209489 	7507 	13470 	25338 	60651 	102156 	134390 	105438 	28010 	688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4966 	5067 	6116 	23861 	101455 	247318 	198376 	23363 	438 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	46396 	27710 	56613 	40260 	58343 	118696 	169153 	86492 	8146 	200 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	379247 	193439 	27491 	1846 	66 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	1733 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	1014 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8         6         9         6         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         7         8         6         7 
dram[2]:        32        24        32        32        32        32        32        32        32        32         5         5         8         7         7         7 
dram[3]:        32        32        22        32        32        32        32        28        32        28         6         6         6         5         7         6 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         8         8         8         9        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         7         7        10        10         7         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:       941      1697      1475      1170      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1337      1159      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374       897      1088      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.166016  1.159140  1.170293  1.159187  1.171310  1.148429  1.195839  1.167040  1.157660  1.145671  1.168495  1.151248  1.187574  1.164563  1.158559  1.150246 
dram[1]:  1.149931  1.157226  1.159575  1.167087  1.165987  1.161787  1.165006  1.168987  1.141379  1.144773  1.147054  1.153500  1.158776  1.153345  1.148505  1.153109 
dram[2]:  1.153833  1.177347  1.149267  1.167172  1.166143  1.194301  1.164137  1.216843  1.133101  1.150406  1.134407  1.168276  1.149410  1.179104  1.143002  1.194075 
dram[3]:  1.153219  1.157774  1.161996  1.166876  1.164287  1.161999  1.150710  1.168017  1.145653  1.146188  1.149309  1.137012  1.152104  1.143768  1.156649  1.165533 
dram[4]:  1.159939  1.157670  1.178681  1.163458  1.180723  1.164917  1.186950  1.159281  1.151992  1.128163  1.158207  1.154366  1.173306  1.154898  1.183532  1.180283 
dram[5]:  1.143175  1.149090  1.161785  1.168575  1.165025  1.169187  1.156701  1.165912  1.148415  1.150072  1.150263  1.139616  1.157595  1.166609  1.159907  1.160459 
average row locality = 687137/591945 = 1.160812
average row locality_1 = 511466/447750 = 1.142303
average row locality_2 = 175671/144195 = 1.218288
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4804      4365      4643      4184      4950      4302      5304      4659      5037      4620      4638      4200      4741      4173      4524      4124 
dram[1]:      4238      4172      4241      4152      4421      4364      4583      4630      4650      4544      4001      4079      4096      4067      4121      4158 
dram[2]:      4402      4862      4120      4800      4501      5192      4719      5491      4590      5062      4100      4742      4160      4660      4110      4872 
dram[3]:      4152      4194      4217      4172      4352      4561      4451      4692      4581      4572      4159      4096      4094      4023      4109      4328 
dram[4]:      4681      4429      4790      4229      4880      4581      5144      4619      5091      4454      4556      4250      4648      4079      4660      4364 
dram[5]:      4229      4257      4324      4231      4418      4508      4575      4756      4677      4591      4131      4004      4263      4063      4231      4232 
total reads: 427866
bank skew: 5491/4001 = 1.37
chip skew: 74383/68517 = 1.09
number of total write accesses:
dram[0]:      2964      2593      2780      2377      2956      2352      3205      2642      2999      2593      3137      2719      3325      2751      3097      2659 
dram[1]:      2427      2386      2410      2330      2443      2423      2549      2598      2633      2541      2481      2595      2684      2659      2677      2704 
dram[2]:      2582      3038      2309      2901      2553      3150      2722      3385      2579      3015      2593      3246      2759      3240      2676      3392 
dram[3]:      2352      2381      2418      2338      2417      2577      2437      2665      2562      2558      2661      2601      2670      2615      2684      2868 
dram[4]:      2876      2606      2896      2419      2868      2631      3078      2601      3034      2457      3065      2757      3247      2677      3191      2905 
dram[5]:      2446      2433      2498      2405      2445      2528      2565      2708      2645      2561      2636      2526      2840      2659      2776      2749 
total reads: 259361
bank skew: 3392/2309 = 1.47
chip skew: 46140/40540 = 1.14
average mf latency per bank:
dram[0]:        781       773       949       962       954       954       846       820       721       667       664       603       669       606       710       676
dram[1]:        763       755       955       987       961       955       831       827       684       683       601       591       601       589       629       653
dram[2]:        848      1144      1023      1281       985      1606       892      1180       744       995       677       914       687       956       714      1060
dram[3]:        764       851       935       998       952      1024       865       890       714       782       610       655       592       667       655       766
dram[4]:        937       833      1039       988      1061      1005       952       861       805       709       724       671       746       671       818       743
dram[5]:        792       778       932       954       920       948       823       821       722       706       609       609       625       625       669       696
maximum mf latency per bank:
dram[0]:       5995      4600      4613      4565      5494      5569      4719      4730      4658      4382      6089      5124     10329      7390      7064      5634
dram[1]:       6820      4007      6238      5112     10361      6136      5453      6944      4338      3609      4846      6277      4031      5303      6853      8566
dram[2]:       3792      5581      5924      5655      4092      5428      7310      8390      6076      4920      4107      5018      7859      5606      5033      6874
dram[3]:       6109      5864      4302      5470      5223      7766      6904      5154      3762      4613      6195      3834      5462      7286      7326      6727
dram[4]:       4203      6231      5440      5155      4436      5630      8250      6319      4384      4468      4210      6998      4592      5444      5610      3960
dram[5]:       4330      6841      6232      7198      4447      6840      6331      5564      4636      4407      4178      4275      7044      5085      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=316750 n_act=101679 n_pre=101668 n_req=74197 n_req_1=44829 n_req_2=29368 n_req_3=0 n_rd=146511 n_write=89838 bw_util=0.3911 bw_util_1=0.237 bw_util_2=0.1542 bw_util_3=0 blp=10.429008 blp_1= 3.921691 blp_2= 2.700920 blp_3= -nan
 n_activity=753720 dram_eff=0.3926 dram_eff_1=0.2378 dram_eff_2=0.1547 dram_eff_3=0
bk0: 9606a 280412i bk1: 8730a 318357i bk2: 9284a 283956i bk3: 8368a 323290i bk4: 9900a 233137i bk5: 8604a 303407i bk6: 10604a 180773i bk7: 9318a 250201i bk8: 10070a 266494i bk9: 9239a 302194i bk10: 9276a 247344i bk11: 8400a 285930i bk12: 9480a 209488i bk13: 8338a 275081i bk14: 9046a 223006i bk15: 8248a 271602i 
bw_dist = 0.237	0.154	0.000	0.605	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5418
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=350204 n_act=94324 n_pre=94315 n_req=69438 n_req_1=40234 n_req_2=29204 n_req_3=0 n_rd=137002 n_write=80601 bw_util=0.3659 bw_util_1=0.2127 bw_util_2=0.1532 bw_util_3=0 blp=9.560658 blp_1= 3.739545 blp_2= 2.680361 blp_3= -nan
 n_activity=741630 dram_eff=0.3732 dram_eff_1=0.2169 dram_eff_2=0.1563 dram_eff_3=0
bk0: 8476a 360156i bk1: 8344a 353074i bk2: 8478a 345317i bk3: 8302a 349721i bk4: 8842a 318678i bk5: 8726a 318780i bk6: 9166a 282409i bk7: 9252a 272704i bk8: 9296a 321748i bk9: 9088a 320264i bk10: 8000a 339242i bk11: 8154a 318393i bk12: 8192a 306711i bk13: 8130a 299538i bk14: 8242a 293556i bk15: 8314a 282750i 
bw_dist = 0.213	0.153	0.000	0.615	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.005
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=309298 n_act=103318 n_pre=103306 n_req=75350 n_req_1=45817 n_req_2=29533 n_req_3=0 n_rd=148738 n_write=91786 bw_util=0.3971 bw_util_1=0.2422 bw_util_2=0.1549 bw_util_3=0 blp=10.713778 blp_1= 3.969891 blp_2= 2.716666 blp_3= -nan
 n_activity=755047 dram_eff=0.3979 dram_eff_1=0.2426 dram_eff_2=0.1552 dram_eff_3=0
bk0: 8802a 323436i bk1: 9722a 257596i bk2: 8240a 335659i bk3: 9598a 252777i bk4: 9002a 281747i bk5: 10382a 190003i bk6: 9436a 231114i bk7: 10980a 137467i bk8: 9178a 309829i bk9: 10124a 244448i bk10: 8198a 305024i bk11: 9476a 222586i bk12: 8318a 274406i bk13: 9320a 208444i bk14: 8220a 270659i bk15: 9742a 171514i 
bw_dist = 0.242	0.155	0.000	0.601	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4676
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=348139 n_act=94838 n_pre=94823 n_req=69671 n_req_1=40524 n_req_2=29147 n_req_3=0 n_rd=137480 n_write=81166 bw_util=0.3672 bw_util_1=0.2142 bw_util_2=0.153 bw_util_3=0 blp=9.641266 blp_1= 3.743121 blp_2= 2.690360 blp_3= -nan
 n_activity=742182 dram_eff=0.3743 dram_eff_1=0.2183 dram_eff_2=0.1559 dram_eff_3=0
bk0: 8302a 365547i bk1: 8386a 354920i bk2: 8434a 351329i bk3: 8344a 344814i bk4: 8703a 319837i bk5: 9120a 291829i bk6: 8900a 301622i bk7: 9382a 258279i bk8: 9159a 326491i bk9: 9142a 314587i bk10: 8318a 313246i bk11: 8192a 317858i bk12: 8188a 303681i bk13: 8038a 304698i bk14: 8218a 284372i bk15: 8654a 259135i 
bw_dist = 0.214	0.153	0.000	0.614	0.019
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.161
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=315605 n_act=101918 n_pre=101905 n_req=74417 n_req_1=45005 n_req_2=29412 n_req_3=0 n_rd=146885 n_write=90133 bw_util=0.3922 bw_util_1=0.2379 bw_util_2=0.1543 bw_util_3=0 blp=10.540259 blp_1= 3.943421 blp_2= 2.720206 blp_3= -nan
 n_activity=753256 dram_eff=0.3939 dram_eff_1=0.2389 dram_eff_2=0.155 dram_eff_3=0
bk0: 9362a 288748i bk1: 8854a 309887i bk2: 9576a 263299i bk3: 8458a 312914i bk4: 9752a 244820i bk5: 9162a 261014i bk6: 10287a 196826i bk7: 9238a 241748i bk8: 10182a 258842i bk9: 8908a 317739i bk10: 9112a 251751i bk11: 8500a 285726i bk12: 9296a 213479i bk13: 8158a 281591i bk14: 9316a 209391i bk15: 8724a 236651i 
bw_dist = 0.238	0.154	0.000	0.604	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8831
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756446 n_nop=343446 n_act=95841 n_pre=95829 n_req=70409 n_req_1=41147 n_req_2=29262 n_req_3=0 n_rd=138952 n_write=82378 bw_util=0.3711 bw_util_1=0.2175 bw_util_2=0.1536 bw_util_3=0 blp=9.744908 blp_1= 3.771074 blp_2= 2.684924 blp_3= -nan
 n_activity=745140 dram_eff=0.3767 dram_eff_1=0.2208 dram_eff_2=0.1559 dram_eff_3=0
bk0: 8458a 358202i bk1: 8512a 343016i bk2: 8648a 333084i bk3: 8462a 331425i bk4: 8834a 318257i bk5: 9012a 291781i bk6: 9144a 282093i bk7: 9511a 252298i bk8: 9352a 312593i bk9: 9178a 316023i bk10: 8260a 313699i bk11: 8008a 322317i bk12: 8526a 278718i bk13: 8126a 299381i bk14: 8462a 274807i bk15: 8459a 272376i 
bw_dist = 0.218	0.154	0.000	0.614	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54089, Miss = 38661, Miss_rate = 0.715, Pending_hits = 607, Reservation_fails = 36848
L2_cache_bank[1]: Access = 49437, Miss = 34638, Miss_rate = 0.701, Pending_hits = 506, Reservation_fails = 14983
L2_cache_bank[2]: Access = 49543, Miss = 34354, Miss_rate = 0.693, Pending_hits = 476, Reservation_fails = 10350
L2_cache_bank[3]: Access = 49038, Miss = 34169, Miss_rate = 0.697, Pending_hits = 451, Reservation_fails = 13780
L2_cache_bank[4]: Access = 49191, Miss = 34716, Miss_rate = 0.706, Pending_hits = 521, Reservation_fails = 12352
L2_cache_bank[5]: Access = 57585, Miss = 39697, Miss_rate = 0.689, Pending_hits = 737, Reservation_fails = 49550
L2_cache_bank[6]: Access = 49153, Miss = 34115, Miss_rate = 0.694, Pending_hits = 454, Reservation_fails = 9263
L2_cache_bank[7]: Access = 50059, Miss = 34638, Miss_rate = 0.692, Pending_hits = 477, Reservation_fails = 9785
L2_cache_bank[8]: Access = 53895, Miss = 38464, Miss_rate = 0.714, Pending_hits = 643, Reservation_fails = 30649
L2_cache_bank[9]: Access = 50007, Miss = 35008, Miss_rate = 0.700, Pending_hits = 556, Reservation_fails = 13384
L2_cache_bank[10]: Access = 49753, Miss = 34848, Miss_rate = 0.700, Pending_hits = 472, Reservation_fails = 10407
L2_cache_bank[11]: Access = 50074, Miss = 34642, Miss_rate = 0.692, Pending_hits = 508, Reservation_fails = 14982
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54089, Miss = 38661 (0.715), PendingHit = 607 (0.0112)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49437, Miss = 34638 (0.701), PendingHit = 506 (0.0102)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49543, Miss = 34354 (0.693), PendingHit = 476 (0.00961)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49038, Miss = 34169 (0.697), PendingHit = 451 (0.0092)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49191, Miss = 34716 (0.706), PendingHit = 521 (0.0106)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57585, Miss = 39697 (0.689), PendingHit = 737 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49153, Miss = 34115 (0.694), PendingHit = 454 (0.00924)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50059, Miss = 34638 (0.692), PendingHit = 477 (0.00953)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53895, Miss = 38464 (0.714), PendingHit = 643 (0.0119)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50007, Miss = 35008 (0.7), PendingHit = 556 (0.0111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49753, Miss = 34848 (0.7), PendingHit = 472 (0.00949)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50074, Miss = 34642 (0.692), PendingHit = 508 (0.0101)
L2 Cache Total Miss Rate = 0.699
Stream 1: L2 Cache Miss Rate = 0.839
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 307027
Stream 1: Misses  = 257640
Stream 2: Accesses  = 304797
Stream 2: Misses  = 170310
Stream 1+2: Accesses  = 611824
Stream 1+2: Misses  = 427950
Total Accesses  = 611824
MPKI-CORES
CORE_L2MPKI_0	61.777
CORE_L2MPKI_1	66.708
CORE_L2MPKI_2	58.256
CORE_L2MPKI_3	69.376
CORE_L2MPKI_4	58.156
CORE_L2MPKI_5	69.558
CORE_L2MPKI_6	64.488
CORE_L2MPKI_7	68.944
CORE_L2MPKI_8	64.819
CORE_L2MPKI_9	70.448
CORE_L2MPKI_10	68.362
CORE_L2MPKI_11	69.011
CORE_L2MPKI_12	69.244
CORE_L2MPKI_13	73.514
CORE_L2MPKI_14	72.518
CORE_L2MPKI_15	74.598
CORE_L2MPKI_16	69.574
CORE_L2MPKI_17	73.760
CORE_L2MPKI_18	70.913
CORE_L2MPKI_19	72.881
CORE_L2MPKI_20	71.662
CORE_L2MPKI_21	75.108
CORE_L2MPKI_22	68.889
CORE_L2MPKI_23	76.411
CORE_L2MPKI_24	67.459
CORE_L2MPKI_25	70.816
CORE_L2MPKI_26	72.082
CORE_L2MPKI_27	71.691
CORE_L2MPKI_28	69.617
CORE_L2MPKI_29	69.620
CORE_L2MPKI_30	2.604
CORE_L2MPKI_31	2.833
CORE_L2MPKI_32	2.849
CORE_L2MPKI_33	2.730
CORE_L2MPKI_34	2.802
CORE_L2MPKI_35	3.095
CORE_L2MPKI_36	2.807
CORE_L2MPKI_37	2.877
CORE_L2MPKI_38	2.697
CORE_L2MPKI_39	2.688
CORE_L2MPKI_40	2.750
CORE_L2MPKI_41	2.765
CORE_L2MPKI_42	3.051
CORE_L2MPKI_43	2.622
CORE_L2MPKI_44	2.728
CORE_L2MPKI_45	3.580
CORE_L2MPKI_46	2.707
CORE_L2MPKI_47	2.976
CORE_L2MPKI_48	2.705
CORE_L2MPKI_49	2.929
CORE_L2MPKI_50	2.647
CORE_L2MPKI_51	2.767
CORE_L2MPKI_52	2.629
CORE_L2MPKI_53	2.936
CORE_L2MPKI_54	2.926
CORE_L2MPKI_55	2.798
CORE_L2MPKI_56	3.028
CORE_L2MPKI_57	2.910
CORE_L2MPKI_58	2.640
CORE_L2MPKI_59	3.119
Avg_MPKI_Stream1= 69.342
Avg_MPKI_Stream2= 2.840
MISSES-CORES
CORE_MISSES_0	6921
CORE_MISSES_1	7832
CORE_MISSES_2	6301
CORE_MISSES_3	8465
CORE_MISSES_4	5877
CORE_MISSES_5	8505
CORE_MISSES_6	6746
CORE_MISSES_7	8730
CORE_MISSES_8	7322
CORE_MISSES_9	8704
CORE_MISSES_10	8431
CORE_MISSES_11	8034
CORE_MISSES_12	7957
CORE_MISSES_13	9398
CORE_MISSES_14	9526
CORE_MISSES_15	10766
CORE_MISSES_16	8783
CORE_MISSES_17	9970
CORE_MISSES_18	9592
CORE_MISSES_19	9548
CORE_MISSES_20	8870
CORE_MISSES_21	9883
CORE_MISSES_22	7925
CORE_MISSES_23	10453
CORE_MISSES_24	8121
CORE_MISSES_25	9291
CORE_MISSES_26	8892
CORE_MISSES_27	9750
CORE_MISSES_28	9058
CORE_MISSES_29	7989
CORE_MISSES_30	5961
CORE_MISSES_31	5704
CORE_MISSES_32	6159
CORE_MISSES_33	5541
CORE_MISSES_34	5832
CORE_MISSES_35	5571
CORE_MISSES_36	5577
CORE_MISSES_37	5453
CORE_MISSES_38	5834
CORE_MISSES_39	5281
CORE_MISSES_40	6221
CORE_MISSES_41	5610
CORE_MISSES_42	6232
CORE_MISSES_43	5276
CORE_MISSES_44	5901
CORE_MISSES_45	4548
CORE_MISSES_46	6571
CORE_MISSES_47	5800
CORE_MISSES_48	6117
CORE_MISSES_49	5382
CORE_MISSES_50	5701
CORE_MISSES_51	5148
CORE_MISSES_52	6264
CORE_MISSES_53	5080
CORE_MISSES_54	5770
CORE_MISSES_55	5168
CORE_MISSES_56	6167
CORE_MISSES_57	5205
CORE_MISSES_58	5614
CORE_MISSES_59	5622
L2_MISSES = 427950
L2_total_cache_accesses = 611824
L2_total_cache_misses = 427950
L2_total_cache_miss_rate = 0.6995
L2_total_cache_pending_hits = 6408
L2_total_cache_reservation_fails = 226333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 207150
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1951
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 139
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1635
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 124782
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3502
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 31966
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 14465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5271
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1904
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 584
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 37
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1179
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2105239
icnt_total_pkts_simt_to_mem=942609
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.9659
gpu_ipc_2 =     104.8161
gpu_tot_sim_cycle_stream_1 = 863534
gpu_tot_sim_cycle_stream_2 = 863529
gpu_sim_insn_1 = 5151776
gpu_sim_insn_2 = 90511776
gpu_sim_cycle = 863535
gpu_sim_insn = 95663552
gpu_ipc =     110.7813
gpu_tot_sim_cycle = 863535
gpu_tot_sim_insn = 95663552
gpu_tot_ipc =     110.7813
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2928033
gpu_stall_icnt2sh    = 808732
gpu_total_sim_rate=86416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1579153
	L1I_total_cache_misses = 6956
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 7964, Miss = 7964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12436
	L1D_cache_core[31]: Access = 7768, Miss = 7768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13478
	L1D_cache_core[32]: Access = 7277, Miss = 7277, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15801
	L1D_cache_core[33]: Access = 7247, Miss = 7247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14767
	L1D_cache_core[34]: Access = 7374, Miss = 7374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13159
	L1D_cache_core[35]: Access = 6598, Miss = 6598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22040
	L1D_cache_core[36]: Access = 7016, Miss = 7016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17928
	L1D_cache_core[37]: Access = 6938, Miss = 6938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16368
	L1D_cache_core[38]: Access = 6589, Miss = 6589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16942
	L1D_cache_core[39]: Access = 6978, Miss = 6978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9732
	L1D_cache_core[40]: Access = 7666, Miss = 7666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9569
	L1D_cache_core[41]: Access = 7034, Miss = 7034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20865
	L1D_cache_core[42]: Access = 7084, Miss = 7084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15221
	L1D_cache_core[43]: Access = 6727, Miss = 6727, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17059
	L1D_cache_core[44]: Access = 7138, Miss = 7138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18832
	L1D_cache_core[45]: Access = 5742, Miss = 5742, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20168
	L1D_cache_core[46]: Access = 7934, Miss = 7934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7012
	L1D_cache_core[47]: Access = 7005, Miss = 7005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18580
	L1D_cache_core[48]: Access = 7397, Miss = 7397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7375
	L1D_cache_core[49]: Access = 6986, Miss = 6986, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13051
	L1D_cache_core[50]: Access = 6894, Miss = 6894, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13006
	L1D_cache_core[51]: Access = 6883, Miss = 6883, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17877
	L1D_cache_core[52]: Access = 7952, Miss = 7952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5433
	L1D_cache_core[53]: Access = 6777, Miss = 6777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25350
	L1D_cache_core[54]: Access = 6721, Miss = 6721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17683
	L1D_cache_core[55]: Access = 6822, Miss = 6822, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18228
	L1D_cache_core[56]: Access = 7285, Miss = 7285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13412
	L1D_cache_core[57]: Access = 6886, Miss = 6886, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22081
	L1D_cache_core[58]: Access = 7435, Miss = 7435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12875
	L1D_cache_core[59]: Access = 6550, Miss = 6550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20452
	L1D_total_cache_accesses = 214587
	L1D_total_cache_misses = 214587
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 491613
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 135812
	L1C_total_cache_misses = 4666
	L1C_total_cache_miss_rate = 0.0344
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 647730
	L1T_total_cache_misses = 240012
	L1T_total_cache_miss_rate = 0.3705
	L1T_total_cache_pending_hits = 407718
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 462410
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131146
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4666
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 407718
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 240012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29203
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1572197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6956
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
265, 32, 284, 32, 284, 32, 279, 32, 280, 33, 280, 19, 279, 32, 279, 11, 280, 11, 280, 32, 279, 32, 265, 33, 260, 11, 261, 11, 260, 10, 260, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 863535, 2374, 861161 
shader 1 total_cycles, active_cycles, idle cycles = 863535, 2531, 861003 
shader 2 total_cycles, active_cycles, idle cycles = 863535, 2192, 861343 
shader 3 total_cycles, active_cycles, idle cycles = 863535, 2707, 860827 
shader 4 total_cycles, active_cycles, idle cycles = 863535, 2062, 861472 
shader 5 total_cycles, active_cycles, idle cycles = 863535, 2674, 860860 
shader 6 total_cycles, active_cycles, idle cycles = 863535, 2249, 861286 
shader 7 total_cycles, active_cycles, idle cycles = 863535, 2792, 860742 
shader 8 total_cycles, active_cycles, idle cycles = 863535, 2474, 861060 
shader 9 total_cycles, active_cycles, idle cycles = 863535, 2736, 860799 
shader 10 total_cycles, active_cycles, idle cycles = 863535, 2709, 860825 
shader 11 total_cycles, active_cycles, idle cycles = 863535, 2591, 860944 
shader 12 total_cycles, active_cycles, idle cycles = 863535, 2563, 860971 
shader 13 total_cycles, active_cycles, idle cycles = 863535, 2934, 860601 
shader 14 total_cycles, active_cycles, idle cycles = 863535, 2848, 860686 
shader 15 total_cycles, active_cycles, idle cycles = 863535, 3198, 860336 
shader 16 total_cycles, active_cycles, idle cycles = 863535, 2735, 860799 
shader 17 total_cycles, active_cycles, idle cycles = 863535, 2906, 860629 
shader 18 total_cycles, active_cycles, idle cycles = 863535, 2923, 860611 
shader 19 total_cycles, active_cycles, idle cycles = 863535, 2885, 860650 
shader 20 total_cycles, active_cycles, idle cycles = 863535, 2676, 860858 
shader 21 total_cycles, active_cycles, idle cycles = 863535, 2958, 860577 
shader 22 total_cycles, active_cycles, idle cycles = 863535, 2546, 860988 
shader 23 total_cycles, active_cycles, idle cycles = 863535, 3049, 860486 
shader 24 total_cycles, active_cycles, idle cycles = 863535, 2600, 860935 
shader 25 total_cycles, active_cycles, idle cycles = 863535, 2869, 860666 
shader 26 total_cycles, active_cycles, idle cycles = 863535, 2847, 860687 
shader 27 total_cycles, active_cycles, idle cycles = 863535, 3032, 860503 
shader 28 total_cycles, active_cycles, idle cycles = 863535, 2859, 860675 
shader 29 total_cycles, active_cycles, idle cycles = 863535, 2470, 861064 
shader 30 total_cycles, active_cycles, idle cycles = 863535, 53408, 810127 
shader 31 total_cycles, active_cycles, idle cycles = 863535, 52308, 811226 
shader 32 total_cycles, active_cycles, idle cycles = 863535, 49043, 814491 
shader 33 total_cycles, active_cycles, idle cycles = 863535, 48895, 814640 
shader 34 total_cycles, active_cycles, idle cycles = 863535, 49624, 813910 
shader 35 total_cycles, active_cycles, idle cycles = 863535, 44050, 819484 
shader 36 total_cycles, active_cycles, idle cycles = 863535, 47179, 816356 
shader 37 total_cycles, active_cycles, idle cycles = 863535, 46483, 817052 
shader 38 total_cycles, active_cycles, idle cycles = 863535, 44125, 819410 
shader 39 total_cycles, active_cycles, idle cycles = 863535, 47253, 816282 
shader 40 total_cycles, active_cycles, idle cycles = 863535, 51408, 812126 
shader 41 total_cycles, active_cycles, idle cycles = 863535, 47321, 816214 
shader 42 total_cycles, active_cycles, idle cycles = 863535, 47570, 815965 
shader 43 total_cycles, active_cycles, idle cycles = 863535, 45381, 818153 
shader 44 total_cycles, active_cycles, idle cycles = 863535, 47801, 815734 
shader 45 total_cycles, active_cycles, idle cycles = 863535, 38779, 824755 
shader 46 total_cycles, active_cycles, idle cycles = 863535, 53461, 810074 
shader 47 total_cycles, active_cycles, idle cycles = 863535, 46773, 816762 
shader 48 total_cycles, active_cycles, idle cycles = 863535, 49869, 813666 
shader 49 total_cycles, active_cycles, idle cycles = 863535, 46996, 816538 
shader 50 total_cycles, active_cycles, idle cycles = 863535, 46572, 816963 
shader 51 total_cycles, active_cycles, idle cycles = 863535, 46416, 817118 
shader 52 total_cycles, active_cycles, idle cycles = 863535, 53562, 809973 
shader 53 total_cycles, active_cycles, idle cycles = 863535, 45151, 818384 
shader 54 total_cycles, active_cycles, idle cycles = 863535, 45294, 818241 
shader 55 total_cycles, active_cycles, idle cycles = 863535, 45957, 817578 
shader 56 total_cycles, active_cycles, idle cycles = 863535, 48955, 814580 
shader 57 total_cycles, active_cycles, idle cycles = 863535, 46159, 817376 
shader 58 total_cycles, active_cycles, idle cycles = 863535, 49936, 813598 
shader 59 total_cycles, active_cycles, idle cycles = 863535, 43760, 819775 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 7168 
warps_exctd_sm 31 = 7264 
warps_exctd_sm 32 = 6656 
warps_exctd_sm 33 = 6656 
warps_exctd_sm 34 = 6720 
warps_exctd_sm 35 = 6048 
warps_exctd_sm 36 = 6464 
warps_exctd_sm 37 = 6368 
warps_exctd_sm 38 = 6080 
warps_exctd_sm 39 = 6432 
warps_exctd_sm 40 = 6976 
warps_exctd_sm 41 = 6496 
warps_exctd_sm 42 = 6400 
warps_exctd_sm 43 = 6208 
warps_exctd_sm 44 = 6592 
warps_exctd_sm 45 = 5280 
warps_exctd_sm 46 = 7040 
warps_exctd_sm 47 = 6336 
warps_exctd_sm 48 = 6912 
warps_exctd_sm 49 = 6432 
warps_exctd_sm 50 = 6528 
warps_exctd_sm 51 = 6496 
warps_exctd_sm 52 = 7008 
warps_exctd_sm 53 = 6080 
warps_exctd_sm 54 = 6240 
warps_exctd_sm 55 = 6432 
warps_exctd_sm 56 = 6560 
warps_exctd_sm 57 = 6368 
warps_exctd_sm 58 = 6912 
warps_exctd_sm 59 = 6016 
gpgpu_n_tot_thrd_icount = 96665600
gpgpu_n_tot_w_icount = 3020800
gpgpu_n_stall_shd_mem = 31186028
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 658716
gpgpu_n_mem_write_global = 13314
gpgpu_n_mem_texture = 240012
gpgpu_n_mem_const = 2880
gpgpu_n_load_insn  = 6869344
gpgpu_n_store_insn = 195168
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 3092064
gpgpu_n_const_mem_insn = 3287232
gpgpu_n_param_mem_insn = 1058752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 26327397
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56255509	W0_Idle:3881568	W0_Scoreboard:40466140	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3020983
Warp Occupancy Distribution:
Stall:51590572	W0_Idle:40713	W0_Scoreboard:18820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:161995
Warp Occupancy Distribution:
Stall:4664937	W0_Idle:3840855	W0_Scoreboard:40447320	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2858988
warp_utilization0: 0.029153
warp_utilization1: 0.003127
warp_utilization2: 0.055180
traffic_breakdown_coretomem[CONST_ACC_R] = 23040 {8:2880,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1610184 {8:201273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1235760 {40:4701,72:1932,136:6681,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 18376952 {40:456289,72:493,136:661,}
traffic_breakdown_coretomem[INST_ACC_R] = 7440 {8:930,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1920096 {8:240012,}
traffic_breakdown_memtocore[CONST_ACC_R] = 207360 {72:2880,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27373128 {136:201273,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 106512 {8:13314,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 18349712 {40:455615,72:491,136:660,}
traffic_breakdown_memtocore[INST_ACC_R] = 126480 {136:930,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 32641632 {136:240012,}
maxmrqlatency = 861 
maxdqlatency = 0 
maxmflatency = 10361 
averagemflatency = 929 
averagemflatency_1 = 975 
averagemflatency_2= 882 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 69 
max_icnt2mem_latency = 10039 
max_icnt2sh_latency = 863534 
mrq_lat_table:316148 	11287 	20312 	38023 	91331 	153810 	201903 	158309 	42743 	1214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7883 	7748 	9148 	36469 	153245 	368486 	292894 	37675 	691 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	72629 	43629 	92067 	59179 	82965 	167615 	250198 	133377 	13607 	315 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	569901 	287163 	41217 	2566 	83 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	6171 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	1533 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8         7         9         6         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         7         9         8         7 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8         5         8         7         7         8 
dram[3]:        32        32        22        32        32        32        32        28        32        28         6         6         7         5         8         6 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         8         8         8         9        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         7        12        10        10         7         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1050      1697      1475      1170      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1337      1159      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1088      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.196626  1.160656  1.165626  1.155757  1.172390  1.143310  1.179909  1.155439  1.170542  1.140117  1.161890  1.149612  1.186117  1.159555  1.156002  1.150260 
dram[1]:  1.158300  1.153295  1.165663  1.164873  1.159786  1.158579  1.153711  1.167768  1.140473  1.148534  1.148044  1.154259  1.154332  1.155694  1.145779  1.155342 
dram[2]:  1.154148  1.174416  1.153507  1.160017  1.160256  1.252213  1.155680  1.196542  1.127727  1.147763  1.135472  1.160493  1.147107  1.184574  1.141503  1.180241 
dram[3]:  1.150508  1.154553  1.161644  1.163555  1.161156  1.164422  1.145791  1.171455  1.142091  1.139343  1.153037  1.140323  1.159068  1.143429  1.150967  1.157912 
dram[4]:  1.153393  1.156047  1.190347  1.155760  1.175081  1.170324  1.184718  1.153228  1.144182  1.126103  1.230158  1.149459  1.166821  1.150917  1.181441  1.169588 
dram[5]:  1.151714  1.154128  1.162852  1.170493  1.165790  1.163875  1.146402  1.163042  1.139627  1.145735  1.150797  1.144817  1.161844  1.161596  1.155006  1.159517 
average row locality = 1035080/891958 = 1.160458
average row locality_1 = 771411/675751 = 1.141561
average row locality_2 = 263669/216207 = 1.219521
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7761      6701      6787      6188      7562      6501      7600      6788      7892      6921      6692      6283      7097      6154      6614      6189 
dram[1]:      6548      6308      6496      6237      6681      6477      6741      6978      6983      6866      6022      6150      6163      6147      6200      6273 
dram[2]:      6793      7394      6189      6912      6907      8384      6951      7936      6831      7548      6158      6944      6266      7140      6143      7140 
dram[3]:      6139      6315      6423      6318      6598      6923      6587      7209      6810      6774      6193      6167      6245      6046      6191      6390 
dram[4]:      6921      6599      7548      6364      7106      7022      7738      6789      7280      6695      7680      6400      6698      6031      7087      6438 
dram[5]:      6432      6403      6461      6441      6687      6753      6754      7089      6793      6777      6292      6051      6538      6058      6189      6306 
total reads: 642384
bank skew: 8384/6022 = 1.39
chip skew: 111636/103270 = 1.08
number of total write accesses:
dram[0]:      5009      4050      4038      3490      4557      3608      4537      3812      4895      3960      4497      4099      5018      4065      4443      4000 
dram[1]:      3835      3668      3763      3506      3743      3600      3737      3981      4018      3946      3811      3964      4070      4052      3994      4067 
dram[2]:      4086      4682      3497      4110      3982      5341      4006      4867      3872      4586      3967      4741      4184      5055      3973      4905 
dram[3]:      3485      3613      3753      3597      3691      3969      3622      4213      3844      3833      4001      3991      4153      3959      3987      4169 
dram[4]:      4230      3906      4713      3668      4137      4123      4666      3823      4314      3771      5486      4221      4619      3944      4884      4239 
dram[5]:      3748      3691      3750      3706      3738      3810      3778      4089      3843      3863      4102      3879      4429      3984      3997      4074 
total reads: 392792
bank skew: 5486/3485 = 1.57
chip skew: 69854/61755 = 1.13
average mf latency per bank:
dram[0]:        845       768       985       971       958       935       850       807       734       648       676       605       676       601       743       680
dram[1]:        752       757       923       979       919       939       796       809       660       664       583       582       585       580       633       659
dram[2]:        831      1209      1024      1362       966      1659       868      1209       722      1031       664       956       669      1007       725      1135
dram[3]:        756       812       931       954       908       947       825       817       674       719       587       616       576       626       656       747
dram[4]:        975       831      1102       982      1101       973       970       830       831       685       823       652       771       654       856       746
dram[5]:        762       750       928       923       888       903       793       778       684       664       592       583       599       593       653       685
maximum mf latency per bank:
dram[0]:       5995      7236      5932      6544      5494      5569      5140      4730      5112      4818      6089      5288     10329      7390      7064      5634
dram[1]:       6820      4816      7335      7637     10361      6136      5453      6944      4345      3758      4846      6277      4411      5656      6853      8566
dram[2]:       3863      5581      5924      5655      4778      5896      7310      8390      6076      5396      4107      7130      7859      6904      5033      6874
dram[3]:       6109      6061      4645      5470      5223      7766      6904      6186      4260      4613      6195      4577      5462      7286      7326      6727
dram[4]:       4203      6231      5440      5155      5110      5630      8250      6319      4979      4564      5476      7453      4868      5444      5610      3960
dram[5]:       4687      6841      6232      7198      4447      6840      6331      5564      5514      4407      6537      4930      7044      5085      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=479373 n_act=152795 n_pre=152784 n_req=111133 n_req_1=67059 n_req_2=44074 n_req_3=0 n_rd=219427 n_write=135486 bw_util=0.3888 bw_util_1=0.2353 bw_util_2=0.1535 bw_util_3=0 blp=10.376962 blp_1= 3.901068 blp_2= 2.701757 blp_3= -nan
 n_activity=1136218 dram_eff=0.39 dram_eff_1=0.236 dram_eff_2=0.154 dram_eff_3=0
bk0: 15517a 365522i bk1: 13400a 458104i bk2: 13570a 445305i bk3: 12372a 501438i bk4: 15124a 341084i bk5: 13000a 454265i bk6: 15194a 316618i bk7: 13574a 403145i bk8: 15784a 362529i bk9: 13838a 452491i bk10: 13384a 403537i bk11: 12564a 437117i bk12: 14194a 322685i bk13: 12308a 427567i bk14: 13226a 364044i bk15: 12378a 413835i 
bw_dist = 0.235	0.154	0.000	0.608	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5374
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=524880 n_act=142839 n_pre=142825 n_req=104657 n_req_1=60768 n_req_2=43889 n_req_3=0 n_rd=206506 n_write=122815 bw_util=0.366 bw_util_1=0.2132 bw_util_2=0.1528 bw_util_3=0 blp=9.590115 blp_1= 3.750882 blp_2= 2.671407 blp_3= -nan
 n_activity=1120421 dram_eff=0.3724 dram_eff_1=0.2169 dram_eff_2=0.1555 dram_eff_3=0
bk0: 13096a 517785i bk1: 12616a 518946i bk2: 12992a 502343i bk3: 12474a 522940i bk4: 13360a 473903i bk5: 12950a 483838i bk6: 13480a 445751i bk7: 13952a 403746i bk8: 13966a 481822i bk9: 13728a 475713i bk10: 12044a 506017i bk11: 12292a 477952i bk12: 12324a 460079i bk13: 12292a 449571i bk14: 12400a 443795i bk15: 12540a 427077i 
bw_dist = 0.213	0.153	0.000	0.617	0.017
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0895
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=466382 n_act=155636 n_pre=155625 n_req=113088 n_req_1=68821 n_req_2=44267 n_req_3=0 n_rd=223241 n_write=138981 bw_util=0.3956 bw_util_1=0.2415 bw_util_2=0.1541 bw_util_3=0 blp=10.646618 blp_1= 3.947721 blp_2= 2.711849 blp_3= -nan
 n_activity=1138466 dram_eff=0.396 dram_eff_1=0.2417 dram_eff_2=0.1543 dram_eff_3=0
bk0: 13585a 467803i bk1: 14780a 379154i bk2: 12378a 508028i bk3: 13818a 421790i bk4: 13814a 409051i bk5: 16764a 232584i bk6: 13902a 366408i bk7: 15871a 242599i bk8: 13660a 473732i bk9: 15096a 376593i bk10: 12314a 464202i bk11: 13888a 358246i bk12: 12529a 416907i bk13: 14278a 300432i bk14: 12286a 416774i bk15: 14278a 285684i 
bw_dist = 0.241	0.154	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5706
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=523801 n_act=143176 n_pre=143161 n_req=104691 n_req_1=60902 n_req_2=43789 n_req_3=0 n_rd=206640 n_write=123087 bw_util=0.3662 bw_util_1=0.2137 bw_util_2=0.1525 bw_util_3=0 blp=9.594008 blp_1= 3.732331 blp_2= 2.669539 blp_3= -nan
 n_activity=1121654 dram_eff=0.3722 dram_eff_1=0.2172 dram_eff_2=0.155 dram_eff_3=0
bk0: 12278a 562790i bk1: 12630a 530276i bk2: 12846a 516335i bk3: 12632a 511777i bk4: 13196a 480245i bk5: 13846a 433422i bk6: 13174a 462200i bk7: 14414a 373026i bk8: 13616a 499979i bk9: 13546a 481092i bk10: 12386a 481657i bk11: 12334a 474425i bk12: 12488a 448549i bk13: 12092a 463757i bk14: 12382a 439030i bk15: 12780a 409275i 
bw_dist = 0.214	0.153	0.000	0.618	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.1401
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=475350 n_act=153482 n_pre=153466 n_req=111822 n_req_1=67722 n_req_2=44100 n_req_3=0 n_rd=220771 n_write=136796 bw_util=0.3912 bw_util_1=0.2376 bw_util_2=0.1536 bw_util_3=0 blp=10.466647 blp_1= 3.914776 blp_2= 2.704604 blp_3= -nan
 n_activity=1136502 dram_eff=0.3924 dram_eff_1=0.2383 dram_eff_2=0.154 dram_eff_3=0
bk0: 13842a 455914i bk1: 13198a 477167i bk2: 15090a 358270i bk3: 12728a 470999i bk4: 14210a 399840i bk5: 14044a 381371i bk6: 15476a 299180i bk7: 13578a 386501i bk8: 14560a 430829i bk9: 13390a 482595i bk10: 15356a 299311i bk11: 12798a 419744i bk12: 13396a 363625i bk13: 12062a 440440i bk14: 14169a 308646i bk15: 12874a 380257i 
bw_dist = 0.238	0.154	0.000	0.606	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0603
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=519562 n_act=144012 n_pre=144000 n_req=105421 n_req_1=61491 n_req_2=43930 n_req_3=0 n_rd=208012 n_write=124279 bw_util=0.3687 bw_util_1=0.2157 bw_util_2=0.153 bw_util_3=0 blp=9.668506 blp_1= 3.754525 blp_2= 2.673632 blp_3= -nan
 n_activity=1123722 dram_eff=0.374 dram_eff_1=0.2188 dram_eff_2=0.1552 dram_eff_3=0
bk0: 12862a 535003i bk1: 12804a 518825i bk2: 12920a 502942i bk3: 12880a 493387i bk4: 13368a 473741i bk5: 13504a 442720i bk6: 13506a 440486i bk7: 14176a 388035i bk8: 13582a 495637i bk9: 13546a 483649i bk10: 12584a 469129i bk11: 12100a 482667i bk12: 13074a 408313i bk13: 12116a 457651i bk14: 12378a 442971i bk15: 12612a 424108i 
bw_dist = 0.216	0.153	0.000	0.617	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81605, Miss = 58026, Miss_rate = 0.711, Pending_hits = 1302, Reservation_fails = 64758
L2_cache_bank[1]: Access = 73361, Miss = 51739, Miss_rate = 0.705, Pending_hits = 758, Reservation_fails = 22836
L2_cache_bank[2]: Access = 74441, Miss = 51845, Miss_rate = 0.696, Pending_hits = 722, Reservation_fails = 17230
L2_cache_bank[3]: Access = 73304, Miss = 51452, Miss_rate = 0.702, Pending_hits = 682, Reservation_fails = 23051
L2_cache_bank[4]: Access = 73545, Miss = 52252, Miss_rate = 0.710, Pending_hits = 788, Reservation_fails = 17216
L2_cache_bank[5]: Access = 85761, Miss = 59413, Miss_rate = 0.693, Pending_hits = 1432, Reservation_fails = 73741
L2_cache_bank[6]: Access = 73397, Miss = 51198, Miss_rate = 0.698, Pending_hits = 696, Reservation_fails = 17076
L2_cache_bank[7]: Access = 75116, Miss = 52169, Miss_rate = 0.695, Pending_hits = 755, Reservation_fails = 22131
L2_cache_bank[8]: Access = 81420, Miss = 58079, Miss_rate = 0.713, Pending_hits = 1310, Reservation_fails = 57243
L2_cache_bank[9]: Access = 74462, Miss = 52367, Miss_rate = 0.703, Pending_hits = 818, Reservation_fails = 20896
L2_cache_bank[10]: Access = 74406, Miss = 52167, Miss_rate = 0.701, Pending_hits = 715, Reservation_fails = 15982
L2_cache_bank[11]: Access = 74698, Miss = 51898, Miss_rate = 0.695, Pending_hits = 805, Reservation_fails = 24958
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81605, Miss = 58026 (0.711), PendingHit = 1302 (0.016)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73361, Miss = 51739 (0.705), PendingHit = 758 (0.0103)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74441, Miss = 51845 (0.696), PendingHit = 722 (0.0097)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73304, Miss = 51452 (0.702), PendingHit = 682 (0.0093)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73545, Miss = 52252 (0.71), PendingHit = 788 (0.0107)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 85761, Miss = 59413 (0.693), PendingHit = 1432 (0.0167)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73397, Miss = 51198 (0.698), PendingHit = 696 (0.00948)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 75116, Miss = 52169 (0.695), PendingHit = 755 (0.0101)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81420, Miss = 58079 (0.713), PendingHit = 1310 (0.0161)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74462, Miss = 52367 (0.703), PendingHit = 818 (0.011)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74406, Miss = 52167 (0.701), PendingHit = 715 (0.00961)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74698, Miss = 51898 (0.695), PendingHit = 805 (0.0108)
L2 Cache Total Miss Rate = 0.702
Stream 1: L2 Cache Miss Rate = 0.843
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 459177
Stream 1: Misses  = 386984
Stream 2: Accesses  = 456339
Stream 2: Misses  = 255621
Stream 1+2: Accesses  = 915516
Stream 1+2: Misses  = 642605
Total Accesses  = 915516
MPKI-CORES
CORE_L2MPKI_0	67.979
CORE_L2MPKI_1	72.196
CORE_L2MPKI_2	64.682
CORE_L2MPKI_3	75.024
CORE_L2MPKI_4	65.301
CORE_L2MPKI_5	74.439
CORE_L2MPKI_6	71.032
CORE_L2MPKI_7	74.860
CORE_L2MPKI_8	71.055
CORE_L2MPKI_9	76.117
CORE_L2MPKI_10	74.137
CORE_L2MPKI_11	75.545
CORE_L2MPKI_12	75.077
CORE_L2MPKI_13	79.298
CORE_L2MPKI_14	77.444
CORE_L2MPKI_15	79.977
CORE_L2MPKI_16	74.149
CORE_L2MPKI_17	78.331
CORE_L2MPKI_18	76.041
CORE_L2MPKI_19	79.242
CORE_L2MPKI_20	75.961
CORE_L2MPKI_21	78.454
CORE_L2MPKI_22	74.463
CORE_L2MPKI_23	80.668
CORE_L2MPKI_24	73.318
CORE_L2MPKI_25	75.751
CORE_L2MPKI_26	78.097
CORE_L2MPKI_27	76.835
CORE_L2MPKI_28	73.732
CORE_L2MPKI_29	74.402
CORE_L2MPKI_30	2.690
CORE_L2MPKI_31	2.783
CORE_L2MPKI_32	2.838
CORE_L2MPKI_33	2.710
CORE_L2MPKI_34	2.790
CORE_L2MPKI_35	3.077
CORE_L2MPKI_36	2.748
CORE_L2MPKI_37	2.835
CORE_L2MPKI_38	3.076
CORE_L2MPKI_39	2.831
CORE_L2MPKI_40	2.763
CORE_L2MPKI_41	2.802
CORE_L2MPKI_42	2.955
CORE_L2MPKI_43	2.829
CORE_L2MPKI_44	2.762
CORE_L2MPKI_45	3.150
CORE_L2MPKI_46	2.683
CORE_L2MPKI_47	2.914
CORE_L2MPKI_48	2.732
CORE_L2MPKI_49	2.821
CORE_L2MPKI_50	2.782
CORE_L2MPKI_51	2.729
CORE_L2MPKI_52	2.663
CORE_L2MPKI_53	2.835
CORE_L2MPKI_54	3.022
CORE_L2MPKI_55	2.736
CORE_L2MPKI_56	2.877
CORE_L2MPKI_57	2.849
CORE_L2MPKI_58	2.649
CORE_L2MPKI_59	2.989
Avg_MPKI_Stream1= 74.787
Avg_MPKI_Stream2= 2.831
MISSES-CORES
CORE_MISSES_0	10261
CORE_MISSES_1	11623
CORE_MISSES_2	9010
CORE_MISSES_3	12921
CORE_MISSES_4	8557
CORE_MISSES_5	12663
CORE_MISSES_6	10149
CORE_MISSES_7	13288
CORE_MISSES_8	11180
CORE_MISSES_9	13248
CORE_MISSES_10	12773
CORE_MISSES_11	12445
CORE_MISSES_12	12243
CORE_MISSES_13	14804
CORE_MISSES_14	14039
CORE_MISSES_15	16282
CORE_MISSES_16	12896
CORE_MISSES_17	14483
CORE_MISSES_18	14140
CORE_MISSES_19	14545
CORE_MISSES_20	12934
CORE_MISSES_21	14777
CORE_MISSES_22	12057
CORE_MISSES_23	15656
CORE_MISSES_24	12111
CORE_MISSES_25	13817
CORE_MISSES_26	14155
CORE_MISSES_27	14826
CORE_MISSES_28	13411
CORE_MISSES_29	11690
CORE_MISSES_30	9099
CORE_MISSES_31	9216
CORE_MISSES_32	8812
CORE_MISSES_33	8390
CORE_MISSES_34	8768
CORE_MISSES_35	8583
CORE_MISSES_36	8210
CORE_MISSES_37	8345
CORE_MISSES_38	8593
CORE_MISSES_39	8471
CORE_MISSES_40	8995
CORE_MISSES_41	8395
CORE_MISSES_42	8903
CORE_MISSES_43	8128
CORE_MISSES_44	8360
CORE_MISSES_45	7734
CORE_MISSES_46	9086
CORE_MISSES_47	8630
CORE_MISSES_48	8625
CORE_MISSES_49	8395
CORE_MISSES_50	8201
CORE_MISSES_51	8018
CORE_MISSES_52	9034
CORE_MISSES_53	8107
CORE_MISSES_54	8665
CORE_MISSES_55	7958
CORE_MISSES_56	8920
CORE_MISSES_57	8326
CORE_MISSES_58	8374
CORE_MISSES_59	8280
L2_MISSES = 642605
L2_total_cache_accesses = 915516
L2_total_cache_misses = 642605
L2_total_cache_miss_rate = 0.7019
L2_total_cache_pending_hits = 10783
L2_total_cache_reservation_fails = 377118
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 346759
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2436
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 237
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 207
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3121
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 186635
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 5258
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 48119
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 22237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4886
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3356
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 825
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 55
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1645
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3149032
icnt_total_pkts_simt_to_mem=1411060
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.9659
gpu_ipc_2 =     104.8161
gpu_tot_sim_cycle_stream_1 = 863534
gpu_tot_sim_cycle_stream_2 = 863529
gpu_sim_insn_1 = 5151776
gpu_sim_insn_2 = 90511776
gpu_sim_cycle = 863535
gpu_sim_insn = 95663552
gpu_ipc =     110.7813
gpu_tot_sim_cycle = 863535
gpu_tot_sim_insn = 95663552
gpu_tot_ipc =     110.7813
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2928033
gpu_stall_icnt2sh    = 808732
gpu_total_sim_rate=86416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1579153
	L1I_total_cache_misses = 6956
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 7964, Miss = 7964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12436
	L1D_cache_core[31]: Access = 7768, Miss = 7768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13478
	L1D_cache_core[32]: Access = 7277, Miss = 7277, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15801
	L1D_cache_core[33]: Access = 7247, Miss = 7247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14767
	L1D_cache_core[34]: Access = 7374, Miss = 7374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13159
	L1D_cache_core[35]: Access = 6598, Miss = 6598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22040
	L1D_cache_core[36]: Access = 7016, Miss = 7016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17928
	L1D_cache_core[37]: Access = 6938, Miss = 6938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16368
	L1D_cache_core[38]: Access = 6589, Miss = 6589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16942
	L1D_cache_core[39]: Access = 6978, Miss = 6978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9732
	L1D_cache_core[40]: Access = 7666, Miss = 7666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9569
	L1D_cache_core[41]: Access = 7034, Miss = 7034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20865
	L1D_cache_core[42]: Access = 7084, Miss = 7084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15221
	L1D_cache_core[43]: Access = 6727, Miss = 6727, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17059
	L1D_cache_core[44]: Access = 7138, Miss = 7138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18832
	L1D_cache_core[45]: Access = 5742, Miss = 5742, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20168
	L1D_cache_core[46]: Access = 7934, Miss = 7934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7012
	L1D_cache_core[47]: Access = 7005, Miss = 7005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18580
	L1D_cache_core[48]: Access = 7397, Miss = 7397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7375
	L1D_cache_core[49]: Access = 6986, Miss = 6986, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13051
	L1D_cache_core[50]: Access = 6894, Miss = 6894, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13006
	L1D_cache_core[51]: Access = 6883, Miss = 6883, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17877
	L1D_cache_core[52]: Access = 7952, Miss = 7952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5433
	L1D_cache_core[53]: Access = 6777, Miss = 6777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25350
	L1D_cache_core[54]: Access = 6721, Miss = 6721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17683
	L1D_cache_core[55]: Access = 6822, Miss = 6822, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18228
	L1D_cache_core[56]: Access = 7285, Miss = 7285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13412
	L1D_cache_core[57]: Access = 6886, Miss = 6886, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22081
	L1D_cache_core[58]: Access = 7435, Miss = 7435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12875
	L1D_cache_core[59]: Access = 6550, Miss = 6550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20452
	L1D_total_cache_accesses = 214587
	L1D_total_cache_misses = 214587
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 491613
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 135812
	L1C_total_cache_misses = 4666
	L1C_total_cache_miss_rate = 0.0344
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 647730
	L1T_total_cache_misses = 240012
	L1T_total_cache_miss_rate = 0.3705
	L1T_total_cache_pending_hits = 407718
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 462410
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131146
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4666
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 407718
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 240012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29203
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1572197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6956
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
265, 32, 284, 32, 284, 32, 279, 32, 280, 33, 280, 19, 279, 32, 279, 11, 280, 11, 280, 32, 279, 32, 265, 33, 260, 11, 261, 11, 260, 10, 260, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 863535, 2374, 861161 
shader 1 total_cycles, active_cycles, idle cycles = 863535, 2531, 861003 
shader 2 total_cycles, active_cycles, idle cycles = 863535, 2192, 861343 
shader 3 total_cycles, active_cycles, idle cycles = 863535, 2707, 860827 
shader 4 total_cycles, active_cycles, idle cycles = 863535, 2062, 861472 
shader 5 total_cycles, active_cycles, idle cycles = 863535, 2674, 860860 
shader 6 total_cycles, active_cycles, idle cycles = 863535, 2249, 861286 
shader 7 total_cycles, active_cycles, idle cycles = 863535, 2792, 860742 
shader 8 total_cycles, active_cycles, idle cycles = 863535, 2474, 861060 
shader 9 total_cycles, active_cycles, idle cycles = 863535, 2736, 860799 
shader 10 total_cycles, active_cycles, idle cycles = 863535, 2709, 860825 
shader 11 total_cycles, active_cycles, idle cycles = 863535, 2591, 860944 
shader 12 total_cycles, active_cycles, idle cycles = 863535, 2563, 860971 
shader 13 total_cycles, active_cycles, idle cycles = 863535, 2934, 860601 
shader 14 total_cycles, active_cycles, idle cycles = 863535, 2848, 860686 
shader 15 total_cycles, active_cycles, idle cycles = 863535, 3198, 860336 
shader 16 total_cycles, active_cycles, idle cycles = 863535, 2735, 860799 
shader 17 total_cycles, active_cycles, idle cycles = 863535, 2906, 860629 
shader 18 total_cycles, active_cycles, idle cycles = 863535, 2923, 860611 
shader 19 total_cycles, active_cycles, idle cycles = 863535, 2885, 860650 
shader 20 total_cycles, active_cycles, idle cycles = 863535, 2676, 860858 
shader 21 total_cycles, active_cycles, idle cycles = 863535, 2958, 860577 
shader 22 total_cycles, active_cycles, idle cycles = 863535, 2546, 860988 
shader 23 total_cycles, active_cycles, idle cycles = 863535, 3049, 860486 
shader 24 total_cycles, active_cycles, idle cycles = 863535, 2600, 860935 
shader 25 total_cycles, active_cycles, idle cycles = 863535, 2869, 860666 
shader 26 total_cycles, active_cycles, idle cycles = 863535, 2847, 860687 
shader 27 total_cycles, active_cycles, idle cycles = 863535, 3032, 860503 
shader 28 total_cycles, active_cycles, idle cycles = 863535, 2859, 860675 
shader 29 total_cycles, active_cycles, idle cycles = 863535, 2470, 861064 
shader 30 total_cycles, active_cycles, idle cycles = 863535, 53408, 810127 
shader 31 total_cycles, active_cycles, idle cycles = 863535, 52308, 811226 
shader 32 total_cycles, active_cycles, idle cycles = 863535, 49043, 814491 
shader 33 total_cycles, active_cycles, idle cycles = 863535, 48895, 814640 
shader 34 total_cycles, active_cycles, idle cycles = 863535, 49624, 813910 
shader 35 total_cycles, active_cycles, idle cycles = 863535, 44050, 819484 
shader 36 total_cycles, active_cycles, idle cycles = 863535, 47179, 816356 
shader 37 total_cycles, active_cycles, idle cycles = 863535, 46483, 817052 
shader 38 total_cycles, active_cycles, idle cycles = 863535, 44125, 819410 
shader 39 total_cycles, active_cycles, idle cycles = 863535, 47253, 816282 
shader 40 total_cycles, active_cycles, idle cycles = 863535, 51408, 812126 
shader 41 total_cycles, active_cycles, idle cycles = 863535, 47321, 816214 
shader 42 total_cycles, active_cycles, idle cycles = 863535, 47570, 815965 
shader 43 total_cycles, active_cycles, idle cycles = 863535, 45381, 818153 
shader 44 total_cycles, active_cycles, idle cycles = 863535, 47801, 815734 
shader 45 total_cycles, active_cycles, idle cycles = 863535, 38779, 824755 
shader 46 total_cycles, active_cycles, idle cycles = 863535, 53461, 810074 
shader 47 total_cycles, active_cycles, idle cycles = 863535, 46773, 816762 
shader 48 total_cycles, active_cycles, idle cycles = 863535, 49869, 813666 
shader 49 total_cycles, active_cycles, idle cycles = 863535, 46996, 816538 
shader 50 total_cycles, active_cycles, idle cycles = 863535, 46572, 816963 
shader 51 total_cycles, active_cycles, idle cycles = 863535, 46416, 817118 
shader 52 total_cycles, active_cycles, idle cycles = 863535, 53562, 809973 
shader 53 total_cycles, active_cycles, idle cycles = 863535, 45151, 818384 
shader 54 total_cycles, active_cycles, idle cycles = 863535, 45294, 818241 
shader 55 total_cycles, active_cycles, idle cycles = 863535, 45957, 817578 
shader 56 total_cycles, active_cycles, idle cycles = 863535, 48955, 814580 
shader 57 total_cycles, active_cycles, idle cycles = 863535, 46159, 817376 
shader 58 total_cycles, active_cycles, idle cycles = 863535, 49936, 813598 
shader 59 total_cycles, active_cycles, idle cycles = 863535, 43760, 819775 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 7168 
warps_exctd_sm 31 = 7264 
warps_exctd_sm 32 = 6656 
warps_exctd_sm 33 = 6656 
warps_exctd_sm 34 = 6720 
warps_exctd_sm 35 = 6048 
warps_exctd_sm 36 = 6464 
warps_exctd_sm 37 = 6368 
warps_exctd_sm 38 = 6080 
warps_exctd_sm 39 = 6432 
warps_exctd_sm 40 = 6976 
warps_exctd_sm 41 = 6496 
warps_exctd_sm 42 = 6400 
warps_exctd_sm 43 = 6208 
warps_exctd_sm 44 = 6592 
warps_exctd_sm 45 = 5280 
warps_exctd_sm 46 = 7040 
warps_exctd_sm 47 = 6336 
warps_exctd_sm 48 = 6912 
warps_exctd_sm 49 = 6432 
warps_exctd_sm 50 = 6528 
warps_exctd_sm 51 = 6496 
warps_exctd_sm 52 = 7008 
warps_exctd_sm 53 = 6080 
warps_exctd_sm 54 = 6240 
warps_exctd_sm 55 = 6432 
warps_exctd_sm 56 = 6560 
warps_exctd_sm 57 = 6368 
warps_exctd_sm 58 = 6912 
warps_exctd_sm 59 = 6016 
gpgpu_n_tot_thrd_icount = 96665600
gpgpu_n_tot_w_icount = 3020800
gpgpu_n_stall_shd_mem = 31186028
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 658716
gpgpu_n_mem_write_global = 13314
gpgpu_n_mem_texture = 240012
gpgpu_n_mem_const = 2880
gpgpu_n_load_insn  = 6869344
gpgpu_n_store_insn = 195168
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 3092064
gpgpu_n_const_mem_insn = 3287232
gpgpu_n_param_mem_insn = 1058752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 26327397
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56255509	W0_Idle:3881568	W0_Scoreboard:40466140	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3020983
Warp Occupancy Distribution:
Stall:51590572	W0_Idle:40713	W0_Scoreboard:18820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:161995
Warp Occupancy Distribution:
Stall:4664937	W0_Idle:3840855	W0_Scoreboard:40447320	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2858988
warp_utilization0: 0.029153
warp_utilization1: 0.003127
warp_utilization2: 0.055180
traffic_breakdown_coretomem[CONST_ACC_R] = 23040 {8:2880,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1610184 {8:201273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1235760 {40:4701,72:1932,136:6681,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 18376952 {40:456289,72:493,136:661,}
traffic_breakdown_coretomem[INST_ACC_R] = 7440 {8:930,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1920096 {8:240012,}
traffic_breakdown_memtocore[CONST_ACC_R] = 207360 {72:2880,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27373128 {136:201273,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 106512 {8:13314,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 18349712 {40:455615,72:491,136:660,}
traffic_breakdown_memtocore[INST_ACC_R] = 126480 {136:930,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 32641632 {136:240012,}
maxmrqlatency = 861 
maxdqlatency = 0 
maxmflatency = 10361 
averagemflatency = 929 
averagemflatency_1 = 975 
averagemflatency_2= 882 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 69 
max_icnt2mem_latency = 10039 
max_icnt2sh_latency = 863534 
mrq_lat_table:316148 	11287 	20312 	38023 	91331 	153810 	201903 	158309 	42743 	1214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7883 	7748 	9148 	36469 	153245 	368486 	292894 	37675 	691 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	72629 	43629 	92067 	59179 	82965 	167615 	250198 	133377 	13607 	315 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	569901 	287163 	41217 	2566 	83 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	6171 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	1533 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8         7         9         6         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         7         9         8         7 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8         5         8         7         7         8 
dram[3]:        32        32        22        32        32        32        32        28        32        28         6         6         7         5         8         6 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         8         8         8         9        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         7        12        10        10         7         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1050      1697      1475      1170      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1337      1159      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1088      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.196626  1.160656  1.165626  1.155757  1.172390  1.143310  1.179909  1.155439  1.170542  1.140117  1.161890  1.149612  1.186117  1.159555  1.156002  1.150260 
dram[1]:  1.158300  1.153295  1.165663  1.164873  1.159786  1.158579  1.153711  1.167768  1.140473  1.148534  1.148044  1.154259  1.154332  1.155694  1.145779  1.155342 
dram[2]:  1.154148  1.174416  1.153507  1.160017  1.160256  1.252213  1.155680  1.196542  1.127727  1.147763  1.135472  1.160493  1.147107  1.184574  1.141503  1.180241 
dram[3]:  1.150508  1.154553  1.161644  1.163555  1.161156  1.164422  1.145791  1.171455  1.142091  1.139343  1.153037  1.140323  1.159068  1.143429  1.150967  1.157912 
dram[4]:  1.153393  1.156047  1.190347  1.155760  1.175081  1.170324  1.184718  1.153228  1.144182  1.126103  1.230158  1.149459  1.166821  1.150917  1.181441  1.169588 
dram[5]:  1.151714  1.154128  1.162852  1.170493  1.165790  1.163875  1.146402  1.163042  1.139627  1.145735  1.150797  1.144817  1.161844  1.161596  1.155006  1.159517 
average row locality = 1035080/891958 = 1.160458
average row locality_1 = 771411/675751 = 1.141561
average row locality_2 = 263669/216207 = 1.219521
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7761      6701      6787      6188      7562      6501      7600      6788      7892      6921      6692      6283      7097      6154      6614      6189 
dram[1]:      6548      6308      6496      6237      6681      6477      6741      6978      6983      6866      6022      6150      6163      6147      6200      6273 
dram[2]:      6793      7394      6189      6912      6907      8384      6951      7936      6831      7548      6158      6944      6266      7140      6143      7140 
dram[3]:      6139      6315      6423      6318      6598      6923      6587      7209      6810      6774      6193      6167      6245      6046      6191      6390 
dram[4]:      6921      6599      7548      6364      7106      7022      7738      6789      7280      6695      7680      6400      6698      6031      7087      6438 
dram[5]:      6432      6403      6461      6441      6687      6753      6754      7089      6793      6777      6292      6051      6538      6058      6189      6306 
total reads: 642384
bank skew: 8384/6022 = 1.39
chip skew: 111636/103270 = 1.08
number of total write accesses:
dram[0]:      5009      4050      4038      3490      4557      3608      4537      3812      4895      3960      4497      4099      5018      4065      4443      4000 
dram[1]:      3835      3668      3763      3506      3743      3600      3737      3981      4018      3946      3811      3964      4070      4052      3994      4067 
dram[2]:      4086      4682      3497      4110      3982      5341      4006      4867      3872      4586      3967      4741      4184      5055      3973      4905 
dram[3]:      3485      3613      3753      3597      3691      3969      3622      4213      3844      3833      4001      3991      4153      3959      3987      4169 
dram[4]:      4230      3906      4713      3668      4137      4123      4666      3823      4314      3771      5486      4221      4619      3944      4884      4239 
dram[5]:      3748      3691      3750      3706      3738      3810      3778      4089      3843      3863      4102      3879      4429      3984      3997      4074 
total reads: 392792
bank skew: 5486/3485 = 1.57
chip skew: 69854/61755 = 1.13
average mf latency per bank:
dram[0]:        845       768       985       971       958       935       850       807       734       648       676       605       676       601       743       680
dram[1]:        752       757       923       979       919       939       796       809       660       664       583       582       585       580       633       659
dram[2]:        831      1209      1024      1362       966      1659       868      1209       722      1031       664       956       669      1007       725      1135
dram[3]:        756       812       931       954       908       947       825       817       674       719       587       616       576       626       656       747
dram[4]:        975       831      1102       982      1101       973       970       830       831       685       823       652       771       654       856       746
dram[5]:        762       750       928       923       888       903       793       778       684       664       592       583       599       593       653       685
maximum mf latency per bank:
dram[0]:       5995      7236      5932      6544      5494      5569      5140      4730      5112      4818      6089      5288     10329      7390      7064      5634
dram[1]:       6820      4816      7335      7637     10361      6136      5453      6944      4345      3758      4846      6277      4411      5656      6853      8566
dram[2]:       3863      5581      5924      5655      4778      5896      7310      8390      6076      5396      4107      7130      7859      6904      5033      6874
dram[3]:       6109      6061      4645      5470      5223      7766      6904      6186      4260      4613      6195      4577      5462      7286      7326      6727
dram[4]:       4203      6231      5440      5155      5110      5630      8250      6319      4979      4564      5476      7453      4868      5444      5610      3960
dram[5]:       4687      6841      6232      7198      4447      6840      6331      5564      5514      4407      6537      4930      7044      5085      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=479373 n_act=152795 n_pre=152784 n_req=111133 n_req_1=67059 n_req_2=44074 n_req_3=0 n_rd=219427 n_write=135486 bw_util=0.3888 bw_util_1=0.2353 bw_util_2=0.1535 bw_util_3=0 blp=10.376962 blp_1= 3.901068 blp_2= 2.701757 blp_3= -nan
 n_activity=1136218 dram_eff=0.39 dram_eff_1=0.236 dram_eff_2=0.154 dram_eff_3=0
bk0: 15517a 365522i bk1: 13400a 458104i bk2: 13570a 445305i bk3: 12372a 501438i bk4: 15124a 341084i bk5: 13000a 454265i bk6: 15194a 316618i bk7: 13574a 403145i bk8: 15784a 362529i bk9: 13838a 452491i bk10: 13384a 403537i bk11: 12564a 437117i bk12: 14194a 322685i bk13: 12308a 427567i bk14: 13226a 364044i bk15: 12378a 413835i 
bw_dist = 0.235	0.154	0.000	0.608	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5374
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=524880 n_act=142839 n_pre=142825 n_req=104657 n_req_1=60768 n_req_2=43889 n_req_3=0 n_rd=206506 n_write=122815 bw_util=0.366 bw_util_1=0.2132 bw_util_2=0.1528 bw_util_3=0 blp=9.590115 blp_1= 3.750882 blp_2= 2.671407 blp_3= -nan
 n_activity=1120421 dram_eff=0.3724 dram_eff_1=0.2169 dram_eff_2=0.1555 dram_eff_3=0
bk0: 13096a 517785i bk1: 12616a 518946i bk2: 12992a 502343i bk3: 12474a 522940i bk4: 13360a 473903i bk5: 12950a 483838i bk6: 13480a 445751i bk7: 13952a 403746i bk8: 13966a 481822i bk9: 13728a 475713i bk10: 12044a 506017i bk11: 12292a 477952i bk12: 12324a 460079i bk13: 12292a 449571i bk14: 12400a 443795i bk15: 12540a 427077i 
bw_dist = 0.213	0.153	0.000	0.617	0.017
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0895
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=466382 n_act=155636 n_pre=155625 n_req=113088 n_req_1=68821 n_req_2=44267 n_req_3=0 n_rd=223241 n_write=138981 bw_util=0.3956 bw_util_1=0.2415 bw_util_2=0.1541 bw_util_3=0 blp=10.646618 blp_1= 3.947721 blp_2= 2.711849 blp_3= -nan
 n_activity=1138466 dram_eff=0.396 dram_eff_1=0.2417 dram_eff_2=0.1543 dram_eff_3=0
bk0: 13585a 467803i bk1: 14780a 379154i bk2: 12378a 508028i bk3: 13818a 421790i bk4: 13814a 409051i bk5: 16764a 232584i bk6: 13902a 366408i bk7: 15871a 242599i bk8: 13660a 473732i bk9: 15096a 376593i bk10: 12314a 464202i bk11: 13888a 358246i bk12: 12529a 416907i bk13: 14278a 300432i bk14: 12286a 416774i bk15: 14278a 285684i 
bw_dist = 0.241	0.154	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5706
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=523801 n_act=143176 n_pre=143161 n_req=104691 n_req_1=60902 n_req_2=43789 n_req_3=0 n_rd=206640 n_write=123087 bw_util=0.3662 bw_util_1=0.2137 bw_util_2=0.1525 bw_util_3=0 blp=9.594008 blp_1= 3.732331 blp_2= 2.669539 blp_3= -nan
 n_activity=1121654 dram_eff=0.3722 dram_eff_1=0.2172 dram_eff_2=0.155 dram_eff_3=0
bk0: 12278a 562790i bk1: 12630a 530276i bk2: 12846a 516335i bk3: 12632a 511777i bk4: 13196a 480245i bk5: 13846a 433422i bk6: 13174a 462200i bk7: 14414a 373026i bk8: 13616a 499979i bk9: 13546a 481092i bk10: 12386a 481657i bk11: 12334a 474425i bk12: 12488a 448549i bk13: 12092a 463757i bk14: 12382a 439030i bk15: 12780a 409275i 
bw_dist = 0.214	0.153	0.000	0.618	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.1401
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=475350 n_act=153482 n_pre=153466 n_req=111822 n_req_1=67722 n_req_2=44100 n_req_3=0 n_rd=220771 n_write=136796 bw_util=0.3912 bw_util_1=0.2376 bw_util_2=0.1536 bw_util_3=0 blp=10.466647 blp_1= 3.914776 blp_2= 2.704604 blp_3= -nan
 n_activity=1136502 dram_eff=0.3924 dram_eff_1=0.2383 dram_eff_2=0.154 dram_eff_3=0
bk0: 13842a 455914i bk1: 13198a 477167i bk2: 15090a 358270i bk3: 12728a 470999i bk4: 14210a 399840i bk5: 14044a 381371i bk6: 15476a 299180i bk7: 13578a 386501i bk8: 14560a 430829i bk9: 13390a 482595i bk10: 15356a 299311i bk11: 12798a 419744i bk12: 13396a 363625i bk13: 12062a 440440i bk14: 14169a 308646i bk15: 12874a 380257i 
bw_dist = 0.238	0.154	0.000	0.606	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0603
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139865 n_nop=519562 n_act=144012 n_pre=144000 n_req=105421 n_req_1=61491 n_req_2=43930 n_req_3=0 n_rd=208012 n_write=124279 bw_util=0.3687 bw_util_1=0.2157 bw_util_2=0.153 bw_util_3=0 blp=9.668506 blp_1= 3.754525 blp_2= 2.673632 blp_3= -nan
 n_activity=1123722 dram_eff=0.374 dram_eff_1=0.2188 dram_eff_2=0.1552 dram_eff_3=0
bk0: 12862a 535003i bk1: 12804a 518825i bk2: 12920a 502942i bk3: 12880a 493387i bk4: 13368a 473741i bk5: 13504a 442720i bk6: 13506a 440486i bk7: 14176a 388035i bk8: 13582a 495637i bk9: 13546a 483649i bk10: 12584a 469129i bk11: 12100a 482667i bk12: 13074a 408313i bk13: 12116a 457651i bk14: 12378a 442971i bk15: 12612a 424108i 
bw_dist = 0.216	0.153	0.000	0.617	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81605, Miss = 58026, Miss_rate = 0.711, Pending_hits = 1302, Reservation_fails = 64758
L2_cache_bank[1]: Access = 73361, Miss = 51739, Miss_rate = 0.705, Pending_hits = 758, Reservation_fails = 22836
L2_cache_bank[2]: Access = 74441, Miss = 51845, Miss_rate = 0.696, Pending_hits = 722, Reservation_fails = 17230
L2_cache_bank[3]: Access = 73304, Miss = 51452, Miss_rate = 0.702, Pending_hits = 682, Reservation_fails = 23051
L2_cache_bank[4]: Access = 73545, Miss = 52252, Miss_rate = 0.710, Pending_hits = 788, Reservation_fails = 17216
L2_cache_bank[5]: Access = 85761, Miss = 59413, Miss_rate = 0.693, Pending_hits = 1432, Reservation_fails = 73741
L2_cache_bank[6]: Access = 73397, Miss = 51198, Miss_rate = 0.698, Pending_hits = 696, Reservation_fails = 17076
L2_cache_bank[7]: Access = 75116, Miss = 52169, Miss_rate = 0.695, Pending_hits = 755, Reservation_fails = 22131
L2_cache_bank[8]: Access = 81420, Miss = 58079, Miss_rate = 0.713, Pending_hits = 1310, Reservation_fails = 57243
L2_cache_bank[9]: Access = 74462, Miss = 52367, Miss_rate = 0.703, Pending_hits = 818, Reservation_fails = 20896
L2_cache_bank[10]: Access = 74406, Miss = 52167, Miss_rate = 0.701, Pending_hits = 715, Reservation_fails = 15982
L2_cache_bank[11]: Access = 74698, Miss = 51898, Miss_rate = 0.695, Pending_hits = 805, Reservation_fails = 24958
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81605, Miss = 58026 (0.711), PendingHit = 1302 (0.016)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73361, Miss = 51739 (0.705), PendingHit = 758 (0.0103)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74441, Miss = 51845 (0.696), PendingHit = 722 (0.0097)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73304, Miss = 51452 (0.702), PendingHit = 682 (0.0093)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73545, Miss = 52252 (0.71), PendingHit = 788 (0.0107)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 85761, Miss = 59413 (0.693), PendingHit = 1432 (0.0167)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73397, Miss = 51198 (0.698), PendingHit = 696 (0.00948)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 75116, Miss = 52169 (0.695), PendingHit = 755 (0.0101)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81420, Miss = 58079 (0.713), PendingHit = 1310 (0.0161)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74462, Miss = 52367 (0.703), PendingHit = 818 (0.011)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74406, Miss = 52167 (0.701), PendingHit = 715 (0.00961)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74698, Miss = 51898 (0.695), PendingHit = 805 (0.0108)
L2 Cache Total Miss Rate = 0.702
Stream 1: L2 Cache Miss Rate = 0.843
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 459177
Stream 1: Misses  = 386984
Stream 2: Accesses  = 456339
Stream 2: Misses  = 255621
Stream 1+2: Accesses  = 915516
Stream 1+2: Misses  = 642605
Total Accesses  = 915516
MPKI-CORES
CORE_L2MPKI_0	67.979
CORE_L2MPKI_1	72.196
CORE_L2MPKI_2	64.682
CORE_L2MPKI_3	75.024
CORE_L2MPKI_4	65.301
CORE_L2MPKI_5	74.439
CORE_L2MPKI_6	71.032
CORE_L2MPKI_7	74.860
CORE_L2MPKI_8	71.055
CORE_L2MPKI_9	76.117
CORE_L2MPKI_10	74.137
CORE_L2MPKI_11	75.545
CORE_L2MPKI_12	75.077
CORE_L2MPKI_13	79.298
CORE_L2MPKI_14	77.444
CORE_L2MPKI_15	79.977
CORE_L2MPKI_16	74.149
CORE_L2MPKI_17	78.331
CORE_L2MPKI_18	76.041
CORE_L2MPKI_19	79.242
CORE_L2MPKI_20	75.961
CORE_L2MPKI_21	78.454
CORE_L2MPKI_22	74.463
CORE_L2MPKI_23	80.668
CORE_L2MPKI_24	73.318
CORE_L2MPKI_25	75.751
CORE_L2MPKI_26	78.097
CORE_L2MPKI_27	76.835
CORE_L2MPKI_28	73.732
CORE_L2MPKI_29	74.402
CORE_L2MPKI_30	2.690
CORE_L2MPKI_31	2.783
CORE_L2MPKI_32	2.838
CORE_L2MPKI_33	2.710
CORE_L2MPKI_34	2.790
CORE_L2MPKI_35	3.077
CORE_L2MPKI_36	2.748
CORE_L2MPKI_37	2.835
CORE_L2MPKI_38	3.076
CORE_L2MPKI_39	2.831
CORE_L2MPKI_40	2.763
CORE_L2MPKI_41	2.802
CORE_L2MPKI_42	2.955
CORE_L2MPKI_43	2.829
CORE_L2MPKI_44	2.762
CORE_L2MPKI_45	3.150
CORE_L2MPKI_46	2.683
CORE_L2MPKI_47	2.914
CORE_L2MPKI_48	2.732
CORE_L2MPKI_49	2.821
CORE_L2MPKI_50	2.782
CORE_L2MPKI_51	2.729
CORE_L2MPKI_52	2.663
CORE_L2MPKI_53	2.835
CORE_L2MPKI_54	3.022
CORE_L2MPKI_55	2.736
CORE_L2MPKI_56	2.877
CORE_L2MPKI_57	2.849
CORE_L2MPKI_58	2.649
CORE_L2MPKI_59	2.989
Avg_MPKI_Stream1= 74.787
Avg_MPKI_Stream2= 2.831
MISSES-CORES
CORE_MISSES_0	10261
CORE_MISSES_1	11623
CORE_MISSES_2	9010
CORE_MISSES_3	12921
CORE_MISSES_4	8557
CORE_MISSES_5	12663
CORE_MISSES_6	10149
CORE_MISSES_7	13288
CORE_MISSES_8	11180
CORE_MISSES_9	13248
CORE_MISSES_10	12773
CORE_MISSES_11	12445
CORE_MISSES_12	12243
CORE_MISSES_13	14804
CORE_MISSES_14	14039
CORE_MISSES_15	16282
CORE_MISSES_16	12896
CORE_MISSES_17	14483
CORE_MISSES_18	14140
CORE_MISSES_19	14545
CORE_MISSES_20	12934
CORE_MISSES_21	14777
CORE_MISSES_22	12057
CORE_MISSES_23	15656
CORE_MISSES_24	12111
CORE_MISSES_25	13817
CORE_MISSES_26	14155
CORE_MISSES_27	14826
CORE_MISSES_28	13411
CORE_MISSES_29	11690
CORE_MISSES_30	9099
CORE_MISSES_31	9216
CORE_MISSES_32	8812
CORE_MISSES_33	8390
CORE_MISSES_34	8768
CORE_MISSES_35	8583
CORE_MISSES_36	8210
CORE_MISSES_37	8345
CORE_MISSES_38	8593
CORE_MISSES_39	8471
CORE_MISSES_40	8995
CORE_MISSES_41	8395
CORE_MISSES_42	8903
CORE_MISSES_43	8128
CORE_MISSES_44	8360
CORE_MISSES_45	7734
CORE_MISSES_46	9086
CORE_MISSES_47	8630
CORE_MISSES_48	8625
CORE_MISSES_49	8395
CORE_MISSES_50	8201
CORE_MISSES_51	8018
CORE_MISSES_52	9034
CORE_MISSES_53	8107
CORE_MISSES_54	8665
CORE_MISSES_55	7958
CORE_MISSES_56	8920
CORE_MISSES_57	8326
CORE_MISSES_58	8374
CORE_MISSES_59	8280
L2_MISSES = 642605
L2_total_cache_accesses = 915516
L2_total_cache_misses = 642605
L2_total_cache_miss_rate = 0.7019
L2_total_cache_pending_hits = 10783
L2_total_cache_reservation_fails = 377118
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 346759
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2436
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 237
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 207
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3121
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 186635
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 5258
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 48119
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 22237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4886
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3356
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 825
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 55
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1645
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3149032
icnt_total_pkts_simt_to_mem=1411060
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.9014
gpu_ipc_2 =     106.8497
gpu_tot_sim_cycle_stream_1 = 1129466
gpu_tot_sim_cycle_stream_2 = 1129459
gpu_sim_insn_1 = 6665472
gpu_sim_insn_2 = 120682368
gpu_sim_cycle = 1129467
gpu_sim_insn = 127347840
gpu_ipc =     112.7504
gpu_tot_sim_cycle = 1129467
gpu_tot_sim_insn = 127347840
gpu_tot_ipc =     112.7504
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3855176
gpu_stall_icnt2sh    = 1116197
gpu_total_sim_rate=86986

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2101246
	L1I_total_cache_misses = 8505
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 10715, Miss = 10715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13214
	L1D_cache_core[31]: Access = 9223, Miss = 9223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24087
	L1D_cache_core[32]: Access = 9774, Miss = 9774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20800
	L1D_cache_core[33]: Access = 9325, Miss = 9325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20985
	L1D_cache_core[34]: Access = 10168, Miss = 10168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14289
	L1D_cache_core[35]: Access = 9098, Miss = 9098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26023
	L1D_cache_core[36]: Access = 9312, Miss = 9312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23820
	L1D_cache_core[37]: Access = 9407, Miss = 9407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19434
	L1D_cache_core[38]: Access = 9298, Miss = 9298, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18166
	L1D_cache_core[39]: Access = 9464, Miss = 9464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12148
	L1D_cache_core[40]: Access = 9608, Miss = 9608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18573
	L1D_cache_core[41]: Access = 9269, Miss = 9269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26406
	L1D_cache_core[42]: Access = 10010, Miss = 10010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15303
	L1D_cache_core[43]: Access = 9204, Miss = 9204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20543
	L1D_cache_core[44]: Access = 9476, Miss = 9476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23145
	L1D_cache_core[45]: Access = 7666, Miss = 7666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26371
	L1D_cache_core[46]: Access = 10307, Miss = 10307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10276
	L1D_cache_core[47]: Access = 9378, Miss = 9378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20687
	L1D_cache_core[48]: Access = 9699, Miss = 9699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10790
	L1D_cache_core[49]: Access = 9492, Miss = 9492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17036
	L1D_cache_core[50]: Access = 9684, Miss = 9684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13442
	L1D_cache_core[51]: Access = 9415, Miss = 9415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24013
	L1D_cache_core[52]: Access = 10406, Miss = 10406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10001
	L1D_cache_core[53]: Access = 8918, Miss = 8918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31305
	L1D_cache_core[54]: Access = 8958, Miss = 8958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22162
	L1D_cache_core[55]: Access = 8481, Miss = 8481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23654
	L1D_cache_core[56]: Access = 10190, Miss = 10190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13422
	L1D_cache_core[57]: Access = 9123, Miss = 9123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26358
	L1D_cache_core[58]: Access = 9892, Miss = 9892, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16749
	L1D_cache_core[59]: Access = 8596, Miss = 8596, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27233
	L1D_total_cache_accesses = 285476
	L1D_total_cache_misses = 285476
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 615268
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 180219
	L1C_total_cache_misses = 5167
	L1C_total_cache_miss_rate = 0.0287
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 863640
	L1T_total_cache_misses = 320163
	L1T_total_cache_miss_rate = 0.3707
	L1T_total_cache_pending_hits = 543477
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 581378
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 175052
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5167
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 543477
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 320163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2092741
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8505
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
341, 32, 360, 32, 360, 32, 356, 32, 360, 33, 356, 19, 355, 32, 356, 11, 360, 11, 360, 32, 359, 32, 341, 33, 337, 11, 341, 11, 337, 10, 337, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 1129467, 2994, 1126472 
shader 1 total_cycles, active_cycles, idle cycles = 1129467, 3211, 1126256 
shader 2 total_cycles, active_cycles, idle cycles = 1129467, 2727, 1126740 
shader 3 total_cycles, active_cycles, idle cycles = 1129467, 3554, 1125912 
shader 4 total_cycles, active_cycles, idle cycles = 1129467, 2673, 1126794 
shader 5 total_cycles, active_cycles, idle cycles = 1129467, 3436, 1126030 
shader 6 total_cycles, active_cycles, idle cycles = 1129467, 2994, 1126473 
shader 7 total_cycles, active_cycles, idle cycles = 1129467, 3686, 1125780 
shader 8 total_cycles, active_cycles, idle cycles = 1129467, 3168, 1126299 
shader 9 total_cycles, active_cycles, idle cycles = 1129467, 3540, 1125926 
shader 10 total_cycles, active_cycles, idle cycles = 1129467, 3454, 1126012 
shader 11 total_cycles, active_cycles, idle cycles = 1129467, 3383, 1126084 
shader 12 total_cycles, active_cycles, idle cycles = 1129467, 3374, 1126093 
shader 13 total_cycles, active_cycles, idle cycles = 1129467, 3842, 1125625 
shader 14 total_cycles, active_cycles, idle cycles = 1129467, 3750, 1125716 
shader 15 total_cycles, active_cycles, idle cycles = 1129467, 4000, 1125466 
shader 16 total_cycles, active_cycles, idle cycles = 1129467, 3483, 1125984 
shader 17 total_cycles, active_cycles, idle cycles = 1129467, 3696, 1125770 
shader 18 total_cycles, active_cycles, idle cycles = 1129467, 3775, 1125692 
shader 19 total_cycles, active_cycles, idle cycles = 1129467, 3769, 1125698 
shader 20 total_cycles, active_cycles, idle cycles = 1129467, 3463, 1126004 
shader 21 total_cycles, active_cycles, idle cycles = 1129467, 3725, 1125742 
shader 22 total_cycles, active_cycles, idle cycles = 1129467, 3275, 1126191 
shader 23 total_cycles, active_cycles, idle cycles = 1129467, 3924, 1125542 
shader 24 total_cycles, active_cycles, idle cycles = 1129467, 3359, 1126107 
shader 25 total_cycles, active_cycles, idle cycles = 1129467, 3728, 1125738 
shader 26 total_cycles, active_cycles, idle cycles = 1129467, 3764, 1125702 
shader 27 total_cycles, active_cycles, idle cycles = 1129467, 3827, 1125639 
shader 28 total_cycles, active_cycles, idle cycles = 1129467, 3795, 1125671 
shader 29 total_cycles, active_cycles, idle cycles = 1129467, 3270, 1126196 
shader 30 total_cycles, active_cycles, idle cycles = 1129467, 71935, 1057531 
shader 31 total_cycles, active_cycles, idle cycles = 1129467, 62162, 1067305 
shader 32 total_cycles, active_cycles, idle cycles = 1129467, 65963, 1063503 
shader 33 total_cycles, active_cycles, idle cycles = 1129467, 62951, 1066516 
shader 34 total_cycles, active_cycles, idle cycles = 1129467, 68273, 1061193 
shader 35 total_cycles, active_cycles, idle cycles = 1129467, 60970, 1068496 
shader 36 total_cycles, active_cycles, idle cycles = 1129467, 62524, 1066942 
shader 37 total_cycles, active_cycles, idle cycles = 1129467, 63180, 1066287 
shader 38 total_cycles, active_cycles, idle cycles = 1129467, 62328, 1067139 
shader 39 total_cycles, active_cycles, idle cycles = 1129467, 64024, 1065442 
shader 40 total_cycles, active_cycles, idle cycles = 1129467, 64348, 1065118 
shader 41 total_cycles, active_cycles, idle cycles = 1129467, 62457, 1067010 
shader 42 total_cycles, active_cycles, idle cycles = 1129467, 67354, 1062113 
shader 43 total_cycles, active_cycles, idle cycles = 1129467, 62119, 1067348 
shader 44 total_cycles, active_cycles, idle cycles = 1129467, 63566, 1065901 
shader 45 total_cycles, active_cycles, idle cycles = 1129467, 51436, 1078031 
shader 46 total_cycles, active_cycles, idle cycles = 1129467, 69407, 1060060 
shader 47 total_cycles, active_cycles, idle cycles = 1129467, 62727, 1066740 
shader 48 total_cycles, active_cycles, idle cycles = 1129467, 65431, 1064036 
shader 49 total_cycles, active_cycles, idle cycles = 1129467, 63808, 1065658 
shader 50 total_cycles, active_cycles, idle cycles = 1129467, 65261, 1064205 
shader 51 total_cycles, active_cycles, idle cycles = 1129467, 63512, 1065954 
shader 52 total_cycles, active_cycles, idle cycles = 1129467, 70022, 1059445 
shader 53 total_cycles, active_cycles, idle cycles = 1129467, 59633, 1069834 
shader 54 total_cycles, active_cycles, idle cycles = 1129467, 60335, 1069131 
shader 55 total_cycles, active_cycles, idle cycles = 1129467, 56992, 1072474 
shader 56 total_cycles, active_cycles, idle cycles = 1129467, 68597, 1060870 
shader 57 total_cycles, active_cycles, idle cycles = 1129467, 61079, 1068388 
shader 58 total_cycles, active_cycles, idle cycles = 1129467, 66248, 1063218 
shader 59 total_cycles, active_cycles, idle cycles = 1129467, 57343, 1072123 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 9600 
warps_exctd_sm 31 = 8800 
warps_exctd_sm 32 = 8960 
warps_exctd_sm 33 = 8704 
warps_exctd_sm 34 = 9152 
warps_exctd_sm 35 = 8352 
warps_exctd_sm 36 = 8544 
warps_exctd_sm 37 = 8640 
warps_exctd_sm 38 = 8448 
warps_exctd_sm 39 = 8736 
warps_exctd_sm 40 = 8736 
warps_exctd_sm 41 = 8544 
warps_exctd_sm 42 = 8960 
warps_exctd_sm 43 = 8480 
warps_exctd_sm 44 = 8800 
warps_exctd_sm 45 = 7040 
warps_exctd_sm 46 = 9088 
warps_exctd_sm 47 = 8544 
warps_exctd_sm 48 = 9056 
warps_exctd_sm 49 = 8736 
warps_exctd_sm 50 = 8960 
warps_exctd_sm 51 = 8864 
warps_exctd_sm 52 = 9184 
warps_exctd_sm 53 = 8224 
warps_exctd_sm 54 = 8288 
warps_exctd_sm 55 = 8064 
warps_exctd_sm 56 = 9088 
warps_exctd_sm 57 = 8416 
warps_exctd_sm 58 = 9152 
warps_exctd_sm 59 = 8064 
gpgpu_n_tot_thrd_icount = 128675168
gpgpu_n_tot_w_icount = 4021099
gpgpu_n_stall_shd_mem = 40748568
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881815
gpgpu_n_mem_write_global = 17752
gpgpu_n_mem_texture = 320163
gpgpu_n_mem_const = 3250
gpgpu_n_load_insn  = 9154816
gpgpu_n_store_insn = 260224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 4122752
gpgpu_n_const_mem_insn = 4382976
gpgpu_n_param_mem_insn = 1384032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34426447
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73565421	W0_Idle:5024689	W0_Scoreboard:52924651	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4021279
Warp Occupancy Distribution:
Stall:67499192	W0_Idle:40713	W0_Scoreboard:18820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:209295
Warp Occupancy Distribution:
Stall:6066229	W0_Idle:4983976	W0_Scoreboard:52905831	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3811984
warp_utilization0: 0.029669
warp_utilization1: 0.003088
warp_utilization2: 0.056250
traffic_breakdown_coretomem[CONST_ACC_R] = 26000 {8:3250,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2141792 {8:267724,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1647680 {40:6268,72:2576,136:8908,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 24762520 {40:611150,72:1304,136:1637,}
traffic_breakdown_coretomem[INST_ACC_R] = 9600 {8:1200,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2561304 {8:320163,}
traffic_breakdown_memtocore[CONST_ACC_R] = 234000 {72:3250,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36410464 {136:267724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142016 {8:17752,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 24741288 {40:610640,72:1300,136:1633,}
traffic_breakdown_memtocore[INST_ACC_R] = 163200 {136:1200,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 43542168 {136:320163,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 910 
averagemflatency_1 = 954 
averagemflatency_2= 865 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 70 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 1129466 
mrq_lat_table:414120 	14895 	26795 	50028 	120034 	202572 	266883 	208930 	56501 	1702 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	10553 	10663 	12891 	52791 	209916 	499928 	378760 	46076 	872 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	97813 	59539 	126882 	81503 	115065 	230864 	326260 	168827 	16752 	412 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	750666 	393741 	56864 	3352 	86 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	2527 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	2062 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8         9         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         7         9         8         9 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8         7         8         8         8         8 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         7         7         7         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         8         8         8         9        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         7        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1050      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1088      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.204319  1.157934  1.167251  1.157329  1.167905  1.147157  1.173344  1.165069  1.163813  1.139287  1.162920  1.150493  1.177365  1.161629  1.159054  1.158948 
dram[1]:  1.158542  1.154272  1.165617  1.165247  1.157677  1.159774  1.155668  1.169537  1.143920  1.146158  1.150297  1.157931  1.148372  1.157643  1.150262  1.160188 
dram[2]:  1.157828  1.170510  1.153214  1.165338  1.157066  1.258496  1.157119  1.191303  1.128408  1.141670  1.137821  1.158041  1.144408  1.185422  1.148296  1.182870 
dram[3]:  1.150284  1.150544  1.163308  1.162987  1.157518  1.159728  1.149037  1.178607  1.143454  1.139123  1.163308  1.147385  1.158401  1.141895  1.153558  1.166543 
dram[4]:  1.151453  1.155236  1.187509  1.156338  1.171621  1.163987  1.181919  1.150707  1.140093  1.126540  1.245555  1.151083  1.162898  1.149626  1.179063  1.173909 
dram[5]:  1.150794  1.156801  1.167335  1.165542  1.160568  1.162311  1.149926  1.161782  1.139221  1.145565  1.151002  1.143485  1.165458  1.161067  1.155806  1.168981 
average row locality = 1362460/1173529 = 1.160994
average row locality_1 = 1011191/886157 = 1.141097
average row locality_2 = 351269/287372 = 1.222349
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10316      8786      8799      8200      9778      8773      9708      9149     10128      8951      8758      8262      9116      8187      8659      8232 
dram[1]:      8713      8220      8575      8228      8806      8789      9033      9221      9225      8979      8032      8148      8135      8152      8291      8388 
dram[2]:      9072      9580      8174      9007      9182     11079      9176     10365      8913      9676      8201      8931      8285      9370      8221      9369 
dram[3]:      8049      8325      8544      8360      8719      9135      8773      9605      8905      8953      8331      8199      8185      7995      8272      8590 
dram[4]:      9104      8647      9770      8368      9361      9254     10002      9005      9371      8791     10307      8446      8685      7991      9200      8668 
dram[5]:      8465      8351      8497      8374      8694      8937      8947      9367      8929      8871      8234      7936      8536      8012      8260      8587 
total reads: 846245
bank skew: 11079/7936 = 1.40
chip skew: 146601/136935 = 1.07
number of total write accesses:
dram[0]:      6696      5269      5180      4607      5782      4908      5700      5195      6255      5134      5885      5385      6364      5420      5708      5258 
dram[1]:      5142      4710      4935      4627      4912      4952      5066      5245      5385      5209      5133      5285      5371      5382      5314      5402 
dram[2]:      5468      6003      4599      5315      5301      7066      5267      6323      5078      5853      5325      6044      5529      6600      5260      6375 
dram[3]:      4520      4783      4964      4756      4861      5216      4827      5650      5052      5122      5467      5339      5432      5237      5280      5594 
dram[4]:      5554      5098      6032      4806      5420      5368      5964      5069      5538      5017      7418      5589      5921      5233      6208      5680 
dram[5]:      4936      4781      4901      4757      4787      5028      4999      5423      5081      5091      5372      5078      5770      5261      5256      5553 
total reads: 516311
bank skew: 7418/4520 = 1.64
chip skew: 91406/82070 = 1.11
average mf latency per bank:
dram[0]:        886       769       979       969       943       914       826       789       715       635       659       605       662       604       745       690
dram[1]:        748       771       910       985       900       926       774       795       647       652       573       586       582       579       647       664
dram[2]:        848      1209      1040      1372       976      1828       859      1184       722      1013       669       949       676       994       755      1131
dram[3]:        761       786       921       932       891       923       794       785       657       685       585       597       572       605       669       726
dram[4]:        985       832      1112       985      1094       972       965       819       823       683       922       649       770       652       873       766
dram[5]:        744       748       924       919       866       873       762       748       661       637       581       566       591       578       653       686
maximum mf latency per bank:
dram[0]:       5995      7236      5932      6544      5792      7009      5140      5556      5112      4818      6089      6757     10329      7390      7064      7250
dram[1]:       6820      9855      7335      7637     10361      7548      5679      6944      4345      3999      5840      6277     10709      5885      6853      8566
dram[2]:       4320      5581      5924      5655      9756      7464      7310      8390      6076      5396      4262      7130      7859      8490      5435      6874
dram[3]:       6109      6061      4645      5470      6803      7766      6904      6186      4260      4613      6195      4577      7128      7921      7326      6727
dram[4]:       4219      6231      5440      5155      7084      8292      8250      7081      4979      7841      5938      7453      5228      7144      5610      4753
dram[5]:       4687      6841      6232      7198      5057      6840      6949      5564      5514      4407      6663      4930      7044      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=627214 n_act=199769 n_pre=199757 n_req=145678 n_req_1=86982 n_req_2=58696 n_req_3=0 n_rd=287572 n_write=176584 bw_util=0.3896 bw_util_1=0.2333 bw_util_2=0.1563 bw_util_3=0 blp=10.373313 blp_1= 3.871911 blp_2= 2.727875 blp_3= -nan
 n_activity=1486421 dram_eff=0.3908 dram_eff_1=0.234 dram_eff_2=0.1568 dram_eff_3=0
bk0: 20630a 459804i bk1: 17570a 598188i bk2: 17598a 592529i bk3: 16400a 648677i bk4: 19556a 462943i bk5: 17546a 566422i bk6: 19412a 444192i bk7: 18296a 496540i bk8: 20256a 491982i bk9: 17902a 597277i bk10: 17514a 529834i bk11: 16520a 568384i bk12: 18232a 441541i bk13: 16368a 546829i bk14: 17310a 486183i bk15: 16462a 532023i 
bw_dist = 0.233	0.156	0.000	0.607	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4803
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=675078 n_act=189392 n_pre=189380 n_req=138790 n_req_1=80328 n_req_2=58462 n_req_3=0 n_rd=273830 n_write=163216 bw_util=0.3711 bw_util_1=0.2155 bw_util_2=0.1556 bw_util_3=0 blp=9.717647 blp_1= 3.745995 blp_2= 2.702810 blp_3= -nan
 n_activity=1470218 dram_eff=0.3763 dram_eff_1=0.2185 dram_eff_2=0.1578 dram_eff_3=0
bk0: 17424a 659877i bk1: 16438a 687253i bk2: 17142a 650975i bk3: 16454a 675600i bk4: 17606a 609864i bk5: 17578a 594125i bk6: 18064a 554957i bk7: 18442a 512805i bk8: 18448a 612075i bk9: 17954a 611455i bk10: 16060a 638854i bk11: 16294a 606799i bk12: 16270a 589556i bk13: 16304a 574466i bk14: 16578a 559093i bk15: 16774a 538633i 
bw_dist = 0.215	0.156	0.000	0.615	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4703
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=607757 n_act=204056 n_pre=204045 n_req=148536 n_req_1=89628 n_req_2=58908 n_req_3=0 n_rd=293172 n_write=181866 bw_util=0.3972 bw_util_1=0.2404 bw_util_2=0.1568 bw_util_3=0 blp=10.704762 blp_1= 3.936199 blp_2= 2.751495 blp_3= -nan
 n_activity=1489497 dram_eff=0.3976 dram_eff_1=0.2407 dram_eff_2=0.157 dram_eff_3=0
bk0: 18144a 590208i bk1: 19158a 503596i bk2: 16348a 656242i bk3: 18012a 557453i bk4: 18364a 517046i bk5: 22156a 284213i bk6: 18348a 473390i bk7: 20726a 314646i bk8: 17824a 616274i bk9: 19352a 510464i bk10: 16396a 587442i bk11: 17856a 487125i bk12: 16570a 529104i bk13: 18740a 388779i bk14: 16440a 526678i bk15: 18738a 370188i 
bw_dist = 0.240	0.157	0.000	0.602	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6169
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=674657 n_act=189551 n_pre=189536 n_req=138768 n_req_1=80374 n_req_2=58394 n_req_3=0 n_rd=273860 n_write=163292 bw_util=0.3711 bw_util_1=0.2156 bw_util_2=0.1555 bw_util_3=0 blp=9.709267 blp_1= 3.724785 blp_2= 2.704314 blp_3= -nan
 n_activity=1471752 dram_eff=0.3759 dram_eff_1=0.2184 dram_eff_2=0.1575 dram_eff_3=0
bk0: 16096a 732057i bk1: 16650a 683256i bk2: 17086a 661391i bk3: 16720a 657217i bk4: 17438a 615513i bk5: 18266a 554805i bk6: 17546a 586525i bk7: 19204a 469114i bk8: 17810a 649613i bk9: 17906a 612058i bk10: 16662a 601199i bk11: 16398a 599301i bk12: 16370a 581697i bk13: 15986a 594397i bk14: 16544a 557834i bk15: 17178a 510974i 
bw_dist = 0.216	0.155	0.000	0.616	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4618
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=619401 n_act=201340 n_pre=201325 n_req=146884 n_req_1=88135 n_req_2=58749 n_req_3=0 n_rd=289908 n_write=178922 bw_util=0.3928 bw_util_1=0.2364 bw_util_2=0.1564 bw_util_3=0 blp=10.503180 blp_1= 3.898891 blp_2= 2.746700 blp_3= -nan
 n_activity=1487059 dram_eff=0.3939 dram_eff_1=0.237 dram_eff_2=0.1568 dram_eff_3=0
bk0: 18208a 587353i bk1: 17294a 621160i bk2: 19536a 482727i bk3: 16732a 613811i bk4: 18720a 514787i bk5: 18508a 494915i bk6: 20000a 405894i bk7: 18004a 491876i bk8: 18742a 574186i bk9: 17582a 618551i bk10: 20612a 363921i bk11: 16892a 538788i bk12: 17368a 485680i bk13: 15978a 564182i bk14: 18400a 417448i bk15: 17332a 474504i 
bw_dist = 0.236	0.156	0.000	0.605	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1189
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=674934 n_act=189394 n_pre=189383 n_req=138863 n_req_1=80342 n_req_2=58521 n_req_3=0 n_rd=273954 n_write=163231 bw_util=0.3713 bw_util_1=0.2155 bw_util_2=0.1558 bw_util_3=0 blp=9.691771 blp_1= 3.725552 blp_2= 2.693117 blp_3= -nan
 n_activity=1472401 dram_eff=0.376 dram_eff_1=0.2182 dram_eff_2=0.1578 dram_eff_3=0
bk0: 16930a 688886i bk1: 16700a 682463i bk2: 16990a 658169i bk3: 16747a 657650i bk4: 17384a 630161i bk5: 17870a 569589i bk6: 17892a 565583i bk7: 18726a 498159i bk8: 17856a 641723i bk9: 17738a 625318i bk10: 16466a 612549i bk11: 15871a 632998i bk12: 17070a 537075i bk13: 16020a 590518i bk14: 16520a 571324i bk15: 17174a 524033i 
bw_dist = 0.215	0.156	0.000	0.616	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4431

========= L2 cache stats =========
L2_cache_bank[0]: Access = 108066, Miss = 75273, Miss_rate = 0.697, Pending_hits = 1846, Reservation_fails = 75488
L2_cache_bank[1]: Access = 98163, Miss = 68554, Miss_rate = 0.698, Pending_hits = 1132, Reservation_fails = 30128
L2_cache_bank[2]: Access = 99941, Miss = 68818, Miss_rate = 0.689, Pending_hits = 1101, Reservation_fails = 23202
L2_cache_bank[3]: Access = 98179, Miss = 68131, Miss_rate = 0.694, Pending_hits = 990, Reservation_fails = 30246
L2_cache_bank[4]: Access = 98758, Miss = 69239, Miss_rate = 0.701, Pending_hits = 1148, Reservation_fails = 21639
L2_cache_bank[5]: Access = 114702, Miss = 77391, Miss_rate = 0.675, Pending_hits = 1902, Reservation_fails = 86568
L2_cache_bank[6]: Access = 98297, Miss = 67787, Miss_rate = 0.690, Pending_hits = 1056, Reservation_fails = 22571
L2_cache_bank[7]: Access = 100486, Miss = 69170, Miss_rate = 0.688, Pending_hits = 1052, Reservation_fails = 29640
L2_cache_bank[8]: Access = 108478, Miss = 75814, Miss_rate = 0.699, Pending_hits = 1829, Reservation_fails = 73175
L2_cache_bank[9]: Access = 99671, Miss = 69180, Miss_rate = 0.694, Pending_hits = 1258, Reservation_fails = 30467
L2_cache_bank[10]: Access = 99114, Miss = 68562, Miss_rate = 0.692, Pending_hits = 1026, Reservation_fails = 22745
L2_cache_bank[11]: Access = 100027, Miss = 68438, Miss_rate = 0.684, Pending_hits = 1148, Reservation_fails = 31415
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108066, Miss = 75273 (0.697), PendingHit = 1846 (0.0171)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98163, Miss = 68554 (0.698), PendingHit = 1132 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99941, Miss = 68818 (0.689), PendingHit = 1101 (0.011)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98179, Miss = 68131 (0.694), PendingHit = 990 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98758, Miss = 69239 (0.701), PendingHit = 1148 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 114702, Miss = 77391 (0.675), PendingHit = 1902 (0.0166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98297, Miss = 67787 (0.69), PendingHit = 1056 (0.0107)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100486, Miss = 69170 (0.688), PendingHit = 1052 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108478, Miss = 75814 (0.699), PendingHit = 1829 (0.0169)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99671, Miss = 69180 (0.694), PendingHit = 1258 (0.0126)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99114, Miss = 68562 (0.692), PendingHit = 1026 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100027, Miss = 68438 (0.684), PendingHit = 1148 (0.0115)
L2 Cache Total Miss Rate = 0.692
Stream 1: L2 Cache Miss Rate = 0.821
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 615863
Stream 1: Misses  = 505901
Stream 2: Accesses  = 608019
Stream 2: Misses  = 340456
Stream 1+2: Accesses  = 1223882
Stream 1+2: Misses  = 846357
Total Accesses  = 1223882
MPKI-CORES
CORE_L2MPKI_0	70.181
CORE_L2MPKI_1	72.949
CORE_L2MPKI_2	67.607
CORE_L2MPKI_3	74.060
CORE_L2MPKI_4	69.143
CORE_L2MPKI_5	73.756
CORE_L2MPKI_6	72.250
CORE_L2MPKI_7	73.759
CORE_L2MPKI_8	71.560
CORE_L2MPKI_9	75.775
CORE_L2MPKI_10	72.673
CORE_L2MPKI_11	76.477
CORE_L2MPKI_12	74.935
CORE_L2MPKI_13	80.284
CORE_L2MPKI_14	76.947
CORE_L2MPKI_15	82.307
CORE_L2MPKI_16	74.112
CORE_L2MPKI_17	78.711
CORE_L2MPKI_18	76.412
CORE_L2MPKI_19	79.776
CORE_L2MPKI_20	76.636
CORE_L2MPKI_21	78.809
CORE_L2MPKI_22	76.020
CORE_L2MPKI_23	82.065
CORE_L2MPKI_24	74.103
CORE_L2MPKI_25	76.636
CORE_L2MPKI_26	79.592
CORE_L2MPKI_27	79.989
CORE_L2MPKI_28	74.887
CORE_L2MPKI_29	75.564
CORE_L2MPKI_30	2.692
CORE_L2MPKI_31	3.037
CORE_L2MPKI_32	2.804
CORE_L2MPKI_33	2.748
CORE_L2MPKI_34	2.759
CORE_L2MPKI_35	2.964
CORE_L2MPKI_36	2.733
CORE_L2MPKI_37	2.761
CORE_L2MPKI_38	2.973
CORE_L2MPKI_39	2.805
CORE_L2MPKI_40	2.945
CORE_L2MPKI_41	2.808
CORE_L2MPKI_42	2.844
CORE_L2MPKI_43	2.764
CORE_L2MPKI_44	2.801
CORE_L2MPKI_45	3.133
CORE_L2MPKI_46	2.728
CORE_L2MPKI_47	2.823
CORE_L2MPKI_48	2.703
CORE_L2MPKI_49	2.752
CORE_L2MPKI_50	2.752
CORE_L2MPKI_51	2.713
CORE_L2MPKI_52	2.694
CORE_L2MPKI_53	2.818
CORE_L2MPKI_54	3.016
CORE_L2MPKI_55	2.903
CORE_L2MPKI_56	2.812
CORE_L2MPKI_57	2.847
CORE_L2MPKI_58	2.660
CORE_L2MPKI_59	3.001
Avg_MPKI_Stream1= 75.599
Avg_MPKI_Stream2= 2.826
MISSES-CORES
CORE_MISSES_0	13376
CORE_MISSES_1	14919
CORE_MISSES_2	11730
CORE_MISSES_3	16772
CORE_MISSES_4	11762
CORE_MISSES_5	16146
CORE_MISSES_6	13768
CORE_MISSES_7	17315
CORE_MISSES_8	14438
CORE_MISSES_9	17090
CORE_MISSES_10	15988
CORE_MISSES_11	16475
CORE_MISSES_12	16102
CORE_MISSES_13	19656
CORE_MISSES_14	18391
CORE_MISSES_15	20981
CORE_MISSES_16	16435
CORE_MISSES_17	18538
CORE_MISSES_18	18373
CORE_MISSES_19	19159
CORE_MISSES_20	16904
CORE_MISSES_21	18715
CORE_MISSES_22	15856
CORE_MISSES_23	20528
CORE_MISSES_24	15845
CORE_MISSES_25	18194
CORE_MISSES_26	19097
CORE_MISSES_27	19502
CORE_MISSES_28	18107
CORE_MISSES_29	15739
CORE_MISSES_30	12264
CORE_MISSES_31	11949
CORE_MISSES_32	11714
CORE_MISSES_33	10953
CORE_MISSES_34	11929
CORE_MISSES_35	11444
CORE_MISSES_36	10818
CORE_MISSES_37	11044
CORE_MISSES_38	11734
CORE_MISSES_39	11370
CORE_MISSES_40	11998
CORE_MISSES_41	11104
CORE_MISSES_42	12132
CORE_MISSES_43	10873
CORE_MISSES_44	11272
CORE_MISSES_45	10203
CORE_MISSES_46	11995
CORE_MISSES_47	11212
CORE_MISSES_48	11195
CORE_MISSES_49	11119
CORE_MISSES_50	11372
CORE_MISSES_51	10907
CORE_MISSES_52	11947
CORE_MISSES_53	10638
CORE_MISSES_54	11521
CORE_MISSES_55	10472
CORE_MISSES_56	12217
CORE_MISSES_57	11009
CORE_MISSES_58	11158
CORE_MISSES_59	10893
L2_MISSES = 846357
L2_total_cache_accesses = 1223882
L2_total_cache_misses = 846357
L2_total_cache_miss_rate = 0.6915
L2_total_cache_pending_hits = 15488
L2_total_cache_reservation_fails = 477284
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 771700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 434814
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2703
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 277
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 270
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3406
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 249001
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7312
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 63850
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 31772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4708
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1065
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 70
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2584
L2_cache_data_port_util = 0.230
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4206282
icnt_total_pkts_simt_to_mem=1891538
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.9014
gpu_ipc_2 =     106.8497
gpu_tot_sim_cycle_stream_1 = 1129466
gpu_tot_sim_cycle_stream_2 = 1129459
gpu_sim_insn_1 = 6665472
gpu_sim_insn_2 = 120682368
gpu_sim_cycle = 1129467
gpu_sim_insn = 127347840
gpu_ipc =     112.7504
gpu_tot_sim_cycle = 1129467
gpu_tot_sim_insn = 127347840
gpu_tot_ipc =     112.7504
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3855176
gpu_stall_icnt2sh    = 1116197
gpu_total_sim_rate=86986

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2101246
	L1I_total_cache_misses = 8505
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 10715, Miss = 10715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13214
	L1D_cache_core[31]: Access = 9223, Miss = 9223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24087
	L1D_cache_core[32]: Access = 9774, Miss = 9774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20800
	L1D_cache_core[33]: Access = 9325, Miss = 9325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20985
	L1D_cache_core[34]: Access = 10168, Miss = 10168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14289
	L1D_cache_core[35]: Access = 9098, Miss = 9098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26023
	L1D_cache_core[36]: Access = 9312, Miss = 9312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23820
	L1D_cache_core[37]: Access = 9407, Miss = 9407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19434
	L1D_cache_core[38]: Access = 9298, Miss = 9298, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18166
	L1D_cache_core[39]: Access = 9464, Miss = 9464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12148
	L1D_cache_core[40]: Access = 9608, Miss = 9608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18573
	L1D_cache_core[41]: Access = 9269, Miss = 9269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26406
	L1D_cache_core[42]: Access = 10010, Miss = 10010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15303
	L1D_cache_core[43]: Access = 9204, Miss = 9204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20543
	L1D_cache_core[44]: Access = 9476, Miss = 9476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23145
	L1D_cache_core[45]: Access = 7666, Miss = 7666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26371
	L1D_cache_core[46]: Access = 10307, Miss = 10307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10276
	L1D_cache_core[47]: Access = 9378, Miss = 9378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20687
	L1D_cache_core[48]: Access = 9699, Miss = 9699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10790
	L1D_cache_core[49]: Access = 9492, Miss = 9492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17036
	L1D_cache_core[50]: Access = 9684, Miss = 9684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13442
	L1D_cache_core[51]: Access = 9415, Miss = 9415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24013
	L1D_cache_core[52]: Access = 10406, Miss = 10406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10001
	L1D_cache_core[53]: Access = 8918, Miss = 8918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31305
	L1D_cache_core[54]: Access = 8958, Miss = 8958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22162
	L1D_cache_core[55]: Access = 8481, Miss = 8481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23654
	L1D_cache_core[56]: Access = 10190, Miss = 10190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13422
	L1D_cache_core[57]: Access = 9123, Miss = 9123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26358
	L1D_cache_core[58]: Access = 9892, Miss = 9892, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16749
	L1D_cache_core[59]: Access = 8596, Miss = 8596, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27233
	L1D_total_cache_accesses = 285476
	L1D_total_cache_misses = 285476
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 615268
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 180219
	L1C_total_cache_misses = 5167
	L1C_total_cache_miss_rate = 0.0287
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 863640
	L1T_total_cache_misses = 320163
	L1T_total_cache_miss_rate = 0.3707
	L1T_total_cache_pending_hits = 543477
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 581378
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 175052
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5167
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 543477
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 320163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2092741
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8505
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
341, 32, 360, 32, 360, 32, 356, 32, 360, 33, 356, 19, 355, 32, 356, 11, 360, 11, 360, 32, 359, 32, 341, 33, 337, 11, 341, 11, 337, 10, 337, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 1129467, 2994, 1126472 
shader 1 total_cycles, active_cycles, idle cycles = 1129467, 3211, 1126256 
shader 2 total_cycles, active_cycles, idle cycles = 1129467, 2727, 1126740 
shader 3 total_cycles, active_cycles, idle cycles = 1129467, 3554, 1125912 
shader 4 total_cycles, active_cycles, idle cycles = 1129467, 2673, 1126794 
shader 5 total_cycles, active_cycles, idle cycles = 1129467, 3436, 1126030 
shader 6 total_cycles, active_cycles, idle cycles = 1129467, 2994, 1126473 
shader 7 total_cycles, active_cycles, idle cycles = 1129467, 3686, 1125780 
shader 8 total_cycles, active_cycles, idle cycles = 1129467, 3168, 1126299 
shader 9 total_cycles, active_cycles, idle cycles = 1129467, 3540, 1125926 
shader 10 total_cycles, active_cycles, idle cycles = 1129467, 3454, 1126012 
shader 11 total_cycles, active_cycles, idle cycles = 1129467, 3383, 1126084 
shader 12 total_cycles, active_cycles, idle cycles = 1129467, 3374, 1126093 
shader 13 total_cycles, active_cycles, idle cycles = 1129467, 3842, 1125625 
shader 14 total_cycles, active_cycles, idle cycles = 1129467, 3750, 1125716 
shader 15 total_cycles, active_cycles, idle cycles = 1129467, 4000, 1125466 
shader 16 total_cycles, active_cycles, idle cycles = 1129467, 3483, 1125984 
shader 17 total_cycles, active_cycles, idle cycles = 1129467, 3696, 1125770 
shader 18 total_cycles, active_cycles, idle cycles = 1129467, 3775, 1125692 
shader 19 total_cycles, active_cycles, idle cycles = 1129467, 3769, 1125698 
shader 20 total_cycles, active_cycles, idle cycles = 1129467, 3463, 1126004 
shader 21 total_cycles, active_cycles, idle cycles = 1129467, 3725, 1125742 
shader 22 total_cycles, active_cycles, idle cycles = 1129467, 3275, 1126191 
shader 23 total_cycles, active_cycles, idle cycles = 1129467, 3924, 1125542 
shader 24 total_cycles, active_cycles, idle cycles = 1129467, 3359, 1126107 
shader 25 total_cycles, active_cycles, idle cycles = 1129467, 3728, 1125738 
shader 26 total_cycles, active_cycles, idle cycles = 1129467, 3764, 1125702 
shader 27 total_cycles, active_cycles, idle cycles = 1129467, 3827, 1125639 
shader 28 total_cycles, active_cycles, idle cycles = 1129467, 3795, 1125671 
shader 29 total_cycles, active_cycles, idle cycles = 1129467, 3270, 1126196 
shader 30 total_cycles, active_cycles, idle cycles = 1129467, 71935, 1057531 
shader 31 total_cycles, active_cycles, idle cycles = 1129467, 62162, 1067305 
shader 32 total_cycles, active_cycles, idle cycles = 1129467, 65963, 1063503 
shader 33 total_cycles, active_cycles, idle cycles = 1129467, 62951, 1066516 
shader 34 total_cycles, active_cycles, idle cycles = 1129467, 68273, 1061193 
shader 35 total_cycles, active_cycles, idle cycles = 1129467, 60970, 1068496 
shader 36 total_cycles, active_cycles, idle cycles = 1129467, 62524, 1066942 
shader 37 total_cycles, active_cycles, idle cycles = 1129467, 63180, 1066287 
shader 38 total_cycles, active_cycles, idle cycles = 1129467, 62328, 1067139 
shader 39 total_cycles, active_cycles, idle cycles = 1129467, 64024, 1065442 
shader 40 total_cycles, active_cycles, idle cycles = 1129467, 64348, 1065118 
shader 41 total_cycles, active_cycles, idle cycles = 1129467, 62457, 1067010 
shader 42 total_cycles, active_cycles, idle cycles = 1129467, 67354, 1062113 
shader 43 total_cycles, active_cycles, idle cycles = 1129467, 62119, 1067348 
shader 44 total_cycles, active_cycles, idle cycles = 1129467, 63566, 1065901 
shader 45 total_cycles, active_cycles, idle cycles = 1129467, 51436, 1078031 
shader 46 total_cycles, active_cycles, idle cycles = 1129467, 69407, 1060060 
shader 47 total_cycles, active_cycles, idle cycles = 1129467, 62727, 1066740 
shader 48 total_cycles, active_cycles, idle cycles = 1129467, 65431, 1064036 
shader 49 total_cycles, active_cycles, idle cycles = 1129467, 63808, 1065658 
shader 50 total_cycles, active_cycles, idle cycles = 1129467, 65261, 1064205 
shader 51 total_cycles, active_cycles, idle cycles = 1129467, 63512, 1065954 
shader 52 total_cycles, active_cycles, idle cycles = 1129467, 70022, 1059445 
shader 53 total_cycles, active_cycles, idle cycles = 1129467, 59633, 1069834 
shader 54 total_cycles, active_cycles, idle cycles = 1129467, 60335, 1069131 
shader 55 total_cycles, active_cycles, idle cycles = 1129467, 56992, 1072474 
shader 56 total_cycles, active_cycles, idle cycles = 1129467, 68597, 1060870 
shader 57 total_cycles, active_cycles, idle cycles = 1129467, 61079, 1068388 
shader 58 total_cycles, active_cycles, idle cycles = 1129467, 66248, 1063218 
shader 59 total_cycles, active_cycles, idle cycles = 1129467, 57343, 1072123 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 9600 
warps_exctd_sm 31 = 8800 
warps_exctd_sm 32 = 8960 
warps_exctd_sm 33 = 8704 
warps_exctd_sm 34 = 9152 
warps_exctd_sm 35 = 8352 
warps_exctd_sm 36 = 8544 
warps_exctd_sm 37 = 8640 
warps_exctd_sm 38 = 8448 
warps_exctd_sm 39 = 8736 
warps_exctd_sm 40 = 8736 
warps_exctd_sm 41 = 8544 
warps_exctd_sm 42 = 8960 
warps_exctd_sm 43 = 8480 
warps_exctd_sm 44 = 8800 
warps_exctd_sm 45 = 7040 
warps_exctd_sm 46 = 9088 
warps_exctd_sm 47 = 8544 
warps_exctd_sm 48 = 9056 
warps_exctd_sm 49 = 8736 
warps_exctd_sm 50 = 8960 
warps_exctd_sm 51 = 8864 
warps_exctd_sm 52 = 9184 
warps_exctd_sm 53 = 8224 
warps_exctd_sm 54 = 8288 
warps_exctd_sm 55 = 8064 
warps_exctd_sm 56 = 9088 
warps_exctd_sm 57 = 8416 
warps_exctd_sm 58 = 9152 
warps_exctd_sm 59 = 8064 
gpgpu_n_tot_thrd_icount = 128675168
gpgpu_n_tot_w_icount = 4021099
gpgpu_n_stall_shd_mem = 40748568
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881815
gpgpu_n_mem_write_global = 17752
gpgpu_n_mem_texture = 320163
gpgpu_n_mem_const = 3250
gpgpu_n_load_insn  = 9154816
gpgpu_n_store_insn = 260224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 4122752
gpgpu_n_const_mem_insn = 4382976
gpgpu_n_param_mem_insn = 1384032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34426447
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73565421	W0_Idle:5024689	W0_Scoreboard:52924651	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4021279
Warp Occupancy Distribution:
Stall:67499192	W0_Idle:40713	W0_Scoreboard:18820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:209295
Warp Occupancy Distribution:
Stall:6066229	W0_Idle:4983976	W0_Scoreboard:52905831	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3811984
warp_utilization0: 0.029669
warp_utilization1: 0.003088
warp_utilization2: 0.056250
traffic_breakdown_coretomem[CONST_ACC_R] = 26000 {8:3250,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2141792 {8:267724,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1647680 {40:6268,72:2576,136:8908,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 24762520 {40:611150,72:1304,136:1637,}
traffic_breakdown_coretomem[INST_ACC_R] = 9600 {8:1200,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2561304 {8:320163,}
traffic_breakdown_memtocore[CONST_ACC_R] = 234000 {72:3250,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36410464 {136:267724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142016 {8:17752,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 24741288 {40:610640,72:1300,136:1633,}
traffic_breakdown_memtocore[INST_ACC_R] = 163200 {136:1200,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 43542168 {136:320163,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 910 
averagemflatency_1 = 954 
averagemflatency_2= 865 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 70 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 1129466 
mrq_lat_table:414120 	14895 	26795 	50028 	120034 	202572 	266883 	208930 	56501 	1702 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	10553 	10663 	12891 	52791 	209916 	499928 	378760 	46076 	872 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	97813 	59539 	126882 	81503 	115065 	230864 	326260 	168827 	16752 	412 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	750666 	393741 	56864 	3352 	86 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	2527 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	2062 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8         9         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         7         9         8         9 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8         7         8         8         8         8 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         7         7         7         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         8         8         8         9        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         7        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1050      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1088      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.204319  1.157934  1.167251  1.157329  1.167905  1.147157  1.173344  1.165069  1.163813  1.139287  1.162920  1.150493  1.177365  1.161629  1.159054  1.158948 
dram[1]:  1.158542  1.154272  1.165617  1.165247  1.157677  1.159774  1.155668  1.169537  1.143920  1.146158  1.150297  1.157931  1.148372  1.157643  1.150262  1.160188 
dram[2]:  1.157828  1.170510  1.153214  1.165338  1.157066  1.258496  1.157119  1.191303  1.128408  1.141670  1.137821  1.158041  1.144408  1.185422  1.148296  1.182870 
dram[3]:  1.150284  1.150544  1.163308  1.162987  1.157518  1.159728  1.149037  1.178607  1.143454  1.139123  1.163308  1.147385  1.158401  1.141895  1.153558  1.166543 
dram[4]:  1.151453  1.155236  1.187509  1.156338  1.171621  1.163987  1.181919  1.150707  1.140093  1.126540  1.245555  1.151083  1.162898  1.149626  1.179063  1.173909 
dram[5]:  1.150794  1.156801  1.167335  1.165542  1.160568  1.162311  1.149926  1.161782  1.139221  1.145565  1.151002  1.143485  1.165458  1.161067  1.155806  1.168981 
average row locality = 1362460/1173529 = 1.160994
average row locality_1 = 1011191/886157 = 1.141097
average row locality_2 = 351269/287372 = 1.222349
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10316      8786      8799      8200      9778      8773      9708      9149     10128      8951      8758      8262      9116      8187      8659      8232 
dram[1]:      8713      8220      8575      8228      8806      8789      9033      9221      9225      8979      8032      8148      8135      8152      8291      8388 
dram[2]:      9072      9580      8174      9007      9182     11079      9176     10365      8913      9676      8201      8931      8285      9370      8221      9369 
dram[3]:      8049      8325      8544      8360      8719      9135      8773      9605      8905      8953      8331      8199      8185      7995      8272      8590 
dram[4]:      9104      8647      9770      8368      9361      9254     10002      9005      9371      8791     10307      8446      8685      7991      9200      8668 
dram[5]:      8465      8351      8497      8374      8694      8937      8947      9367      8929      8871      8234      7936      8536      8012      8260      8587 
total reads: 846245
bank skew: 11079/7936 = 1.40
chip skew: 146601/136935 = 1.07
number of total write accesses:
dram[0]:      6696      5269      5180      4607      5782      4908      5700      5195      6255      5134      5885      5385      6364      5420      5708      5258 
dram[1]:      5142      4710      4935      4627      4912      4952      5066      5245      5385      5209      5133      5285      5371      5382      5314      5402 
dram[2]:      5468      6003      4599      5315      5301      7066      5267      6323      5078      5853      5325      6044      5529      6600      5260      6375 
dram[3]:      4520      4783      4964      4756      4861      5216      4827      5650      5052      5122      5467      5339      5432      5237      5280      5594 
dram[4]:      5554      5098      6032      4806      5420      5368      5964      5069      5538      5017      7418      5589      5921      5233      6208      5680 
dram[5]:      4936      4781      4901      4757      4787      5028      4999      5423      5081      5091      5372      5078      5770      5261      5256      5553 
total reads: 516311
bank skew: 7418/4520 = 1.64
chip skew: 91406/82070 = 1.11
average mf latency per bank:
dram[0]:        886       769       979       969       943       914       826       789       715       635       659       605       662       604       745       690
dram[1]:        748       771       910       985       900       926       774       795       647       652       573       586       582       579       647       664
dram[2]:        848      1209      1040      1372       976      1828       859      1184       722      1013       669       949       676       994       755      1131
dram[3]:        761       786       921       932       891       923       794       785       657       685       585       597       572       605       669       726
dram[4]:        985       832      1112       985      1094       972       965       819       823       683       922       649       770       652       873       766
dram[5]:        744       748       924       919       866       873       762       748       661       637       581       566       591       578       653       686
maximum mf latency per bank:
dram[0]:       5995      7236      5932      6544      5792      7009      5140      5556      5112      4818      6089      6757     10329      7390      7064      7250
dram[1]:       6820      9855      7335      7637     10361      7548      5679      6944      4345      3999      5840      6277     10709      5885      6853      8566
dram[2]:       4320      5581      5924      5655      9756      7464      7310      8390      6076      5396      4262      7130      7859      8490      5435      6874
dram[3]:       6109      6061      4645      5470      6803      7766      6904      6186      4260      4613      6195      4577      7128      7921      7326      6727
dram[4]:       4219      6231      5440      5155      7084      8292      8250      7081      4979      7841      5938      7453      5228      7144      5610      4753
dram[5]:       4687      6841      6232      7198      5057      6840      6949      5564      5514      4407      6663      4930      7044      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=627214 n_act=199769 n_pre=199757 n_req=145678 n_req_1=86982 n_req_2=58696 n_req_3=0 n_rd=287572 n_write=176584 bw_util=0.3896 bw_util_1=0.2333 bw_util_2=0.1563 bw_util_3=0 blp=10.373313 blp_1= 3.871911 blp_2= 2.727875 blp_3= -nan
 n_activity=1486421 dram_eff=0.3908 dram_eff_1=0.234 dram_eff_2=0.1568 dram_eff_3=0
bk0: 20630a 459804i bk1: 17570a 598188i bk2: 17598a 592529i bk3: 16400a 648677i bk4: 19556a 462943i bk5: 17546a 566422i bk6: 19412a 444192i bk7: 18296a 496540i bk8: 20256a 491982i bk9: 17902a 597277i bk10: 17514a 529834i bk11: 16520a 568384i bk12: 18232a 441541i bk13: 16368a 546829i bk14: 17310a 486183i bk15: 16462a 532023i 
bw_dist = 0.233	0.156	0.000	0.607	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4803
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=675078 n_act=189392 n_pre=189380 n_req=138790 n_req_1=80328 n_req_2=58462 n_req_3=0 n_rd=273830 n_write=163216 bw_util=0.3711 bw_util_1=0.2155 bw_util_2=0.1556 bw_util_3=0 blp=9.717647 blp_1= 3.745995 blp_2= 2.702810 blp_3= -nan
 n_activity=1470218 dram_eff=0.3763 dram_eff_1=0.2185 dram_eff_2=0.1578 dram_eff_3=0
bk0: 17424a 659877i bk1: 16438a 687253i bk2: 17142a 650975i bk3: 16454a 675600i bk4: 17606a 609864i bk5: 17578a 594125i bk6: 18064a 554957i bk7: 18442a 512805i bk8: 18448a 612075i bk9: 17954a 611455i bk10: 16060a 638854i bk11: 16294a 606799i bk12: 16270a 589556i bk13: 16304a 574466i bk14: 16578a 559093i bk15: 16774a 538633i 
bw_dist = 0.215	0.156	0.000	0.615	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4703
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=607757 n_act=204056 n_pre=204045 n_req=148536 n_req_1=89628 n_req_2=58908 n_req_3=0 n_rd=293172 n_write=181866 bw_util=0.3972 bw_util_1=0.2404 bw_util_2=0.1568 bw_util_3=0 blp=10.704762 blp_1= 3.936199 blp_2= 2.751495 blp_3= -nan
 n_activity=1489497 dram_eff=0.3976 dram_eff_1=0.2407 dram_eff_2=0.157 dram_eff_3=0
bk0: 18144a 590208i bk1: 19158a 503596i bk2: 16348a 656242i bk3: 18012a 557453i bk4: 18364a 517046i bk5: 22156a 284213i bk6: 18348a 473390i bk7: 20726a 314646i bk8: 17824a 616274i bk9: 19352a 510464i bk10: 16396a 587442i bk11: 17856a 487125i bk12: 16570a 529104i bk13: 18740a 388779i bk14: 16440a 526678i bk15: 18738a 370188i 
bw_dist = 0.240	0.157	0.000	0.602	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6169
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=674657 n_act=189551 n_pre=189536 n_req=138768 n_req_1=80374 n_req_2=58394 n_req_3=0 n_rd=273860 n_write=163292 bw_util=0.3711 bw_util_1=0.2156 bw_util_2=0.1555 bw_util_3=0 blp=9.709267 blp_1= 3.724785 blp_2= 2.704314 blp_3= -nan
 n_activity=1471752 dram_eff=0.3759 dram_eff_1=0.2184 dram_eff_2=0.1575 dram_eff_3=0
bk0: 16096a 732057i bk1: 16650a 683256i bk2: 17086a 661391i bk3: 16720a 657217i bk4: 17438a 615513i bk5: 18266a 554805i bk6: 17546a 586525i bk7: 19204a 469114i bk8: 17810a 649613i bk9: 17906a 612058i bk10: 16662a 601199i bk11: 16398a 599301i bk12: 16370a 581697i bk13: 15986a 594397i bk14: 16544a 557834i bk15: 17178a 510974i 
bw_dist = 0.216	0.155	0.000	0.616	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4618
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=619401 n_act=201340 n_pre=201325 n_req=146884 n_req_1=88135 n_req_2=58749 n_req_3=0 n_rd=289908 n_write=178922 bw_util=0.3928 bw_util_1=0.2364 bw_util_2=0.1564 bw_util_3=0 blp=10.503180 blp_1= 3.898891 blp_2= 2.746700 blp_3= -nan
 n_activity=1487059 dram_eff=0.3939 dram_eff_1=0.237 dram_eff_2=0.1568 dram_eff_3=0
bk0: 18208a 587353i bk1: 17294a 621160i bk2: 19536a 482727i bk3: 16732a 613811i bk4: 18720a 514787i bk5: 18508a 494915i bk6: 20000a 405894i bk7: 18004a 491876i bk8: 18742a 574186i bk9: 17582a 618551i bk10: 20612a 363921i bk11: 16892a 538788i bk12: 17368a 485680i bk13: 15978a 564182i bk14: 18400a 417448i bk15: 17332a 474504i 
bw_dist = 0.236	0.156	0.000	0.605	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1189
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1490896 n_nop=674934 n_act=189394 n_pre=189383 n_req=138863 n_req_1=80342 n_req_2=58521 n_req_3=0 n_rd=273954 n_write=163231 bw_util=0.3713 bw_util_1=0.2155 bw_util_2=0.1558 bw_util_3=0 blp=9.691771 blp_1= 3.725552 blp_2= 2.693117 blp_3= -nan
 n_activity=1472401 dram_eff=0.376 dram_eff_1=0.2182 dram_eff_2=0.1578 dram_eff_3=0
bk0: 16930a 688886i bk1: 16700a 682463i bk2: 16990a 658169i bk3: 16747a 657650i bk4: 17384a 630161i bk5: 17870a 569589i bk6: 17892a 565583i bk7: 18726a 498159i bk8: 17856a 641723i bk9: 17738a 625318i bk10: 16466a 612549i bk11: 15871a 632998i bk12: 17070a 537075i bk13: 16020a 590518i bk14: 16520a 571324i bk15: 17174a 524033i 
bw_dist = 0.215	0.156	0.000	0.616	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4431

========= L2 cache stats =========
L2_cache_bank[0]: Access = 108066, Miss = 75273, Miss_rate = 0.697, Pending_hits = 1846, Reservation_fails = 75488
L2_cache_bank[1]: Access = 98163, Miss = 68554, Miss_rate = 0.698, Pending_hits = 1132, Reservation_fails = 30128
L2_cache_bank[2]: Access = 99941, Miss = 68818, Miss_rate = 0.689, Pending_hits = 1101, Reservation_fails = 23202
L2_cache_bank[3]: Access = 98179, Miss = 68131, Miss_rate = 0.694, Pending_hits = 990, Reservation_fails = 30246
L2_cache_bank[4]: Access = 98758, Miss = 69239, Miss_rate = 0.701, Pending_hits = 1148, Reservation_fails = 21639
L2_cache_bank[5]: Access = 114702, Miss = 77391, Miss_rate = 0.675, Pending_hits = 1902, Reservation_fails = 86568
L2_cache_bank[6]: Access = 98297, Miss = 67787, Miss_rate = 0.690, Pending_hits = 1056, Reservation_fails = 22571
L2_cache_bank[7]: Access = 100486, Miss = 69170, Miss_rate = 0.688, Pending_hits = 1052, Reservation_fails = 29640
L2_cache_bank[8]: Access = 108478, Miss = 75814, Miss_rate = 0.699, Pending_hits = 1829, Reservation_fails = 73175
L2_cache_bank[9]: Access = 99671, Miss = 69180, Miss_rate = 0.694, Pending_hits = 1258, Reservation_fails = 30467
L2_cache_bank[10]: Access = 99114, Miss = 68562, Miss_rate = 0.692, Pending_hits = 1026, Reservation_fails = 22745
L2_cache_bank[11]: Access = 100027, Miss = 68438, Miss_rate = 0.684, Pending_hits = 1148, Reservation_fails = 31415
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108066, Miss = 75273 (0.697), PendingHit = 1846 (0.0171)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98163, Miss = 68554 (0.698), PendingHit = 1132 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99941, Miss = 68818 (0.689), PendingHit = 1101 (0.011)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98179, Miss = 68131 (0.694), PendingHit = 990 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98758, Miss = 69239 (0.701), PendingHit = 1148 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 114702, Miss = 77391 (0.675), PendingHit = 1902 (0.0166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98297, Miss = 67787 (0.69), PendingHit = 1056 (0.0107)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100486, Miss = 69170 (0.688), PendingHit = 1052 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108478, Miss = 75814 (0.699), PendingHit = 1829 (0.0169)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99671, Miss = 69180 (0.694), PendingHit = 1258 (0.0126)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99114, Miss = 68562 (0.692), PendingHit = 1026 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100027, Miss = 68438 (0.684), PendingHit = 1148 (0.0115)
L2 Cache Total Miss Rate = 0.692
Stream 1: L2 Cache Miss Rate = 0.821
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 615863
Stream 1: Misses  = 505901
Stream 2: Accesses  = 608019
Stream 2: Misses  = 340456
Stream 1+2: Accesses  = 1223882
Stream 1+2: Misses  = 846357
Total Accesses  = 1223882
MPKI-CORES
CORE_L2MPKI_0	70.181
CORE_L2MPKI_1	72.949
CORE_L2MPKI_2	67.607
CORE_L2MPKI_3	74.060
CORE_L2MPKI_4	69.143
CORE_L2MPKI_5	73.756
CORE_L2MPKI_6	72.250
CORE_L2MPKI_7	73.759
CORE_L2MPKI_8	71.560
CORE_L2MPKI_9	75.775
CORE_L2MPKI_10	72.673
CORE_L2MPKI_11	76.477
CORE_L2MPKI_12	74.935
CORE_L2MPKI_13	80.284
CORE_L2MPKI_14	76.947
CORE_L2MPKI_15	82.307
CORE_L2MPKI_16	74.112
CORE_L2MPKI_17	78.711
CORE_L2MPKI_18	76.412
CORE_L2MPKI_19	79.776
CORE_L2MPKI_20	76.636
CORE_L2MPKI_21	78.809
CORE_L2MPKI_22	76.020
CORE_L2MPKI_23	82.065
CORE_L2MPKI_24	74.103
CORE_L2MPKI_25	76.636
CORE_L2MPKI_26	79.592
CORE_L2MPKI_27	79.989
CORE_L2MPKI_28	74.887
CORE_L2MPKI_29	75.564
CORE_L2MPKI_30	2.692
CORE_L2MPKI_31	3.037
CORE_L2MPKI_32	2.804
CORE_L2MPKI_33	2.748
CORE_L2MPKI_34	2.759
CORE_L2MPKI_35	2.964
CORE_L2MPKI_36	2.733
CORE_L2MPKI_37	2.761
CORE_L2MPKI_38	2.973
CORE_L2MPKI_39	2.805
CORE_L2MPKI_40	2.945
CORE_L2MPKI_41	2.808
CORE_L2MPKI_42	2.844
CORE_L2MPKI_43	2.764
CORE_L2MPKI_44	2.801
CORE_L2MPKI_45	3.133
CORE_L2MPKI_46	2.728
CORE_L2MPKI_47	2.823
CORE_L2MPKI_48	2.703
CORE_L2MPKI_49	2.752
CORE_L2MPKI_50	2.752
CORE_L2MPKI_51	2.713
CORE_L2MPKI_52	2.694
CORE_L2MPKI_53	2.818
CORE_L2MPKI_54	3.016
CORE_L2MPKI_55	2.903
CORE_L2MPKI_56	2.812
CORE_L2MPKI_57	2.847
CORE_L2MPKI_58	2.660
CORE_L2MPKI_59	3.001
Avg_MPKI_Stream1= 75.599
Avg_MPKI_Stream2= 2.826
MISSES-CORES
CORE_MISSES_0	13376
CORE_MISSES_1	14919
CORE_MISSES_2	11730
CORE_MISSES_3	16772
CORE_MISSES_4	11762
CORE_MISSES_5	16146
CORE_MISSES_6	13768
CORE_MISSES_7	17315
CORE_MISSES_8	14438
CORE_MISSES_9	17090
CORE_MISSES_10	15988
CORE_MISSES_11	16475
CORE_MISSES_12	16102
CORE_MISSES_13	19656
CORE_MISSES_14	18391
CORE_MISSES_15	20981
CORE_MISSES_16	16435
CORE_MISSES_17	18538
CORE_MISSES_18	18373
CORE_MISSES_19	19159
CORE_MISSES_20	16904
CORE_MISSES_21	18715
CORE_MISSES_22	15856
CORE_MISSES_23	20528
CORE_MISSES_24	15845
CORE_MISSES_25	18194
CORE_MISSES_26	19097
CORE_MISSES_27	19502
CORE_MISSES_28	18107
CORE_MISSES_29	15739
CORE_MISSES_30	12264
CORE_MISSES_31	11949
CORE_MISSES_32	11714
CORE_MISSES_33	10953
CORE_MISSES_34	11929
CORE_MISSES_35	11444
CORE_MISSES_36	10818
CORE_MISSES_37	11044
CORE_MISSES_38	11734
CORE_MISSES_39	11370
CORE_MISSES_40	11998
CORE_MISSES_41	11104
CORE_MISSES_42	12132
CORE_MISSES_43	10873
CORE_MISSES_44	11272
CORE_MISSES_45	10203
CORE_MISSES_46	11995
CORE_MISSES_47	11212
CORE_MISSES_48	11195
CORE_MISSES_49	11119
CORE_MISSES_50	11372
CORE_MISSES_51	10907
CORE_MISSES_52	11947
CORE_MISSES_53	10638
CORE_MISSES_54	11521
CORE_MISSES_55	10472
CORE_MISSES_56	12217
CORE_MISSES_57	11009
CORE_MISSES_58	11158
CORE_MISSES_59	10893
L2_MISSES = 846357
L2_total_cache_accesses = 1223882
L2_total_cache_misses = 846357
L2_total_cache_miss_rate = 0.6915
L2_total_cache_pending_hits = 15488
L2_total_cache_reservation_fails = 477284
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 771700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 434814
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2703
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 277
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 270
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3406
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 249001
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7312
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 63850
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 31772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4708
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1065
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 70
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2584
L2_cache_data_port_util = 0.230
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4206282
icnt_total_pkts_simt_to_mem=1891538
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.8544
gpu_ipc_2 =     107.5387
gpu_tot_sim_cycle_stream_1 = 1402787
gpu_tot_sim_cycle_stream_2 = 1402778
gpu_sim_insn_1 = 8212448
gpu_sim_insn_2 = 150852960
gpu_sim_cycle = 1402788
gpu_sim_insn = 159065408
gpu_ipc =     113.3923
gpu_tot_sim_cycle = 1402788
gpu_tot_sim_insn = 159065408
gpu_tot_ipc =     113.3923
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4966944
gpu_stall_icnt2sh    = 1417710
gpu_total_sim_rate=87254

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2624080
	L1I_total_cache_misses = 10217
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 12259, Miss = 12259, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20606
	L1D_cache_core[31]: Access = 11886, Miss = 11886, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24792
	L1D_cache_core[32]: Access = 12253, Miss = 12253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25168
	L1D_cache_core[33]: Access = 11822, Miss = 11822, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24813
	L1D_cache_core[34]: Access = 12669, Miss = 12669, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16758
	L1D_cache_core[35]: Access = 11776, Miss = 11776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28267
	L1D_cache_core[36]: Access = 11042, Miss = 11042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33161
	L1D_cache_core[37]: Access = 11924, Miss = 11924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20057
	L1D_cache_core[38]: Access = 11826, Miss = 11826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21588
	L1D_cache_core[39]: Access = 12232, Miss = 12232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13244
	L1D_cache_core[40]: Access = 11947, Miss = 11947, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21130
	L1D_cache_core[41]: Access = 11816, Miss = 11816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28229
	L1D_cache_core[42]: Access = 12352, Miss = 12352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20428
	L1D_cache_core[43]: Access = 11249, Miss = 11249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24454
	L1D_cache_core[44]: Access = 11699, Miss = 11699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28476
	L1D_cache_core[45]: Access = 10194, Miss = 10194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28440
	L1D_cache_core[46]: Access = 12542, Miss = 12542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13822
	L1D_cache_core[47]: Access = 12293, Miss = 12293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23832
	L1D_cache_core[48]: Access = 12169, Miss = 12169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13858
	L1D_cache_core[49]: Access = 12173, Miss = 12173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18910
	L1D_cache_core[50]: Access = 11275, Miss = 11275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22222
	L1D_cache_core[51]: Access = 12077, Miss = 12077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25152
	L1D_cache_core[52]: Access = 12345, Miss = 12345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19366
	L1D_cache_core[53]: Access = 11831, Miss = 11831, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31886
	L1D_cache_core[54]: Access = 11138, Miss = 11138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26657
	L1D_cache_core[55]: Access = 10775, Miss = 10775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26105
	L1D_cache_core[56]: Access = 12277, Miss = 12277, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19273
	L1D_cache_core[57]: Access = 11891, Miss = 11891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26719
	L1D_cache_core[58]: Access = 11651, Miss = 11651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22941
	L1D_cache_core[59]: Access = 11062, Miss = 11062, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33060
	L1D_total_cache_accesses = 356365
	L1D_total_cache_misses = 356365
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 728247
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 224626
	L1C_total_cache_misses = 5559
	L1C_total_cache_miss_rate = 0.0247
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 1079550
	L1T_total_cache_misses = 400422
	L1T_total_cache_miss_rate = 0.3709
	L1T_total_cache_pending_hits = 679128
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 334175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 685543
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219067
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5559
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 679128
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 400422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2613863
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10217
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
432, 32, 451, 32, 455, 32, 437, 32, 450, 33, 450, 19, 450, 32, 450, 11, 451, 11, 450, 32, 450, 32, 432, 33, 431, 11, 432, 11, 431, 10, 431, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 1402788, 3728, 1399060 
shader 1 total_cycles, active_cycles, idle cycles = 1402788, 3919, 1398868 
shader 2 total_cycles, active_cycles, idle cycles = 1402788, 3429, 1399359 
shader 3 total_cycles, active_cycles, idle cycles = 1402788, 4349, 1398438 
shader 4 total_cycles, active_cycles, idle cycles = 1402788, 3336, 1399452 
shader 5 total_cycles, active_cycles, idle cycles = 1402788, 4212, 1398575 
shader 6 total_cycles, active_cycles, idle cycles = 1402788, 3743, 1399044 
shader 7 total_cycles, active_cycles, idle cycles = 1402788, 4543, 1398244 
shader 8 total_cycles, active_cycles, idle cycles = 1402788, 3884, 1398903 
shader 9 total_cycles, active_cycles, idle cycles = 1402788, 4365, 1398422 
shader 10 total_cycles, active_cycles, idle cycles = 1402788, 4207, 1398581 
shader 11 total_cycles, active_cycles, idle cycles = 1402788, 4171, 1398617 
shader 12 total_cycles, active_cycles, idle cycles = 1402788, 4154, 1398634 
shader 13 total_cycles, active_cycles, idle cycles = 1402788, 4739, 1398048 
shader 14 total_cycles, active_cycles, idle cycles = 1402788, 4635, 1398153 
shader 15 total_cycles, active_cycles, idle cycles = 1402788, 5025, 1397762 
shader 16 total_cycles, active_cycles, idle cycles = 1402788, 4238, 1398550 
shader 17 total_cycles, active_cycles, idle cycles = 1402788, 4433, 1398355 
shader 18 total_cycles, active_cycles, idle cycles = 1402788, 4600, 1398188 
shader 19 total_cycles, active_cycles, idle cycles = 1402788, 4585, 1398203 
shader 20 total_cycles, active_cycles, idle cycles = 1402788, 4250, 1398537 
shader 21 total_cycles, active_cycles, idle cycles = 1402788, 4615, 1398172 
shader 22 total_cycles, active_cycles, idle cycles = 1402788, 3965, 1398822 
shader 23 total_cycles, active_cycles, idle cycles = 1402788, 4875, 1397913 
shader 24 total_cycles, active_cycles, idle cycles = 1402788, 4256, 1398531 
shader 25 total_cycles, active_cycles, idle cycles = 1402788, 4527, 1398261 
shader 26 total_cycles, active_cycles, idle cycles = 1402788, 4676, 1398111 
shader 27 total_cycles, active_cycles, idle cycles = 1402788, 4751, 1398036 
shader 28 total_cycles, active_cycles, idle cycles = 1402788, 4662, 1398126 
shader 29 total_cycles, active_cycles, idle cycles = 1402788, 3939, 1398849 
shader 30 total_cycles, active_cycles, idle cycles = 1402788, 82342, 1320445 
shader 31 total_cycles, active_cycles, idle cycles = 1402788, 80162, 1322626 
shader 32 total_cycles, active_cycles, idle cycles = 1402788, 82613, 1320174 
shader 33 total_cycles, active_cycles, idle cycles = 1402788, 79830, 1322957 
shader 34 total_cycles, active_cycles, idle cycles = 1402788, 85193, 1317594 
shader 35 total_cycles, active_cycles, idle cycles = 1402788, 78977, 1323810 
shader 36 total_cycles, active_cycles, idle cycles = 1402788, 74201, 1328586 
shader 37 total_cycles, active_cycles, idle cycles = 1402788, 80242, 1322546 
shader 38 total_cycles, active_cycles, idle cycles = 1402788, 79349, 1323438 
shader 39 total_cycles, active_cycles, idle cycles = 1402788, 82653, 1320134 
shader 40 total_cycles, active_cycles, idle cycles = 1402788, 80113, 1322674 
shader 41 total_cycles, active_cycles, idle cycles = 1402788, 79580, 1323208 
shader 42 total_cycles, active_cycles, idle cycles = 1402788, 83200, 1319588 
shader 43 total_cycles, active_cycles, idle cycles = 1402788, 75606, 1327182 
shader 44 total_cycles, active_cycles, idle cycles = 1402788, 78378, 1324410 
shader 45 total_cycles, active_cycles, idle cycles = 1402788, 68484, 1334303 
shader 46 total_cycles, active_cycles, idle cycles = 1402788, 84502, 1318285 
shader 47 total_cycles, active_cycles, idle cycles = 1402788, 82112, 1320675 
shader 48 total_cycles, active_cycles, idle cycles = 1402788, 81979, 1320808 
shader 49 total_cycles, active_cycles, idle cycles = 1402788, 81883, 1320905 
shader 50 total_cycles, active_cycles, idle cycles = 1402788, 75952, 1326836 
shader 51 total_cycles, active_cycles, idle cycles = 1402788, 81512, 1321275 
shader 52 total_cycles, active_cycles, idle cycles = 1402788, 82909, 1319879 
shader 53 total_cycles, active_cycles, idle cycles = 1402788, 79093, 1323695 
shader 54 total_cycles, active_cycles, idle cycles = 1402788, 74864, 1327924 
shader 55 total_cycles, active_cycles, idle cycles = 1402788, 72365, 1330422 
shader 56 total_cycles, active_cycles, idle cycles = 1402788, 82727, 1320060 
shader 57 total_cycles, active_cycles, idle cycles = 1402788, 79789, 1322999 
shader 58 total_cycles, active_cycles, idle cycles = 1402788, 77932, 1324855 
shader 59 total_cycles, active_cycles, idle cycles = 1402788, 73939, 1328848 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 11136 
warps_exctd_sm 31 = 11104 
warps_exctd_sm 32 = 11264 
warps_exctd_sm 33 = 11008 
warps_exctd_sm 34 = 11456 
warps_exctd_sm 35 = 10688 
warps_exctd_sm 36 = 10208 
warps_exctd_sm 37 = 10976 
warps_exctd_sm 38 = 10784 
warps_exctd_sm 39 = 11200 
warps_exctd_sm 40 = 10944 
warps_exctd_sm 41 = 10912 
warps_exctd_sm 42 = 11168 
warps_exctd_sm 43 = 10272 
warps_exctd_sm 44 = 10848 
warps_exctd_sm 45 = 9376 
warps_exctd_sm 46 = 11136 
warps_exctd_sm 47 = 11072 
warps_exctd_sm 48 = 11328 
warps_exctd_sm 49 = 11072 
warps_exctd_sm 50 = 10496 
warps_exctd_sm 51 = 11168 
warps_exctd_sm 52 = 11072 
warps_exctd_sm 53 = 10784 
warps_exctd_sm 54 = 10336 
warps_exctd_sm 55 = 10208 
warps_exctd_sm 56 = 11168 
warps_exctd_sm 57 = 10880 
warps_exctd_sm 58 = 10848 
warps_exctd_sm 59 = 10368 
gpgpu_n_tot_thrd_icount = 160718016
gpgpu_n_tot_w_icount = 5022438
gpgpu_n_stall_shd_mem = 50485142
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1108826
gpgpu_n_mem_write_global = 22190
gpgpu_n_mem_texture = 400422
gpgpu_n_mem_const = 3526
gpgpu_n_load_insn  = 11443936
gpgpu_n_store_insn = 325280
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5153440
gpgpu_n_const_mem_insn = 5478720
gpgpu_n_param_mem_insn = 1709312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42736377
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91278820	W0_Idle:6318405	W0_Scoreboard:65714718	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5022617
Warp Occupancy Distribution:
Stall:83850110	W0_Idle:40713	W0_Scoreboard:18820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:257637
Warp Occupancy Distribution:
Stall:7428710	W0_Idle:6277692	W0_Scoreboard:65695898	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4764980
warp_utilization0: 0.029837
warp_utilization1: 0.003061
warp_utilization2: 0.056613
traffic_breakdown_coretomem[CONST_ACC_R] = 28208 {8:3526,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2673400 {8:334175,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2059600 {40:7835,72:3220,136:11135,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 31291864 {40:770094,72:2057,136:2500,}
traffic_breakdown_coretomem[INST_ACC_R] = 11760 {8:1470,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3203376 {8:400422,}
traffic_breakdown_memtocore[CONST_ACC_R] = 253872 {72:3526,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45447800 {136:334175,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 177520 {8:22190,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 31273968 {40:769662,72:2056,136:2496,}
traffic_breakdown_memtocore[INST_ACC_R] = 199920 {136:1470,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 54457392 {136:400422,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 903 
averagemflatency_1 = 947 
averagemflatency_2= 859 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 1402787 
mrq_lat_table:513819 	18325 	33347 	62512 	149347 	253418 	334592 	263689 	71055 	2002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	12844 	13175 	16366 	66970 	262023 	637690 	469855 	54563 	1028 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	120267 	74249 	158331 	105334 	149578 	299079 	405582 	203344 	19961 	464 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	938187 	498616 	71278 	4147 	109 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	6965 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	2600 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         8         9         8         9 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8         7         9         8         8         8 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         7         8         7         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         8         8         8        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         7        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1050      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.196549  1.159908  1.165626  1.155151  1.166545  1.147742  1.175768  1.174688  1.159652  1.138760  1.161492  1.151765  1.178855  1.160828  1.163154  1.163933 
dram[1]:  1.157125  1.154492  1.163175  1.163425  1.157263  1.160126  1.156313  1.172001  1.141191  1.150915  1.149460  1.157119  1.147461  1.159833  1.156046  1.167266 
dram[2]:  1.154691  1.168073  1.154920  1.160454  1.156901  1.242724  1.160403  1.193339  1.132133  1.140737  1.140265  1.157700  1.147160  1.182889  1.154510  1.187312 
dram[3]:  1.145780  1.151354  1.163113  1.165932  1.154413  1.160920  1.155731  1.181141  1.139913  1.145537  1.160534  1.147348  1.156779  1.145289  1.159981  1.171803 
dram[4]:  1.153642  1.156447  1.181397  1.154300  1.166061  1.164772  1.182449  1.160966  1.141282  1.130539  1.230458  1.150496  1.161169  1.154442  1.180269  1.179083 
dram[5]:  1.149026  1.156781  1.164984  1.163937  1.157568  1.165090  1.153161  1.163951  1.140238  1.146453  1.148443  1.143908  1.165879  1.158971  1.162638  1.171853 
average row locality = 1702106/1465684 = 1.161305
average row locality_1 = 1263301/1106754 = 1.141447
average row locality_2 = 438805/358930 = 1.222536
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12564     11032     10943     10243     12071     10942     12240     11591     12362     11024     10896     10353     11372     10218     10900     10490 
dram[1]:     10834     10162     10710     10304     11067     11032     11303     11488     11390     11200     10033     10182     10194     10195     10588     10671 
dram[2]:     11107     11786     10221     11193     11509     13531     11533     12930     11132     11860     10355     11010     10396     11614     10388     11798 
dram[3]:     10022     10354     10635     10584     10876     11489     11180     11976     10989     11172     10346     10245     10258     10070     10508     10905 
dram[4]:     11320     10826     11891     10462     11604     11482     12388     11414     11605     11013     12425     10471     10794     10068     11508     10910 
dram[5]:     10549     10421     10615     10419     11004     11251     11257     11666     11150     11075     10203      9867     10724     10043     10523     10925 
total reads: 1056439
bank skew: 13531/9867 = 1.37
chip skew: 182363/171353 = 1.06
number of total write accesses:
dram[0]:      8098      6645      6412      5757      7079      6114      7247      6666      7642      6367      7322      6806      7944      6781      7144      6688 
dram[1]:      6409      5800      6170      5787      6182      6233      6364      6530      6716      6592      6456      6627      6754      6751      6793      6852 
dram[2]:      6651      7322      5740      6584      6637      8546      6655      7889      6469      7206      6798      7453      6973      8176      6613      7985 
dram[3]:      5658      5925      6165      6069      6050      6590      6275      7051      6324      6539      6781      6691      6823      6621      6698      7081 
dram[4]:      6896      6412      7225      5981      6681      6657      7379      6510      6918      6414      8858      6916      7369      6637      7683      7118 
dram[5]:      6136      5981      6113      5925      6129      6364      6346      6764      6453      6460      6655      6301      7290      6623      6699      7077 
total reads: 645736
bank skew: 8858/5658 = 1.57
chip skew: 113697/103016 = 1.10
average mf latency per bank:
dram[0]:        918       801       997       983       970       927       840       793       732       645       683       619       688       618       801       725
dram[1]:        749       778       896       973       879       906       757       775       632       641       567       582       574       575       658       673
dram[2]:        856      1202      1036      1356       973      1994       835      1155       709       990       662       934       677       974       769      1123
dram[3]:        763       788       909       913       877       916       766       762       641       662       577       586       570       597       680       733
dram[4]:        963       837      1083       977      1060       975       928       823       791       679       889       646       741       654       865       786
dram[5]:        752       754       917       911       856       866       749       738       649       625       578       561       589       571       672       700
maximum mf latency per bank:
dram[0]:       5995      7236      5932      6544      8554     10170      5140      5556      5112      5266      6089      6757     10329      7390      7064      7250
dram[1]:       6820      9855      7335      7637     10361      7548      5679      6944      4345      4835      5840      6277     10709      6060      6853      8566
dram[2]:       4320      5581      5924      5655      9756      7464      7310      8390      6076      5396      4262      7130      7885      8490      5435      6874
dram[3]:       6109      6061      4645      5470      6872      7766      6904      6186      4260      4613      6195      4577      7128      7921      7326      6727
dram[4]:       4219      6231      5440      5155      7084      8292      8250      7081      4979      7841      5938      7453      5843      7144      5610      4753
dram[5]:       4687      6841      6232      7198      5057      6840      6949      5564      5514      4407      6663      4930      7044      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=774900 n_act=249031 n_pre=249019 n_req=181607 n_req_1=108308 n_req_2=73299 n_req_3=0 n_rd=358458 n_write=220271 bw_util=0.3911 bw_util_1=0.2339 bw_util_2=0.1571 bw_util_3=0 blp=10.440396 blp_1= 3.876212 blp_2= 2.741325 blp_3= -nan
 n_activity=1847060 dram_eff=0.392 dram_eff_1=0.2345 dram_eff_2=0.1575 dram_eff_3=0
bk0: 25128a 591613i bk1: 22064a 730021i bk2: 21886a 735218i bk3: 20486a 794832i bk4: 24142a 583428i bk5: 21878a 695601i bk6: 24478a 526187i bk7: 23182a 586053i bk8: 24724a 623371i bk9: 22046a 741461i bk10: 21792a 651578i bk11: 20706a 685807i bk12: 22738a 539769i bk13: 20434a 669008i bk14: 21800a 587364i bk15: 20974a 631520i 
bw_dist = 0.234	0.157	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6345
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=829917 n_act=237117 n_pre=237104 n_req=173689 n_req_1=100613 n_req_2=73076 n_req_3=0 n_rd=342682 n_write=204859 bw_util=0.3739 bw_util_1=0.2173 bw_util_2=0.1566 bw_util_3=0 blp=9.796965 blp_1= 3.750679 blp_2= 2.712408 blp_3= -nan
 n_activity=1829905 dram_eff=0.3784 dram_eff_1=0.2199 dram_eff_2=0.1585 dram_eff_3=0
bk0: 21666a 813646i bk1: 20324a 861439i bk2: 21420a 799825i bk3: 20606a 830930i bk4: 22134a 738185i bk5: 22064a 719425i bk6: 22604a 673548i bk7: 22974a 629722i bk8: 22778a 756649i bk9: 22400a 747657i bk10: 20066a 783317i bk11: 20358a 741833i bk12: 20386a 717372i bk13: 20386a 699240i bk14: 21174a 661728i bk15: 21342a 643181i 
bw_dist = 0.217	0.157	0.000	0.614	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6775
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=752900 n_act=253937 n_pre=253926 n_req=184773 n_req_1=111236 n_req_2=73537 n_req_3=0 n_rd=364697 n_write=226219 bw_util=0.3979 bw_util_1=0.2403 bw_util_2=0.1576 bw_util_3=0 blp=10.756360 blp_1= 3.943532 blp_2= 2.769614 blp_3= -nan
 n_activity=1850247 dram_eff=0.3982 dram_eff_1=0.2404 dram_eff_2=0.1577 dram_eff_3=0
bk0: 22212a 748536i bk1: 23566a 639802i bk2: 20442a 808388i bk3: 22386a 689840i bk4: 23018a 629437i bk5: 27062a 377852i bk6: 23062a 574588i bk7: 25860a 378145i bk8: 22259a 745352i bk9: 23718a 639957i bk10: 20708a 701841i bk11: 22020a 605557i bk12: 20792a 638381i bk13: 23224a 475817i bk14: 20774a 637165i bk15: 23594a 438328i 
bw_dist = 0.240	0.158	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6392
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=827560 n_act=237682 n_pre=237667 n_req=173916 n_req_1=100963 n_req_2=72953 n_req_3=0 n_rd=343212 n_write=205558 bw_util=0.3745 bw_util_1=0.2181 bw_util_2=0.1564 bw_util_3=0 blp=9.832925 blp_1= 3.746623 blp_2= 2.713526 blp_3= -nan
 n_activity=1831528 dram_eff=0.3786 dram_eff_1=0.2205 dram_eff_2=0.1581 dram_eff_3=0
bk0: 20044a 898157i bk1: 20708a 847070i bk2: 21270a 811554i bk3: 21168a 788407i bk4: 21752a 757521i bk5: 22978a 668078i bk6: 22360a 688329i bk7: 23952a 568871i bk8: 21978a 799140i bk9: 22344a 741696i bk10: 20688a 742228i bk11: 20490a 731036i bk12: 20516a 704085i bk13: 20138a 712636i bk14: 21016a 663925i bk15: 21810a 606379i 
bw_dist = 0.218	0.156	0.000	0.615	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7553
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=768739 n_act=250231 n_pre=250218 n_req=182597 n_req_1=109212 n_req_2=73385 n_req_3=0 n_rd=360330 n_write=222161 bw_util=0.3932 bw_util_1=0.2359 bw_util_2=0.1573 bw_util_3=0 blp=10.523682 blp_1= 3.897048 blp_2= 2.758783 blp_3= -nan
 n_activity=1847382 dram_eff=0.3941 dram_eff_1=0.2364 dram_eff_2=0.1577 dram_eff_3=0
bk0: 22640a 728314i bk1: 21652a 762342i bk2: 23780a 629308i bk3: 20924a 758797i bk4: 23207a 642205i bk5: 22964a 616204i bk6: 24776a 504732i bk7: 22826a 584246i bk8: 23210a 708772i bk9: 22021a 744348i bk10: 24846a 489211i bk11: 20936a 668527i bk12: 21586a 603132i bk13: 20128a 679126i bk14: 23014a 513269i bk15: 21820a 573087i 
bw_dist = 0.236	0.157	0.000	0.604	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0616
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=827474 n_act=237668 n_pre=237652 n_req=174028 n_req_1=100939 n_req_2=73089 n_req_3=0 n_rd=343378 n_write=205507 bw_util=0.3747 bw_util_1=0.218 bw_util_2=0.1567 bw_util_3=0 blp=9.816937 blp_1= 3.739499 blp_2= 2.715430 blp_3= -nan
 n_activity=1831979 dram_eff=0.3787 dram_eff_1=0.2204 dram_eff_2=0.1584 dram_eff_3=0
bk0: 21098a 845884i bk1: 20842a 838202i bk2: 21230a 810664i bk3: 20838a 810942i bk4: 22006a 747640i bk5: 22502a 688482i bk6: 22514a 679558i bk7: 23332a 605564i bk8: 22300a 779329i bk9: 22150a 755489i bk10: 20406a 757225i bk11: 19734a 783543i bk12: 21448a 646616i bk13: 20086a 711969i bk14: 21042a 675913i bk15: 21850a 616676i 
bw_dist = 0.218	0.157	0.000	0.615	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7727

========= L2 cache stats =========
L2_cache_bank[0]: Access = 134620, Miss = 93348, Miss_rate = 0.693, Pending_hits = 2181, Reservation_fails = 84660
L2_cache_bank[1]: Access = 122897, Miss = 85893, Miss_rate = 0.699, Pending_hits = 1487, Reservation_fails = 38386
L2_cache_bank[2]: Access = 125492, Miss = 86121, Miss_rate = 0.686, Pending_hits = 1395, Reservation_fails = 29784
L2_cache_bank[3]: Access = 122885, Miss = 85253, Miss_rate = 0.694, Pending_hits = 1306, Reservation_fails = 37765
L2_cache_bank[4]: Access = 124144, Miss = 86647, Miss_rate = 0.698, Pending_hits = 1541, Reservation_fails = 25546
L2_cache_bank[5]: Access = 145142, Miss = 95742, Miss_rate = 0.660, Pending_hits = 2219, Reservation_fails = 95573
L2_cache_bank[6]: Access = 123244, Miss = 84814, Miss_rate = 0.688, Pending_hits = 1336, Reservation_fails = 27511
L2_cache_bank[7]: Access = 126896, Miss = 86795, Miss_rate = 0.684, Pending_hits = 1369, Reservation_fails = 37110
L2_cache_bank[8]: Access = 134690, Miss = 93535, Miss_rate = 0.694, Pending_hits = 2212, Reservation_fails = 80684
L2_cache_bank[9]: Access = 125452, Miss = 86650, Miss_rate = 0.691, Pending_hits = 1587, Reservation_fails = 39333
L2_cache_bank[10]: Access = 124808, Miss = 86025, Miss_rate = 0.689, Pending_hits = 1384, Reservation_fails = 29092
L2_cache_bank[11]: Access = 125858, Miss = 85667, Miss_rate = 0.681, Pending_hits = 1464, Reservation_fails = 39500
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134620, Miss = 93348 (0.693), PendingHit = 2181 (0.0162)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 122897, Miss = 85893 (0.699), PendingHit = 1487 (0.0121)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 125492, Miss = 86121 (0.686), PendingHit = 1395 (0.0111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 122885, Miss = 85253 (0.694), PendingHit = 1306 (0.0106)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124144, Miss = 86647 (0.698), PendingHit = 1541 (0.0124)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145142, Miss = 95742 (0.66), PendingHit = 2219 (0.0153)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123244, Miss = 84814 (0.688), PendingHit = 1336 (0.0108)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 126896, Miss = 86795 (0.684), PendingHit = 1369 (0.0108)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134690, Miss = 93535 (0.694), PendingHit = 2212 (0.0164)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 125452, Miss = 86650 (0.691), PendingHit = 1587 (0.0127)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124808, Miss = 86025 (0.689), PendingHit = 1384 (0.0111)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 125858, Miss = 85667 (0.681), PendingHit = 1464 (0.0116)
L2 Cache Total Miss Rate = 0.688
Stream 1: L2 Cache Miss Rate = 0.813
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 776415
Stream 1: Misses  = 631322
Stream 2: Accesses  = 759713
Stream 2: Misses  = 425168
Stream 1+2: Accesses  = 1536128
Stream 1+2: Misses  = 1056490
Total Accesses  = 1536128
MPKI-CORES
CORE_L2MPKI_0	69.652
CORE_L2MPKI_1	74.120
CORE_L2MPKI_2	65.979
CORE_L2MPKI_3	75.635
CORE_L2MPKI_4	68.936
CORE_L2MPKI_5	74.753
CORE_L2MPKI_6	70.708
CORE_L2MPKI_7	74.855
CORE_L2MPKI_8	70.194
CORE_L2MPKI_9	76.382
CORE_L2MPKI_10	72.586
CORE_L2MPKI_11	76.918
CORE_L2MPKI_12	74.317
CORE_L2MPKI_13	81.508
CORE_L2MPKI_14	77.325
CORE_L2MPKI_15	83.462
CORE_L2MPKI_16	74.356
CORE_L2MPKI_17	80.370
CORE_L2MPKI_18	78.454
CORE_L2MPKI_19	81.915
CORE_L2MPKI_20	78.859
CORE_L2MPKI_21	80.423
CORE_L2MPKI_22	77.104
CORE_L2MPKI_23	84.035
CORE_L2MPKI_24	75.526
CORE_L2MPKI_25	78.770
CORE_L2MPKI_26	81.769
CORE_L2MPKI_27	82.370
CORE_L2MPKI_28	76.514
CORE_L2MPKI_29	77.219
CORE_L2MPKI_30	2.840
CORE_L2MPKI_31	2.934
CORE_L2MPKI_32	2.819
CORE_L2MPKI_33	2.709
CORE_L2MPKI_34	2.716
CORE_L2MPKI_35	2.917
CORE_L2MPKI_36	2.841
CORE_L2MPKI_37	2.731
CORE_L2MPKI_38	2.892
CORE_L2MPKI_39	2.774
CORE_L2MPKI_40	2.915
CORE_L2MPKI_41	2.779
CORE_L2MPKI_42	2.832
CORE_L2MPKI_43	2.865
CORE_L2MPKI_44	2.816
CORE_L2MPKI_45	3.014
CORE_L2MPKI_46	2.719
CORE_L2MPKI_47	2.809
CORE_L2MPKI_48	2.703
CORE_L2MPKI_49	2.752
CORE_L2MPKI_50	2.870
CORE_L2MPKI_51	2.704
CORE_L2MPKI_52	2.707
CORE_L2MPKI_53	2.801
CORE_L2MPKI_54	3.010
CORE_L2MPKI_55	2.893
CORE_L2MPKI_56	2.807
CORE_L2MPKI_57	2.812
CORE_L2MPKI_58	2.746
CORE_L2MPKI_59	2.912
Avg_MPKI_Stream1= 76.500
Avg_MPKI_Stream2= 2.821
MISSES-CORES
CORE_MISSES_0	16547
CORE_MISSES_1	18517
CORE_MISSES_2	14414
CORE_MISSES_3	20977
CORE_MISSES_4	14652
CORE_MISSES_5	20072
CORE_MISSES_6	16868
CORE_MISSES_7	21678
CORE_MISSES_8	17379
CORE_MISSES_9	21255
CORE_MISSES_10	19467
CORE_MISSES_11	20449
CORE_MISSES_12	19684
CORE_MISSES_13	24635
CORE_MISSES_14	22861
CORE_MISSES_15	26748
CORE_MISSES_16	20082
CORE_MISSES_17	22717
CORE_MISSES_18	23009
CORE_MISSES_19	23948
CORE_MISSES_20	21369
CORE_MISSES_21	23679
CORE_MISSES_22	19487
CORE_MISSES_23	26133
CORE_MISSES_24	20485
CORE_MISSES_25	22726
CORE_MISSES_26	24392
CORE_MISSES_27	24956
CORE_MISSES_28	22746
CORE_MISSES_29	19390
CORE_MISSES_30	14808
CORE_MISSES_31	14891
CORE_MISSES_32	14745
CORE_MISSES_33	13690
CORE_MISSES_34	14654
CORE_MISSES_35	14590
CORE_MISSES_36	13345
CORE_MISSES_37	13875
CORE_MISSES_38	14531
CORE_MISSES_39	14518
CORE_MISSES_40	14786
CORE_MISSES_41	14001
CORE_MISSES_42	14922
CORE_MISSES_43	13718
CORE_MISSES_44	13974
CORE_MISSES_45	13067
CORE_MISSES_46	14553
CORE_MISSES_47	14605
CORE_MISSES_48	14028
CORE_MISSES_49	14271
CORE_MISSES_50	13798
CORE_MISSES_51	13954
CORE_MISSES_52	14214
CORE_MISSES_53	14029
CORE_MISSES_54	14267
CORE_MISSES_55	13252
CORE_MISSES_56	14703
CORE_MISSES_57	14204
CORE_MISSES_58	13546
CORE_MISSES_59	13629
L2_MISSES = 1056490
L2_total_cache_accesses = 1536128
L2_total_cache_misses = 1056490
L2_total_cache_miss_rate = 0.6878
L2_total_cache_pending_hits = 19481
L2_total_cache_reservation_fails = 564944
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 963572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 512901
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2881
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 311
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 334
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3634
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 311755
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 9280
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 79387
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 39045
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8019
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5741
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1308
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 79
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 83
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3623
L2_cache_data_port_util = 0.233
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5271075
icnt_total_pkts_simt_to_mem=2379457
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.8544
gpu_ipc_2 =     107.5387
gpu_tot_sim_cycle_stream_1 = 1402787
gpu_tot_sim_cycle_stream_2 = 1402778
gpu_sim_insn_1 = 8212448
gpu_sim_insn_2 = 150852960
gpu_sim_cycle = 1402788
gpu_sim_insn = 159065408
gpu_ipc =     113.3923
gpu_tot_sim_cycle = 1402788
gpu_tot_sim_insn = 159065408
gpu_tot_ipc =     113.3923
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4966944
gpu_stall_icnt2sh    = 1417710
gpu_total_sim_rate=87254

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2624080
	L1I_total_cache_misses = 10217
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 12259, Miss = 12259, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20606
	L1D_cache_core[31]: Access = 11886, Miss = 11886, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24792
	L1D_cache_core[32]: Access = 12253, Miss = 12253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25168
	L1D_cache_core[33]: Access = 11822, Miss = 11822, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24813
	L1D_cache_core[34]: Access = 12669, Miss = 12669, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16758
	L1D_cache_core[35]: Access = 11776, Miss = 11776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28267
	L1D_cache_core[36]: Access = 11042, Miss = 11042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33161
	L1D_cache_core[37]: Access = 11924, Miss = 11924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20057
	L1D_cache_core[38]: Access = 11826, Miss = 11826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21588
	L1D_cache_core[39]: Access = 12232, Miss = 12232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13244
	L1D_cache_core[40]: Access = 11947, Miss = 11947, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21130
	L1D_cache_core[41]: Access = 11816, Miss = 11816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28229
	L1D_cache_core[42]: Access = 12352, Miss = 12352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20428
	L1D_cache_core[43]: Access = 11249, Miss = 11249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24454
	L1D_cache_core[44]: Access = 11699, Miss = 11699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28476
	L1D_cache_core[45]: Access = 10194, Miss = 10194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28440
	L1D_cache_core[46]: Access = 12542, Miss = 12542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13822
	L1D_cache_core[47]: Access = 12293, Miss = 12293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23832
	L1D_cache_core[48]: Access = 12169, Miss = 12169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13858
	L1D_cache_core[49]: Access = 12173, Miss = 12173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18910
	L1D_cache_core[50]: Access = 11275, Miss = 11275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22222
	L1D_cache_core[51]: Access = 12077, Miss = 12077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25152
	L1D_cache_core[52]: Access = 12345, Miss = 12345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19366
	L1D_cache_core[53]: Access = 11831, Miss = 11831, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31886
	L1D_cache_core[54]: Access = 11138, Miss = 11138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26657
	L1D_cache_core[55]: Access = 10775, Miss = 10775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26105
	L1D_cache_core[56]: Access = 12277, Miss = 12277, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19273
	L1D_cache_core[57]: Access = 11891, Miss = 11891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26719
	L1D_cache_core[58]: Access = 11651, Miss = 11651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22941
	L1D_cache_core[59]: Access = 11062, Miss = 11062, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33060
	L1D_total_cache_accesses = 356365
	L1D_total_cache_misses = 356365
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 728247
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 224626
	L1C_total_cache_misses = 5559
	L1C_total_cache_miss_rate = 0.0247
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 1079550
	L1T_total_cache_misses = 400422
	L1T_total_cache_miss_rate = 0.3709
	L1T_total_cache_pending_hits = 679128
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 334175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 685543
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219067
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5559
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 679128
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 400422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2613863
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10217
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
432, 32, 451, 32, 455, 32, 437, 32, 450, 33, 450, 19, 450, 32, 450, 11, 451, 11, 450, 32, 450, 32, 432, 33, 431, 11, 432, 11, 431, 10, 431, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 1402788, 3728, 1399060 
shader 1 total_cycles, active_cycles, idle cycles = 1402788, 3919, 1398868 
shader 2 total_cycles, active_cycles, idle cycles = 1402788, 3429, 1399359 
shader 3 total_cycles, active_cycles, idle cycles = 1402788, 4349, 1398438 
shader 4 total_cycles, active_cycles, idle cycles = 1402788, 3336, 1399452 
shader 5 total_cycles, active_cycles, idle cycles = 1402788, 4212, 1398575 
shader 6 total_cycles, active_cycles, idle cycles = 1402788, 3743, 1399044 
shader 7 total_cycles, active_cycles, idle cycles = 1402788, 4543, 1398244 
shader 8 total_cycles, active_cycles, idle cycles = 1402788, 3884, 1398903 
shader 9 total_cycles, active_cycles, idle cycles = 1402788, 4365, 1398422 
shader 10 total_cycles, active_cycles, idle cycles = 1402788, 4207, 1398581 
shader 11 total_cycles, active_cycles, idle cycles = 1402788, 4171, 1398617 
shader 12 total_cycles, active_cycles, idle cycles = 1402788, 4154, 1398634 
shader 13 total_cycles, active_cycles, idle cycles = 1402788, 4739, 1398048 
shader 14 total_cycles, active_cycles, idle cycles = 1402788, 4635, 1398153 
shader 15 total_cycles, active_cycles, idle cycles = 1402788, 5025, 1397762 
shader 16 total_cycles, active_cycles, idle cycles = 1402788, 4238, 1398550 
shader 17 total_cycles, active_cycles, idle cycles = 1402788, 4433, 1398355 
shader 18 total_cycles, active_cycles, idle cycles = 1402788, 4600, 1398188 
shader 19 total_cycles, active_cycles, idle cycles = 1402788, 4585, 1398203 
shader 20 total_cycles, active_cycles, idle cycles = 1402788, 4250, 1398537 
shader 21 total_cycles, active_cycles, idle cycles = 1402788, 4615, 1398172 
shader 22 total_cycles, active_cycles, idle cycles = 1402788, 3965, 1398822 
shader 23 total_cycles, active_cycles, idle cycles = 1402788, 4875, 1397913 
shader 24 total_cycles, active_cycles, idle cycles = 1402788, 4256, 1398531 
shader 25 total_cycles, active_cycles, idle cycles = 1402788, 4527, 1398261 
shader 26 total_cycles, active_cycles, idle cycles = 1402788, 4676, 1398111 
shader 27 total_cycles, active_cycles, idle cycles = 1402788, 4751, 1398036 
shader 28 total_cycles, active_cycles, idle cycles = 1402788, 4662, 1398126 
shader 29 total_cycles, active_cycles, idle cycles = 1402788, 3939, 1398849 
shader 30 total_cycles, active_cycles, idle cycles = 1402788, 82342, 1320445 
shader 31 total_cycles, active_cycles, idle cycles = 1402788, 80162, 1322626 
shader 32 total_cycles, active_cycles, idle cycles = 1402788, 82613, 1320174 
shader 33 total_cycles, active_cycles, idle cycles = 1402788, 79830, 1322957 
shader 34 total_cycles, active_cycles, idle cycles = 1402788, 85193, 1317594 
shader 35 total_cycles, active_cycles, idle cycles = 1402788, 78977, 1323810 
shader 36 total_cycles, active_cycles, idle cycles = 1402788, 74201, 1328586 
shader 37 total_cycles, active_cycles, idle cycles = 1402788, 80242, 1322546 
shader 38 total_cycles, active_cycles, idle cycles = 1402788, 79349, 1323438 
shader 39 total_cycles, active_cycles, idle cycles = 1402788, 82653, 1320134 
shader 40 total_cycles, active_cycles, idle cycles = 1402788, 80113, 1322674 
shader 41 total_cycles, active_cycles, idle cycles = 1402788, 79580, 1323208 
shader 42 total_cycles, active_cycles, idle cycles = 1402788, 83200, 1319588 
shader 43 total_cycles, active_cycles, idle cycles = 1402788, 75606, 1327182 
shader 44 total_cycles, active_cycles, idle cycles = 1402788, 78378, 1324410 
shader 45 total_cycles, active_cycles, idle cycles = 1402788, 68484, 1334303 
shader 46 total_cycles, active_cycles, idle cycles = 1402788, 84502, 1318285 
shader 47 total_cycles, active_cycles, idle cycles = 1402788, 82112, 1320675 
shader 48 total_cycles, active_cycles, idle cycles = 1402788, 81979, 1320808 
shader 49 total_cycles, active_cycles, idle cycles = 1402788, 81883, 1320905 
shader 50 total_cycles, active_cycles, idle cycles = 1402788, 75952, 1326836 
shader 51 total_cycles, active_cycles, idle cycles = 1402788, 81512, 1321275 
shader 52 total_cycles, active_cycles, idle cycles = 1402788, 82909, 1319879 
shader 53 total_cycles, active_cycles, idle cycles = 1402788, 79093, 1323695 
shader 54 total_cycles, active_cycles, idle cycles = 1402788, 74864, 1327924 
shader 55 total_cycles, active_cycles, idle cycles = 1402788, 72365, 1330422 
shader 56 total_cycles, active_cycles, idle cycles = 1402788, 82727, 1320060 
shader 57 total_cycles, active_cycles, idle cycles = 1402788, 79789, 1322999 
shader 58 total_cycles, active_cycles, idle cycles = 1402788, 77932, 1324855 
shader 59 total_cycles, active_cycles, idle cycles = 1402788, 73939, 1328848 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 11136 
warps_exctd_sm 31 = 11104 
warps_exctd_sm 32 = 11264 
warps_exctd_sm 33 = 11008 
warps_exctd_sm 34 = 11456 
warps_exctd_sm 35 = 10688 
warps_exctd_sm 36 = 10208 
warps_exctd_sm 37 = 10976 
warps_exctd_sm 38 = 10784 
warps_exctd_sm 39 = 11200 
warps_exctd_sm 40 = 10944 
warps_exctd_sm 41 = 10912 
warps_exctd_sm 42 = 11168 
warps_exctd_sm 43 = 10272 
warps_exctd_sm 44 = 10848 
warps_exctd_sm 45 = 9376 
warps_exctd_sm 46 = 11136 
warps_exctd_sm 47 = 11072 
warps_exctd_sm 48 = 11328 
warps_exctd_sm 49 = 11072 
warps_exctd_sm 50 = 10496 
warps_exctd_sm 51 = 11168 
warps_exctd_sm 52 = 11072 
warps_exctd_sm 53 = 10784 
warps_exctd_sm 54 = 10336 
warps_exctd_sm 55 = 10208 
warps_exctd_sm 56 = 11168 
warps_exctd_sm 57 = 10880 
warps_exctd_sm 58 = 10848 
warps_exctd_sm 59 = 10368 
gpgpu_n_tot_thrd_icount = 160718016
gpgpu_n_tot_w_icount = 5022438
gpgpu_n_stall_shd_mem = 50485142
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1108826
gpgpu_n_mem_write_global = 22190
gpgpu_n_mem_texture = 400422
gpgpu_n_mem_const = 3526
gpgpu_n_load_insn  = 11443936
gpgpu_n_store_insn = 325280
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5153440
gpgpu_n_const_mem_insn = 5478720
gpgpu_n_param_mem_insn = 1709312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42736377
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91278820	W0_Idle:6318405	W0_Scoreboard:65714718	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5022617
Warp Occupancy Distribution:
Stall:83850110	W0_Idle:40713	W0_Scoreboard:18820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:257637
Warp Occupancy Distribution:
Stall:7428710	W0_Idle:6277692	W0_Scoreboard:65695898	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4764980
warp_utilization0: 0.029837
warp_utilization1: 0.003061
warp_utilization2: 0.056613
traffic_breakdown_coretomem[CONST_ACC_R] = 28208 {8:3526,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2673400 {8:334175,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2059600 {40:7835,72:3220,136:11135,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 31291864 {40:770094,72:2057,136:2500,}
traffic_breakdown_coretomem[INST_ACC_R] = 11760 {8:1470,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3203376 {8:400422,}
traffic_breakdown_memtocore[CONST_ACC_R] = 253872 {72:3526,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45447800 {136:334175,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 177520 {8:22190,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 31273968 {40:769662,72:2056,136:2496,}
traffic_breakdown_memtocore[INST_ACC_R] = 199920 {136:1470,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 54457392 {136:400422,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 903 
averagemflatency_1 = 947 
averagemflatency_2= 859 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 1402787 
mrq_lat_table:513819 	18325 	33347 	62512 	149347 	253418 	334592 	263689 	71055 	2002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	12844 	13175 	16366 	66970 	262023 	637690 	469855 	54563 	1028 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	120267 	74249 	158331 	105334 	149578 	299079 	405582 	203344 	19961 	464 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	938187 	498616 	71278 	4147 	109 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	6965 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	2600 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         8         9         8         9 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8         7         9         8         8         8 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         7         8         7         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         8         8         8        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         7        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1050      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.196549  1.159908  1.165626  1.155151  1.166545  1.147742  1.175768  1.174688  1.159652  1.138760  1.161492  1.151765  1.178855  1.160828  1.163154  1.163933 
dram[1]:  1.157125  1.154492  1.163175  1.163425  1.157263  1.160126  1.156313  1.172001  1.141191  1.150915  1.149460  1.157119  1.147461  1.159833  1.156046  1.167266 
dram[2]:  1.154691  1.168073  1.154920  1.160454  1.156901  1.242724  1.160403  1.193339  1.132133  1.140737  1.140265  1.157700  1.147160  1.182889  1.154510  1.187312 
dram[3]:  1.145780  1.151354  1.163113  1.165932  1.154413  1.160920  1.155731  1.181141  1.139913  1.145537  1.160534  1.147348  1.156779  1.145289  1.159981  1.171803 
dram[4]:  1.153642  1.156447  1.181397  1.154300  1.166061  1.164772  1.182449  1.160966  1.141282  1.130539  1.230458  1.150496  1.161169  1.154442  1.180269  1.179083 
dram[5]:  1.149026  1.156781  1.164984  1.163937  1.157568  1.165090  1.153161  1.163951  1.140238  1.146453  1.148443  1.143908  1.165879  1.158971  1.162638  1.171853 
average row locality = 1702106/1465684 = 1.161305
average row locality_1 = 1263301/1106754 = 1.141447
average row locality_2 = 438805/358930 = 1.222536
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12564     11032     10943     10243     12071     10942     12240     11591     12362     11024     10896     10353     11372     10218     10900     10490 
dram[1]:     10834     10162     10710     10304     11067     11032     11303     11488     11390     11200     10033     10182     10194     10195     10588     10671 
dram[2]:     11107     11786     10221     11193     11509     13531     11533     12930     11132     11860     10355     11010     10396     11614     10388     11798 
dram[3]:     10022     10354     10635     10584     10876     11489     11180     11976     10989     11172     10346     10245     10258     10070     10508     10905 
dram[4]:     11320     10826     11891     10462     11604     11482     12388     11414     11605     11013     12425     10471     10794     10068     11508     10910 
dram[5]:     10549     10421     10615     10419     11004     11251     11257     11666     11150     11075     10203      9867     10724     10043     10523     10925 
total reads: 1056439
bank skew: 13531/9867 = 1.37
chip skew: 182363/171353 = 1.06
number of total write accesses:
dram[0]:      8098      6645      6412      5757      7079      6114      7247      6666      7642      6367      7322      6806      7944      6781      7144      6688 
dram[1]:      6409      5800      6170      5787      6182      6233      6364      6530      6716      6592      6456      6627      6754      6751      6793      6852 
dram[2]:      6651      7322      5740      6584      6637      8546      6655      7889      6469      7206      6798      7453      6973      8176      6613      7985 
dram[3]:      5658      5925      6165      6069      6050      6590      6275      7051      6324      6539      6781      6691      6823      6621      6698      7081 
dram[4]:      6896      6412      7225      5981      6681      6657      7379      6510      6918      6414      8858      6916      7369      6637      7683      7118 
dram[5]:      6136      5981      6113      5925      6129      6364      6346      6764      6453      6460      6655      6301      7290      6623      6699      7077 
total reads: 645736
bank skew: 8858/5658 = 1.57
chip skew: 113697/103016 = 1.10
average mf latency per bank:
dram[0]:        918       801       997       983       970       927       840       793       732       645       683       619       688       618       801       725
dram[1]:        749       778       896       973       879       906       757       775       632       641       567       582       574       575       658       673
dram[2]:        856      1202      1036      1356       973      1994       835      1155       709       990       662       934       677       974       769      1123
dram[3]:        763       788       909       913       877       916       766       762       641       662       577       586       570       597       680       733
dram[4]:        963       837      1083       977      1060       975       928       823       791       679       889       646       741       654       865       786
dram[5]:        752       754       917       911       856       866       749       738       649       625       578       561       589       571       672       700
maximum mf latency per bank:
dram[0]:       5995      7236      5932      6544      8554     10170      5140      5556      5112      5266      6089      6757     10329      7390      7064      7250
dram[1]:       6820      9855      7335      7637     10361      7548      5679      6944      4345      4835      5840      6277     10709      6060      6853      8566
dram[2]:       4320      5581      5924      5655      9756      7464      7310      8390      6076      5396      4262      7130      7885      8490      5435      6874
dram[3]:       6109      6061      4645      5470      6872      7766      6904      6186      4260      4613      6195      4577      7128      7921      7326      6727
dram[4]:       4219      6231      5440      5155      7084      8292      8250      7081      4979      7841      5938      7453      5843      7144      5610      4753
dram[5]:       4687      6841      6232      7198      5057      6840      6949      5564      5514      4407      6663      4930      7044      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=774900 n_act=249031 n_pre=249019 n_req=181607 n_req_1=108308 n_req_2=73299 n_req_3=0 n_rd=358458 n_write=220271 bw_util=0.3911 bw_util_1=0.2339 bw_util_2=0.1571 bw_util_3=0 blp=10.440396 blp_1= 3.876212 blp_2= 2.741325 blp_3= -nan
 n_activity=1847060 dram_eff=0.392 dram_eff_1=0.2345 dram_eff_2=0.1575 dram_eff_3=0
bk0: 25128a 591613i bk1: 22064a 730021i bk2: 21886a 735218i bk3: 20486a 794832i bk4: 24142a 583428i bk5: 21878a 695601i bk6: 24478a 526187i bk7: 23182a 586053i bk8: 24724a 623371i bk9: 22046a 741461i bk10: 21792a 651578i bk11: 20706a 685807i bk12: 22738a 539769i bk13: 20434a 669008i bk14: 21800a 587364i bk15: 20974a 631520i 
bw_dist = 0.234	0.157	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6345
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=829917 n_act=237117 n_pre=237104 n_req=173689 n_req_1=100613 n_req_2=73076 n_req_3=0 n_rd=342682 n_write=204859 bw_util=0.3739 bw_util_1=0.2173 bw_util_2=0.1566 bw_util_3=0 blp=9.796965 blp_1= 3.750679 blp_2= 2.712408 blp_3= -nan
 n_activity=1829905 dram_eff=0.3784 dram_eff_1=0.2199 dram_eff_2=0.1585 dram_eff_3=0
bk0: 21666a 813646i bk1: 20324a 861439i bk2: 21420a 799825i bk3: 20606a 830930i bk4: 22134a 738185i bk5: 22064a 719425i bk6: 22604a 673548i bk7: 22974a 629722i bk8: 22778a 756649i bk9: 22400a 747657i bk10: 20066a 783317i bk11: 20358a 741833i bk12: 20386a 717372i bk13: 20386a 699240i bk14: 21174a 661728i bk15: 21342a 643181i 
bw_dist = 0.217	0.157	0.000	0.614	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6775
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=752900 n_act=253937 n_pre=253926 n_req=184773 n_req_1=111236 n_req_2=73537 n_req_3=0 n_rd=364697 n_write=226219 bw_util=0.3979 bw_util_1=0.2403 bw_util_2=0.1576 bw_util_3=0 blp=10.756360 blp_1= 3.943532 blp_2= 2.769614 blp_3= -nan
 n_activity=1850247 dram_eff=0.3982 dram_eff_1=0.2404 dram_eff_2=0.1577 dram_eff_3=0
bk0: 22212a 748536i bk1: 23566a 639802i bk2: 20442a 808388i bk3: 22386a 689840i bk4: 23018a 629437i bk5: 27062a 377852i bk6: 23062a 574588i bk7: 25860a 378145i bk8: 22259a 745352i bk9: 23718a 639957i bk10: 20708a 701841i bk11: 22020a 605557i bk12: 20792a 638381i bk13: 23224a 475817i bk14: 20774a 637165i bk15: 23594a 438328i 
bw_dist = 0.240	0.158	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6392
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=827560 n_act=237682 n_pre=237667 n_req=173916 n_req_1=100963 n_req_2=72953 n_req_3=0 n_rd=343212 n_write=205558 bw_util=0.3745 bw_util_1=0.2181 bw_util_2=0.1564 bw_util_3=0 blp=9.832925 blp_1= 3.746623 blp_2= 2.713526 blp_3= -nan
 n_activity=1831528 dram_eff=0.3786 dram_eff_1=0.2205 dram_eff_2=0.1581 dram_eff_3=0
bk0: 20044a 898157i bk1: 20708a 847070i bk2: 21270a 811554i bk3: 21168a 788407i bk4: 21752a 757521i bk5: 22978a 668078i bk6: 22360a 688329i bk7: 23952a 568871i bk8: 21978a 799140i bk9: 22344a 741696i bk10: 20688a 742228i bk11: 20490a 731036i bk12: 20516a 704085i bk13: 20138a 712636i bk14: 21016a 663925i bk15: 21810a 606379i 
bw_dist = 0.218	0.156	0.000	0.615	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7553
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=768739 n_act=250231 n_pre=250218 n_req=182597 n_req_1=109212 n_req_2=73385 n_req_3=0 n_rd=360330 n_write=222161 bw_util=0.3932 bw_util_1=0.2359 bw_util_2=0.1573 bw_util_3=0 blp=10.523682 blp_1= 3.897048 blp_2= 2.758783 blp_3= -nan
 n_activity=1847382 dram_eff=0.3941 dram_eff_1=0.2364 dram_eff_2=0.1577 dram_eff_3=0
bk0: 22640a 728314i bk1: 21652a 762342i bk2: 23780a 629308i bk3: 20924a 758797i bk4: 23207a 642205i bk5: 22964a 616204i bk6: 24776a 504732i bk7: 22826a 584246i bk8: 23210a 708772i bk9: 22021a 744348i bk10: 24846a 489211i bk11: 20936a 668527i bk12: 21586a 603132i bk13: 20128a 679126i bk14: 23014a 513269i bk15: 21820a 573087i 
bw_dist = 0.236	0.157	0.000	0.604	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0616
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1851679 n_nop=827474 n_act=237668 n_pre=237652 n_req=174028 n_req_1=100939 n_req_2=73089 n_req_3=0 n_rd=343378 n_write=205507 bw_util=0.3747 bw_util_1=0.218 bw_util_2=0.1567 bw_util_3=0 blp=9.816937 blp_1= 3.739499 blp_2= 2.715430 blp_3= -nan
 n_activity=1831979 dram_eff=0.3787 dram_eff_1=0.2204 dram_eff_2=0.1584 dram_eff_3=0
bk0: 21098a 845884i bk1: 20842a 838202i bk2: 21230a 810664i bk3: 20838a 810942i bk4: 22006a 747640i bk5: 22502a 688482i bk6: 22514a 679558i bk7: 23332a 605564i bk8: 22300a 779329i bk9: 22150a 755489i bk10: 20406a 757225i bk11: 19734a 783543i bk12: 21448a 646616i bk13: 20086a 711969i bk14: 21042a 675913i bk15: 21850a 616676i 
bw_dist = 0.218	0.157	0.000	0.615	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7727

========= L2 cache stats =========
L2_cache_bank[0]: Access = 134620, Miss = 93348, Miss_rate = 0.693, Pending_hits = 2181, Reservation_fails = 84660
L2_cache_bank[1]: Access = 122897, Miss = 85893, Miss_rate = 0.699, Pending_hits = 1487, Reservation_fails = 38386
L2_cache_bank[2]: Access = 125492, Miss = 86121, Miss_rate = 0.686, Pending_hits = 1395, Reservation_fails = 29784
L2_cache_bank[3]: Access = 122885, Miss = 85253, Miss_rate = 0.694, Pending_hits = 1306, Reservation_fails = 37765
L2_cache_bank[4]: Access = 124144, Miss = 86647, Miss_rate = 0.698, Pending_hits = 1541, Reservation_fails = 25546
L2_cache_bank[5]: Access = 145142, Miss = 95742, Miss_rate = 0.660, Pending_hits = 2219, Reservation_fails = 95573
L2_cache_bank[6]: Access = 123244, Miss = 84814, Miss_rate = 0.688, Pending_hits = 1336, Reservation_fails = 27511
L2_cache_bank[7]: Access = 126896, Miss = 86795, Miss_rate = 0.684, Pending_hits = 1369, Reservation_fails = 37110
L2_cache_bank[8]: Access = 134690, Miss = 93535, Miss_rate = 0.694, Pending_hits = 2212, Reservation_fails = 80684
L2_cache_bank[9]: Access = 125452, Miss = 86650, Miss_rate = 0.691, Pending_hits = 1587, Reservation_fails = 39333
L2_cache_bank[10]: Access = 124808, Miss = 86025, Miss_rate = 0.689, Pending_hits = 1384, Reservation_fails = 29092
L2_cache_bank[11]: Access = 125858, Miss = 85667, Miss_rate = 0.681, Pending_hits = 1464, Reservation_fails = 39500
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134620, Miss = 93348 (0.693), PendingHit = 2181 (0.0162)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 122897, Miss = 85893 (0.699), PendingHit = 1487 (0.0121)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 125492, Miss = 86121 (0.686), PendingHit = 1395 (0.0111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 122885, Miss = 85253 (0.694), PendingHit = 1306 (0.0106)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124144, Miss = 86647 (0.698), PendingHit = 1541 (0.0124)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145142, Miss = 95742 (0.66), PendingHit = 2219 (0.0153)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123244, Miss = 84814 (0.688), PendingHit = 1336 (0.0108)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 126896, Miss = 86795 (0.684), PendingHit = 1369 (0.0108)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134690, Miss = 93535 (0.694), PendingHit = 2212 (0.0164)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 125452, Miss = 86650 (0.691), PendingHit = 1587 (0.0127)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124808, Miss = 86025 (0.689), PendingHit = 1384 (0.0111)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 125858, Miss = 85667 (0.681), PendingHit = 1464 (0.0116)
L2 Cache Total Miss Rate = 0.688
Stream 1: L2 Cache Miss Rate = 0.813
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 776415
Stream 1: Misses  = 631322
Stream 2: Accesses  = 759713
Stream 2: Misses  = 425168
Stream 1+2: Accesses  = 1536128
Stream 1+2: Misses  = 1056490
Total Accesses  = 1536128
MPKI-CORES
CORE_L2MPKI_0	69.652
CORE_L2MPKI_1	74.120
CORE_L2MPKI_2	65.979
CORE_L2MPKI_3	75.635
CORE_L2MPKI_4	68.936
CORE_L2MPKI_5	74.753
CORE_L2MPKI_6	70.708
CORE_L2MPKI_7	74.855
CORE_L2MPKI_8	70.194
CORE_L2MPKI_9	76.382
CORE_L2MPKI_10	72.586
CORE_L2MPKI_11	76.918
CORE_L2MPKI_12	74.317
CORE_L2MPKI_13	81.508
CORE_L2MPKI_14	77.325
CORE_L2MPKI_15	83.462
CORE_L2MPKI_16	74.356
CORE_L2MPKI_17	80.370
CORE_L2MPKI_18	78.454
CORE_L2MPKI_19	81.915
CORE_L2MPKI_20	78.859
CORE_L2MPKI_21	80.423
CORE_L2MPKI_22	77.104
CORE_L2MPKI_23	84.035
CORE_L2MPKI_24	75.526
CORE_L2MPKI_25	78.770
CORE_L2MPKI_26	81.769
CORE_L2MPKI_27	82.370
CORE_L2MPKI_28	76.514
CORE_L2MPKI_29	77.219
CORE_L2MPKI_30	2.840
CORE_L2MPKI_31	2.934
CORE_L2MPKI_32	2.819
CORE_L2MPKI_33	2.709
CORE_L2MPKI_34	2.716
CORE_L2MPKI_35	2.917
CORE_L2MPKI_36	2.841
CORE_L2MPKI_37	2.731
CORE_L2MPKI_38	2.892
CORE_L2MPKI_39	2.774
CORE_L2MPKI_40	2.915
CORE_L2MPKI_41	2.779
CORE_L2MPKI_42	2.832
CORE_L2MPKI_43	2.865
CORE_L2MPKI_44	2.816
CORE_L2MPKI_45	3.014
CORE_L2MPKI_46	2.719
CORE_L2MPKI_47	2.809
CORE_L2MPKI_48	2.703
CORE_L2MPKI_49	2.752
CORE_L2MPKI_50	2.870
CORE_L2MPKI_51	2.704
CORE_L2MPKI_52	2.707
CORE_L2MPKI_53	2.801
CORE_L2MPKI_54	3.010
CORE_L2MPKI_55	2.893
CORE_L2MPKI_56	2.807
CORE_L2MPKI_57	2.812
CORE_L2MPKI_58	2.746
CORE_L2MPKI_59	2.912
Avg_MPKI_Stream1= 76.500
Avg_MPKI_Stream2= 2.821
MISSES-CORES
CORE_MISSES_0	16547
CORE_MISSES_1	18517
CORE_MISSES_2	14414
CORE_MISSES_3	20977
CORE_MISSES_4	14652
CORE_MISSES_5	20072
CORE_MISSES_6	16868
CORE_MISSES_7	21678
CORE_MISSES_8	17379
CORE_MISSES_9	21255
CORE_MISSES_10	19467
CORE_MISSES_11	20449
CORE_MISSES_12	19684
CORE_MISSES_13	24635
CORE_MISSES_14	22861
CORE_MISSES_15	26748
CORE_MISSES_16	20082
CORE_MISSES_17	22717
CORE_MISSES_18	23009
CORE_MISSES_19	23948
CORE_MISSES_20	21369
CORE_MISSES_21	23679
CORE_MISSES_22	19487
CORE_MISSES_23	26133
CORE_MISSES_24	20485
CORE_MISSES_25	22726
CORE_MISSES_26	24392
CORE_MISSES_27	24956
CORE_MISSES_28	22746
CORE_MISSES_29	19390
CORE_MISSES_30	14808
CORE_MISSES_31	14891
CORE_MISSES_32	14745
CORE_MISSES_33	13690
CORE_MISSES_34	14654
CORE_MISSES_35	14590
CORE_MISSES_36	13345
CORE_MISSES_37	13875
CORE_MISSES_38	14531
CORE_MISSES_39	14518
CORE_MISSES_40	14786
CORE_MISSES_41	14001
CORE_MISSES_42	14922
CORE_MISSES_43	13718
CORE_MISSES_44	13974
CORE_MISSES_45	13067
CORE_MISSES_46	14553
CORE_MISSES_47	14605
CORE_MISSES_48	14028
CORE_MISSES_49	14271
CORE_MISSES_50	13798
CORE_MISSES_51	13954
CORE_MISSES_52	14214
CORE_MISSES_53	14029
CORE_MISSES_54	14267
CORE_MISSES_55	13252
CORE_MISSES_56	14703
CORE_MISSES_57	14204
CORE_MISSES_58	13546
CORE_MISSES_59	13629
L2_MISSES = 1056490
L2_total_cache_accesses = 1536128
L2_total_cache_misses = 1056490
L2_total_cache_miss_rate = 0.6878
L2_total_cache_pending_hits = 19481
L2_total_cache_reservation_fails = 564944
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 963572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 512901
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2881
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 311
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 334
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3634
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 311755
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 9280
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 79387
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 39045
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8019
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5741
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1308
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 79
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 83
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3623
L2_cache_data_port_util = 0.233
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5271075
icnt_total_pkts_simt_to_mem=2379457
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.7699
gpu_ipc_2 =     107.2369
gpu_tot_sim_cycle_stream_1 = 1688083
gpu_tot_sim_cycle_stream_2 = 1688072
gpu_sim_insn_1 = 9740096
gpu_sim_insn_2 = 181023552
gpu_sim_cycle = 1688084
gpu_sim_insn = 190763648
gpu_ipc =     113.0060
gpu_tot_sim_cycle = 1688084
gpu_tot_sim_insn = 190763648
gpu_tot_ipc =     113.0060
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6206735
gpu_stall_icnt2sh    = 1705098
gpu_total_sim_rate=86631

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3146306
	L1I_total_cache_misses = 11794
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 14322, Miss = 14322, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31291
	L1D_cache_core[31]: Access = 14384, Miss = 14384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28174
	L1D_cache_core[32]: Access = 14918, Miss = 14918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25597
	L1D_cache_core[33]: Access = 13744, Miss = 13744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34448
	L1D_cache_core[34]: Access = 15157, Miss = 15157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17739
	L1D_cache_core[35]: Access = 13636, Miss = 13636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37255
	L1D_cache_core[36]: Access = 14034, Miss = 14034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33484
	L1D_cache_core[37]: Access = 14377, Miss = 14377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22272
	L1D_cache_core[38]: Access = 14329, Miss = 14329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27890
	L1D_cache_core[39]: Access = 14711, Miss = 14711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16456
	L1D_cache_core[40]: Access = 14778, Miss = 14778, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23189
	L1D_cache_core[41]: Access = 14072, Miss = 14072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34592
	L1D_cache_core[42]: Access = 14630, Miss = 14630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24318
	L1D_cache_core[43]: Access = 13749, Miss = 13749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25836
	L1D_cache_core[44]: Access = 14622, Miss = 14622, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28476
	L1D_cache_core[45]: Access = 12616, Miss = 12616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32395
	L1D_cache_core[46]: Access = 15010, Miss = 15010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20244
	L1D_cache_core[47]: Access = 14529, Miss = 14529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28716
	L1D_cache_core[48]: Access = 14930, Miss = 14930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16722
	L1D_cache_core[49]: Access = 14824, Miss = 14824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21391
	L1D_cache_core[50]: Access = 13142, Miss = 13142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26325
	L1D_cache_core[51]: Access = 14418, Miss = 14418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32145
	L1D_cache_core[52]: Access = 15010, Miss = 15010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20772
	L1D_cache_core[53]: Access = 13890, Miss = 13890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40866
	L1D_cache_core[54]: Access = 13233, Miss = 13233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33274
	L1D_cache_core[55]: Access = 13023, Miss = 13023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29398
	L1D_cache_core[56]: Access = 14756, Miss = 14756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23332
	L1D_cache_core[57]: Access = 13466, Miss = 13466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39323
	L1D_cache_core[58]: Access = 14225, Miss = 14225, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29140
	L1D_cache_core[59]: Access = 12799, Miss = 12799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37706
	L1D_total_cache_accesses = 427254
	L1D_total_cache_misses = 427254
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 867599
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 269130
	L1C_total_cache_misses = 5865
	L1C_total_cache_miss_rate = 0.0218
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 1295460
	L1T_total_cache_misses = 481523
	L1T_total_cache_miss_rate = 0.3717
	L1T_total_cache_pending_hits = 813937
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 400626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 816163
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 263265
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5865
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 813937
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 481523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51436
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3134512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11794
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
512, 32, 531, 32, 531, 32, 526, 32, 527, 33, 526, 19, 526, 32, 526, 11, 527, 11, 527, 32, 526, 32, 508, 33, 507, 11, 508, 11, 507, 10, 507, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 1688084, 4347, 1683736 
shader 1 total_cycles, active_cycles, idle cycles = 1688084, 4659, 1683425 
shader 2 total_cycles, active_cycles, idle cycles = 1688084, 3979, 1684105 
shader 3 total_cycles, active_cycles, idle cycles = 1688084, 5149, 1682935 
shader 4 total_cycles, active_cycles, idle cycles = 1688084, 3902, 1684182 
shader 5 total_cycles, active_cycles, idle cycles = 1688084, 5053, 1683031 
shader 6 total_cycles, active_cycles, idle cycles = 1688084, 4418, 1683666 
shader 7 total_cycles, active_cycles, idle cycles = 1688084, 5352, 1682732 
shader 8 total_cycles, active_cycles, idle cycles = 1688084, 4517, 1683567 
shader 9 total_cycles, active_cycles, idle cycles = 1688084, 5221, 1682863 
shader 10 total_cycles, active_cycles, idle cycles = 1688084, 5006, 1683077 
shader 11 total_cycles, active_cycles, idle cycles = 1688084, 5026, 1683058 
shader 12 total_cycles, active_cycles, idle cycles = 1688084, 4971, 1683113 
shader 13 total_cycles, active_cycles, idle cycles = 1688084, 5590, 1682494 
shader 14 total_cycles, active_cycles, idle cycles = 1688084, 5559, 1682524 
shader 15 total_cycles, active_cycles, idle cycles = 1688084, 5875, 1682208 
shader 16 total_cycles, active_cycles, idle cycles = 1688084, 5028, 1683056 
shader 17 total_cycles, active_cycles, idle cycles = 1688084, 5203, 1682880 
shader 18 total_cycles, active_cycles, idle cycles = 1688084, 5424, 1682659 
shader 19 total_cycles, active_cycles, idle cycles = 1688084, 5364, 1682720 
shader 20 total_cycles, active_cycles, idle cycles = 1688084, 5132, 1682952 
shader 21 total_cycles, active_cycles, idle cycles = 1688084, 5530, 1682553 
shader 22 total_cycles, active_cycles, idle cycles = 1688084, 4821, 1683262 
shader 23 total_cycles, active_cycles, idle cycles = 1688084, 5760, 1682324 
shader 24 total_cycles, active_cycles, idle cycles = 1688084, 5147, 1682936 
shader 25 total_cycles, active_cycles, idle cycles = 1688084, 5332, 1682752 
shader 26 total_cycles, active_cycles, idle cycles = 1688084, 5596, 1682488 
shader 27 total_cycles, active_cycles, idle cycles = 1688084, 5605, 1682479 
shader 28 total_cycles, active_cycles, idle cycles = 1688084, 5554, 1682529 
shader 29 total_cycles, active_cycles, idle cycles = 1688084, 4694, 1683390 
shader 30 total_cycles, active_cycles, idle cycles = 1688084, 96032, 1592052 
shader 31 total_cycles, active_cycles, idle cycles = 1688084, 96920, 1591164 
shader 32 total_cycles, active_cycles, idle cycles = 1688084, 100546, 1587538 
shader 33 total_cycles, active_cycles, idle cycles = 1688084, 92684, 1595400 
shader 34 total_cycles, active_cycles, idle cycles = 1688084, 101992, 1586092 
shader 35 total_cycles, active_cycles, idle cycles = 1688084, 91452, 1596631 
shader 36 total_cycles, active_cycles, idle cycles = 1688084, 94411, 1593672 
shader 37 total_cycles, active_cycles, idle cycles = 1688084, 96777, 1591307 
shader 38 total_cycles, active_cycles, idle cycles = 1688084, 96188, 1591895 
shader 39 total_cycles, active_cycles, idle cycles = 1688084, 99391, 1588693 
shader 40 total_cycles, active_cycles, idle cycles = 1688084, 98945, 1589139 
shader 41 total_cycles, active_cycles, idle cycles = 1688084, 94858, 1593226 
shader 42 total_cycles, active_cycles, idle cycles = 1688084, 98620, 1589464 
shader 43 total_cycles, active_cycles, idle cycles = 1688084, 92526, 1595558 
shader 44 total_cycles, active_cycles, idle cycles = 1688084, 98162, 1589922 
shader 45 total_cycles, active_cycles, idle cycles = 1688084, 84783, 1603300 
shader 46 total_cycles, active_cycles, idle cycles = 1688084, 101179, 1586904 
shader 47 total_cycles, active_cycles, idle cycles = 1688084, 97248, 1590835 
shader 48 total_cycles, active_cycles, idle cycles = 1688084, 100608, 1587475 
shader 49 total_cycles, active_cycles, idle cycles = 1688084, 99641, 1588442 
shader 50 total_cycles, active_cycles, idle cycles = 1688084, 88554, 1599529 
shader 51 total_cycles, active_cycles, idle cycles = 1688084, 97128, 1590956 
shader 52 total_cycles, active_cycles, idle cycles = 1688084, 100841, 1587242 
shader 53 total_cycles, active_cycles, idle cycles = 1688084, 92926, 1595158 
shader 54 total_cycles, active_cycles, idle cycles = 1688084, 88777, 1599307 
shader 55 total_cycles, active_cycles, idle cycles = 1688084, 87474, 1600609 
shader 56 total_cycles, active_cycles, idle cycles = 1688084, 99505, 1588578 
shader 57 total_cycles, active_cycles, idle cycles = 1688084, 90371, 1597712 
shader 58 total_cycles, active_cycles, idle cycles = 1688084, 94838, 1593245 
shader 59 total_cycles, active_cycles, idle cycles = 1688084, 85604, 1602480 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 32 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 256 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 512 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 96 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 512 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 12928 
warps_exctd_sm 31 = 13408 
warps_exctd_sm 32 = 13568 
warps_exctd_sm 33 = 12928 
warps_exctd_sm 34 = 13760 
warps_exctd_sm 35 = 12544 
warps_exctd_sm 36 = 12864 
warps_exctd_sm 37 = 13248 
warps_exctd_sm 38 = 13088 
warps_exctd_sm 39 = 13472 
warps_exctd_sm 40 = 13408 
warps_exctd_sm 41 = 12992 
warps_exctd_sm 42 = 13280 
warps_exctd_sm 43 = 12576 
warps_exctd_sm 44 = 13408 
warps_exctd_sm 45 = 11680 
warps_exctd_sm 46 = 13440 
warps_exctd_sm 47 = 13120 
warps_exctd_sm 48 = 13792 
warps_exctd_sm 49 = 13568 
warps_exctd_sm 50 = 12256 
warps_exctd_sm 51 = 13248 
warps_exctd_sm 52 = 13376 
warps_exctd_sm 53 = 12800 
warps_exctd_sm 54 = 12224 
warps_exctd_sm 55 = 12256 
warps_exctd_sm 56 = 13440 
warps_exctd_sm 57 = 12416 
warps_exctd_sm 58 = 13088 
warps_exctd_sm 59 = 12160 
gpgpu_n_tot_thrd_icount = 192749632
gpgpu_n_tot_w_icount = 6023426
gpgpu_n_stall_shd_mem = 60673862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1338119
gpgpu_n_mem_write_global = 26628
gpgpu_n_mem_texture = 481523
gpgpu_n_mem_const = 3740
gpgpu_n_load_insn  = 13734336
gpgpu_n_store_insn = 390336
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 6184128
gpgpu_n_const_mem_insn = 6574464
gpgpu_n_param_mem_insn = 2037696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 51431793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108671486	W0_Idle:8757441	W0_Scoreboard:79117539	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6023614
Warp Occupancy Distribution:
Stall:99775271	W0_Idle:1183561	W0_Scoreboard:20570	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:305638
Warp Occupancy Distribution:
Stall:8896215	W0_Idle:7573880	W0_Scoreboard:79096969	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5717976
warp_utilization0: 0.029736
warp_utilization1: 0.003018
warp_utilization2: 0.056454
traffic_breakdown_coretomem[CONST_ACC_R] = 29920 {8:3740,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3205008 {8:400626,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2471520 {40:9402,72:3864,136:13362,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 37866088 {40:932032,72:2467,136:2994,}
traffic_breakdown_coretomem[INST_ACC_R] = 13920 {8:1740,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3852184 {8:481523,}
traffic_breakdown_memtocore[CONST_ACC_R] = 269280 {72:3740,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54485136 {136:400626,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 213024 {8:26628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 37834296 {40:931251,72:2465,136:2991,}
traffic_breakdown_memtocore[INST_ACC_R] = 236640 {136:1740,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 65487128 {136:481523,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 905 
averagemflatency_1 = 949 
averagemflatency_2= 860 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 1688083 
mrq_lat_table:616976 	21870 	40331 	75486 	180475 	307327 	406310 	321232 	86424 	2323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	14961 	15539 	19857 	79876 	309239 	773756 	569854 	64846 	1283 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	142001 	88448 	189958 	127991 	183473 	365488 	488599 	241082 	23879 	570 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1134146 	598122 	85347 	4863 	118 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	11403 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	3142 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         8         9         8         9 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9         8        11         9 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         8         8         8         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         8         9        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         7        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1050      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.189999  1.159595  1.162329  1.157763  1.163306  1.147674  1.174564  1.177639  1.158333  1.139727  1.158687  1.151789  1.174391  1.160444  1.164842  1.168365 
dram[1]:  1.156419  1.153837  1.163170  1.163585  1.155423  1.158827  1.157399  1.169427  1.140551  1.149590  1.148985  1.156684  1.147839  1.159567  1.163198  1.175239 
dram[2]:  1.152703  1.165606  1.155428  1.160304  1.156580  1.235804  1.158454  1.192817  1.131434  1.141352  1.142016  1.156188  1.147022  1.180223  1.158924  1.185063 
dram[3]:  1.144907  1.153658  1.160256  1.165524  1.152074  1.159427  1.159325  1.183816  1.139414  1.145713  1.157237  1.147843  1.155609  1.146814  1.163083  1.176780 
dram[4]:  1.154835  1.155952  1.177694  1.153124  1.162364  1.165140  1.182173  1.163160  1.140810  1.132715  1.218889  1.151354  1.158816  1.152116  1.179853  1.183754 
dram[5]:  1.147411  1.157187  1.163749  1.163978  1.155699  1.162474  1.155136  1.169166  1.141913  1.145790  1.148508  1.143966  1.164253  1.157172  1.167215  1.174122 
average row locality = 2058754/1773275 = 1.160990
average row locality_1 = 1531772/1342304 = 1.141151
average row locality_2 = 526982/430971 = 1.222778
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14809     13229     13108     12414     14408     13261     14628     14086     14633     13230     13056     12566     13574     12358     13263     12886 
dram[1]:     13046     12342     12929     12494     13376     13401     13651     13870     13680     13429     12158     12373     12302     12394     12969     13095 
dram[2]:     13385     14134     12396     13475     13931     16203     13874     15475     13392     14143     12511     13152     12655     13889     12617     14242 
dram[3]:     12120     12566     12774     12933     13226     13873     13624     14596     13097     13409     12495     12427     12443     12188     12874     13316 
dram[4]:     13618     13127     14231     12667     13938     13917     14810     13912     13794     13181     14833     12620     12912     12247     13832     13395 
dram[5]:     12759     12604     12883     12680     13295     13661     13605     14206     13446     13236     12404     11917     12946     12114     12818     13354 
total reads: 1275415
bank skew: 16203/11917 = 1.36
chip skew: 219474/207509 = 1.06
number of total write accesses:
dram[0]:      9442      7980      7658      6984      8437      7469      8676      8202      9136      7782      8798      8326      9484      8253      8657      8217 
dram[1]:      7737      7088      7473      7020      7486      7592      7748      7948      8222      8035      7880      8135      8203      8295      8329      8406 
dram[2]:      8025      8769      6984      7923      8066     10195      8037      9468      7934      8716      8254      8915      8556      9791      8014      9560 
dram[3]:      6874      7241      7375      7459      7433      7991      7754      8679      7654      7972      8246      8196      8336      8098      8222      8618 
dram[4]:      8295      7823      8641      7246      8034      8089      8853      8038      8340      7815     10566      8386      8811      8143      9149      8727 
dram[5]:      7472      7273      7458      7238      7429      7782      7752      8325      7975      7859      8153      7678      8837      8021      8132      8642 
total reads: 783435
bank skew: 10566/6874 = 1.54
chip skew: 137207/125597 = 1.09
average mf latency per bank:
dram[0]:        902       815       978       973       947       914       810       773       712       635       669       613       671       610       790       734
dram[1]:        760       803       888       974       870       904       741       768       623       640       568       587       573       582       670       699
dram[2]:        867      1204      1034      1348       966      2046       822      1130       701       972       662       925       677       958       793      1123
dram[3]:        784       827       915       920       872       925       755       767       636       674       580       608       574       611       702       770
dram[4]:        962       865      1072       981      1048       983       907       825       778       690       860       658       736       664       873       810
dram[5]:        770       763       912       900       855       855       736       724       640       615       577       563       590       572       688       709
maximum mf latency per bank:
dram[0]:       5995      7236      5932      6544      8554     10170      5140      5556      5112      5266      6089      6757     10329      7390      7064      7250
dram[1]:       6820      9855      7335      7637     10361      7548      5679      6944      4345      4835      5840      6277     10709      6060      6853      8566
dram[2]:       5021      5581      5924      5727      9756      7464      7310      8390      6076      5396      4788      7130      7885      8490      5435      6874
dram[3]:       6109      6061      4645      5470      6872      7766      6904      6186      4260      4613      6195      5126      7128      7921      7326      6727
dram[4]:       4424      6231      5440      5155      7697      8292      8250      7081      4979      7841      6091      7453      6699      7144      5610      4753
dram[5]:       4687      6841      6513      7198      7620      6840      6949      5564      5514      4489      6663      5308      7044      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=931732 n_act=299970 n_pre=299957 n_req=218338 n_req_1=130373 n_req_2=87965 n_req_3=0 n_rd=430988 n_write=265623 bw_util=0.3907 bw_util_1=0.234 bw_util_2=0.1567 bw_util_3=0 blp=10.469499 blp_1= 3.887849 blp_2= 2.736194 blp_3= -nan
 n_activity=2222776 dram_eff=0.3917 dram_eff_1=0.2346 dram_eff_2=0.1571 dram_eff_3=0
bk0: 29618a 741440i bk1: 26458a 881486i bk2: 26214a 890820i bk3: 24824a 949040i bk4: 28815a 710602i bk5: 26518a 819733i bk6: 29252a 640289i bk7: 28172a 682142i bk8: 29266a 758752i bk9: 26460a 881227i bk10: 26111a 781924i bk11: 25128a 812092i bk12: 27146a 657554i bk13: 24710a 790434i bk14: 26524a 690236i bk15: 25772a 731464i 
bw_dist = 0.234	0.157	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6011
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=987929 n_act=287777 n_pre=287764 n_req=210318 n_req_1=122510 n_req_2=87808 n_req_3=0 n_rd=414984 n_write=249816 bw_util=0.3763 bw_util_1=0.2199 bw_util_2=0.1564 bw_util_3=0 blp=9.906480 blp_1= 3.775704 blp_2= 2.713721 blp_3= -nan
 n_activity=2205469 dram_eff=0.3802 dram_eff_1=0.2222 dram_eff_2=0.158 dram_eff_3=0
bk0: 26090a 973309i bk1: 24679a 1016108i bk2: 25858a 949018i bk3: 24982a 987396i bk4: 26748a 875878i bk5: 26798a 845523i bk6: 27302a 797441i bk7: 27738a 740192i bk8: 27360a 894725i bk9: 26858a 885656i bk10: 24310a 924580i bk11: 24746a 870726i bk12: 24604a 847005i bk13: 24787a 808733i bk14: 25934a 771764i bk15: 26190a 742190i 
bw_dist = 0.220	0.156	0.000	0.613	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9223
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=903927 n_act=306215 n_pre=306200 n_req=222366 n_req_1=134061 n_req_2=88305 n_req_3=0 n_rd=438913 n_write=273015 bw_util=0.3979 bw_util_1=0.2406 bw_util_2=0.1573 bw_util_3=0 blp=10.799266 blp_1= 3.961357 blp_2= 2.769948 blp_3= -nan
 n_activity=2226818 dram_eff=0.3982 dram_eff_1=0.2408 dram_eff_2=0.1574 dram_eff_3=0
bk0: 26768a 892768i bk1: 28268a 770903i bk2: 24790a 960231i bk3: 26948a 826179i bk4: 27862a 741442i bk5: 32406a 456723i bk6: 27748a 683782i bk7: 30949a 461432i bk8: 26776a 880563i bk9: 28286a 767690i bk10: 25018a 837360i bk11: 26304a 730678i bk12: 25300a 745953i bk13: 27778a 572758i bk14: 25230a 754066i bk15: 28482a 526005i 
bw_dist = 0.241	0.157	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6405
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=984050 n_act=288703 n_pre=288690 n_req=210741 n_req_1=123068 n_req_2=87673 n_req_3=0 n_rd=415893 n_write=250934 bw_util=0.3771 bw_util_1=0.2209 bw_util_2=0.1562 bw_util_3=0 blp=9.963057 blp_1= 3.778240 blp_2= 2.717297 blp_3= -nan
 n_activity=2207545 dram_eff=0.3806 dram_eff_1=0.223 dram_eff_2=0.1577 dram_eff_3=0
bk0: 24240a 1065909i bk1: 25130a 1000543i bk2: 25548a 971945i bk3: 25864a 917982i bk4: 26450a 881991i bk5: 27742a 786183i bk6: 27238a 796359i bk7: 29192a 648051i bk8: 26194a 956030i bk9: 26814a 878654i bk10: 24990a 881097i bk11: 24851a 856321i bk12: 24884a 825096i bk13: 24376a 835615i bk14: 25748a 767035i bk15: 26632a 706588i 
bw_dist = 0.221	0.156	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.076
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=921564 n_act=302076 n_pre=302065 n_req=219930 n_req_1=131812 n_req_2=88118 n_req_3=0 n_rd=434040 n_write=268525 bw_util=0.3936 bw_util_1=0.2366 bw_util_2=0.157 bw_util_3=0 blp=10.579880 blp_1= 3.913543 blp_2= 2.753628 blp_3= -nan
 n_activity=2223535 dram_eff=0.3944 dram_eff_1=0.2371 dram_eff_2=0.1573 dram_eff_3=0
bk0: 27236a 874119i bk1: 26248a 902616i bk2: 28462a 764222i bk3: 25330a 907052i bk4: 27872a 767242i bk5: 27834a 724606i bk6: 29616a 607292i bk7: 27824a 674307i bk8: 27588a 855018i bk9: 26362a 887618i bk10: 29664a 589075i bk11: 25236a 798324i bk12: 25824a 724116i bk13: 24492a 794023i bk14: 27662a 620663i bk15: 26790a 659872i 
bw_dist = 0.237	0.157	0.000	0.604	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0949
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=984753 n_act=288511 n_pre=288497 n_req=210740 n_req_1=122960 n_req_2=87780 n_req_3=0 n_rd=415831 n_write=250678 bw_util=0.3771 bw_util_1=0.2207 bw_util_2=0.1564 bw_util_3=0 blp=9.934459 blp_1= 3.772846 blp_2= 2.713355 blp_3= -nan
 n_activity=2207969 dram_eff=0.3805 dram_eff_1=0.2227 dram_eff_2=0.1578 dram_eff_3=0
bk0: 25518a 1000008i bk1: 25207a 995427i bk2: 25764a 955280i bk3: 25360a 953684i bk4: 26590a 882201i bk5: 27322a 806759i bk6: 27210a 795238i bk7: 28412a 698846i bk8: 26890a 913939i bk9: 26470a 900814i bk10: 24804a 889966i bk11: 23832a 928886i bk12: 25890a 762228i bk13: 24221a 844353i bk14: 25633a 793741i bk15: 26708a 713250i 
bw_dist = 0.221	0.156	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160461, Miss = 111493, Miss_rate = 0.695, Pending_hits = 2478, Reservation_fails = 92367
L2_cache_bank[1]: Access = 148426, Miss = 104045, Miss_rate = 0.701, Pending_hits = 1778, Reservation_fails = 46142
L2_cache_bank[2]: Access = 151185, Miss = 104133, Miss_rate = 0.689, Pending_hits = 1676, Reservation_fails = 36721
L2_cache_bank[3]: Access = 148757, Miss = 103415, Miss_rate = 0.695, Pending_hits = 1596, Reservation_fails = 48021
L2_cache_bank[4]: Access = 150046, Miss = 104778, Miss_rate = 0.698, Pending_hits = 1858, Reservation_fails = 32823
L2_cache_bank[5]: Access = 174558, Miss = 114735, Miss_rate = 0.657, Pending_hits = 2537, Reservation_fails = 109017
L2_cache_bank[6]: Access = 149125, Miss = 102664, Miss_rate = 0.688, Pending_hits = 1621, Reservation_fails = 33788
L2_cache_bank[7]: Access = 153441, Miss = 105320, Miss_rate = 0.686, Pending_hits = 1679, Reservation_fails = 45908
L2_cache_bank[8]: Access = 160847, Miss = 111985, Miss_rate = 0.696, Pending_hits = 2576, Reservation_fails = 90071
L2_cache_bank[9]: Access = 151564, Miss = 105082, Miss_rate = 0.693, Pending_hits = 1908, Reservation_fails = 48706
L2_cache_bank[10]: Access = 150698, Miss = 104165, Miss_rate = 0.691, Pending_hits = 1690, Reservation_fails = 37269
L2_cache_bank[11]: Access = 152161, Miss = 103786, Miss_rate = 0.682, Pending_hits = 1769, Reservation_fails = 48635
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160461, Miss = 111493 (0.695), PendingHit = 2478 (0.0154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148426, Miss = 104045 (0.701), PendingHit = 1778 (0.012)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151185, Miss = 104133 (0.689), PendingHit = 1676 (0.0111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148757, Miss = 103415 (0.695), PendingHit = 1596 (0.0107)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150046, Miss = 104778 (0.698), PendingHit = 1858 (0.0124)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174558, Miss = 114735 (0.657), PendingHit = 2537 (0.0145)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 149125, Miss = 102664 (0.688), PendingHit = 1621 (0.0109)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 153441, Miss = 105320 (0.686), PendingHit = 1679 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160847, Miss = 111985 (0.696), PendingHit = 2576 (0.016)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151564, Miss = 105082 (0.693), PendingHit = 1908 (0.0126)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150698, Miss = 104165 (0.691), PendingHit = 1690 (0.0112)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152161, Miss = 103786 (0.682), PendingHit = 1769 (0.0116)
L2 Cache Total Miss Rate = 0.689
Stream 1: L2 Cache Miss Rate = 0.815
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 939082
Stream 1: Misses  = 764970
Stream 2: Accesses  = 912187
Stream 2: Misses  = 510631
Stream 1+2: Accesses  = 1851269
Stream 1+2: Misses  = 1275601
Total Accesses  = 1851269
MPKI-CORES
CORE_L2MPKI_0	70.540
CORE_L2MPKI_1	75.324
CORE_L2MPKI_2	66.553
CORE_L2MPKI_3	78.108
CORE_L2MPKI_4	69.025
CORE_L2MPKI_5	76.059
CORE_L2MPKI_6	71.781
CORE_L2MPKI_7	77.567
CORE_L2MPKI_8	71.023
CORE_L2MPKI_9	78.511
CORE_L2MPKI_10	74.560
CORE_L2MPKI_11	78.744
CORE_L2MPKI_12	75.542
CORE_L2MPKI_13	82.940
CORE_L2MPKI_14	79.256
CORE_L2MPKI_15	85.387
CORE_L2MPKI_16	76.170
CORE_L2MPKI_17	82.362
CORE_L2MPKI_18	80.296
CORE_L2MPKI_19	83.597
CORE_L2MPKI_20	80.220
CORE_L2MPKI_21	82.104
CORE_L2MPKI_22	78.541
CORE_L2MPKI_23	85.565
CORE_L2MPKI_24	77.769
CORE_L2MPKI_25	81.568
CORE_L2MPKI_26	83.360
CORE_L2MPKI_27	83.937
CORE_L2MPKI_28	78.892
CORE_L2MPKI_29	78.269
CORE_L2MPKI_30	2.906
CORE_L2MPKI_31	2.924
CORE_L2MPKI_32	2.792
CORE_L2MPKI_33	2.770
CORE_L2MPKI_34	2.718
CORE_L2MPKI_35	2.938
CORE_L2MPKI_36	2.815
CORE_L2MPKI_37	2.719
CORE_L2MPKI_38	2.847
CORE_L2MPKI_39	2.755
CORE_L2MPKI_40	2.890
CORE_L2MPKI_41	2.771
CORE_L2MPKI_42	2.794
CORE_L2MPKI_43	2.821
CORE_L2MPKI_44	2.786
CORE_L2MPKI_45	2.954
CORE_L2MPKI_46	2.700
CORE_L2MPKI_47	2.794
CORE_L2MPKI_48	2.709
CORE_L2MPKI_49	2.723
CORE_L2MPKI_50	2.989
CORE_L2MPKI_51	2.692
CORE_L2MPKI_52	2.691
CORE_L2MPKI_53	2.798
CORE_L2MPKI_54	3.044
CORE_L2MPKI_55	2.845
CORE_L2MPKI_56	2.780
CORE_L2MPKI_57	2.967
CORE_L2MPKI_58	2.779
CORE_L2MPKI_59	3.028
Avg_MPKI_Stream1= 78.119
Avg_MPKI_Stream2= 2.825
MISSES-CORES
CORE_MISSES_0	19557
CORE_MISSES_1	22385
CORE_MISSES_2	16880
CORE_MISSES_3	25657
CORE_MISSES_4	17169
CORE_MISSES_5	24514
CORE_MISSES_6	20218
CORE_MISSES_7	26435
CORE_MISSES_8	20457
CORE_MISSES_9	26131
CORE_MISSES_10	23809
CORE_MISSES_11	25241
CORE_MISSES_12	23956
CORE_MISSES_13	29524
CORE_MISSES_14	28063
CORE_MISSES_15	31958
CORE_MISSES_16	24423
CORE_MISSES_17	27331
CORE_MISSES_18	27735
CORE_MISSES_19	28554
CORE_MISSES_20	26266
CORE_MISSES_21	28919
CORE_MISSES_22	24153
CORE_MISSES_23	31395
CORE_MISSES_24	25528
CORE_MISSES_25	27694
CORE_MISSES_26	29711
CORE_MISSES_27	29965
CORE_MISSES_28	27909
CORE_MISSES_29	23433
CORE_MISSES_30	17672
CORE_MISSES_31	17939
CORE_MISSES_32	17774
CORE_MISSES_33	16250
CORE_MISSES_34	17556
CORE_MISSES_35	17014
CORE_MISSES_36	16830
CORE_MISSES_37	16659
CORE_MISSES_38	17342
CORE_MISSES_39	17342
CORE_MISSES_40	18108
CORE_MISSES_41	16644
CORE_MISSES_42	17451
CORE_MISSES_43	16525
CORE_MISSES_44	17318
CORE_MISSES_45	15855
CORE_MISSES_46	17300
CORE_MISSES_47	17205
CORE_MISSES_48	17257
CORE_MISSES_49	17179
CORE_MISSES_50	16756
CORE_MISSES_51	16558
CORE_MISSES_52	17190
CORE_MISSES_53	16461
CORE_MISSES_54	17107
CORE_MISSES_55	15755
CORE_MISSES_56	17518
CORE_MISSES_57	16976
CORE_MISSES_58	16683
CORE_MISSES_59	16407
L2_MISSES = 1275601
L2_total_cache_accesses = 1851269
L2_total_cache_misses = 1275601
L2_total_cache_miss_rate = 0.6890
L2_total_cache_pending_hits = 23166
L2_total_cache_reservation_fails = 669468
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 163840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1163671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 607567
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3018
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 330
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3870
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 374488
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 11327
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 95708
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 47093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6724
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1546
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 100
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4214
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6342145
icnt_total_pkts_simt_to_mem=2871270
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.7699
gpu_ipc_2 =     107.2369
gpu_tot_sim_cycle_stream_1 = 1688083
gpu_tot_sim_cycle_stream_2 = 1688072
gpu_sim_insn_1 = 9740096
gpu_sim_insn_2 = 181023552
gpu_sim_cycle = 1688084
gpu_sim_insn = 190763648
gpu_ipc =     113.0060
gpu_tot_sim_cycle = 1688084
gpu_tot_sim_insn = 190763648
gpu_tot_ipc =     113.0060
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6206735
gpu_stall_icnt2sh    = 1705098
gpu_total_sim_rate=86631

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3146306
	L1I_total_cache_misses = 11794
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 14322, Miss = 14322, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31291
	L1D_cache_core[31]: Access = 14384, Miss = 14384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28174
	L1D_cache_core[32]: Access = 14918, Miss = 14918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25597
	L1D_cache_core[33]: Access = 13744, Miss = 13744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34448
	L1D_cache_core[34]: Access = 15157, Miss = 15157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17739
	L1D_cache_core[35]: Access = 13636, Miss = 13636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37255
	L1D_cache_core[36]: Access = 14034, Miss = 14034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33484
	L1D_cache_core[37]: Access = 14377, Miss = 14377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22272
	L1D_cache_core[38]: Access = 14329, Miss = 14329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27890
	L1D_cache_core[39]: Access = 14711, Miss = 14711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16456
	L1D_cache_core[40]: Access = 14778, Miss = 14778, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23189
	L1D_cache_core[41]: Access = 14072, Miss = 14072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34592
	L1D_cache_core[42]: Access = 14630, Miss = 14630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24318
	L1D_cache_core[43]: Access = 13749, Miss = 13749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25836
	L1D_cache_core[44]: Access = 14622, Miss = 14622, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28476
	L1D_cache_core[45]: Access = 12616, Miss = 12616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32395
	L1D_cache_core[46]: Access = 15010, Miss = 15010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20244
	L1D_cache_core[47]: Access = 14529, Miss = 14529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28716
	L1D_cache_core[48]: Access = 14930, Miss = 14930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16722
	L1D_cache_core[49]: Access = 14824, Miss = 14824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21391
	L1D_cache_core[50]: Access = 13142, Miss = 13142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26325
	L1D_cache_core[51]: Access = 14418, Miss = 14418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32145
	L1D_cache_core[52]: Access = 15010, Miss = 15010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20772
	L1D_cache_core[53]: Access = 13890, Miss = 13890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40866
	L1D_cache_core[54]: Access = 13233, Miss = 13233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33274
	L1D_cache_core[55]: Access = 13023, Miss = 13023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29398
	L1D_cache_core[56]: Access = 14756, Miss = 14756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23332
	L1D_cache_core[57]: Access = 13466, Miss = 13466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39323
	L1D_cache_core[58]: Access = 14225, Miss = 14225, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29140
	L1D_cache_core[59]: Access = 12799, Miss = 12799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37706
	L1D_total_cache_accesses = 427254
	L1D_total_cache_misses = 427254
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 867599
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 269130
	L1C_total_cache_misses = 5865
	L1C_total_cache_miss_rate = 0.0218
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 1295460
	L1T_total_cache_misses = 481523
	L1T_total_cache_miss_rate = 0.3717
	L1T_total_cache_pending_hits = 813937
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 400626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 816163
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 263265
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5865
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 813937
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 481523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51436
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3134512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11794
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
512, 32, 531, 32, 531, 32, 526, 32, 527, 33, 526, 19, 526, 32, 526, 11, 527, 11, 527, 32, 526, 32, 508, 33, 507, 11, 508, 11, 507, 10, 507, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 1688084, 4347, 1683736 
shader 1 total_cycles, active_cycles, idle cycles = 1688084, 4659, 1683425 
shader 2 total_cycles, active_cycles, idle cycles = 1688084, 3979, 1684105 
shader 3 total_cycles, active_cycles, idle cycles = 1688084, 5149, 1682935 
shader 4 total_cycles, active_cycles, idle cycles = 1688084, 3902, 1684182 
shader 5 total_cycles, active_cycles, idle cycles = 1688084, 5053, 1683031 
shader 6 total_cycles, active_cycles, idle cycles = 1688084, 4418, 1683666 
shader 7 total_cycles, active_cycles, idle cycles = 1688084, 5352, 1682732 
shader 8 total_cycles, active_cycles, idle cycles = 1688084, 4517, 1683567 
shader 9 total_cycles, active_cycles, idle cycles = 1688084, 5221, 1682863 
shader 10 total_cycles, active_cycles, idle cycles = 1688084, 5006, 1683077 
shader 11 total_cycles, active_cycles, idle cycles = 1688084, 5026, 1683058 
shader 12 total_cycles, active_cycles, idle cycles = 1688084, 4971, 1683113 
shader 13 total_cycles, active_cycles, idle cycles = 1688084, 5590, 1682494 
shader 14 total_cycles, active_cycles, idle cycles = 1688084, 5559, 1682524 
shader 15 total_cycles, active_cycles, idle cycles = 1688084, 5875, 1682208 
shader 16 total_cycles, active_cycles, idle cycles = 1688084, 5028, 1683056 
shader 17 total_cycles, active_cycles, idle cycles = 1688084, 5203, 1682880 
shader 18 total_cycles, active_cycles, idle cycles = 1688084, 5424, 1682659 
shader 19 total_cycles, active_cycles, idle cycles = 1688084, 5364, 1682720 
shader 20 total_cycles, active_cycles, idle cycles = 1688084, 5132, 1682952 
shader 21 total_cycles, active_cycles, idle cycles = 1688084, 5530, 1682553 
shader 22 total_cycles, active_cycles, idle cycles = 1688084, 4821, 1683262 
shader 23 total_cycles, active_cycles, idle cycles = 1688084, 5760, 1682324 
shader 24 total_cycles, active_cycles, idle cycles = 1688084, 5147, 1682936 
shader 25 total_cycles, active_cycles, idle cycles = 1688084, 5332, 1682752 
shader 26 total_cycles, active_cycles, idle cycles = 1688084, 5596, 1682488 
shader 27 total_cycles, active_cycles, idle cycles = 1688084, 5605, 1682479 
shader 28 total_cycles, active_cycles, idle cycles = 1688084, 5554, 1682529 
shader 29 total_cycles, active_cycles, idle cycles = 1688084, 4694, 1683390 
shader 30 total_cycles, active_cycles, idle cycles = 1688084, 96032, 1592052 
shader 31 total_cycles, active_cycles, idle cycles = 1688084, 96920, 1591164 
shader 32 total_cycles, active_cycles, idle cycles = 1688084, 100546, 1587538 
shader 33 total_cycles, active_cycles, idle cycles = 1688084, 92684, 1595400 
shader 34 total_cycles, active_cycles, idle cycles = 1688084, 101992, 1586092 
shader 35 total_cycles, active_cycles, idle cycles = 1688084, 91452, 1596631 
shader 36 total_cycles, active_cycles, idle cycles = 1688084, 94411, 1593672 
shader 37 total_cycles, active_cycles, idle cycles = 1688084, 96777, 1591307 
shader 38 total_cycles, active_cycles, idle cycles = 1688084, 96188, 1591895 
shader 39 total_cycles, active_cycles, idle cycles = 1688084, 99391, 1588693 
shader 40 total_cycles, active_cycles, idle cycles = 1688084, 98945, 1589139 
shader 41 total_cycles, active_cycles, idle cycles = 1688084, 94858, 1593226 
shader 42 total_cycles, active_cycles, idle cycles = 1688084, 98620, 1589464 
shader 43 total_cycles, active_cycles, idle cycles = 1688084, 92526, 1595558 
shader 44 total_cycles, active_cycles, idle cycles = 1688084, 98162, 1589922 
shader 45 total_cycles, active_cycles, idle cycles = 1688084, 84783, 1603300 
shader 46 total_cycles, active_cycles, idle cycles = 1688084, 101179, 1586904 
shader 47 total_cycles, active_cycles, idle cycles = 1688084, 97248, 1590835 
shader 48 total_cycles, active_cycles, idle cycles = 1688084, 100608, 1587475 
shader 49 total_cycles, active_cycles, idle cycles = 1688084, 99641, 1588442 
shader 50 total_cycles, active_cycles, idle cycles = 1688084, 88554, 1599529 
shader 51 total_cycles, active_cycles, idle cycles = 1688084, 97128, 1590956 
shader 52 total_cycles, active_cycles, idle cycles = 1688084, 100841, 1587242 
shader 53 total_cycles, active_cycles, idle cycles = 1688084, 92926, 1595158 
shader 54 total_cycles, active_cycles, idle cycles = 1688084, 88777, 1599307 
shader 55 total_cycles, active_cycles, idle cycles = 1688084, 87474, 1600609 
shader 56 total_cycles, active_cycles, idle cycles = 1688084, 99505, 1588578 
shader 57 total_cycles, active_cycles, idle cycles = 1688084, 90371, 1597712 
shader 58 total_cycles, active_cycles, idle cycles = 1688084, 94838, 1593245 
shader 59 total_cycles, active_cycles, idle cycles = 1688084, 85604, 1602480 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 32 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 256 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 512 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 96 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 512 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 12928 
warps_exctd_sm 31 = 13408 
warps_exctd_sm 32 = 13568 
warps_exctd_sm 33 = 12928 
warps_exctd_sm 34 = 13760 
warps_exctd_sm 35 = 12544 
warps_exctd_sm 36 = 12864 
warps_exctd_sm 37 = 13248 
warps_exctd_sm 38 = 13088 
warps_exctd_sm 39 = 13472 
warps_exctd_sm 40 = 13408 
warps_exctd_sm 41 = 12992 
warps_exctd_sm 42 = 13280 
warps_exctd_sm 43 = 12576 
warps_exctd_sm 44 = 13408 
warps_exctd_sm 45 = 11680 
warps_exctd_sm 46 = 13440 
warps_exctd_sm 47 = 13120 
warps_exctd_sm 48 = 13792 
warps_exctd_sm 49 = 13568 
warps_exctd_sm 50 = 12256 
warps_exctd_sm 51 = 13248 
warps_exctd_sm 52 = 13376 
warps_exctd_sm 53 = 12800 
warps_exctd_sm 54 = 12224 
warps_exctd_sm 55 = 12256 
warps_exctd_sm 56 = 13440 
warps_exctd_sm 57 = 12416 
warps_exctd_sm 58 = 13088 
warps_exctd_sm 59 = 12160 
gpgpu_n_tot_thrd_icount = 192749632
gpgpu_n_tot_w_icount = 6023426
gpgpu_n_stall_shd_mem = 60673862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1338119
gpgpu_n_mem_write_global = 26628
gpgpu_n_mem_texture = 481523
gpgpu_n_mem_const = 3740
gpgpu_n_load_insn  = 13734336
gpgpu_n_store_insn = 390336
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 6184128
gpgpu_n_const_mem_insn = 6574464
gpgpu_n_param_mem_insn = 2037696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 51431793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108671486	W0_Idle:8757441	W0_Scoreboard:79117539	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6023614
Warp Occupancy Distribution:
Stall:99775271	W0_Idle:1183561	W0_Scoreboard:20570	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:305638
Warp Occupancy Distribution:
Stall:8896215	W0_Idle:7573880	W0_Scoreboard:79096969	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5717976
warp_utilization0: 0.029736
warp_utilization1: 0.003018
warp_utilization2: 0.056454
traffic_breakdown_coretomem[CONST_ACC_R] = 29920 {8:3740,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3205008 {8:400626,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2471520 {40:9402,72:3864,136:13362,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 37866088 {40:932032,72:2467,136:2994,}
traffic_breakdown_coretomem[INST_ACC_R] = 13920 {8:1740,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3852184 {8:481523,}
traffic_breakdown_memtocore[CONST_ACC_R] = 269280 {72:3740,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54485136 {136:400626,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 213024 {8:26628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 37834296 {40:931251,72:2465,136:2991,}
traffic_breakdown_memtocore[INST_ACC_R] = 236640 {136:1740,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 65487128 {136:481523,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 905 
averagemflatency_1 = 949 
averagemflatency_2= 860 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 1688083 
mrq_lat_table:616976 	21870 	40331 	75486 	180475 	307327 	406310 	321232 	86424 	2323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	14961 	15539 	19857 	79876 	309239 	773756 	569854 	64846 	1283 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	142001 	88448 	189958 	127991 	183473 	365488 	488599 	241082 	23879 	570 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1134146 	598122 	85347 	4863 	118 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	11403 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	3142 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         8         9         8         9 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9         8        11         9 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         8         8         8         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         8         9        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         7        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1050      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.189999  1.159595  1.162329  1.157763  1.163306  1.147674  1.174564  1.177639  1.158333  1.139727  1.158687  1.151789  1.174391  1.160444  1.164842  1.168365 
dram[1]:  1.156419  1.153837  1.163170  1.163585  1.155423  1.158827  1.157399  1.169427  1.140551  1.149590  1.148985  1.156684  1.147839  1.159567  1.163198  1.175239 
dram[2]:  1.152703  1.165606  1.155428  1.160304  1.156580  1.235804  1.158454  1.192817  1.131434  1.141352  1.142016  1.156188  1.147022  1.180223  1.158924  1.185063 
dram[3]:  1.144907  1.153658  1.160256  1.165524  1.152074  1.159427  1.159325  1.183816  1.139414  1.145713  1.157237  1.147843  1.155609  1.146814  1.163083  1.176780 
dram[4]:  1.154835  1.155952  1.177694  1.153124  1.162364  1.165140  1.182173  1.163160  1.140810  1.132715  1.218889  1.151354  1.158816  1.152116  1.179853  1.183754 
dram[5]:  1.147411  1.157187  1.163749  1.163978  1.155699  1.162474  1.155136  1.169166  1.141913  1.145790  1.148508  1.143966  1.164253  1.157172  1.167215  1.174122 
average row locality = 2058754/1773275 = 1.160990
average row locality_1 = 1531772/1342304 = 1.141151
average row locality_2 = 526982/430971 = 1.222778
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14809     13229     13108     12414     14408     13261     14628     14086     14633     13230     13056     12566     13574     12358     13263     12886 
dram[1]:     13046     12342     12929     12494     13376     13401     13651     13870     13680     13429     12158     12373     12302     12394     12969     13095 
dram[2]:     13385     14134     12396     13475     13931     16203     13874     15475     13392     14143     12511     13152     12655     13889     12617     14242 
dram[3]:     12120     12566     12774     12933     13226     13873     13624     14596     13097     13409     12495     12427     12443     12188     12874     13316 
dram[4]:     13618     13127     14231     12667     13938     13917     14810     13912     13794     13181     14833     12620     12912     12247     13832     13395 
dram[5]:     12759     12604     12883     12680     13295     13661     13605     14206     13446     13236     12404     11917     12946     12114     12818     13354 
total reads: 1275415
bank skew: 16203/11917 = 1.36
chip skew: 219474/207509 = 1.06
number of total write accesses:
dram[0]:      9442      7980      7658      6984      8437      7469      8676      8202      9136      7782      8798      8326      9484      8253      8657      8217 
dram[1]:      7737      7088      7473      7020      7486      7592      7748      7948      8222      8035      7880      8135      8203      8295      8329      8406 
dram[2]:      8025      8769      6984      7923      8066     10195      8037      9468      7934      8716      8254      8915      8556      9791      8014      9560 
dram[3]:      6874      7241      7375      7459      7433      7991      7754      8679      7654      7972      8246      8196      8336      8098      8222      8618 
dram[4]:      8295      7823      8641      7246      8034      8089      8853      8038      8340      7815     10566      8386      8811      8143      9149      8727 
dram[5]:      7472      7273      7458      7238      7429      7782      7752      8325      7975      7859      8153      7678      8837      8021      8132      8642 
total reads: 783435
bank skew: 10566/6874 = 1.54
chip skew: 137207/125597 = 1.09
average mf latency per bank:
dram[0]:        902       815       978       973       947       914       810       773       712       635       669       613       671       610       790       734
dram[1]:        760       803       888       974       870       904       741       768       623       640       568       587       573       582       670       699
dram[2]:        867      1204      1034      1348       966      2046       822      1130       701       972       662       925       677       958       793      1123
dram[3]:        784       827       915       920       872       925       755       767       636       674       580       608       574       611       702       770
dram[4]:        962       865      1072       981      1048       983       907       825       778       690       860       658       736       664       873       810
dram[5]:        770       763       912       900       855       855       736       724       640       615       577       563       590       572       688       709
maximum mf latency per bank:
dram[0]:       5995      7236      5932      6544      8554     10170      5140      5556      5112      5266      6089      6757     10329      7390      7064      7250
dram[1]:       6820      9855      7335      7637     10361      7548      5679      6944      4345      4835      5840      6277     10709      6060      6853      8566
dram[2]:       5021      5581      5924      5727      9756      7464      7310      8390      6076      5396      4788      7130      7885      8490      5435      6874
dram[3]:       6109      6061      4645      5470      6872      7766      6904      6186      4260      4613      6195      5126      7128      7921      7326      6727
dram[4]:       4424      6231      5440      5155      7697      8292      8250      7081      4979      7841      6091      7453      6699      7144      5610      4753
dram[5]:       4687      6841      6513      7198      7620      6840      6949      5564      5514      4489      6663      5308      7044      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=931732 n_act=299970 n_pre=299957 n_req=218338 n_req_1=130373 n_req_2=87965 n_req_3=0 n_rd=430988 n_write=265623 bw_util=0.3907 bw_util_1=0.234 bw_util_2=0.1567 bw_util_3=0 blp=10.469499 blp_1= 3.887849 blp_2= 2.736194 blp_3= -nan
 n_activity=2222776 dram_eff=0.3917 dram_eff_1=0.2346 dram_eff_2=0.1571 dram_eff_3=0
bk0: 29618a 741440i bk1: 26458a 881486i bk2: 26214a 890820i bk3: 24824a 949040i bk4: 28815a 710602i bk5: 26518a 819733i bk6: 29252a 640289i bk7: 28172a 682142i bk8: 29266a 758752i bk9: 26460a 881227i bk10: 26111a 781924i bk11: 25128a 812092i bk12: 27146a 657554i bk13: 24710a 790434i bk14: 26524a 690236i bk15: 25772a 731464i 
bw_dist = 0.234	0.157	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6011
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=987929 n_act=287777 n_pre=287764 n_req=210318 n_req_1=122510 n_req_2=87808 n_req_3=0 n_rd=414984 n_write=249816 bw_util=0.3763 bw_util_1=0.2199 bw_util_2=0.1564 bw_util_3=0 blp=9.906480 blp_1= 3.775704 blp_2= 2.713721 blp_3= -nan
 n_activity=2205469 dram_eff=0.3802 dram_eff_1=0.2222 dram_eff_2=0.158 dram_eff_3=0
bk0: 26090a 973309i bk1: 24679a 1016108i bk2: 25858a 949018i bk3: 24982a 987396i bk4: 26748a 875878i bk5: 26798a 845523i bk6: 27302a 797441i bk7: 27738a 740192i bk8: 27360a 894725i bk9: 26858a 885656i bk10: 24310a 924580i bk11: 24746a 870726i bk12: 24604a 847005i bk13: 24787a 808733i bk14: 25934a 771764i bk15: 26190a 742190i 
bw_dist = 0.220	0.156	0.000	0.613	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9223
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=903927 n_act=306215 n_pre=306200 n_req=222366 n_req_1=134061 n_req_2=88305 n_req_3=0 n_rd=438913 n_write=273015 bw_util=0.3979 bw_util_1=0.2406 bw_util_2=0.1573 bw_util_3=0 blp=10.799266 blp_1= 3.961357 blp_2= 2.769948 blp_3= -nan
 n_activity=2226818 dram_eff=0.3982 dram_eff_1=0.2408 dram_eff_2=0.1574 dram_eff_3=0
bk0: 26768a 892768i bk1: 28268a 770903i bk2: 24790a 960231i bk3: 26948a 826179i bk4: 27862a 741442i bk5: 32406a 456723i bk6: 27748a 683782i bk7: 30949a 461432i bk8: 26776a 880563i bk9: 28286a 767690i bk10: 25018a 837360i bk11: 26304a 730678i bk12: 25300a 745953i bk13: 27778a 572758i bk14: 25230a 754066i bk15: 28482a 526005i 
bw_dist = 0.241	0.157	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6405
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=984050 n_act=288703 n_pre=288690 n_req=210741 n_req_1=123068 n_req_2=87673 n_req_3=0 n_rd=415893 n_write=250934 bw_util=0.3771 bw_util_1=0.2209 bw_util_2=0.1562 bw_util_3=0 blp=9.963057 blp_1= 3.778240 blp_2= 2.717297 blp_3= -nan
 n_activity=2207545 dram_eff=0.3806 dram_eff_1=0.223 dram_eff_2=0.1577 dram_eff_3=0
bk0: 24240a 1065909i bk1: 25130a 1000543i bk2: 25548a 971945i bk3: 25864a 917982i bk4: 26450a 881991i bk5: 27742a 786183i bk6: 27238a 796359i bk7: 29192a 648051i bk8: 26194a 956030i bk9: 26814a 878654i bk10: 24990a 881097i bk11: 24851a 856321i bk12: 24884a 825096i bk13: 24376a 835615i bk14: 25748a 767035i bk15: 26632a 706588i 
bw_dist = 0.221	0.156	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.076
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=921564 n_act=302076 n_pre=302065 n_req=219930 n_req_1=131812 n_req_2=88118 n_req_3=0 n_rd=434040 n_write=268525 bw_util=0.3936 bw_util_1=0.2366 bw_util_2=0.157 bw_util_3=0 blp=10.579880 blp_1= 3.913543 blp_2= 2.753628 blp_3= -nan
 n_activity=2223535 dram_eff=0.3944 dram_eff_1=0.2371 dram_eff_2=0.1573 dram_eff_3=0
bk0: 27236a 874119i bk1: 26248a 902616i bk2: 28462a 764222i bk3: 25330a 907052i bk4: 27872a 767242i bk5: 27834a 724606i bk6: 29616a 607292i bk7: 27824a 674307i bk8: 27588a 855018i bk9: 26362a 887618i bk10: 29664a 589075i bk11: 25236a 798324i bk12: 25824a 724116i bk13: 24492a 794023i bk14: 27662a 620663i bk15: 26790a 659872i 
bw_dist = 0.237	0.157	0.000	0.604	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0949
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2228270 n_nop=984753 n_act=288511 n_pre=288497 n_req=210740 n_req_1=122960 n_req_2=87780 n_req_3=0 n_rd=415831 n_write=250678 bw_util=0.3771 bw_util_1=0.2207 bw_util_2=0.1564 bw_util_3=0 blp=9.934459 blp_1= 3.772846 blp_2= 2.713355 blp_3= -nan
 n_activity=2207969 dram_eff=0.3805 dram_eff_1=0.2227 dram_eff_2=0.1578 dram_eff_3=0
bk0: 25518a 1000008i bk1: 25207a 995427i bk2: 25764a 955280i bk3: 25360a 953684i bk4: 26590a 882201i bk5: 27322a 806759i bk6: 27210a 795238i bk7: 28412a 698846i bk8: 26890a 913939i bk9: 26470a 900814i bk10: 24804a 889966i bk11: 23832a 928886i bk12: 25890a 762228i bk13: 24221a 844353i bk14: 25633a 793741i bk15: 26708a 713250i 
bw_dist = 0.221	0.156	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160461, Miss = 111493, Miss_rate = 0.695, Pending_hits = 2478, Reservation_fails = 92367
L2_cache_bank[1]: Access = 148426, Miss = 104045, Miss_rate = 0.701, Pending_hits = 1778, Reservation_fails = 46142
L2_cache_bank[2]: Access = 151185, Miss = 104133, Miss_rate = 0.689, Pending_hits = 1676, Reservation_fails = 36721
L2_cache_bank[3]: Access = 148757, Miss = 103415, Miss_rate = 0.695, Pending_hits = 1596, Reservation_fails = 48021
L2_cache_bank[4]: Access = 150046, Miss = 104778, Miss_rate = 0.698, Pending_hits = 1858, Reservation_fails = 32823
L2_cache_bank[5]: Access = 174558, Miss = 114735, Miss_rate = 0.657, Pending_hits = 2537, Reservation_fails = 109017
L2_cache_bank[6]: Access = 149125, Miss = 102664, Miss_rate = 0.688, Pending_hits = 1621, Reservation_fails = 33788
L2_cache_bank[7]: Access = 153441, Miss = 105320, Miss_rate = 0.686, Pending_hits = 1679, Reservation_fails = 45908
L2_cache_bank[8]: Access = 160847, Miss = 111985, Miss_rate = 0.696, Pending_hits = 2576, Reservation_fails = 90071
L2_cache_bank[9]: Access = 151564, Miss = 105082, Miss_rate = 0.693, Pending_hits = 1908, Reservation_fails = 48706
L2_cache_bank[10]: Access = 150698, Miss = 104165, Miss_rate = 0.691, Pending_hits = 1690, Reservation_fails = 37269
L2_cache_bank[11]: Access = 152161, Miss = 103786, Miss_rate = 0.682, Pending_hits = 1769, Reservation_fails = 48635
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160461, Miss = 111493 (0.695), PendingHit = 2478 (0.0154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148426, Miss = 104045 (0.701), PendingHit = 1778 (0.012)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151185, Miss = 104133 (0.689), PendingHit = 1676 (0.0111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148757, Miss = 103415 (0.695), PendingHit = 1596 (0.0107)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150046, Miss = 104778 (0.698), PendingHit = 1858 (0.0124)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174558, Miss = 114735 (0.657), PendingHit = 2537 (0.0145)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 149125, Miss = 102664 (0.688), PendingHit = 1621 (0.0109)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 153441, Miss = 105320 (0.686), PendingHit = 1679 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160847, Miss = 111985 (0.696), PendingHit = 2576 (0.016)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151564, Miss = 105082 (0.693), PendingHit = 1908 (0.0126)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150698, Miss = 104165 (0.691), PendingHit = 1690 (0.0112)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152161, Miss = 103786 (0.682), PendingHit = 1769 (0.0116)
L2 Cache Total Miss Rate = 0.689
Stream 1: L2 Cache Miss Rate = 0.815
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 939082
Stream 1: Misses  = 764970
Stream 2: Accesses  = 912187
Stream 2: Misses  = 510631
Stream 1+2: Accesses  = 1851269
Stream 1+2: Misses  = 1275601
Total Accesses  = 1851269
MPKI-CORES
CORE_L2MPKI_0	70.540
CORE_L2MPKI_1	75.324
CORE_L2MPKI_2	66.553
CORE_L2MPKI_3	78.108
CORE_L2MPKI_4	69.025
CORE_L2MPKI_5	76.059
CORE_L2MPKI_6	71.781
CORE_L2MPKI_7	77.567
CORE_L2MPKI_8	71.023
CORE_L2MPKI_9	78.511
CORE_L2MPKI_10	74.560
CORE_L2MPKI_11	78.744
CORE_L2MPKI_12	75.542
CORE_L2MPKI_13	82.940
CORE_L2MPKI_14	79.256
CORE_L2MPKI_15	85.387
CORE_L2MPKI_16	76.170
CORE_L2MPKI_17	82.362
CORE_L2MPKI_18	80.296
CORE_L2MPKI_19	83.597
CORE_L2MPKI_20	80.220
CORE_L2MPKI_21	82.104
CORE_L2MPKI_22	78.541
CORE_L2MPKI_23	85.565
CORE_L2MPKI_24	77.769
CORE_L2MPKI_25	81.568
CORE_L2MPKI_26	83.360
CORE_L2MPKI_27	83.937
CORE_L2MPKI_28	78.892
CORE_L2MPKI_29	78.269
CORE_L2MPKI_30	2.906
CORE_L2MPKI_31	2.924
CORE_L2MPKI_32	2.792
CORE_L2MPKI_33	2.770
CORE_L2MPKI_34	2.718
CORE_L2MPKI_35	2.938
CORE_L2MPKI_36	2.815
CORE_L2MPKI_37	2.719
CORE_L2MPKI_38	2.847
CORE_L2MPKI_39	2.755
CORE_L2MPKI_40	2.890
CORE_L2MPKI_41	2.771
CORE_L2MPKI_42	2.794
CORE_L2MPKI_43	2.821
CORE_L2MPKI_44	2.786
CORE_L2MPKI_45	2.954
CORE_L2MPKI_46	2.700
CORE_L2MPKI_47	2.794
CORE_L2MPKI_48	2.709
CORE_L2MPKI_49	2.723
CORE_L2MPKI_50	2.989
CORE_L2MPKI_51	2.692
CORE_L2MPKI_52	2.691
CORE_L2MPKI_53	2.798
CORE_L2MPKI_54	3.044
CORE_L2MPKI_55	2.845
CORE_L2MPKI_56	2.780
CORE_L2MPKI_57	2.967
CORE_L2MPKI_58	2.779
CORE_L2MPKI_59	3.028
Avg_MPKI_Stream1= 78.119
Avg_MPKI_Stream2= 2.825
MISSES-CORES
CORE_MISSES_0	19557
CORE_MISSES_1	22385
CORE_MISSES_2	16880
CORE_MISSES_3	25657
CORE_MISSES_4	17169
CORE_MISSES_5	24514
CORE_MISSES_6	20218
CORE_MISSES_7	26435
CORE_MISSES_8	20457
CORE_MISSES_9	26131
CORE_MISSES_10	23809
CORE_MISSES_11	25241
CORE_MISSES_12	23956
CORE_MISSES_13	29524
CORE_MISSES_14	28063
CORE_MISSES_15	31958
CORE_MISSES_16	24423
CORE_MISSES_17	27331
CORE_MISSES_18	27735
CORE_MISSES_19	28554
CORE_MISSES_20	26266
CORE_MISSES_21	28919
CORE_MISSES_22	24153
CORE_MISSES_23	31395
CORE_MISSES_24	25528
CORE_MISSES_25	27694
CORE_MISSES_26	29711
CORE_MISSES_27	29965
CORE_MISSES_28	27909
CORE_MISSES_29	23433
CORE_MISSES_30	17672
CORE_MISSES_31	17939
CORE_MISSES_32	17774
CORE_MISSES_33	16250
CORE_MISSES_34	17556
CORE_MISSES_35	17014
CORE_MISSES_36	16830
CORE_MISSES_37	16659
CORE_MISSES_38	17342
CORE_MISSES_39	17342
CORE_MISSES_40	18108
CORE_MISSES_41	16644
CORE_MISSES_42	17451
CORE_MISSES_43	16525
CORE_MISSES_44	17318
CORE_MISSES_45	15855
CORE_MISSES_46	17300
CORE_MISSES_47	17205
CORE_MISSES_48	17257
CORE_MISSES_49	17179
CORE_MISSES_50	16756
CORE_MISSES_51	16558
CORE_MISSES_52	17190
CORE_MISSES_53	16461
CORE_MISSES_54	17107
CORE_MISSES_55	15755
CORE_MISSES_56	17518
CORE_MISSES_57	16976
CORE_MISSES_58	16683
CORE_MISSES_59	16407
L2_MISSES = 1275601
L2_total_cache_accesses = 1851269
L2_total_cache_misses = 1275601
L2_total_cache_miss_rate = 0.6890
L2_total_cache_pending_hits = 23166
L2_total_cache_reservation_fails = 669468
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 163840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1163671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 607567
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3018
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 330
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3870
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 374488
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 11327
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 95708
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 47093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6724
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1546
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 100
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4214
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6342145
icnt_total_pkts_simt_to_mem=2871270
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6998
gpu_ipc_2 =     105.7828
gpu_tot_sim_cycle_stream_1 = 1996501
gpu_tot_sim_cycle_stream_2 = 1996488
gpu_sim_insn_1 = 11379584
gpu_sim_insn_2 = 211194144
gpu_sim_cycle = 1996502
gpu_sim_insn = 222573728
gpu_ipc =     111.4818
gpu_tot_sim_cycle = 1996502
gpu_tot_sim_insn = 222573728
gpu_tot_ipc =     111.4818
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7559132
gpu_stall_icnt2sh    = 1922726
gpu_total_sim_rate=86874

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3670432
	L1I_total_cache_misses = 13414
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 16618, Miss = 16618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35493
	L1D_cache_core[31]: Access = 16859, Miss = 16859, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32150
	L1D_cache_core[32]: Access = 17555, Miss = 17555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26979
	L1D_cache_core[33]: Access = 15554, Miss = 15554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41993
	L1D_cache_core[34]: Access = 17593, Miss = 17593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28034
	L1D_cache_core[35]: Access = 16196, Miss = 16196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41607
	L1D_cache_core[36]: Access = 16830, Miss = 16830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36685
	L1D_cache_core[37]: Access = 16808, Miss = 16808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28842
	L1D_cache_core[38]: Access = 16830, Miss = 16830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31521
	L1D_cache_core[39]: Access = 17151, Miss = 17151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22851
	L1D_cache_core[40]: Access = 17304, Miss = 17304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26449
	L1D_cache_core[41]: Access = 16332, Miss = 16332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38438
	L1D_cache_core[42]: Access = 17113, Miss = 17113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27597
	L1D_cache_core[43]: Access = 16009, Miss = 16009, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34335
	L1D_cache_core[44]: Access = 17554, Miss = 17554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28529
	L1D_cache_core[45]: Access = 14982, Miss = 14982, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38583
	L1D_cache_core[46]: Access = 17309, Miss = 17309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25629
	L1D_cache_core[47]: Access = 15978, Miss = 15978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39391
	L1D_cache_core[48]: Access = 17578, Miss = 17578, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19919
	L1D_cache_core[49]: Access = 16571, Miss = 16571, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30016
	L1D_cache_core[50]: Access = 15958, Miss = 15958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27497
	L1D_cache_core[51]: Access = 16274, Miss = 16274, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42817
	L1D_cache_core[52]: Access = 17398, Miss = 17398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27858
	L1D_cache_core[53]: Access = 15797, Miss = 15797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47765
	L1D_cache_core[54]: Access = 15985, Miss = 15985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38878
	L1D_cache_core[55]: Access = 15053, Miss = 15053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35117
	L1D_cache_core[56]: Access = 17033, Miss = 17033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28828
	L1D_cache_core[57]: Access = 15656, Miss = 15656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45514
	L1D_cache_core[58]: Access = 17046, Miss = 17046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33294
	L1D_cache_core[59]: Access = 15299, Miss = 15299, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39723
	L1D_total_cache_accesses = 498143
	L1D_total_cache_misses = 498143
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1027165
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 313673
	L1C_total_cache_misses = 6068
	L1C_total_cache_miss_rate = 0.0193
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 1511370
	L1T_total_cache_misses = 561534
	L1T_total_cache_miss_rate = 0.3715
	L1T_total_cache_pending_hits = 949836
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 467077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 963479
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 307605
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6068
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 949836
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 561534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3657018
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13414
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
622, 32, 631, 32, 631, 32, 631, 32, 631, 33, 631, 19, 631, 32, 631, 11, 631, 11, 631, 32, 631, 32, 622, 33, 622, 11, 622, 11, 622, 10, 621, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 1996502, 5207, 1991295 
shader 1 total_cycles, active_cycles, idle cycles = 1996502, 5437, 1991065 
shader 2 total_cycles, active_cycles, idle cycles = 1996502, 4852, 1991650 
shader 3 total_cycles, active_cycles, idle cycles = 1996502, 6018, 1990484 
shader 4 total_cycles, active_cycles, idle cycles = 1996502, 4774, 1991727 
shader 5 total_cycles, active_cycles, idle cycles = 1996502, 5949, 1990552 
shader 6 total_cycles, active_cycles, idle cycles = 1996502, 5228, 1991273 
shader 7 total_cycles, active_cycles, idle cycles = 1996502, 6305, 1990196 
shader 8 total_cycles, active_cycles, idle cycles = 1996502, 5293, 1991208 
shader 9 total_cycles, active_cycles, idle cycles = 1996502, 6137, 1990365 
shader 10 total_cycles, active_cycles, idle cycles = 1996502, 5884, 1990617 
shader 11 total_cycles, active_cycles, idle cycles = 1996502, 5828, 1990674 
shader 12 total_cycles, active_cycles, idle cycles = 1996502, 5802, 1990699 
shader 13 total_cycles, active_cycles, idle cycles = 1996502, 6450, 1990052 
shader 14 total_cycles, active_cycles, idle cycles = 1996502, 6459, 1990043 
shader 15 total_cycles, active_cycles, idle cycles = 1996502, 6728, 1989773 
shader 16 total_cycles, active_cycles, idle cycles = 1996502, 5827, 1990675 
shader 17 total_cycles, active_cycles, idle cycles = 1996502, 6121, 1990381 
shader 18 total_cycles, active_cycles, idle cycles = 1996502, 6296, 1990206 
shader 19 total_cycles, active_cycles, idle cycles = 1996502, 6209, 1990293 
shader 20 total_cycles, active_cycles, idle cycles = 1996502, 6017, 1990485 
shader 21 total_cycles, active_cycles, idle cycles = 1996502, 6356, 1990146 
shader 22 total_cycles, active_cycles, idle cycles = 1996502, 5718, 1990783 
shader 23 total_cycles, active_cycles, idle cycles = 1996502, 6641, 1989861 
shader 24 total_cycles, active_cycles, idle cycles = 1996502, 5964, 1990538 
shader 25 total_cycles, active_cycles, idle cycles = 1996502, 6170, 1990331 
shader 26 total_cycles, active_cycles, idle cycles = 1996502, 6484, 1990018 
shader 27 total_cycles, active_cycles, idle cycles = 1996502, 6504, 1989997 
shader 28 total_cycles, active_cycles, idle cycles = 1996502, 6342, 1990159 
shader 29 total_cycles, active_cycles, idle cycles = 1996502, 5579, 1990922 
shader 30 total_cycles, active_cycles, idle cycles = 1996502, 111553, 1884948 
shader 31 total_cycles, active_cycles, idle cycles = 1996502, 113637, 1882864 
shader 32 total_cycles, active_cycles, idle cycles = 1996502, 118303, 1878199 
shader 33 total_cycles, active_cycles, idle cycles = 1996502, 104956, 1891546 
shader 34 total_cycles, active_cycles, idle cycles = 1996502, 118338, 1878164 
shader 35 total_cycles, active_cycles, idle cycles = 1996502, 108798, 1887703 
shader 36 total_cycles, active_cycles, idle cycles = 1996502, 113195, 1883306 
shader 37 total_cycles, active_cycles, idle cycles = 1996502, 113163, 1883338 
shader 38 total_cycles, active_cycles, idle cycles = 1996502, 113108, 1883393 
shader 39 total_cycles, active_cycles, idle cycles = 1996502, 115696, 1880805 
shader 40 total_cycles, active_cycles, idle cycles = 1996502, 115729, 1880773 
shader 41 total_cycles, active_cycles, idle cycles = 1996502, 110136, 1886366 
shader 42 total_cycles, active_cycles, idle cycles = 1996502, 115351, 1881151 
shader 43 total_cycles, active_cycles, idle cycles = 1996502, 107804, 1888698 
shader 44 total_cycles, active_cycles, idle cycles = 1996502, 117905, 1878596 
shader 45 total_cycles, active_cycles, idle cycles = 1996502, 100609, 1895893 
shader 46 total_cycles, active_cycles, idle cycles = 1996502, 116639, 1879862 
shader 47 total_cycles, active_cycles, idle cycles = 1996502, 107061, 1889440 
shader 48 total_cycles, active_cycles, idle cycles = 1996502, 118392, 1878109 
shader 49 total_cycles, active_cycles, idle cycles = 1996502, 111420, 1885081 
shader 50 total_cycles, active_cycles, idle cycles = 1996502, 107568, 1888933 
shader 51 total_cycles, active_cycles, idle cycles = 1996502, 109400, 1887102 
shader 52 total_cycles, active_cycles, idle cycles = 1996502, 116762, 1879740 
shader 53 total_cycles, active_cycles, idle cycles = 1996502, 105718, 1890784 
shader 54 total_cycles, active_cycles, idle cycles = 1996502, 107135, 1889367 
shader 55 total_cycles, active_cycles, idle cycles = 1996502, 101186, 1895316 
shader 56 total_cycles, active_cycles, idle cycles = 1996502, 114783, 1881718 
shader 57 total_cycles, active_cycles, idle cycles = 1996502, 105048, 1891453 
shader 58 total_cycles, active_cycles, idle cycles = 1996502, 113561, 1882940 
shader 59 total_cycles, active_cycles, idle cycles = 1996502, 102524, 1893978 
warps_exctd_sm 0 = 320 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 320 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 512 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 512 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 512 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 512 
warps_exctd_sm 21 = 512 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 15072 
warps_exctd_sm 31 = 15712 
warps_exctd_sm 32 = 15872 
warps_exctd_sm 33 = 14720 
warps_exctd_sm 34 = 16032 
warps_exctd_sm 35 = 14944 
warps_exctd_sm 36 = 15296 
warps_exctd_sm 37 = 15520 
warps_exctd_sm 38 = 15392 
warps_exctd_sm 39 = 15744 
warps_exctd_sm 40 = 15584 
warps_exctd_sm 41 = 15072 
warps_exctd_sm 42 = 15584 
warps_exctd_sm 43 = 14656 
warps_exctd_sm 44 = 15968 
warps_exctd_sm 45 = 13856 
warps_exctd_sm 46 = 15488 
warps_exctd_sm 47 = 14656 
warps_exctd_sm 48 = 16096 
warps_exctd_sm 49 = 15328 
warps_exctd_sm 50 = 14752 
warps_exctd_sm 51 = 15040 
warps_exctd_sm 52 = 15616 
warps_exctd_sm 53 = 14624 
warps_exctd_sm 54 = 14560 
warps_exctd_sm 55 = 14272 
warps_exctd_sm 56 = 15520 
warps_exctd_sm 57 = 14464 
warps_exctd_sm 58 = 15488 
warps_exctd_sm 59 = 14464 
gpgpu_n_tot_thrd_icount = 224894592
gpgpu_n_tot_w_icount = 7027956
gpgpu_n_stall_shd_mem = 71794322
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1578827
gpgpu_n_mem_write_global = 31066
gpgpu_n_mem_texture = 561534
gpgpu_n_mem_const = 3882
gpgpu_n_load_insn  = 16035552
gpgpu_n_store_insn = 455392
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 7214816
gpgpu_n_const_mem_insn = 7670208
gpgpu_n_param_mem_insn = 2367328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 60840706
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:122235897	W0_Idle:16711474	W0_Scoreboard:93604726	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7028143
Warp Occupancy Distribution:
Stall:111657977	W0_Idle:7752243	W0_Scoreboard:22729	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:357171
Warp Occupancy Distribution:
Stall:10577920	W0_Idle:8959231	W0_Scoreboard:93581997	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6670972
warp_utilization0: 0.029335
warp_utilization1: 0.002982
warp_utilization2: 0.055689
traffic_breakdown_coretomem[CONST_ACC_R] = 31056 {8:3882,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3736616 {8:467077,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2883440 {40:10969,72:4508,136:15589,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 44868912 {40:1105792,72:2704,136:3254,}
traffic_breakdown_coretomem[INST_ACC_R] = 16080 {8:2010,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4492272 {8:561534,}
traffic_breakdown_memtocore[CONST_ACC_R] = 279504 {72:3882,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63522472 {136:467077,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248528 {8:31066,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 44836400 {40:1104981,72:2703,136:3254,}
traffic_breakdown_memtocore[INST_ACC_R] = 273360 {136:2010,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 76368624 {136:561534,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 915 
averagemflatency_1 = 955 
averagemflatency_2= 874 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 1996501 
mrq_lat_table:727897 	25864 	47756 	89609 	213595 	365512 	483877 	383721 	103103 	2752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	16898 	17413 	22548 	90485 	352572 	909009 	686245 	77793 	1517 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	161496 	102324 	220487 	149975 	215974 	429054 	580827 	288012 	28204 	699 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1350978 	692252 	94887 	5192 	122 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	15841 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	3609 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         9         9         8         9 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9         8        11         9 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         8         8         8         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         9        10        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         8        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1050      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.184867  1.158735  1.161876  1.157685  1.161098  1.148451  1.172533  1.175539  1.157306  1.140889  1.155832  1.152408  1.171582  1.160378  1.167320  1.170750 
dram[1]:  1.156890  1.153758  1.159948  1.161966  1.154017  1.159312  1.159246  1.167852  1.143083  1.147819  1.149227  1.154472  1.150947  1.158291  1.165834  1.175284 
dram[2]:  1.152712  1.166220  1.153543  1.161276  1.156942  1.226381  1.159907  1.189792  1.133826  1.140313  1.145229  1.156784  1.151770  1.180114  1.160977  1.183261 
dram[3]:  1.146572  1.153036  1.157675  1.164820  1.149104  1.159237  1.161361  1.180662  1.140115  1.144955  1.155957  1.147396  1.156052  1.147189  1.164462  1.177088 
dram[4]:  1.155083  1.155964  1.173335  1.153643  1.157995  1.162900  1.178870  1.164768  1.139924  1.134777  1.210257  1.152225  1.158960  1.151700  1.181834  1.185158 
dram[5]:  1.150590  1.157149  1.162833  1.161714  1.152846  1.160672  1.156810  1.168265  1.141231  1.147973  1.147424  1.143828  1.161765  1.156442  1.169800  1.179085 
average row locality = 2443686/2105623 = 1.160553
average row locality_1 = 1827770/1601285 = 1.141440
average row locality_2 = 615916/504338 = 1.221237
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17326     15735     15551     14790     16986     15740     17327     16649     17085     15513     15421     14906     16017     14680     15837     15333 
dram[1]:     15502     14585     15281     14823     15866     15915     16278     16418     16086     15704     14450     14588     14609     14613     15478     15534 
dram[2]:     15834     16615     14747     15931     16521     18809     16417     18137     15737     16395     14851     15538     15063     16354     15064     16789 
dram[3]:     14401     14932     15125     15364     15655     16381     16118     17135     15415     15669     14894     14752     14689     14439     15389     15833 
dram[4]:     16162     15547     16699     14979     16498     16444     17436     16452     16220     15497     17224     14898     15304     14595     16461     15934 
dram[5]:     15166     15004     15352     15049     15704     16212     16214     16843     15836     15519     14646     14068     15215     14422     15370     16008 
total reads: 1508597
bank skew: 18809/14068 = 1.34
chip skew: 258802/245730 = 1.05
number of total write accesses:
dram[0]:     11049      9588      9104      8432     10013      8954     10387      9783     10857      9331     10502     10001     11234      9891     10374      9803 
dram[1]:      9289      8444      8861      8372      9011      9148      9368      9534      9910      9579      9493      9679      9821      9820      9957      9992 
dram[2]:      9567     10355      8400      9415      9672     11826      9580     11165      9557     10245      9911     10605     10284     11542      9595     11247 
dram[3]:      8261      8726      8759      8919      8891      9521      9274     10241      9232      9520      9966      9839      9906      9621      9881     10276 
dram[4]:      9914      9349     10134      8598      9565      9641     10482      9619     10037      9400     12299      9982     10514      9799     10915     10386 
dram[5]:      9001      8765      8964      8643      8847      9346      9333      9957      9626      9423      9723      9162     10424      9632      9831     10420 
total reads: 935111
bank skew: 12299/8261 = 1.49
chip skew: 162966/150278 = 1.08
average mf latency per bank:
dram[0]:        936       846      1014       986       972       913       828       772       732       641       692       627       696       636       824       760
dram[1]:        783       820       890       958       864       882       737       754       619       629       575       585       582       591       688       705
dram[2]:        883      1189      1031      1310       959      1966       819      1092       700       943       665       898       688       944       808      1098
dram[3]:        797       832       905       912       859       909       743       753       627       661       581       601       579       612       707       763
dram[4]:        988       879      1084       982      1047       972       908       813       779       682       855       657       765       671       895       812
dram[5]:        796       792       911       908       848       854       731       724       636       617       586       570       603       585       704       719
maximum mf latency per bank:
dram[0]:       5995      7236      5932      6544      8554     10170      6035      5556      6373      5266      6089      6757     10329      7759      7064      7250
dram[1]:       6820      9855      7335      7637     10361      7548      5679      6944      4652      4835      6069      6277     10709      6060      6853      8566
dram[2]:       5021      5581      7115      5727      9756      7464      7310      8390      6076      5396      5776      7130      7885      8490      5435      6874
dram[3]:       6543      6061      4836      5470      9689      7766      6904      6186      4380      4613      6195      5126      7670      7921      7326      7646
dram[4]:       4572      6390      5440      5155      7697      8292      8250      7081      6449      7841      6091      7453      6699      9915      5610      7871
dram[5]:       5662      6841      6513      9993      7620      6840      6949      5564      5834      6100      7694      5370      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1096033 n_act=356276 n_pre=356261 n_req=258194 n_req_1=155403 n_req_2=102791 n_req_3=0 n_rd=509785 n_write=317027 bw_util=0.3907 bw_util_1=0.2359 bw_util_2=0.1548 bw_util_3=0 blp=10.550272 blp_1= 3.925665 blp_2= 2.726079 blp_3= -nan
 n_activity=2629476 dram_eff=0.3916 dram_eff_1=0.2364 dram_eff_2=0.1552 dram_eff_3=0
bk0: 34649a 885700i bk1: 31468a 1020128i bk2: 31100a 1041115i bk3: 29580a 1100285i bk4: 33972a 835186i bk5: 31480a 944565i bk6: 34654a 737028i bk7: 33298a 791190i bk8: 34170a 899165i bk9: 31026a 1034904i bk10: 30842a 912741i bk11: 29812a 941447i bk12: 32034a 772059i bk13: 29360a 912639i bk14: 31674a 790045i bk15: 30666a 846455i 
bw_dist = 0.236	0.155	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7335
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1160686 n_act=342154 n_pre=342145 n_req=249016 n_req_1=146401 n_req_2=102615 n_req_3=0 n_rd=491448 n_write=298949 bw_util=0.3767 bw_util_1=0.2222 bw_util_2=0.1545 bw_util_3=0 blp=9.989487 blp_1= 3.806293 blp_2= 2.695021 blp_3= -nan
 n_activity=2610660 dram_eff=0.3803 dram_eff_1=0.2243 dram_eff_2=0.156 dram_eff_3=0
bk0: 31004a 1132187i bk1: 29168a 1193096i bk2: 30562a 1116420i bk3: 29646a 1153650i bk4: 31730a 1012038i bk5: 31828a 976825i bk6: 32556a 915741i bk7: 32834a 854653i bk8: 32170a 1042400i bk9: 31408a 1043248i bk10: 28900a 1075303i bk11: 29174a 1022305i bk12: 29218a 980684i bk13: 29226a 953161i bk14: 30956a 891282i bk15: 31068a 862519i 
bw_dist = 0.222	0.155	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1021
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1069178 n_act=362171 n_pre=362156 n_req=262174 n_req_1=159027 n_req_2=103147 n_req_3=0 n_rd=517562 n_write=324315 bw_util=0.3967 bw_util_1=0.2413 bw_util_2=0.1553 bw_util_3=0 blp=10.821155 blp_1= 3.982036 blp_2= 2.747007 blp_3= -nan
 n_activity=2633578 dram_eff=0.397 dram_eff_1=0.2415 dram_eff_2=0.1554 dram_eff_3=0
bk0: 31666a 1046206i bk1: 33230a 916907i bk2: 29494a 1118883i bk3: 31860a 970952i bk4: 33040a 863238i bk5: 37618a 570814i bk6: 32834a 800150i bk7: 36272a 557819i bk8: 31466a 1033528i bk9: 32790a 927075i bk10: 29700a 972526i bk11: 31070a 859733i bk12: 30124a 859075i bk13: 32698a 677459i bk14: 30124a 873616i bk15: 33576a 625425i 
bw_dist = 0.241	0.155	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.61
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1156507 n_act=343201 n_pre=343187 n_req=249433 n_req_1=146986 n_req_2=102447 n_req_3=0 n_rd=492376 n_write=300111 bw_util=0.3774 bw_util_1=0.2231 bw_util_2=0.1543 bw_util_3=0 blp=10.026565 blp_1= 3.808801 blp_2= 2.701838 blp_3= -nan
 n_activity=2612754 dram_eff=0.3807 dram_eff_1=0.225 dram_eff_2=0.1557 dram_eff_3=0
bk0: 28802a 1247421i bk1: 29864a 1164099i bk2: 30250a 1141514i bk3: 30726a 1073758i bk4: 31308a 1027459i bk5: 32762a 917834i bk6: 32236a 928507i bk7: 34270a 769284i bk8: 30828a 1116119i bk9: 31338a 1041953i bk10: 29788a 1014215i bk11: 29504a 995970i bk12: 29378a 970217i bk13: 28878a 982156i bk14: 30778a 883773i bk15: 31666a 821603i 
bw_dist = 0.223	0.154	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2023
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1086616 n_act=358206 n_pre=358194 n_req=259734 n_req_1=156715 n_req_2=103019 n_req_3=0 n_rd=512689 n_write=319677 bw_util=0.393 bw_util_1=0.2379 bw_util_2=0.1552 bw_util_3=0 blp=10.635945 blp_1= 3.945478 blp_2= 2.740009 blp_3= -nan
 n_activity=2630172 dram_eff=0.3938 dram_eff_1=0.2383 dram_eff_2=0.1555 dram_eff_3=0
bk0: 32324a 1018497i bk1: 31094a 1053457i bk2: 33398a 909044i bk3: 29958a 1068658i bk4: 32995a 896359i bk5: 32888a 847382i bk6: 34872a 717752i bk7: 32902a 785504i bk8: 32440a 1000988i bk9: 30994a 1032949i bk10: 34448a 716597i bk11: 29794a 937550i bk12: 30606a 844450i bk13: 29186a 910579i bk14: 32922a 716913i bk15: 31868a 761168i 
bw_dist = 0.238	0.155	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1273
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1154334 n_act=343601 n_pre=343585 n_req=249921 n_req_1=147236 n_req_2=102685 n_req_3=0 n_rd=493254 n_write=300608 bw_util=0.3781 bw_util_1=0.2235 bw_util_2=0.1547 bw_util_3=0 blp=10.028942 blp_1= 3.805245 blp_2= 2.696314 blp_3= -nan
 n_activity=2614082 dram_eff=0.3812 dram_eff_1=0.2253 dram_eff_2=0.1559 dram_eff_3=0
bk0: 30332a 1165148i bk1: 30008a 1155498i bk2: 30704a 1105125i bk3: 30098a 1113198i bk4: 31408a 1031347i bk5: 32424a 932595i bk6: 32428a 910853i bk7: 33686a 808494i bk8: 31672a 1065344i bk9: 31038a 1058280i bk10: 29292a 1041981i bk11: 28134a 1086249i bk12: 30430a 904925i bk13: 28844a 974990i bk14: 30740a 905535i bk15: 32016a 813371i 
bw_dist = 0.223	0.155	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2603

========= L2 cache stats =========
L2_cache_bank[0]: Access = 187920, Miss = 131569, Miss_rate = 0.700, Pending_hits = 2800, Reservation_fails = 102406
L2_cache_bank[1]: Access = 175019, Miss = 123365, Miss_rate = 0.705, Pending_hits = 2091, Reservation_fails = 53435
L2_cache_bank[2]: Access = 178416, Miss = 123566, Miss_rate = 0.693, Pending_hits = 1923, Reservation_fails = 46643
L2_cache_bank[3]: Access = 174947, Miss = 122198, Miss_rate = 0.698, Pending_hits = 1884, Reservation_fails = 56932
L2_cache_bank[4]: Access = 176672, Miss = 124247, Miss_rate = 0.703, Pending_hits = 2173, Reservation_fails = 44139
L2_cache_bank[5]: Access = 204223, Miss = 134585, Miss_rate = 0.659, Pending_hits = 2820, Reservation_fails = 127234
L2_cache_bank[6]: Access = 175409, Miss = 121707, Miss_rate = 0.694, Pending_hits = 1871, Reservation_fails = 43215
L2_cache_bank[7]: Access = 180567, Miss = 124520, Miss_rate = 0.690, Pending_hits = 1962, Reservation_fails = 58066
L2_cache_bank[8]: Access = 188578, Miss = 132027, Miss_rate = 0.700, Pending_hits = 2881, Reservation_fails = 96753
L2_cache_bank[9]: Access = 178018, Miss = 124359, Miss_rate = 0.699, Pending_hits = 2218, Reservation_fails = 52650
L2_cache_bank[10]: Access = 177668, Miss = 123526, Miss_rate = 0.695, Pending_hits = 1950, Reservation_fails = 48966
L2_cache_bank[11]: Access = 179328, Miss = 123141, Miss_rate = 0.687, Pending_hits = 2130, Reservation_fails = 59275
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 187920, Miss = 131569 (0.7), PendingHit = 2800 (0.0149)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175019, Miss = 123365 (0.705), PendingHit = 2091 (0.0119)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 178416, Miss = 123566 (0.693), PendingHit = 1923 (0.0108)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174947, Miss = 122198 (0.698), PendingHit = 1884 (0.0108)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 176672, Miss = 124247 (0.703), PendingHit = 2173 (0.0123)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204223, Miss = 134585 (0.659), PendingHit = 2820 (0.0138)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175409, Miss = 121707 (0.694), PendingHit = 1871 (0.0107)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180567, Miss = 124520 (0.69), PendingHit = 1962 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 188578, Miss = 132027 (0.7), PendingHit = 2881 (0.0153)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 178018, Miss = 124359 (0.699), PendingHit = 2218 (0.0125)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 177668, Miss = 123526 (0.695), PendingHit = 1950 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179328, Miss = 123141 (0.687), PendingHit = 2130 (0.0119)
L2 Cache Total Miss Rate = 0.693
Stream 1: L2 Cache Miss Rate = 0.819
Stream 2: L2 Cache Miss Rate = 0.561
Stream 1: Accesses  = 1113266
Stream 1: Misses  = 911981
Stream 2: Accesses  = 1063499
Stream 2: Misses  = 596829
Stream 1+2: Accesses  = 2176765
Stream 1+2: Misses  = 1508810
Total Accesses  = 2176765
MPKI-CORES
CORE_L2MPKI_0	72.794
CORE_L2MPKI_1	77.888
CORE_L2MPKI_2	67.763
CORE_L2MPKI_3	79.545
CORE_L2MPKI_4	69.162
CORE_L2MPKI_5	78.290
CORE_L2MPKI_6	73.776
CORE_L2MPKI_7	79.343
CORE_L2MPKI_8	73.428
CORE_L2MPKI_9	80.377
CORE_L2MPKI_10	77.163
CORE_L2MPKI_11	80.590
CORE_L2MPKI_12	77.597
CORE_L2MPKI_13	84.277
CORE_L2MPKI_14	80.639
CORE_L2MPKI_15	86.639
CORE_L2MPKI_16	78.459
CORE_L2MPKI_17	83.336
CORE_L2MPKI_18	81.791
CORE_L2MPKI_19	84.590
CORE_L2MPKI_20	81.363
CORE_L2MPKI_21	84.001
CORE_L2MPKI_22	80.564
CORE_L2MPKI_23	86.417
CORE_L2MPKI_24	80.696
CORE_L2MPKI_25	83.090
CORE_L2MPKI_26	84.765
CORE_L2MPKI_27	85.040
CORE_L2MPKI_28	80.105
CORE_L2MPKI_29	80.029
CORE_L2MPKI_30	2.916
CORE_L2MPKI_31	2.881
CORE_L2MPKI_32	2.798
CORE_L2MPKI_33	2.821
CORE_L2MPKI_34	2.706
CORE_L2MPKI_35	2.903
CORE_L2MPKI_36	2.802
CORE_L2MPKI_37	2.727
CORE_L2MPKI_38	2.810
CORE_L2MPKI_39	2.759
CORE_L2MPKI_40	2.883
CORE_L2MPKI_41	2.774
CORE_L2MPKI_42	2.793
CORE_L2MPKI_43	2.819
CORE_L2MPKI_44	2.776
CORE_L2MPKI_45	2.924
CORE_L2MPKI_46	2.751
CORE_L2MPKI_47	2.936
CORE_L2MPKI_48	2.703
CORE_L2MPKI_49	2.819
CORE_L2MPKI_50	2.934
CORE_L2MPKI_51	2.768
CORE_L2MPKI_52	2.730
CORE_L2MPKI_53	2.802
CORE_L2MPKI_54	2.992
CORE_L2MPKI_55	2.867
CORE_L2MPKI_56	2.772
CORE_L2MPKI_57	2.971
CORE_L2MPKI_58	2.759
CORE_L2MPKI_59	2.963
Avg_MPKI_Stream1= 79.784
Avg_MPKI_Stream2= 2.829
MISSES-CORES
CORE_MISSES_0	24163
CORE_MISSES_1	26968
CORE_MISSES_2	20975
CORE_MISSES_3	30497
CORE_MISSES_4	21065
CORE_MISSES_5	29675
CORE_MISSES_6	24588
CORE_MISSES_7	31882
CORE_MISSES_8	24747
CORE_MISSES_9	31428
CORE_MISSES_10	28927
CORE_MISSES_11	29920
CORE_MISSES_12	28680
CORE_MISSES_13	34644
CORE_MISSES_14	33195
CORE_MISSES_15	37159
CORE_MISSES_16	29119
CORE_MISSES_17	32497
CORE_MISSES_18	32816
CORE_MISSES_19	33465
CORE_MISSES_20	31194
CORE_MISSES_21	34025
CORE_MISSES_22	29346
CORE_MISSES_23	36577
CORE_MISSES_24	30662
CORE_MISSES_25	32667
CORE_MISSES_26	35029
CORE_MISSES_27	35254
CORE_MISSES_28	32378
CORE_MISSES_29	28439
CORE_MISSES_30	20596
CORE_MISSES_31	20727
CORE_MISSES_32	20962
CORE_MISSES_33	18740
CORE_MISSES_34	20274
CORE_MISSES_35	19997
CORE_MISSES_36	20084
CORE_MISSES_37	19536
CORE_MISSES_38	20126
CORE_MISSES_39	20213
CORE_MISSES_40	21130
CORE_MISSES_41	19343
CORE_MISSES_42	20401
CORE_MISSES_43	19245
CORE_MISSES_44	20725
CORE_MISSES_45	18627
CORE_MISSES_46	20323
CORE_MISSES_47	19900
CORE_MISSES_48	20263
CORE_MISSES_49	19887
CORE_MISSES_50	19985
CORE_MISSES_51	19173
CORE_MISSES_52	20188
CORE_MISSES_53	18755
CORE_MISSES_54	20294
CORE_MISSES_55	18360
CORE_MISSES_56	20150
CORE_MISSES_57	19761
CORE_MISSES_58	19835
CORE_MISSES_59	19229
L2_MISSES = 1508810
L2_total_cache_accesses = 2176765
L2_total_cache_misses = 1508810
L2_total_cache_miss_rate = 0.6931
L2_total_cache_pending_hits = 26703
L2_total_cache_reservation_fails = 789714
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 189775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1377133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 715917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3094
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 345
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 443
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3995
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 435411
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 13363
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 112760
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 55810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8574
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1781
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 116
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5418
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7430158
icnt_total_pkts_simt_to_mem=3383876
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6998
gpu_ipc_2 =     105.7828
gpu_tot_sim_cycle_stream_1 = 1996501
gpu_tot_sim_cycle_stream_2 = 1996488
gpu_sim_insn_1 = 11379584
gpu_sim_insn_2 = 211194144
gpu_sim_cycle = 1996502
gpu_sim_insn = 222573728
gpu_ipc =     111.4818
gpu_tot_sim_cycle = 1996502
gpu_tot_sim_insn = 222573728
gpu_tot_ipc =     111.4818
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7559132
gpu_stall_icnt2sh    = 1922726
gpu_total_sim_rate=86874

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3670432
	L1I_total_cache_misses = 13414
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 16618, Miss = 16618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35493
	L1D_cache_core[31]: Access = 16859, Miss = 16859, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32150
	L1D_cache_core[32]: Access = 17555, Miss = 17555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26979
	L1D_cache_core[33]: Access = 15554, Miss = 15554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41993
	L1D_cache_core[34]: Access = 17593, Miss = 17593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28034
	L1D_cache_core[35]: Access = 16196, Miss = 16196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41607
	L1D_cache_core[36]: Access = 16830, Miss = 16830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36685
	L1D_cache_core[37]: Access = 16808, Miss = 16808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28842
	L1D_cache_core[38]: Access = 16830, Miss = 16830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31521
	L1D_cache_core[39]: Access = 17151, Miss = 17151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22851
	L1D_cache_core[40]: Access = 17304, Miss = 17304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26449
	L1D_cache_core[41]: Access = 16332, Miss = 16332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38438
	L1D_cache_core[42]: Access = 17113, Miss = 17113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27597
	L1D_cache_core[43]: Access = 16009, Miss = 16009, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34335
	L1D_cache_core[44]: Access = 17554, Miss = 17554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28529
	L1D_cache_core[45]: Access = 14982, Miss = 14982, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38583
	L1D_cache_core[46]: Access = 17309, Miss = 17309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25629
	L1D_cache_core[47]: Access = 15978, Miss = 15978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39391
	L1D_cache_core[48]: Access = 17578, Miss = 17578, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19919
	L1D_cache_core[49]: Access = 16571, Miss = 16571, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30016
	L1D_cache_core[50]: Access = 15958, Miss = 15958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27497
	L1D_cache_core[51]: Access = 16274, Miss = 16274, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42817
	L1D_cache_core[52]: Access = 17398, Miss = 17398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27858
	L1D_cache_core[53]: Access = 15797, Miss = 15797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47765
	L1D_cache_core[54]: Access = 15985, Miss = 15985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38878
	L1D_cache_core[55]: Access = 15053, Miss = 15053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35117
	L1D_cache_core[56]: Access = 17033, Miss = 17033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28828
	L1D_cache_core[57]: Access = 15656, Miss = 15656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45514
	L1D_cache_core[58]: Access = 17046, Miss = 17046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33294
	L1D_cache_core[59]: Access = 15299, Miss = 15299, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39723
	L1D_total_cache_accesses = 498143
	L1D_total_cache_misses = 498143
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1027165
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 313673
	L1C_total_cache_misses = 6068
	L1C_total_cache_miss_rate = 0.0193
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 1511370
	L1T_total_cache_misses = 561534
	L1T_total_cache_miss_rate = 0.3715
	L1T_total_cache_pending_hits = 949836
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 467077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 963479
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 307605
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6068
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 949836
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 561534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3657018
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13414
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
622, 32, 631, 32, 631, 32, 631, 32, 631, 33, 631, 19, 631, 32, 631, 11, 631, 11, 631, 32, 631, 32, 622, 33, 622, 11, 622, 11, 622, 10, 621, 10, 
shader 0 total_cycles, active_cycles, idle cycles = 1996502, 5207, 1991295 
shader 1 total_cycles, active_cycles, idle cycles = 1996502, 5437, 1991065 
shader 2 total_cycles, active_cycles, idle cycles = 1996502, 4852, 1991650 
shader 3 total_cycles, active_cycles, idle cycles = 1996502, 6018, 1990484 
shader 4 total_cycles, active_cycles, idle cycles = 1996502, 4774, 1991727 
shader 5 total_cycles, active_cycles, idle cycles = 1996502, 5949, 1990552 
shader 6 total_cycles, active_cycles, idle cycles = 1996502, 5228, 1991273 
shader 7 total_cycles, active_cycles, idle cycles = 1996502, 6305, 1990196 
shader 8 total_cycles, active_cycles, idle cycles = 1996502, 5293, 1991208 
shader 9 total_cycles, active_cycles, idle cycles = 1996502, 6137, 1990365 
shader 10 total_cycles, active_cycles, idle cycles = 1996502, 5884, 1990617 
shader 11 total_cycles, active_cycles, idle cycles = 1996502, 5828, 1990674 
shader 12 total_cycles, active_cycles, idle cycles = 1996502, 5802, 1990699 
shader 13 total_cycles, active_cycles, idle cycles = 1996502, 6450, 1990052 
shader 14 total_cycles, active_cycles, idle cycles = 1996502, 6459, 1990043 
shader 15 total_cycles, active_cycles, idle cycles = 1996502, 6728, 1989773 
shader 16 total_cycles, active_cycles, idle cycles = 1996502, 5827, 1990675 
shader 17 total_cycles, active_cycles, idle cycles = 1996502, 6121, 1990381 
shader 18 total_cycles, active_cycles, idle cycles = 1996502, 6296, 1990206 
shader 19 total_cycles, active_cycles, idle cycles = 1996502, 6209, 1990293 
shader 20 total_cycles, active_cycles, idle cycles = 1996502, 6017, 1990485 
shader 21 total_cycles, active_cycles, idle cycles = 1996502, 6356, 1990146 
shader 22 total_cycles, active_cycles, idle cycles = 1996502, 5718, 1990783 
shader 23 total_cycles, active_cycles, idle cycles = 1996502, 6641, 1989861 
shader 24 total_cycles, active_cycles, idle cycles = 1996502, 5964, 1990538 
shader 25 total_cycles, active_cycles, idle cycles = 1996502, 6170, 1990331 
shader 26 total_cycles, active_cycles, idle cycles = 1996502, 6484, 1990018 
shader 27 total_cycles, active_cycles, idle cycles = 1996502, 6504, 1989997 
shader 28 total_cycles, active_cycles, idle cycles = 1996502, 6342, 1990159 
shader 29 total_cycles, active_cycles, idle cycles = 1996502, 5579, 1990922 
shader 30 total_cycles, active_cycles, idle cycles = 1996502, 111553, 1884948 
shader 31 total_cycles, active_cycles, idle cycles = 1996502, 113637, 1882864 
shader 32 total_cycles, active_cycles, idle cycles = 1996502, 118303, 1878199 
shader 33 total_cycles, active_cycles, idle cycles = 1996502, 104956, 1891546 
shader 34 total_cycles, active_cycles, idle cycles = 1996502, 118338, 1878164 
shader 35 total_cycles, active_cycles, idle cycles = 1996502, 108798, 1887703 
shader 36 total_cycles, active_cycles, idle cycles = 1996502, 113195, 1883306 
shader 37 total_cycles, active_cycles, idle cycles = 1996502, 113163, 1883338 
shader 38 total_cycles, active_cycles, idle cycles = 1996502, 113108, 1883393 
shader 39 total_cycles, active_cycles, idle cycles = 1996502, 115696, 1880805 
shader 40 total_cycles, active_cycles, idle cycles = 1996502, 115729, 1880773 
shader 41 total_cycles, active_cycles, idle cycles = 1996502, 110136, 1886366 
shader 42 total_cycles, active_cycles, idle cycles = 1996502, 115351, 1881151 
shader 43 total_cycles, active_cycles, idle cycles = 1996502, 107804, 1888698 
shader 44 total_cycles, active_cycles, idle cycles = 1996502, 117905, 1878596 
shader 45 total_cycles, active_cycles, idle cycles = 1996502, 100609, 1895893 
shader 46 total_cycles, active_cycles, idle cycles = 1996502, 116639, 1879862 
shader 47 total_cycles, active_cycles, idle cycles = 1996502, 107061, 1889440 
shader 48 total_cycles, active_cycles, idle cycles = 1996502, 118392, 1878109 
shader 49 total_cycles, active_cycles, idle cycles = 1996502, 111420, 1885081 
shader 50 total_cycles, active_cycles, idle cycles = 1996502, 107568, 1888933 
shader 51 total_cycles, active_cycles, idle cycles = 1996502, 109400, 1887102 
shader 52 total_cycles, active_cycles, idle cycles = 1996502, 116762, 1879740 
shader 53 total_cycles, active_cycles, idle cycles = 1996502, 105718, 1890784 
shader 54 total_cycles, active_cycles, idle cycles = 1996502, 107135, 1889367 
shader 55 total_cycles, active_cycles, idle cycles = 1996502, 101186, 1895316 
shader 56 total_cycles, active_cycles, idle cycles = 1996502, 114783, 1881718 
shader 57 total_cycles, active_cycles, idle cycles = 1996502, 105048, 1891453 
shader 58 total_cycles, active_cycles, idle cycles = 1996502, 113561, 1882940 
shader 59 total_cycles, active_cycles, idle cycles = 1996502, 102524, 1893978 
warps_exctd_sm 0 = 320 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 320 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 512 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 512 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 512 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 512 
warps_exctd_sm 21 = 512 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 15072 
warps_exctd_sm 31 = 15712 
warps_exctd_sm 32 = 15872 
warps_exctd_sm 33 = 14720 
warps_exctd_sm 34 = 16032 
warps_exctd_sm 35 = 14944 
warps_exctd_sm 36 = 15296 
warps_exctd_sm 37 = 15520 
warps_exctd_sm 38 = 15392 
warps_exctd_sm 39 = 15744 
warps_exctd_sm 40 = 15584 
warps_exctd_sm 41 = 15072 
warps_exctd_sm 42 = 15584 
warps_exctd_sm 43 = 14656 
warps_exctd_sm 44 = 15968 
warps_exctd_sm 45 = 13856 
warps_exctd_sm 46 = 15488 
warps_exctd_sm 47 = 14656 
warps_exctd_sm 48 = 16096 
warps_exctd_sm 49 = 15328 
warps_exctd_sm 50 = 14752 
warps_exctd_sm 51 = 15040 
warps_exctd_sm 52 = 15616 
warps_exctd_sm 53 = 14624 
warps_exctd_sm 54 = 14560 
warps_exctd_sm 55 = 14272 
warps_exctd_sm 56 = 15520 
warps_exctd_sm 57 = 14464 
warps_exctd_sm 58 = 15488 
warps_exctd_sm 59 = 14464 
gpgpu_n_tot_thrd_icount = 224894592
gpgpu_n_tot_w_icount = 7027956
gpgpu_n_stall_shd_mem = 71794322
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1578827
gpgpu_n_mem_write_global = 31066
gpgpu_n_mem_texture = 561534
gpgpu_n_mem_const = 3882
gpgpu_n_load_insn  = 16035552
gpgpu_n_store_insn = 455392
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 7214816
gpgpu_n_const_mem_insn = 7670208
gpgpu_n_param_mem_insn = 2367328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 60840706
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:122235897	W0_Idle:16711474	W0_Scoreboard:93604726	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7028143
Warp Occupancy Distribution:
Stall:111657977	W0_Idle:7752243	W0_Scoreboard:22729	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:357171
Warp Occupancy Distribution:
Stall:10577920	W0_Idle:8959231	W0_Scoreboard:93581997	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6670972
warp_utilization0: 0.029335
warp_utilization1: 0.002982
warp_utilization2: 0.055689
traffic_breakdown_coretomem[CONST_ACC_R] = 31056 {8:3882,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3736616 {8:467077,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2883440 {40:10969,72:4508,136:15589,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 44868912 {40:1105792,72:2704,136:3254,}
traffic_breakdown_coretomem[INST_ACC_R] = 16080 {8:2010,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4492272 {8:561534,}
traffic_breakdown_memtocore[CONST_ACC_R] = 279504 {72:3882,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63522472 {136:467077,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248528 {8:31066,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 44836400 {40:1104981,72:2703,136:3254,}
traffic_breakdown_memtocore[INST_ACC_R] = 273360 {136:2010,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 76368624 {136:561534,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 915 
averagemflatency_1 = 955 
averagemflatency_2= 874 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 1996501 
mrq_lat_table:727897 	25864 	47756 	89609 	213595 	365512 	483877 	383721 	103103 	2752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	16898 	17413 	22548 	90485 	352572 	909009 	686245 	77793 	1517 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	161496 	102324 	220487 	149975 	215974 	429054 	580827 	288012 	28204 	699 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1350978 	692252 	94887 	5192 	122 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	15841 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	3609 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         9         9         8         9 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9         8        11         9 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         8         8         8         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         9        10        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         8        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1050      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1011      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.184867  1.158735  1.161876  1.157685  1.161098  1.148451  1.172533  1.175539  1.157306  1.140889  1.155832  1.152408  1.171582  1.160378  1.167320  1.170750 
dram[1]:  1.156890  1.153758  1.159948  1.161966  1.154017  1.159312  1.159246  1.167852  1.143083  1.147819  1.149227  1.154472  1.150947  1.158291  1.165834  1.175284 
dram[2]:  1.152712  1.166220  1.153543  1.161276  1.156942  1.226381  1.159907  1.189792  1.133826  1.140313  1.145229  1.156784  1.151770  1.180114  1.160977  1.183261 
dram[3]:  1.146572  1.153036  1.157675  1.164820  1.149104  1.159237  1.161361  1.180662  1.140115  1.144955  1.155957  1.147396  1.156052  1.147189  1.164462  1.177088 
dram[4]:  1.155083  1.155964  1.173335  1.153643  1.157995  1.162900  1.178870  1.164768  1.139924  1.134777  1.210257  1.152225  1.158960  1.151700  1.181834  1.185158 
dram[5]:  1.150590  1.157149  1.162833  1.161714  1.152846  1.160672  1.156810  1.168265  1.141231  1.147973  1.147424  1.143828  1.161765  1.156442  1.169800  1.179085 
average row locality = 2443686/2105623 = 1.160553
average row locality_1 = 1827770/1601285 = 1.141440
average row locality_2 = 615916/504338 = 1.221237
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17326     15735     15551     14790     16986     15740     17327     16649     17085     15513     15421     14906     16017     14680     15837     15333 
dram[1]:     15502     14585     15281     14823     15866     15915     16278     16418     16086     15704     14450     14588     14609     14613     15478     15534 
dram[2]:     15834     16615     14747     15931     16521     18809     16417     18137     15737     16395     14851     15538     15063     16354     15064     16789 
dram[3]:     14401     14932     15125     15364     15655     16381     16118     17135     15415     15669     14894     14752     14689     14439     15389     15833 
dram[4]:     16162     15547     16699     14979     16498     16444     17436     16452     16220     15497     17224     14898     15304     14595     16461     15934 
dram[5]:     15166     15004     15352     15049     15704     16212     16214     16843     15836     15519     14646     14068     15215     14422     15370     16008 
total reads: 1508597
bank skew: 18809/14068 = 1.34
chip skew: 258802/245730 = 1.05
number of total write accesses:
dram[0]:     11049      9588      9104      8432     10013      8954     10387      9783     10857      9331     10502     10001     11234      9891     10374      9803 
dram[1]:      9289      8444      8861      8372      9011      9148      9368      9534      9910      9579      9493      9679      9821      9820      9957      9992 
dram[2]:      9567     10355      8400      9415      9672     11826      9580     11165      9557     10245      9911     10605     10284     11542      9595     11247 
dram[3]:      8261      8726      8759      8919      8891      9521      9274     10241      9232      9520      9966      9839      9906      9621      9881     10276 
dram[4]:      9914      9349     10134      8598      9565      9641     10482      9619     10037      9400     12299      9982     10514      9799     10915     10386 
dram[5]:      9001      8765      8964      8643      8847      9346      9333      9957      9626      9423      9723      9162     10424      9632      9831     10420 
total reads: 935111
bank skew: 12299/8261 = 1.49
chip skew: 162966/150278 = 1.08
average mf latency per bank:
dram[0]:        936       846      1014       986       972       913       828       772       732       641       692       627       696       636       824       760
dram[1]:        783       820       890       958       864       882       737       754       619       629       575       585       582       591       688       705
dram[2]:        883      1189      1031      1310       959      1966       819      1092       700       943       665       898       688       944       808      1098
dram[3]:        797       832       905       912       859       909       743       753       627       661       581       601       579       612       707       763
dram[4]:        988       879      1084       982      1047       972       908       813       779       682       855       657       765       671       895       812
dram[5]:        796       792       911       908       848       854       731       724       636       617       586       570       603       585       704       719
maximum mf latency per bank:
dram[0]:       5995      7236      5932      6544      8554     10170      6035      5556      6373      5266      6089      6757     10329      7759      7064      7250
dram[1]:       6820      9855      7335      7637     10361      7548      5679      6944      4652      4835      6069      6277     10709      6060      6853      8566
dram[2]:       5021      5581      7115      5727      9756      7464      7310      8390      6076      5396      5776      7130      7885      8490      5435      6874
dram[3]:       6543      6061      4836      5470      9689      7766      6904      6186      4380      4613      6195      5126      7670      7921      7326      7646
dram[4]:       4572      6390      5440      5155      7697      8292      8250      7081      6449      7841      6091      7453      6699      9915      5610      7871
dram[5]:       5662      6841      6513      9993      7620      6840      6949      5564      5834      6100      7694      5370      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1096033 n_act=356276 n_pre=356261 n_req=258194 n_req_1=155403 n_req_2=102791 n_req_3=0 n_rd=509785 n_write=317027 bw_util=0.3907 bw_util_1=0.2359 bw_util_2=0.1548 bw_util_3=0 blp=10.550272 blp_1= 3.925665 blp_2= 2.726079 blp_3= -nan
 n_activity=2629476 dram_eff=0.3916 dram_eff_1=0.2364 dram_eff_2=0.1552 dram_eff_3=0
bk0: 34649a 885700i bk1: 31468a 1020128i bk2: 31100a 1041115i bk3: 29580a 1100285i bk4: 33972a 835186i bk5: 31480a 944565i bk6: 34654a 737028i bk7: 33298a 791190i bk8: 34170a 899165i bk9: 31026a 1034904i bk10: 30842a 912741i bk11: 29812a 941447i bk12: 32034a 772059i bk13: 29360a 912639i bk14: 31674a 790045i bk15: 30666a 846455i 
bw_dist = 0.236	0.155	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7335
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1160686 n_act=342154 n_pre=342145 n_req=249016 n_req_1=146401 n_req_2=102615 n_req_3=0 n_rd=491448 n_write=298949 bw_util=0.3767 bw_util_1=0.2222 bw_util_2=0.1545 bw_util_3=0 blp=9.989487 blp_1= 3.806293 blp_2= 2.695021 blp_3= -nan
 n_activity=2610660 dram_eff=0.3803 dram_eff_1=0.2243 dram_eff_2=0.156 dram_eff_3=0
bk0: 31004a 1132187i bk1: 29168a 1193096i bk2: 30562a 1116420i bk3: 29646a 1153650i bk4: 31730a 1012038i bk5: 31828a 976825i bk6: 32556a 915741i bk7: 32834a 854653i bk8: 32170a 1042400i bk9: 31408a 1043248i bk10: 28900a 1075303i bk11: 29174a 1022305i bk12: 29218a 980684i bk13: 29226a 953161i bk14: 30956a 891282i bk15: 31068a 862519i 
bw_dist = 0.222	0.155	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1021
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1069178 n_act=362171 n_pre=362156 n_req=262174 n_req_1=159027 n_req_2=103147 n_req_3=0 n_rd=517562 n_write=324315 bw_util=0.3967 bw_util_1=0.2413 bw_util_2=0.1553 bw_util_3=0 blp=10.821155 blp_1= 3.982036 blp_2= 2.747007 blp_3= -nan
 n_activity=2633578 dram_eff=0.397 dram_eff_1=0.2415 dram_eff_2=0.1554 dram_eff_3=0
bk0: 31666a 1046206i bk1: 33230a 916907i bk2: 29494a 1118883i bk3: 31860a 970952i bk4: 33040a 863238i bk5: 37618a 570814i bk6: 32834a 800150i bk7: 36272a 557819i bk8: 31466a 1033528i bk9: 32790a 927075i bk10: 29700a 972526i bk11: 31070a 859733i bk12: 30124a 859075i bk13: 32698a 677459i bk14: 30124a 873616i bk15: 33576a 625425i 
bw_dist = 0.241	0.155	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.61
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1156507 n_act=343201 n_pre=343187 n_req=249433 n_req_1=146986 n_req_2=102447 n_req_3=0 n_rd=492376 n_write=300111 bw_util=0.3774 bw_util_1=0.2231 bw_util_2=0.1543 bw_util_3=0 blp=10.026565 blp_1= 3.808801 blp_2= 2.701838 blp_3= -nan
 n_activity=2612754 dram_eff=0.3807 dram_eff_1=0.225 dram_eff_2=0.1557 dram_eff_3=0
bk0: 28802a 1247421i bk1: 29864a 1164099i bk2: 30250a 1141514i bk3: 30726a 1073758i bk4: 31308a 1027459i bk5: 32762a 917834i bk6: 32236a 928507i bk7: 34270a 769284i bk8: 30828a 1116119i bk9: 31338a 1041953i bk10: 29788a 1014215i bk11: 29504a 995970i bk12: 29378a 970217i bk13: 28878a 982156i bk14: 30778a 883773i bk15: 31666a 821603i 
bw_dist = 0.223	0.154	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2023
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1086616 n_act=358206 n_pre=358194 n_req=259734 n_req_1=156715 n_req_2=103019 n_req_3=0 n_rd=512689 n_write=319677 bw_util=0.393 bw_util_1=0.2379 bw_util_2=0.1552 bw_util_3=0 blp=10.635945 blp_1= 3.945478 blp_2= 2.740009 blp_3= -nan
 n_activity=2630172 dram_eff=0.3938 dram_eff_1=0.2383 dram_eff_2=0.1555 dram_eff_3=0
bk0: 32324a 1018497i bk1: 31094a 1053457i bk2: 33398a 909044i bk3: 29958a 1068658i bk4: 32995a 896359i bk5: 32888a 847382i bk6: 34872a 717752i bk7: 32902a 785504i bk8: 32440a 1000988i bk9: 30994a 1032949i bk10: 34448a 716597i bk11: 29794a 937550i bk12: 30606a 844450i bk13: 29186a 910579i bk14: 32922a 716913i bk15: 31868a 761168i 
bw_dist = 0.238	0.155	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1273
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2635382 n_nop=1154334 n_act=343601 n_pre=343585 n_req=249921 n_req_1=147236 n_req_2=102685 n_req_3=0 n_rd=493254 n_write=300608 bw_util=0.3781 bw_util_1=0.2235 bw_util_2=0.1547 bw_util_3=0 blp=10.028942 blp_1= 3.805245 blp_2= 2.696314 blp_3= -nan
 n_activity=2614082 dram_eff=0.3812 dram_eff_1=0.2253 dram_eff_2=0.1559 dram_eff_3=0
bk0: 30332a 1165148i bk1: 30008a 1155498i bk2: 30704a 1105125i bk3: 30098a 1113198i bk4: 31408a 1031347i bk5: 32424a 932595i bk6: 32428a 910853i bk7: 33686a 808494i bk8: 31672a 1065344i bk9: 31038a 1058280i bk10: 29292a 1041981i bk11: 28134a 1086249i bk12: 30430a 904925i bk13: 28844a 974990i bk14: 30740a 905535i bk15: 32016a 813371i 
bw_dist = 0.223	0.155	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2603

========= L2 cache stats =========
L2_cache_bank[0]: Access = 187920, Miss = 131569, Miss_rate = 0.700, Pending_hits = 2800, Reservation_fails = 102406
L2_cache_bank[1]: Access = 175019, Miss = 123365, Miss_rate = 0.705, Pending_hits = 2091, Reservation_fails = 53435
L2_cache_bank[2]: Access = 178416, Miss = 123566, Miss_rate = 0.693, Pending_hits = 1923, Reservation_fails = 46643
L2_cache_bank[3]: Access = 174947, Miss = 122198, Miss_rate = 0.698, Pending_hits = 1884, Reservation_fails = 56932
L2_cache_bank[4]: Access = 176672, Miss = 124247, Miss_rate = 0.703, Pending_hits = 2173, Reservation_fails = 44139
L2_cache_bank[5]: Access = 204223, Miss = 134585, Miss_rate = 0.659, Pending_hits = 2820, Reservation_fails = 127234
L2_cache_bank[6]: Access = 175409, Miss = 121707, Miss_rate = 0.694, Pending_hits = 1871, Reservation_fails = 43215
L2_cache_bank[7]: Access = 180567, Miss = 124520, Miss_rate = 0.690, Pending_hits = 1962, Reservation_fails = 58066
L2_cache_bank[8]: Access = 188578, Miss = 132027, Miss_rate = 0.700, Pending_hits = 2881, Reservation_fails = 96753
L2_cache_bank[9]: Access = 178018, Miss = 124359, Miss_rate = 0.699, Pending_hits = 2218, Reservation_fails = 52650
L2_cache_bank[10]: Access = 177668, Miss = 123526, Miss_rate = 0.695, Pending_hits = 1950, Reservation_fails = 48966
L2_cache_bank[11]: Access = 179328, Miss = 123141, Miss_rate = 0.687, Pending_hits = 2130, Reservation_fails = 59275
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 187920, Miss = 131569 (0.7), PendingHit = 2800 (0.0149)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175019, Miss = 123365 (0.705), PendingHit = 2091 (0.0119)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 178416, Miss = 123566 (0.693), PendingHit = 1923 (0.0108)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174947, Miss = 122198 (0.698), PendingHit = 1884 (0.0108)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 176672, Miss = 124247 (0.703), PendingHit = 2173 (0.0123)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204223, Miss = 134585 (0.659), PendingHit = 2820 (0.0138)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175409, Miss = 121707 (0.694), PendingHit = 1871 (0.0107)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180567, Miss = 124520 (0.69), PendingHit = 1962 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 188578, Miss = 132027 (0.7), PendingHit = 2881 (0.0153)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 178018, Miss = 124359 (0.699), PendingHit = 2218 (0.0125)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 177668, Miss = 123526 (0.695), PendingHit = 1950 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179328, Miss = 123141 (0.687), PendingHit = 2130 (0.0119)
L2 Cache Total Miss Rate = 0.693
Stream 1: L2 Cache Miss Rate = 0.819
Stream 2: L2 Cache Miss Rate = 0.561
Stream 1: Accesses  = 1113266
Stream 1: Misses  = 911981
Stream 2: Accesses  = 1063499
Stream 2: Misses  = 596829
Stream 1+2: Accesses  = 2176765
Stream 1+2: Misses  = 1508810
Total Accesses  = 2176765
MPKI-CORES
CORE_L2MPKI_0	72.794
CORE_L2MPKI_1	77.888
CORE_L2MPKI_2	67.763
CORE_L2MPKI_3	79.545
CORE_L2MPKI_4	69.162
CORE_L2MPKI_5	78.290
CORE_L2MPKI_6	73.776
CORE_L2MPKI_7	79.343
CORE_L2MPKI_8	73.428
CORE_L2MPKI_9	80.377
CORE_L2MPKI_10	77.163
CORE_L2MPKI_11	80.590
CORE_L2MPKI_12	77.597
CORE_L2MPKI_13	84.277
CORE_L2MPKI_14	80.639
CORE_L2MPKI_15	86.639
CORE_L2MPKI_16	78.459
CORE_L2MPKI_17	83.336
CORE_L2MPKI_18	81.791
CORE_L2MPKI_19	84.590
CORE_L2MPKI_20	81.363
CORE_L2MPKI_21	84.001
CORE_L2MPKI_22	80.564
CORE_L2MPKI_23	86.417
CORE_L2MPKI_24	80.696
CORE_L2MPKI_25	83.090
CORE_L2MPKI_26	84.765
CORE_L2MPKI_27	85.040
CORE_L2MPKI_28	80.105
CORE_L2MPKI_29	80.029
CORE_L2MPKI_30	2.916
CORE_L2MPKI_31	2.881
CORE_L2MPKI_32	2.798
CORE_L2MPKI_33	2.821
CORE_L2MPKI_34	2.706
CORE_L2MPKI_35	2.903
CORE_L2MPKI_36	2.802
CORE_L2MPKI_37	2.727
CORE_L2MPKI_38	2.810
CORE_L2MPKI_39	2.759
CORE_L2MPKI_40	2.883
CORE_L2MPKI_41	2.774
CORE_L2MPKI_42	2.793
CORE_L2MPKI_43	2.819
CORE_L2MPKI_44	2.776
CORE_L2MPKI_45	2.924
CORE_L2MPKI_46	2.751
CORE_L2MPKI_47	2.936
CORE_L2MPKI_48	2.703
CORE_L2MPKI_49	2.819
CORE_L2MPKI_50	2.934
CORE_L2MPKI_51	2.768
CORE_L2MPKI_52	2.730
CORE_L2MPKI_53	2.802
CORE_L2MPKI_54	2.992
CORE_L2MPKI_55	2.867
CORE_L2MPKI_56	2.772
CORE_L2MPKI_57	2.971
CORE_L2MPKI_58	2.759
CORE_L2MPKI_59	2.963
Avg_MPKI_Stream1= 79.784
Avg_MPKI_Stream2= 2.829
MISSES-CORES
CORE_MISSES_0	24163
CORE_MISSES_1	26968
CORE_MISSES_2	20975
CORE_MISSES_3	30497
CORE_MISSES_4	21065
CORE_MISSES_5	29675
CORE_MISSES_6	24588
CORE_MISSES_7	31882
CORE_MISSES_8	24747
CORE_MISSES_9	31428
CORE_MISSES_10	28927
CORE_MISSES_11	29920
CORE_MISSES_12	28680
CORE_MISSES_13	34644
CORE_MISSES_14	33195
CORE_MISSES_15	37159
CORE_MISSES_16	29119
CORE_MISSES_17	32497
CORE_MISSES_18	32816
CORE_MISSES_19	33465
CORE_MISSES_20	31194
CORE_MISSES_21	34025
CORE_MISSES_22	29346
CORE_MISSES_23	36577
CORE_MISSES_24	30662
CORE_MISSES_25	32667
CORE_MISSES_26	35029
CORE_MISSES_27	35254
CORE_MISSES_28	32378
CORE_MISSES_29	28439
CORE_MISSES_30	20596
CORE_MISSES_31	20727
CORE_MISSES_32	20962
CORE_MISSES_33	18740
CORE_MISSES_34	20274
CORE_MISSES_35	19997
CORE_MISSES_36	20084
CORE_MISSES_37	19536
CORE_MISSES_38	20126
CORE_MISSES_39	20213
CORE_MISSES_40	21130
CORE_MISSES_41	19343
CORE_MISSES_42	20401
CORE_MISSES_43	19245
CORE_MISSES_44	20725
CORE_MISSES_45	18627
CORE_MISSES_46	20323
CORE_MISSES_47	19900
CORE_MISSES_48	20263
CORE_MISSES_49	19887
CORE_MISSES_50	19985
CORE_MISSES_51	19173
CORE_MISSES_52	20188
CORE_MISSES_53	18755
CORE_MISSES_54	20294
CORE_MISSES_55	18360
CORE_MISSES_56	20150
CORE_MISSES_57	19761
CORE_MISSES_58	19835
CORE_MISSES_59	19229
L2_MISSES = 1508810
L2_total_cache_accesses = 2176765
L2_total_cache_misses = 1508810
L2_total_cache_miss_rate = 0.6931
L2_total_cache_pending_hits = 26703
L2_total_cache_reservation_fails = 789714
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 189775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1377133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 715917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3094
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 345
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 443
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3995
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 435411
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 13363
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 112760
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 55810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8574
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1781
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 116
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5418
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7430158
icnt_total_pkts_simt_to_mem=3383876
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6367
gpu_ipc_2 =     104.7353
gpu_tot_sim_cycle_stream_1 = 2304536
gpu_tot_sim_cycle_stream_2 = 2304521
gpu_sim_insn_1 = 12989984
gpu_sim_insn_2 = 241364736
gpu_sim_cycle = 2304537
gpu_sim_insn = 254354720
gpu_ipc =     110.3713
gpu_tot_sim_cycle = 2304537
gpu_tot_sim_insn = 254354720
gpu_tot_ipc =     110.3713
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8825581
gpu_stall_icnt2sh    = 2142461
gpu_total_sim_rate=86929

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4194099
	L1I_total_cache_misses = 15015
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 19544, Miss = 19544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35575
	L1D_cache_core[31]: Access = 19231, Miss = 19231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36815
	L1D_cache_core[32]: Access = 20057, Miss = 20057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29743
	L1D_cache_core[33]: Access = 17959, Miss = 17959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51163
	L1D_cache_core[34]: Access = 19878, Miss = 19878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33384
	L1D_cache_core[35]: Access = 18696, Miss = 18696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47353
	L1D_cache_core[36]: Access = 19325, Miss = 19325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41805
	L1D_cache_core[37]: Access = 19175, Miss = 19175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37114
	L1D_cache_core[38]: Access = 19867, Miss = 19867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32217
	L1D_cache_core[39]: Access = 19614, Miss = 19614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28225
	L1D_cache_core[40]: Access = 19867, Miss = 19867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29859
	L1D_cache_core[41]: Access = 17877, Miss = 17877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50522
	L1D_cache_core[42]: Access = 19600, Miss = 19600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34009
	L1D_cache_core[43]: Access = 17479, Miss = 17479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41834
	L1D_cache_core[44]: Access = 20281, Miss = 20281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29010
	L1D_cache_core[45]: Access = 17220, Miss = 17220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43602
	L1D_cache_core[46]: Access = 19753, Miss = 19753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29217
	L1D_cache_core[47]: Access = 18053, Miss = 18053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46694
	L1D_cache_core[48]: Access = 20330, Miss = 20330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22825
	L1D_cache_core[49]: Access = 18384, Miss = 18384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38528
	L1D_cache_core[50]: Access = 18458, Miss = 18458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31969
	L1D_cache_core[51]: Access = 17898, Miss = 17898, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51665
	L1D_cache_core[52]: Access = 20126, Miss = 20126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28245
	L1D_cache_core[53]: Access = 18287, Miss = 18287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50824
	L1D_cache_core[54]: Access = 18506, Miss = 18506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42852
	L1D_cache_core[55]: Access = 17368, Miss = 17368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39270
	L1D_cache_core[56]: Access = 19334, Miss = 19334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39367
	L1D_cache_core[57]: Access = 18058, Miss = 18058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51398
	L1D_cache_core[58]: Access = 19546, Miss = 19546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41016
	L1D_cache_core[59]: Access = 17341, Miss = 17341, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47733
	L1D_total_cache_accesses = 569032
	L1D_total_cache_misses = 569032
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1188666
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 358136
	L1C_total_cache_misses = 6222
	L1C_total_cache_miss_rate = 0.0174
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 1727280
	L1T_total_cache_misses = 643263
	L1T_total_cache_miss_rate = 0.3724
	L1T_total_cache_pending_hits = 1084017
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 533528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1117100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 351914
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6222
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1084017
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 643263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 71566
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4179084
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15015
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 146, 631, 146, 631, 146, 631, 147, 631, 151, 631, 133, 631, 146, 631, 128, 631, 128, 631, 146, 631, 146, 631, 147, 631, 127, 631, 127, 631, 127, 631, 127, 
shader 0 total_cycles, active_cycles, idle cycles = 2304537, 6157, 2298380 
shader 1 total_cycles, active_cycles, idle cycles = 2304537, 6339, 2298198 
shader 2 total_cycles, active_cycles, idle cycles = 2304537, 5745, 2298791 
shader 3 total_cycles, active_cycles, idle cycles = 2304537, 6807, 2297729 
shader 4 total_cycles, active_cycles, idle cycles = 2304537, 5572, 2298965 
shader 5 total_cycles, active_cycles, idle cycles = 2304537, 6792, 2297745 
shader 6 total_cycles, active_cycles, idle cycles = 2304537, 6092, 2298445 
shader 7 total_cycles, active_cycles, idle cycles = 2304537, 7149, 2297388 
shader 8 total_cycles, active_cycles, idle cycles = 2304537, 6230, 2298307 
shader 9 total_cycles, active_cycles, idle cycles = 2304537, 6966, 2297570 
shader 10 total_cycles, active_cycles, idle cycles = 2304537, 6642, 2297894 
shader 11 total_cycles, active_cycles, idle cycles = 2304537, 6630, 2297907 
shader 12 total_cycles, active_cycles, idle cycles = 2304537, 6498, 2298038 
shader 13 total_cycles, active_cycles, idle cycles = 2304537, 7310, 2297226 
shader 14 total_cycles, active_cycles, idle cycles = 2304537, 7252, 2297285 
shader 15 total_cycles, active_cycles, idle cycles = 2304537, 7586, 2296951 
shader 16 total_cycles, active_cycles, idle cycles = 2304537, 6516, 2298020 
shader 17 total_cycles, active_cycles, idle cycles = 2304537, 7052, 2297484 
shader 18 total_cycles, active_cycles, idle cycles = 2304537, 7122, 2297415 
shader 19 total_cycles, active_cycles, idle cycles = 2304537, 7074, 2297462 
shader 20 total_cycles, active_cycles, idle cycles = 2304537, 6769, 2297767 
shader 21 total_cycles, active_cycles, idle cycles = 2304537, 7237, 2297300 
shader 22 total_cycles, active_cycles, idle cycles = 2304537, 6541, 2297996 
shader 23 total_cycles, active_cycles, idle cycles = 2304537, 7540, 2296997 
shader 24 total_cycles, active_cycles, idle cycles = 2304537, 6754, 2297783 
shader 25 total_cycles, active_cycles, idle cycles = 2304537, 6994, 2297543 
shader 26 total_cycles, active_cycles, idle cycles = 2304537, 7400, 2297136 
shader 27 total_cycles, active_cycles, idle cycles = 2304537, 7289, 2297247 
shader 28 total_cycles, active_cycles, idle cycles = 2304537, 7257, 2297279 
shader 29 total_cycles, active_cycles, idle cycles = 2304537, 6458, 2298078 
shader 30 total_cycles, active_cycles, idle cycles = 2304537, 131337, 2173199 
shader 31 total_cycles, active_cycles, idle cycles = 2304537, 129469, 2175067 
shader 32 total_cycles, active_cycles, idle cycles = 2304537, 135223, 2169314 
shader 33 total_cycles, active_cycles, idle cycles = 2304537, 121031, 2183505 
shader 34 total_cycles, active_cycles, idle cycles = 2304537, 133595, 2170942 
shader 35 total_cycles, active_cycles, idle cycles = 2304537, 125556, 2178980 
shader 36 total_cycles, active_cycles, idle cycles = 2304537, 129994, 2174543 
shader 37 total_cycles, active_cycles, idle cycles = 2304537, 128955, 2175581 
shader 38 total_cycles, active_cycles, idle cycles = 2304537, 133562, 2170975 
shader 39 total_cycles, active_cycles, idle cycles = 2304537, 132272, 2172265 
shader 40 total_cycles, active_cycles, idle cycles = 2304537, 132865, 2171672 
shader 41 total_cycles, active_cycles, idle cycles = 2304537, 120475, 2184061 
shader 42 total_cycles, active_cycles, idle cycles = 2304537, 131724, 2172813 
shader 43 total_cycles, active_cycles, idle cycles = 2304537, 117704, 2186833 
shader 44 total_cycles, active_cycles, idle cycles = 2304537, 136331, 2168205 
shader 45 total_cycles, active_cycles, idle cycles = 2304537, 115677, 2188859 
shader 46 total_cycles, active_cycles, idle cycles = 2304537, 133093, 2171443 
shader 47 total_cycles, active_cycles, idle cycles = 2304537, 121117, 2183419 
shader 48 total_cycles, active_cycles, idle cycles = 2304537, 136818, 2167718 
shader 49 total_cycles, active_cycles, idle cycles = 2304537, 123692, 2180844 
shader 50 total_cycles, active_cycles, idle cycles = 2304537, 124488, 2180048 
shader 51 total_cycles, active_cycles, idle cycles = 2304537, 120415, 2184121 
shader 52 total_cycles, active_cycles, idle cycles = 2304537, 135188, 2169349 
shader 53 total_cycles, active_cycles, idle cycles = 2304537, 122516, 2182020 
shader 54 total_cycles, active_cycles, idle cycles = 2304537, 124156, 2180380 
shader 55 total_cycles, active_cycles, idle cycles = 2304537, 116775, 2187762 
shader 56 total_cycles, active_cycles, idle cycles = 2304537, 130040, 2174496 
shader 57 total_cycles, active_cycles, idle cycles = 2304537, 121320, 2183216 
shader 58 total_cycles, active_cycles, idle cycles = 2304537, 130441, 2174096 
shader 59 total_cycles, active_cycles, idle cycles = 2304537, 116146, 2188391 
warps_exctd_sm 0 = 512 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 512 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 512 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 512 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 512 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 512 
warps_exctd_sm 21 = 512 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 17632 
warps_exctd_sm 31 = 17856 
warps_exctd_sm 32 = 18176 
warps_exctd_sm 33 = 16928 
warps_exctd_sm 34 = 18016 
warps_exctd_sm 35 = 17248 
warps_exctd_sm 36 = 17600 
warps_exctd_sm 37 = 17728 
warps_exctd_sm 38 = 18112 
warps_exctd_sm 39 = 18016 
warps_exctd_sm 40 = 17888 
warps_exctd_sm 41 = 16608 
warps_exctd_sm 42 = 17856 
warps_exctd_sm 43 = 16096 
warps_exctd_sm 44 = 18368 
warps_exctd_sm 45 = 15904 
warps_exctd_sm 46 = 17760 
warps_exctd_sm 47 = 16704 
warps_exctd_sm 48 = 18496 
warps_exctd_sm 49 = 17120 
warps_exctd_sm 50 = 17056 
warps_exctd_sm 51 = 16704 
warps_exctd_sm 52 = 18016 
warps_exctd_sm 53 = 16928 
warps_exctd_sm 54 = 16896 
warps_exctd_sm 55 = 16416 
warps_exctd_sm 56 = 17504 
warps_exctd_sm 57 = 16768 
warps_exctd_sm 58 = 17792 
warps_exctd_sm 59 = 16256 
gpgpu_n_tot_thrd_icount = 257003040
gpgpu_n_tot_w_icount = 8031345
gpgpu_n_stall_shd_mem = 82943051
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1813977
gpgpu_n_mem_write_global = 35504
gpgpu_n_mem_texture = 643263
gpgpu_n_mem_const = 3998
gpgpu_n_load_insn  = 18330944
gpgpu_n_store_insn = 520448
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 8245504
gpgpu_n_const_mem_insn = 8765952
gpgpu_n_param_mem_insn = 2694400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 70240326
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:133554949	W0_Idle:26918696	W0_Scoreboard:108039273	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8031522
Warp Occupancy Distribution:
Stall:121234776	W0_Idle:16606572	W0_Scoreboard:23318	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:407554
Warp Occupancy Distribution:
Stall:12320173	W0_Idle:10312124	W0_Scoreboard:108015955	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7623968
warp_utilization0: 0.029042
warp_utilization1: 0.002947
warp_utilization2: 0.055137
traffic_breakdown_coretomem[CONST_ACC_R] = 31984 {8:3998,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3295360 {40:12536,72:5152,136:17816,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 51629800 {40:1274301,72:2787,136:3361,}
traffic_breakdown_coretomem[INST_ACC_R] = 18240 {8:2280,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5146104 {8:643263,}
traffic_breakdown_memtocore[CONST_ACC_R] = 287856 {72:3998,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72559808 {136:533528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 284032 {8:35504,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 51605712 {40:1273704,72:2786,136:3360,}
traffic_breakdown_memtocore[INST_ACC_R] = 310080 {136:2280,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 87483768 {136:643263,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 923 
averagemflatency_1 = 961 
averagemflatency_2= 883 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 2304536 
mrq_lat_table:839749 	29876 	55215 	103689 	246296 	423163 	560710 	444839 	119447 	3144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	19058 	19561 	25358 	100840 	395505 	1041452 	801656 	90959 	1733 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	181348 	115413 	249077 	171980 	247773 	490226 	673880 	335770 	32469 	827 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1564323 	785088 	105447 	5655 	126 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	4065 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	4086 	519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         9         9         8         9 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9         8        11        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         9         8         8         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         9        10        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         8        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.182157  1.158174  1.160885  1.156789  1.158177  1.147786  1.174761  1.174039  1.156516  1.142493  1.156270  1.154330  1.169985  1.160320  1.169356  1.173203 
dram[1]:  1.157013  1.155212  1.160870  1.161159  1.152628  1.157396  1.158793  1.167913  1.142709  1.147493  1.149930  1.153403  1.150025  1.158246  1.169171  1.172382 
dram[2]:  1.152071  1.164781  1.153005  1.162402  1.154438  1.221517  1.161206  1.188963  1.134430  1.140895  1.145677  1.157853  1.151164  1.179869  1.161299  1.186398 
dram[3]:  1.147069  1.152902  1.160203  1.164474  1.147411  1.157726  1.162029  1.178916  1.139916  1.145299  1.154184  1.148606  1.154107  1.148405  1.165999  1.177882 
dram[4]:  1.156716  1.154627  1.171941  1.153213  1.158526  1.162596  1.176561  1.162539  1.139454  1.135330  1.205841  1.152413  1.158844  1.153824  1.181663  1.187357 
dram[5]:  1.152411  1.158036  1.162356  1.160311  1.152067  1.159939  1.158186  1.167836  1.139913  1.148099  1.148193  1.146044  1.160466  1.156249  1.167844  1.181713 
average row locality = 2826128/2435510 = 1.160385
average row locality_1 = 2121258/1858232 = 1.141546
average row locality_2 = 704870/577278 = 1.221023
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19917     18153     18084     17179     19565     18148     20064     19116     19602     17803     17840     17211     18532     16886     18431     17858 
dram[1]:     17857     16881     17718     17140     18267     18332     18789     18934     18342     18054     16752     16814     16854     16918     17984     17932 
dram[2]:     18263     19090     17187     18427     18997     21586     18960     20798     18058     18678     17108     17980     17363     18808     17479     19466 
dram[3]:     16614     17271     17604     17705     18020     18885     18633     19676     17699     17984     17140     17092     17043     16738     17905     18297 
dram[4]:     18659     17890     19221     17359     19085     18985     20033     18871     18606     17722     19779     17178     17775     16970     19126     18528 
dram[5]:     17522     17366     17692     17463     18121     18641     18767     19318     18046     17737     16981     16333     17510     16692     17751     18613 
total reads: 1740851
bank skew: 21586/16333 = 1.32
chip skew: 298248/283568 = 1.05
number of total write accesses:
dram[0]:     12746     11099     10629      9855     11585     10394     12157     11306     12683     10925     12245     11608     13028     11362     12074     11458 
dram[1]:     10749      9861     10290      9706     10415     10611     10892     11058     11461     11223     11121     11216     11317     11393     11585     11537 
dram[2]:     11086     11906      9823     10919     11137     13612     11164     12837     11192     11811     11503     12388     11858     13275     11120     13034 
dram[3]:      9608     10160     10221     10268     10274     11026     10807     11827     10816     11157     11538     11506     11535     11205     11498     11845 
dram[4]:     11507     10784     11663      9973     11156     11196     12115     11077     11716     10936     14165     11593     12248     11451     12709     12092 
dram[5]:     10462     10230     10311     10041     10274     10811     10938     11472     11162     10954     11361     10742     11996     11147     11354     12160 
total reads: 1085341
bank skew: 14165/9608 = 1.47
chip skew: 188665/174435 = 1.08
average mf latency per bank:
dram[0]:        989       871      1056       986       996       907       859       768       758       644       724       633       742       659       869       771
dram[1]:        796       837       882       946       847       866       722       738       609       620       573       579       588       599       688       706
dram[2]:        906      1190      1025      1289       947      1863       814      1064       696       922       667       883       696       938       812      1082
dram[3]:        822       842       899       905       847       886       732       737       619       646       578       595       585       618       709       755
dram[4]:       1018       902      1090       984      1039       958       903       804       780       679       847       658       779       688       906       816
dram[5]:        809       813       905       910       837       846       720       725       625       613       585       575       606       598       706       726
maximum mf latency per bank:
dram[0]:       6286      7236      5932      6544      8554     10170      6035      5556      6373      6144      6547      6757     10329      7759      7064      7250
dram[1]:       6820      9855      7335      7637     10361      7548      6112      6944      5965      6781      6069      6716     10709      6130      6853      8566
dram[2]:       5683      7649      7115      7903      9756      7464      7310      8390      6076      5396      5776      7130      7885      8490      5435      6874
dram[3]:       6543      6169      4836      5470      9689      7766      6904      6186      4508      7499      6756      5346      8340      8950      7326      7736
dram[4]:       5135      6390      6878      5155      8241      8292      8250      7081      6449      7841      6720      7453      7988      9915      6859      7871
dram[5]:       5662      6841      6513      9993      7620      6840      6949      5564      5834      6100      7694      5370      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1259743 n_act=412518 n_pre=412504 n_req=298173 n_req_1=180520 n_req_2=117653 n_req_3=0 n_rd=588755 n_write=368468 bw_util=0.3909 bw_util_1=0.2374 bw_util_2=0.1535 bw_util_3=0 blp=10.615987 blp_1= 3.949996 blp_2= 2.720937 blp_3= -nan
 n_activity=3036025 dram_eff=0.3916 dram_eff_1=0.2378 dram_eff_2=0.1538 dram_eff_3=0
bk0: 39834a 1018896i bk1: 36306a 1168678i bk2: 36165a 1183669i bk3: 34358a 1248028i bk4: 39126a 955511i bk5: 36296a 1079052i bk6: 40126a 827240i bk7: 38228a 907924i bk8: 39200a 1024345i bk9: 35606a 1185687i bk10: 35678a 1035601i bk11: 34420a 1077175i bk12: 37062a 873793i bk13: 33772a 1054747i bk14: 36862a 893506i bk15: 35716a 949455i 
bw_dist = 0.237	0.154	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8497
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1336266 n_act=395795 n_pre=395782 n_req=287318 n_req_1=169876 n_req_2=117442 n_req_3=0 n_rd=567114 n_write=347031 bw_util=0.3766 bw_util_1=0.2234 bw_util_2=0.1532 bw_util_3=0 blp=10.009087 blp_1= 3.817895 blp_2= 2.682336 blp_3= -nan
 n_activity=3015782 dram_eff=0.3799 dram_eff_1=0.2253 dram_eff_2=0.1546 dram_eff_3=0
bk0: 35714a 1301697i bk1: 33762a 1364438i bk2: 35434a 1282801i bk3: 34280a 1323372i bk4: 36532a 1167403i bk5: 36664a 1121794i bk6: 37575a 1047297i bk7: 37868a 983575i bk8: 36683a 1210674i bk9: 36106a 1193104i bk10: 33500a 1224194i bk11: 33626a 1180344i bk12: 33708a 1136470i bk13: 33836a 1092156i bk14: 35962a 1020361i bk15: 35864a 990443i 
bw_dist = 0.223	0.153	0.000	0.615	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1322
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1233685 n_act=418191 n_pre=418181 n_req=302096 n_req_1=184042 n_req_2=118054 n_req_3=0 n_rd=596470 n_write=375461 bw_util=0.396 bw_util_1=0.242 bw_util_2=0.154 bw_util_3=0 blp=10.829475 blp_1= 3.993731 blp_2= 2.733513 blp_3= -nan
 n_activity=3040125 dram_eff=0.3963 dram_eff_1=0.2421 dram_eff_2=0.1541 dram_eff_3=0
bk0: 36526a 1200804i bk1: 38180a 1066574i bk2: 34372a 1272475i bk3: 36854a 1114133i bk4: 37990a 1006269i bk5: 43170a 667759i bk6: 37920a 912890i bk7: 41590a 651063i bk8: 36114a 1186374i bk9: 37354a 1081486i bk10: 34216a 1118468i bk11: 35958a 974443i bk12: 34724a 995816i bk13: 37616a 788804i bk14: 34954a 1000878i bk15: 38932a 717219i 
bw_dist = 0.242	0.154	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6059
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1329974 n_act=397313 n_pre=397298 n_req=288012 n_req_1=170731 n_req_2=117281 n_req_3=0 n_rd=568609 n_write=348794 bw_util=0.3775 bw_util_1=0.2245 bw_util_2=0.153 bw_util_3=0 blp=10.057122 blp_1= 3.829980 blp_2= 2.686961 blp_3= -nan
 n_activity=3017798 dram_eff=0.3806 dram_eff_1=0.2263 dram_eff_2=0.1543 dram_eff_3=0
bk0: 33228a 1437584i bk1: 34542a 1333907i bk2: 35208a 1304825i bk3: 35410a 1235237i bk4: 36040a 1181101i bk5: 37770a 1053661i bk6: 37266a 1058342i bk7: 39351a 891138i bk8: 35396a 1279193i bk9: 35968a 1196585i bk10: 34280a 1172514i bk11: 34184a 1133971i bk12: 34086a 1106165i bk13: 33476a 1120949i bk14: 35810a 1008338i bk15: 36594a 947095i 
bw_dist = 0.224	0.153	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2743
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1250851 n_act=414334 n_pre=414322 n_req=299651 n_req_1=181742 n_req_2=117909 n_req_3=0 n_rd=591551 n_write=370930 bw_util=0.3928 bw_util_1=0.239 bw_util_2=0.1539 bw_util_3=0 blp=10.679546 blp_1= 3.969924 blp_2= 2.731355 blp_3= -nan
 n_activity=3036637 dram_eff=0.3935 dram_eff_1=0.2394 dram_eff_2=0.1541 dram_eff_3=0
bk0: 37318a 1169918i bk1: 35780a 1217509i bk2: 38440a 1051980i bk3: 34714a 1226037i bk4: 38170a 1020138i bk5: 37968a 965867i bk6: 40064a 830239i bk7: 37740a 908238i bk8: 37212a 1146739i bk9: 35444a 1186964i bk10: 39556a 822279i bk11: 34354a 1077395i bk12: 35547a 956448i bk13: 33940a 1027027i bk14: 38252a 806777i bk15: 37052a 856797i 
bw_dist = 0.239	0.154	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1726
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1329227 n_act=397340 n_pre=397326 n_req=288320 n_req_1=170846 n_req_2=117474 n_req_3=0 n_rd=569090 n_write=349005 bw_util=0.3779 bw_util_1=0.2246 bw_util_2=0.1533 bw_util_3=0 blp=10.053046 blp_1= 3.816943 blp_2= 2.682048 blp_3= -nan
 n_activity=3019051 dram_eff=0.3808 dram_eff_1=0.2263 dram_eff_2=0.1544 dram_eff_3=0
bk0: 35044a 1335918i bk1: 34732a 1321067i bk2: 35380a 1279015i bk3: 34926a 1274677i bk4: 36242a 1181794i bk5: 37282a 1075245i bk6: 37530a 1033539i bk7: 38636a 937922i bk8: 36090a 1233615i bk9: 35474a 1226778i bk10: 33960a 1190322i bk11: 32662a 1234394i bk12: 35020a 1048890i bk13: 33384a 1122608i bk14: 35502a 1042258i bk15: 37226a 918251i 
bw_dist = 0.225	0.153	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 215623, Miss = 152051, Miss_rate = 0.705, Pending_hits = 3097, Reservation_fails = 119857
L2_cache_bank[1]: Access = 201365, Miss = 142357, Miss_rate = 0.707, Pending_hits = 2403, Reservation_fails = 63336
L2_cache_bank[2]: Access = 204866, Miss = 142566, Miss_rate = 0.696, Pending_hits = 2154, Reservation_fails = 57458
L2_cache_bank[3]: Access = 201424, Miss = 141005, Miss_rate = 0.700, Pending_hits = 2108, Reservation_fails = 67029
L2_cache_bank[4]: Access = 202949, Miss = 143416, Miss_rate = 0.707, Pending_hits = 2455, Reservation_fails = 51766
L2_cache_bank[5]: Access = 232684, Miss = 154851, Miss_rate = 0.665, Pending_hits = 3127, Reservation_fails = 139620
L2_cache_bank[6]: Access = 201836, Miss = 140659, Miss_rate = 0.697, Pending_hits = 2111, Reservation_fails = 53665
L2_cache_bank[7]: Access = 207200, Miss = 143648, Miss_rate = 0.693, Pending_hits = 2251, Reservation_fails = 69457
L2_cache_bank[8]: Access = 216072, Miss = 152301, Miss_rate = 0.705, Pending_hits = 3179, Reservation_fails = 106227
L2_cache_bank[9]: Access = 204561, Miss = 143511, Miss_rate = 0.702, Pending_hits = 2501, Reservation_fails = 58034
L2_cache_bank[10]: Access = 203930, Miss = 142392, Miss_rate = 0.698, Pending_hits = 2179, Reservation_fails = 56467
L2_cache_bank[11]: Access = 206062, Miss = 142164, Miss_rate = 0.690, Pending_hits = 2420, Reservation_fails = 69758
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215623, Miss = 152051 (0.705), PendingHit = 3097 (0.0144)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201365, Miss = 142357 (0.707), PendingHit = 2403 (0.0119)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204866, Miss = 142566 (0.696), PendingHit = 2154 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201424, Miss = 141005 (0.7), PendingHit = 2108 (0.0105)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 202949, Miss = 143416 (0.707), PendingHit = 2455 (0.0121)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232684, Miss = 154851 (0.665), PendingHit = 3127 (0.0134)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201836, Miss = 140659 (0.697), PendingHit = 2111 (0.0105)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 207200, Miss = 143648 (0.693), PendingHit = 2251 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216072, Miss = 152301 (0.705), PendingHit = 3179 (0.0147)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204561, Miss = 143511 (0.702), PendingHit = 2501 (0.0122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203930, Miss = 142392 (0.698), PendingHit = 2179 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 206062, Miss = 142164 (0.69), PendingHit = 2420 (0.0117)
L2 Cache Total Miss Rate = 0.697
Stream 1: L2 Cache Miss Rate = 0.825
Stream 2: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 1282069
Stream 1: Misses  = 1057827
Stream 2: Accesses  = 1216503
Stream 2: Misses  = 683094
Stream 1+2: Accesses  = 2498572
Stream 1+2: Misses  = 1740921
Total Accesses  = 2498572
MPKI-CORES
CORE_L2MPKI_0	74.191
CORE_L2MPKI_1	79.239
CORE_L2MPKI_2	70.571
CORE_L2MPKI_3	81.103
CORE_L2MPKI_4	71.444
CORE_L2MPKI_5	79.936
CORE_L2MPKI_6	75.598
CORE_L2MPKI_7	81.030
CORE_L2MPKI_8	75.180
CORE_L2MPKI_9	81.855
CORE_L2MPKI_10	78.682
CORE_L2MPKI_11	81.658
CORE_L2MPKI_12	79.167
CORE_L2MPKI_13	85.504
CORE_L2MPKI_14	82.084
CORE_L2MPKI_15	87.609
CORE_L2MPKI_16	79.537
CORE_L2MPKI_17	84.458
CORE_L2MPKI_18	82.983
CORE_L2MPKI_19	85.471
CORE_L2MPKI_20	82.252
CORE_L2MPKI_21	85.170
CORE_L2MPKI_22	82.138
CORE_L2MPKI_23	87.014
CORE_L2MPKI_24	81.807
CORE_L2MPKI_25	84.135
CORE_L2MPKI_26	85.770
CORE_L2MPKI_27	86.117
CORE_L2MPKI_28	81.518
CORE_L2MPKI_29	81.035
CORE_L2MPKI_30	2.875
CORE_L2MPKI_31	2.861
CORE_L2MPKI_32	2.789
CORE_L2MPKI_33	2.811
CORE_L2MPKI_34	2.746
CORE_L2MPKI_35	2.871
CORE_L2MPKI_36	2.791
CORE_L2MPKI_37	2.731
CORE_L2MPKI_38	2.791
CORE_L2MPKI_39	2.756
CORE_L2MPKI_40	2.890
CORE_L2MPKI_41	2.931
CORE_L2MPKI_42	2.780
CORE_L2MPKI_43	2.945
CORE_L2MPKI_44	2.760
CORE_L2MPKI_45	2.911
CORE_L2MPKI_46	2.756
CORE_L2MPKI_47	2.935
CORE_L2MPKI_48	2.708
CORE_L2MPKI_49	2.867
CORE_L2MPKI_50	2.894
CORE_L2MPKI_51	2.847
CORE_L2MPKI_52	2.716
CORE_L2MPKI_53	2.777
CORE_L2MPKI_54	2.945
CORE_L2MPKI_55	2.833
CORE_L2MPKI_56	2.804
CORE_L2MPKI_57	2.935
CORE_L2MPKI_58	2.748
CORE_L2MPKI_59	2.988
Avg_MPKI_Stream1= 81.142
Avg_MPKI_Stream2= 2.833
MISSES-CORES
CORE_MISSES_0	29109
CORE_MISSES_1	32010
CORE_MISSES_2	25830
CORE_MISSES_3	35195
CORE_MISSES_4	25354
CORE_MISSES_5	34609
CORE_MISSES_6	29344
CORE_MISSES_7	36934
CORE_MISSES_8	29846
CORE_MISSES_9	36354
CORE_MISSES_10	33311
CORE_MISSES_11	34508
CORE_MISSES_12	32789
CORE_MISSES_13	39857
CORE_MISSES_14	37953
CORE_MISSES_15	42383
CORE_MISSES_16	33034
CORE_MISSES_17	37975
CORE_MISSES_18	37681
CORE_MISSES_19	38551
CORE_MISSES_20	35496
CORE_MISSES_21	39301
CORE_MISSES_22	34243
CORE_MISSES_23	41839
CORE_MISSES_24	35223
CORE_MISSES_25	37515
CORE_MISSES_26	40478
CORE_MISSES_27	40027
CORE_MISSES_28	37720
CORE_MISSES_29	33358
CORE_MISSES_30	23913
CORE_MISSES_31	23451
CORE_MISSES_32	23883
CORE_MISSES_33	21538
CORE_MISSES_34	23230
CORE_MISSES_35	22821
CORE_MISSES_36	22976
CORE_MISSES_37	22296
CORE_MISSES_38	23602
CORE_MISSES_39	23080
CORE_MISSES_40	24317
CORE_MISSES_41	22353
CORE_MISSES_42	23190
CORE_MISSES_43	21947
CORE_MISSES_44	23830
CORE_MISSES_45	21319
CORE_MISSES_46	23233
CORE_MISSES_47	22502
CORE_MISSES_48	23466
CORE_MISSES_49	22452
CORE_MISSES_50	22808
CORE_MISSES_51	21702
CORE_MISSES_52	23251
CORE_MISSES_53	21541
CORE_MISSES_54	23153
CORE_MISSES_55	20937
CORE_MISSES_56	23094
CORE_MISSES_57	22540
CORE_MISSES_58	22698
CORE_MISSES_59	21971
L2_MISSES = 1740921
L2_total_cache_accesses = 2498572
L2_total_cache_misses = 1740921
L2_total_cache_miss_rate = 0.6968
L2_total_cache_pending_hits = 29985
L2_total_cache_reservation_fails = 912674
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 211731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1589430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 828147
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 357
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 489
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4331
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 497989
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 15374
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 129900
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 63707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12785
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9837
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2009
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 133
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 138
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6652
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8515419
icnt_total_pkts_simt_to_mem=3886445
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6367
gpu_ipc_2 =     104.7353
gpu_tot_sim_cycle_stream_1 = 2304536
gpu_tot_sim_cycle_stream_2 = 2304521
gpu_sim_insn_1 = 12989984
gpu_sim_insn_2 = 241364736
gpu_sim_cycle = 2304537
gpu_sim_insn = 254354720
gpu_ipc =     110.3713
gpu_tot_sim_cycle = 2304537
gpu_tot_sim_insn = 254354720
gpu_tot_ipc =     110.3713
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8825581
gpu_stall_icnt2sh    = 2142461
gpu_total_sim_rate=86929

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4194099
	L1I_total_cache_misses = 15015
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 19544, Miss = 19544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35575
	L1D_cache_core[31]: Access = 19231, Miss = 19231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36815
	L1D_cache_core[32]: Access = 20057, Miss = 20057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29743
	L1D_cache_core[33]: Access = 17959, Miss = 17959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51163
	L1D_cache_core[34]: Access = 19878, Miss = 19878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33384
	L1D_cache_core[35]: Access = 18696, Miss = 18696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47353
	L1D_cache_core[36]: Access = 19325, Miss = 19325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41805
	L1D_cache_core[37]: Access = 19175, Miss = 19175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37114
	L1D_cache_core[38]: Access = 19867, Miss = 19867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32217
	L1D_cache_core[39]: Access = 19614, Miss = 19614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28225
	L1D_cache_core[40]: Access = 19867, Miss = 19867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29859
	L1D_cache_core[41]: Access = 17877, Miss = 17877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50522
	L1D_cache_core[42]: Access = 19600, Miss = 19600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34009
	L1D_cache_core[43]: Access = 17479, Miss = 17479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41834
	L1D_cache_core[44]: Access = 20281, Miss = 20281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29010
	L1D_cache_core[45]: Access = 17220, Miss = 17220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43602
	L1D_cache_core[46]: Access = 19753, Miss = 19753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29217
	L1D_cache_core[47]: Access = 18053, Miss = 18053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46694
	L1D_cache_core[48]: Access = 20330, Miss = 20330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22825
	L1D_cache_core[49]: Access = 18384, Miss = 18384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38528
	L1D_cache_core[50]: Access = 18458, Miss = 18458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31969
	L1D_cache_core[51]: Access = 17898, Miss = 17898, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51665
	L1D_cache_core[52]: Access = 20126, Miss = 20126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28245
	L1D_cache_core[53]: Access = 18287, Miss = 18287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50824
	L1D_cache_core[54]: Access = 18506, Miss = 18506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42852
	L1D_cache_core[55]: Access = 17368, Miss = 17368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39270
	L1D_cache_core[56]: Access = 19334, Miss = 19334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39367
	L1D_cache_core[57]: Access = 18058, Miss = 18058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51398
	L1D_cache_core[58]: Access = 19546, Miss = 19546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41016
	L1D_cache_core[59]: Access = 17341, Miss = 17341, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47733
	L1D_total_cache_accesses = 569032
	L1D_total_cache_misses = 569032
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1188666
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 358136
	L1C_total_cache_misses = 6222
	L1C_total_cache_miss_rate = 0.0174
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 1727280
	L1T_total_cache_misses = 643263
	L1T_total_cache_miss_rate = 0.3724
	L1T_total_cache_pending_hits = 1084017
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 533528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1117100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 351914
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6222
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1084017
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 643263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 71566
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4179084
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15015
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 146, 631, 146, 631, 146, 631, 147, 631, 151, 631, 133, 631, 146, 631, 128, 631, 128, 631, 146, 631, 146, 631, 147, 631, 127, 631, 127, 631, 127, 631, 127, 
shader 0 total_cycles, active_cycles, idle cycles = 2304537, 6157, 2298380 
shader 1 total_cycles, active_cycles, idle cycles = 2304537, 6339, 2298198 
shader 2 total_cycles, active_cycles, idle cycles = 2304537, 5745, 2298791 
shader 3 total_cycles, active_cycles, idle cycles = 2304537, 6807, 2297729 
shader 4 total_cycles, active_cycles, idle cycles = 2304537, 5572, 2298965 
shader 5 total_cycles, active_cycles, idle cycles = 2304537, 6792, 2297745 
shader 6 total_cycles, active_cycles, idle cycles = 2304537, 6092, 2298445 
shader 7 total_cycles, active_cycles, idle cycles = 2304537, 7149, 2297388 
shader 8 total_cycles, active_cycles, idle cycles = 2304537, 6230, 2298307 
shader 9 total_cycles, active_cycles, idle cycles = 2304537, 6966, 2297570 
shader 10 total_cycles, active_cycles, idle cycles = 2304537, 6642, 2297894 
shader 11 total_cycles, active_cycles, idle cycles = 2304537, 6630, 2297907 
shader 12 total_cycles, active_cycles, idle cycles = 2304537, 6498, 2298038 
shader 13 total_cycles, active_cycles, idle cycles = 2304537, 7310, 2297226 
shader 14 total_cycles, active_cycles, idle cycles = 2304537, 7252, 2297285 
shader 15 total_cycles, active_cycles, idle cycles = 2304537, 7586, 2296951 
shader 16 total_cycles, active_cycles, idle cycles = 2304537, 6516, 2298020 
shader 17 total_cycles, active_cycles, idle cycles = 2304537, 7052, 2297484 
shader 18 total_cycles, active_cycles, idle cycles = 2304537, 7122, 2297415 
shader 19 total_cycles, active_cycles, idle cycles = 2304537, 7074, 2297462 
shader 20 total_cycles, active_cycles, idle cycles = 2304537, 6769, 2297767 
shader 21 total_cycles, active_cycles, idle cycles = 2304537, 7237, 2297300 
shader 22 total_cycles, active_cycles, idle cycles = 2304537, 6541, 2297996 
shader 23 total_cycles, active_cycles, idle cycles = 2304537, 7540, 2296997 
shader 24 total_cycles, active_cycles, idle cycles = 2304537, 6754, 2297783 
shader 25 total_cycles, active_cycles, idle cycles = 2304537, 6994, 2297543 
shader 26 total_cycles, active_cycles, idle cycles = 2304537, 7400, 2297136 
shader 27 total_cycles, active_cycles, idle cycles = 2304537, 7289, 2297247 
shader 28 total_cycles, active_cycles, idle cycles = 2304537, 7257, 2297279 
shader 29 total_cycles, active_cycles, idle cycles = 2304537, 6458, 2298078 
shader 30 total_cycles, active_cycles, idle cycles = 2304537, 131337, 2173199 
shader 31 total_cycles, active_cycles, idle cycles = 2304537, 129469, 2175067 
shader 32 total_cycles, active_cycles, idle cycles = 2304537, 135223, 2169314 
shader 33 total_cycles, active_cycles, idle cycles = 2304537, 121031, 2183505 
shader 34 total_cycles, active_cycles, idle cycles = 2304537, 133595, 2170942 
shader 35 total_cycles, active_cycles, idle cycles = 2304537, 125556, 2178980 
shader 36 total_cycles, active_cycles, idle cycles = 2304537, 129994, 2174543 
shader 37 total_cycles, active_cycles, idle cycles = 2304537, 128955, 2175581 
shader 38 total_cycles, active_cycles, idle cycles = 2304537, 133562, 2170975 
shader 39 total_cycles, active_cycles, idle cycles = 2304537, 132272, 2172265 
shader 40 total_cycles, active_cycles, idle cycles = 2304537, 132865, 2171672 
shader 41 total_cycles, active_cycles, idle cycles = 2304537, 120475, 2184061 
shader 42 total_cycles, active_cycles, idle cycles = 2304537, 131724, 2172813 
shader 43 total_cycles, active_cycles, idle cycles = 2304537, 117704, 2186833 
shader 44 total_cycles, active_cycles, idle cycles = 2304537, 136331, 2168205 
shader 45 total_cycles, active_cycles, idle cycles = 2304537, 115677, 2188859 
shader 46 total_cycles, active_cycles, idle cycles = 2304537, 133093, 2171443 
shader 47 total_cycles, active_cycles, idle cycles = 2304537, 121117, 2183419 
shader 48 total_cycles, active_cycles, idle cycles = 2304537, 136818, 2167718 
shader 49 total_cycles, active_cycles, idle cycles = 2304537, 123692, 2180844 
shader 50 total_cycles, active_cycles, idle cycles = 2304537, 124488, 2180048 
shader 51 total_cycles, active_cycles, idle cycles = 2304537, 120415, 2184121 
shader 52 total_cycles, active_cycles, idle cycles = 2304537, 135188, 2169349 
shader 53 total_cycles, active_cycles, idle cycles = 2304537, 122516, 2182020 
shader 54 total_cycles, active_cycles, idle cycles = 2304537, 124156, 2180380 
shader 55 total_cycles, active_cycles, idle cycles = 2304537, 116775, 2187762 
shader 56 total_cycles, active_cycles, idle cycles = 2304537, 130040, 2174496 
shader 57 total_cycles, active_cycles, idle cycles = 2304537, 121320, 2183216 
shader 58 total_cycles, active_cycles, idle cycles = 2304537, 130441, 2174096 
shader 59 total_cycles, active_cycles, idle cycles = 2304537, 116146, 2188391 
warps_exctd_sm 0 = 512 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 512 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 512 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 512 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 512 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 512 
warps_exctd_sm 21 = 512 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 17632 
warps_exctd_sm 31 = 17856 
warps_exctd_sm 32 = 18176 
warps_exctd_sm 33 = 16928 
warps_exctd_sm 34 = 18016 
warps_exctd_sm 35 = 17248 
warps_exctd_sm 36 = 17600 
warps_exctd_sm 37 = 17728 
warps_exctd_sm 38 = 18112 
warps_exctd_sm 39 = 18016 
warps_exctd_sm 40 = 17888 
warps_exctd_sm 41 = 16608 
warps_exctd_sm 42 = 17856 
warps_exctd_sm 43 = 16096 
warps_exctd_sm 44 = 18368 
warps_exctd_sm 45 = 15904 
warps_exctd_sm 46 = 17760 
warps_exctd_sm 47 = 16704 
warps_exctd_sm 48 = 18496 
warps_exctd_sm 49 = 17120 
warps_exctd_sm 50 = 17056 
warps_exctd_sm 51 = 16704 
warps_exctd_sm 52 = 18016 
warps_exctd_sm 53 = 16928 
warps_exctd_sm 54 = 16896 
warps_exctd_sm 55 = 16416 
warps_exctd_sm 56 = 17504 
warps_exctd_sm 57 = 16768 
warps_exctd_sm 58 = 17792 
warps_exctd_sm 59 = 16256 
gpgpu_n_tot_thrd_icount = 257003040
gpgpu_n_tot_w_icount = 8031345
gpgpu_n_stall_shd_mem = 82943051
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1813977
gpgpu_n_mem_write_global = 35504
gpgpu_n_mem_texture = 643263
gpgpu_n_mem_const = 3998
gpgpu_n_load_insn  = 18330944
gpgpu_n_store_insn = 520448
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 8245504
gpgpu_n_const_mem_insn = 8765952
gpgpu_n_param_mem_insn = 2694400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 70240326
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:133554949	W0_Idle:26918696	W0_Scoreboard:108039273	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8031522
Warp Occupancy Distribution:
Stall:121234776	W0_Idle:16606572	W0_Scoreboard:23318	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:407554
Warp Occupancy Distribution:
Stall:12320173	W0_Idle:10312124	W0_Scoreboard:108015955	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7623968
warp_utilization0: 0.029042
warp_utilization1: 0.002947
warp_utilization2: 0.055137
traffic_breakdown_coretomem[CONST_ACC_R] = 31984 {8:3998,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3295360 {40:12536,72:5152,136:17816,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 51629800 {40:1274301,72:2787,136:3361,}
traffic_breakdown_coretomem[INST_ACC_R] = 18240 {8:2280,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5146104 {8:643263,}
traffic_breakdown_memtocore[CONST_ACC_R] = 287856 {72:3998,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72559808 {136:533528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 284032 {8:35504,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 51605712 {40:1273704,72:2786,136:3360,}
traffic_breakdown_memtocore[INST_ACC_R] = 310080 {136:2280,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 87483768 {136:643263,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 923 
averagemflatency_1 = 961 
averagemflatency_2= 883 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 2304536 
mrq_lat_table:839749 	29876 	55215 	103689 	246296 	423163 	560710 	444839 	119447 	3144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	19058 	19561 	25358 	100840 	395505 	1041452 	801656 	90959 	1733 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	181348 	115413 	249077 	171980 	247773 	490226 	673880 	335770 	32469 	827 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1564323 	785088 	105447 	5655 	126 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	4065 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	4086 	519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         9         9         8         9 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9         8        11        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         9         8         8         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         9        10        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26         8        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.182157  1.158174  1.160885  1.156789  1.158177  1.147786  1.174761  1.174039  1.156516  1.142493  1.156270  1.154330  1.169985  1.160320  1.169356  1.173203 
dram[1]:  1.157013  1.155212  1.160870  1.161159  1.152628  1.157396  1.158793  1.167913  1.142709  1.147493  1.149930  1.153403  1.150025  1.158246  1.169171  1.172382 
dram[2]:  1.152071  1.164781  1.153005  1.162402  1.154438  1.221517  1.161206  1.188963  1.134430  1.140895  1.145677  1.157853  1.151164  1.179869  1.161299  1.186398 
dram[3]:  1.147069  1.152902  1.160203  1.164474  1.147411  1.157726  1.162029  1.178916  1.139916  1.145299  1.154184  1.148606  1.154107  1.148405  1.165999  1.177882 
dram[4]:  1.156716  1.154627  1.171941  1.153213  1.158526  1.162596  1.176561  1.162539  1.139454  1.135330  1.205841  1.152413  1.158844  1.153824  1.181663  1.187357 
dram[5]:  1.152411  1.158036  1.162356  1.160311  1.152067  1.159939  1.158186  1.167836  1.139913  1.148099  1.148193  1.146044  1.160466  1.156249  1.167844  1.181713 
average row locality = 2826128/2435510 = 1.160385
average row locality_1 = 2121258/1858232 = 1.141546
average row locality_2 = 704870/577278 = 1.221023
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19917     18153     18084     17179     19565     18148     20064     19116     19602     17803     17840     17211     18532     16886     18431     17858 
dram[1]:     17857     16881     17718     17140     18267     18332     18789     18934     18342     18054     16752     16814     16854     16918     17984     17932 
dram[2]:     18263     19090     17187     18427     18997     21586     18960     20798     18058     18678     17108     17980     17363     18808     17479     19466 
dram[3]:     16614     17271     17604     17705     18020     18885     18633     19676     17699     17984     17140     17092     17043     16738     17905     18297 
dram[4]:     18659     17890     19221     17359     19085     18985     20033     18871     18606     17722     19779     17178     17775     16970     19126     18528 
dram[5]:     17522     17366     17692     17463     18121     18641     18767     19318     18046     17737     16981     16333     17510     16692     17751     18613 
total reads: 1740851
bank skew: 21586/16333 = 1.32
chip skew: 298248/283568 = 1.05
number of total write accesses:
dram[0]:     12746     11099     10629      9855     11585     10394     12157     11306     12683     10925     12245     11608     13028     11362     12074     11458 
dram[1]:     10749      9861     10290      9706     10415     10611     10892     11058     11461     11223     11121     11216     11317     11393     11585     11537 
dram[2]:     11086     11906      9823     10919     11137     13612     11164     12837     11192     11811     11503     12388     11858     13275     11120     13034 
dram[3]:      9608     10160     10221     10268     10274     11026     10807     11827     10816     11157     11538     11506     11535     11205     11498     11845 
dram[4]:     11507     10784     11663      9973     11156     11196     12115     11077     11716     10936     14165     11593     12248     11451     12709     12092 
dram[5]:     10462     10230     10311     10041     10274     10811     10938     11472     11162     10954     11361     10742     11996     11147     11354     12160 
total reads: 1085341
bank skew: 14165/9608 = 1.47
chip skew: 188665/174435 = 1.08
average mf latency per bank:
dram[0]:        989       871      1056       986       996       907       859       768       758       644       724       633       742       659       869       771
dram[1]:        796       837       882       946       847       866       722       738       609       620       573       579       588       599       688       706
dram[2]:        906      1190      1025      1289       947      1863       814      1064       696       922       667       883       696       938       812      1082
dram[3]:        822       842       899       905       847       886       732       737       619       646       578       595       585       618       709       755
dram[4]:       1018       902      1090       984      1039       958       903       804       780       679       847       658       779       688       906       816
dram[5]:        809       813       905       910       837       846       720       725       625       613       585       575       606       598       706       726
maximum mf latency per bank:
dram[0]:       6286      7236      5932      6544      8554     10170      6035      5556      6373      6144      6547      6757     10329      7759      7064      7250
dram[1]:       6820      9855      7335      7637     10361      7548      6112      6944      5965      6781      6069      6716     10709      6130      6853      8566
dram[2]:       5683      7649      7115      7903      9756      7464      7310      8390      6076      5396      5776      7130      7885      8490      5435      6874
dram[3]:       6543      6169      4836      5470      9689      7766      6904      6186      4508      7499      6756      5346      8340      8950      7326      7736
dram[4]:       5135      6390      6878      5155      8241      8292      8250      7081      6449      7841      6720      7453      7988      9915      6859      7871
dram[5]:       5662      6841      6513      9993      7620      6840      6949      5564      5834      6100      7694      5370      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1259743 n_act=412518 n_pre=412504 n_req=298173 n_req_1=180520 n_req_2=117653 n_req_3=0 n_rd=588755 n_write=368468 bw_util=0.3909 bw_util_1=0.2374 bw_util_2=0.1535 bw_util_3=0 blp=10.615987 blp_1= 3.949996 blp_2= 2.720937 blp_3= -nan
 n_activity=3036025 dram_eff=0.3916 dram_eff_1=0.2378 dram_eff_2=0.1538 dram_eff_3=0
bk0: 39834a 1018896i bk1: 36306a 1168678i bk2: 36165a 1183669i bk3: 34358a 1248028i bk4: 39126a 955511i bk5: 36296a 1079052i bk6: 40126a 827240i bk7: 38228a 907924i bk8: 39200a 1024345i bk9: 35606a 1185687i bk10: 35678a 1035601i bk11: 34420a 1077175i bk12: 37062a 873793i bk13: 33772a 1054747i bk14: 36862a 893506i bk15: 35716a 949455i 
bw_dist = 0.237	0.154	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8497
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1336266 n_act=395795 n_pre=395782 n_req=287318 n_req_1=169876 n_req_2=117442 n_req_3=0 n_rd=567114 n_write=347031 bw_util=0.3766 bw_util_1=0.2234 bw_util_2=0.1532 bw_util_3=0 blp=10.009087 blp_1= 3.817895 blp_2= 2.682336 blp_3= -nan
 n_activity=3015782 dram_eff=0.3799 dram_eff_1=0.2253 dram_eff_2=0.1546 dram_eff_3=0
bk0: 35714a 1301697i bk1: 33762a 1364438i bk2: 35434a 1282801i bk3: 34280a 1323372i bk4: 36532a 1167403i bk5: 36664a 1121794i bk6: 37575a 1047297i bk7: 37868a 983575i bk8: 36683a 1210674i bk9: 36106a 1193104i bk10: 33500a 1224194i bk11: 33626a 1180344i bk12: 33708a 1136470i bk13: 33836a 1092156i bk14: 35962a 1020361i bk15: 35864a 990443i 
bw_dist = 0.223	0.153	0.000	0.615	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1322
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1233685 n_act=418191 n_pre=418181 n_req=302096 n_req_1=184042 n_req_2=118054 n_req_3=0 n_rd=596470 n_write=375461 bw_util=0.396 bw_util_1=0.242 bw_util_2=0.154 bw_util_3=0 blp=10.829475 blp_1= 3.993731 blp_2= 2.733513 blp_3= -nan
 n_activity=3040125 dram_eff=0.3963 dram_eff_1=0.2421 dram_eff_2=0.1541 dram_eff_3=0
bk0: 36526a 1200804i bk1: 38180a 1066574i bk2: 34372a 1272475i bk3: 36854a 1114133i bk4: 37990a 1006269i bk5: 43170a 667759i bk6: 37920a 912890i bk7: 41590a 651063i bk8: 36114a 1186374i bk9: 37354a 1081486i bk10: 34216a 1118468i bk11: 35958a 974443i bk12: 34724a 995816i bk13: 37616a 788804i bk14: 34954a 1000878i bk15: 38932a 717219i 
bw_dist = 0.242	0.154	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6059
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1329974 n_act=397313 n_pre=397298 n_req=288012 n_req_1=170731 n_req_2=117281 n_req_3=0 n_rd=568609 n_write=348794 bw_util=0.3775 bw_util_1=0.2245 bw_util_2=0.153 bw_util_3=0 blp=10.057122 blp_1= 3.829980 blp_2= 2.686961 blp_3= -nan
 n_activity=3017798 dram_eff=0.3806 dram_eff_1=0.2263 dram_eff_2=0.1543 dram_eff_3=0
bk0: 33228a 1437584i bk1: 34542a 1333907i bk2: 35208a 1304825i bk3: 35410a 1235237i bk4: 36040a 1181101i bk5: 37770a 1053661i bk6: 37266a 1058342i bk7: 39351a 891138i bk8: 35396a 1279193i bk9: 35968a 1196585i bk10: 34280a 1172514i bk11: 34184a 1133971i bk12: 34086a 1106165i bk13: 33476a 1120949i bk14: 35810a 1008338i bk15: 36594a 947095i 
bw_dist = 0.224	0.153	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2743
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1250851 n_act=414334 n_pre=414322 n_req=299651 n_req_1=181742 n_req_2=117909 n_req_3=0 n_rd=591551 n_write=370930 bw_util=0.3928 bw_util_1=0.239 bw_util_2=0.1539 bw_util_3=0 blp=10.679546 blp_1= 3.969924 blp_2= 2.731355 blp_3= -nan
 n_activity=3036637 dram_eff=0.3935 dram_eff_1=0.2394 dram_eff_2=0.1541 dram_eff_3=0
bk0: 37318a 1169918i bk1: 35780a 1217509i bk2: 38440a 1051980i bk3: 34714a 1226037i bk4: 38170a 1020138i bk5: 37968a 965867i bk6: 40064a 830239i bk7: 37740a 908238i bk8: 37212a 1146739i bk9: 35444a 1186964i bk10: 39556a 822279i bk11: 34354a 1077395i bk12: 35547a 956448i bk13: 33940a 1027027i bk14: 38252a 806777i bk15: 37052a 856797i 
bw_dist = 0.239	0.154	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1726
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3041988 n_nop=1329227 n_act=397340 n_pre=397326 n_req=288320 n_req_1=170846 n_req_2=117474 n_req_3=0 n_rd=569090 n_write=349005 bw_util=0.3779 bw_util_1=0.2246 bw_util_2=0.1533 bw_util_3=0 blp=10.053046 blp_1= 3.816943 blp_2= 2.682048 blp_3= -nan
 n_activity=3019051 dram_eff=0.3808 dram_eff_1=0.2263 dram_eff_2=0.1544 dram_eff_3=0
bk0: 35044a 1335918i bk1: 34732a 1321067i bk2: 35380a 1279015i bk3: 34926a 1274677i bk4: 36242a 1181794i bk5: 37282a 1075245i bk6: 37530a 1033539i bk7: 38636a 937922i bk8: 36090a 1233615i bk9: 35474a 1226778i bk10: 33960a 1190322i bk11: 32662a 1234394i bk12: 35020a 1048890i bk13: 33384a 1122608i bk14: 35502a 1042258i bk15: 37226a 918251i 
bw_dist = 0.225	0.153	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 215623, Miss = 152051, Miss_rate = 0.705, Pending_hits = 3097, Reservation_fails = 119857
L2_cache_bank[1]: Access = 201365, Miss = 142357, Miss_rate = 0.707, Pending_hits = 2403, Reservation_fails = 63336
L2_cache_bank[2]: Access = 204866, Miss = 142566, Miss_rate = 0.696, Pending_hits = 2154, Reservation_fails = 57458
L2_cache_bank[3]: Access = 201424, Miss = 141005, Miss_rate = 0.700, Pending_hits = 2108, Reservation_fails = 67029
L2_cache_bank[4]: Access = 202949, Miss = 143416, Miss_rate = 0.707, Pending_hits = 2455, Reservation_fails = 51766
L2_cache_bank[5]: Access = 232684, Miss = 154851, Miss_rate = 0.665, Pending_hits = 3127, Reservation_fails = 139620
L2_cache_bank[6]: Access = 201836, Miss = 140659, Miss_rate = 0.697, Pending_hits = 2111, Reservation_fails = 53665
L2_cache_bank[7]: Access = 207200, Miss = 143648, Miss_rate = 0.693, Pending_hits = 2251, Reservation_fails = 69457
L2_cache_bank[8]: Access = 216072, Miss = 152301, Miss_rate = 0.705, Pending_hits = 3179, Reservation_fails = 106227
L2_cache_bank[9]: Access = 204561, Miss = 143511, Miss_rate = 0.702, Pending_hits = 2501, Reservation_fails = 58034
L2_cache_bank[10]: Access = 203930, Miss = 142392, Miss_rate = 0.698, Pending_hits = 2179, Reservation_fails = 56467
L2_cache_bank[11]: Access = 206062, Miss = 142164, Miss_rate = 0.690, Pending_hits = 2420, Reservation_fails = 69758
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215623, Miss = 152051 (0.705), PendingHit = 3097 (0.0144)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201365, Miss = 142357 (0.707), PendingHit = 2403 (0.0119)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204866, Miss = 142566 (0.696), PendingHit = 2154 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201424, Miss = 141005 (0.7), PendingHit = 2108 (0.0105)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 202949, Miss = 143416 (0.707), PendingHit = 2455 (0.0121)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232684, Miss = 154851 (0.665), PendingHit = 3127 (0.0134)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201836, Miss = 140659 (0.697), PendingHit = 2111 (0.0105)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 207200, Miss = 143648 (0.693), PendingHit = 2251 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216072, Miss = 152301 (0.705), PendingHit = 3179 (0.0147)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204561, Miss = 143511 (0.702), PendingHit = 2501 (0.0122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203930, Miss = 142392 (0.698), PendingHit = 2179 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 206062, Miss = 142164 (0.69), PendingHit = 2420 (0.0117)
L2 Cache Total Miss Rate = 0.697
Stream 1: L2 Cache Miss Rate = 0.825
Stream 2: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 1282069
Stream 1: Misses  = 1057827
Stream 2: Accesses  = 1216503
Stream 2: Misses  = 683094
Stream 1+2: Accesses  = 2498572
Stream 1+2: Misses  = 1740921
Total Accesses  = 2498572
MPKI-CORES
CORE_L2MPKI_0	74.191
CORE_L2MPKI_1	79.239
CORE_L2MPKI_2	70.571
CORE_L2MPKI_3	81.103
CORE_L2MPKI_4	71.444
CORE_L2MPKI_5	79.936
CORE_L2MPKI_6	75.598
CORE_L2MPKI_7	81.030
CORE_L2MPKI_8	75.180
CORE_L2MPKI_9	81.855
CORE_L2MPKI_10	78.682
CORE_L2MPKI_11	81.658
CORE_L2MPKI_12	79.167
CORE_L2MPKI_13	85.504
CORE_L2MPKI_14	82.084
CORE_L2MPKI_15	87.609
CORE_L2MPKI_16	79.537
CORE_L2MPKI_17	84.458
CORE_L2MPKI_18	82.983
CORE_L2MPKI_19	85.471
CORE_L2MPKI_20	82.252
CORE_L2MPKI_21	85.170
CORE_L2MPKI_22	82.138
CORE_L2MPKI_23	87.014
CORE_L2MPKI_24	81.807
CORE_L2MPKI_25	84.135
CORE_L2MPKI_26	85.770
CORE_L2MPKI_27	86.117
CORE_L2MPKI_28	81.518
CORE_L2MPKI_29	81.035
CORE_L2MPKI_30	2.875
CORE_L2MPKI_31	2.861
CORE_L2MPKI_32	2.789
CORE_L2MPKI_33	2.811
CORE_L2MPKI_34	2.746
CORE_L2MPKI_35	2.871
CORE_L2MPKI_36	2.791
CORE_L2MPKI_37	2.731
CORE_L2MPKI_38	2.791
CORE_L2MPKI_39	2.756
CORE_L2MPKI_40	2.890
CORE_L2MPKI_41	2.931
CORE_L2MPKI_42	2.780
CORE_L2MPKI_43	2.945
CORE_L2MPKI_44	2.760
CORE_L2MPKI_45	2.911
CORE_L2MPKI_46	2.756
CORE_L2MPKI_47	2.935
CORE_L2MPKI_48	2.708
CORE_L2MPKI_49	2.867
CORE_L2MPKI_50	2.894
CORE_L2MPKI_51	2.847
CORE_L2MPKI_52	2.716
CORE_L2MPKI_53	2.777
CORE_L2MPKI_54	2.945
CORE_L2MPKI_55	2.833
CORE_L2MPKI_56	2.804
CORE_L2MPKI_57	2.935
CORE_L2MPKI_58	2.748
CORE_L2MPKI_59	2.988
Avg_MPKI_Stream1= 81.142
Avg_MPKI_Stream2= 2.833
MISSES-CORES
CORE_MISSES_0	29109
CORE_MISSES_1	32010
CORE_MISSES_2	25830
CORE_MISSES_3	35195
CORE_MISSES_4	25354
CORE_MISSES_5	34609
CORE_MISSES_6	29344
CORE_MISSES_7	36934
CORE_MISSES_8	29846
CORE_MISSES_9	36354
CORE_MISSES_10	33311
CORE_MISSES_11	34508
CORE_MISSES_12	32789
CORE_MISSES_13	39857
CORE_MISSES_14	37953
CORE_MISSES_15	42383
CORE_MISSES_16	33034
CORE_MISSES_17	37975
CORE_MISSES_18	37681
CORE_MISSES_19	38551
CORE_MISSES_20	35496
CORE_MISSES_21	39301
CORE_MISSES_22	34243
CORE_MISSES_23	41839
CORE_MISSES_24	35223
CORE_MISSES_25	37515
CORE_MISSES_26	40478
CORE_MISSES_27	40027
CORE_MISSES_28	37720
CORE_MISSES_29	33358
CORE_MISSES_30	23913
CORE_MISSES_31	23451
CORE_MISSES_32	23883
CORE_MISSES_33	21538
CORE_MISSES_34	23230
CORE_MISSES_35	22821
CORE_MISSES_36	22976
CORE_MISSES_37	22296
CORE_MISSES_38	23602
CORE_MISSES_39	23080
CORE_MISSES_40	24317
CORE_MISSES_41	22353
CORE_MISSES_42	23190
CORE_MISSES_43	21947
CORE_MISSES_44	23830
CORE_MISSES_45	21319
CORE_MISSES_46	23233
CORE_MISSES_47	22502
CORE_MISSES_48	23466
CORE_MISSES_49	22452
CORE_MISSES_50	22808
CORE_MISSES_51	21702
CORE_MISSES_52	23251
CORE_MISSES_53	21541
CORE_MISSES_54	23153
CORE_MISSES_55	20937
CORE_MISSES_56	23094
CORE_MISSES_57	22540
CORE_MISSES_58	22698
CORE_MISSES_59	21971
L2_MISSES = 1740921
L2_total_cache_accesses = 2498572
L2_total_cache_misses = 1740921
L2_total_cache_miss_rate = 0.6968
L2_total_cache_pending_hits = 29985
L2_total_cache_reservation_fails = 912674
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 211731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1589430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 828147
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 357
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 489
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4331
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 497989
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 15374
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 129900
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 63707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12785
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9837
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2009
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 133
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 138
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6652
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8515419
icnt_total_pkts_simt_to_mem=3886445
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5842
gpu_ipc_2 =     104.1213
gpu_tot_sim_cycle_stream_1 = 2607891
gpu_tot_sim_cycle_stream_2 = 2607874
gpu_sim_insn_1 = 14563040
gpu_sim_insn_2 = 271535328
gpu_sim_cycle = 2607892
gpu_sim_insn = 286098368
gpu_ipc =     109.7048
gpu_tot_sim_cycle = 2607892
gpu_tot_sim_insn = 286098368
gpu_tot_ipc =     109.7048
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10015396
gpu_stall_icnt2sh    = 2358641
gpu_total_sim_rate=87065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4717261
	L1I_total_cache_misses = 16614
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 21617, Miss = 21617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40629
	L1D_cache_core[31]: Access = 22160, Miss = 22160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38011
	L1D_cache_core[32]: Access = 22231, Miss = 22231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41187
	L1D_cache_core[33]: Access = 20240, Miss = 20240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55982
	L1D_cache_core[34]: Access = 21934, Miss = 21934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40673
	L1D_cache_core[35]: Access = 21461, Miss = 21461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49853
	L1D_cache_core[36]: Access = 21401, Miss = 21401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47187
	L1D_cache_core[37]: Access = 21595, Miss = 21595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41854
	L1D_cache_core[38]: Access = 21757, Miss = 21757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45176
	L1D_cache_core[39]: Access = 22363, Miss = 22363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28264
	L1D_cache_core[40]: Access = 22364, Miss = 22364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35561
	L1D_cache_core[41]: Access = 20438, Miss = 20438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54479
	L1D_cache_core[42]: Access = 21924, Miss = 21924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39424
	L1D_cache_core[43]: Access = 19360, Miss = 19360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49456
	L1D_cache_core[44]: Access = 21911, Miss = 21911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43115
	L1D_cache_core[45]: Access = 19728, Miss = 19728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51871
	L1D_cache_core[46]: Access = 22594, Miss = 22594, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35943
	L1D_cache_core[47]: Access = 21086, Miss = 21086, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47563
	L1D_cache_core[48]: Access = 22654, Miss = 22654, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26010
	L1D_cache_core[49]: Access = 20664, Miss = 20664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47019
	L1D_cache_core[50]: Access = 20641, Miss = 20641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39787
	L1D_cache_core[51]: Access = 20526, Miss = 20526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53156
	L1D_cache_core[52]: Access = 22615, Miss = 22615, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31719
	L1D_cache_core[53]: Access = 20525, Miss = 20525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55395
	L1D_cache_core[54]: Access = 20147, Miss = 20147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53150
	L1D_cache_core[55]: Access = 20297, Miss = 20297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39897
	L1D_cache_core[56]: Access = 21611, Miss = 21611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43082
	L1D_cache_core[57]: Access = 20559, Miss = 20559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54053
	L1D_cache_core[58]: Access = 21779, Miss = 21779, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45818
	L1D_cache_core[59]: Access = 19819, Miss = 19819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55079
	L1D_total_cache_accesses = 639921
	L1D_total_cache_misses = 639921
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1355226
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 402543
	L1C_total_cache_misses = 6379
	L1C_total_cache_miss_rate = 0.0158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 1943190
	L1T_total_cache_misses = 723091
	L1T_total_cache_miss_rate = 0.3721
	L1T_total_cache_pending_hits = 1220099
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 599979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1276411
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 396164
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6379
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1220099
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 723091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 78815
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4700647
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16614
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 241, 631, 228, 631, 241, 631, 241, 631, 242, 631, 227, 631, 241, 631, 222, 631, 222, 631, 228, 631, 241, 631, 241, 631, 222, 631, 209, 631, 209, 631, 209, 
shader 0 total_cycles, active_cycles, idle cycles = 2607892, 6880, 2601012 
shader 1 total_cycles, active_cycles, idle cycles = 2607892, 7156, 2600736 
shader 2 total_cycles, active_cycles, idle cycles = 2607892, 6622, 2601269 
shader 3 total_cycles, active_cycles, idle cycles = 2607892, 7639, 2600252 
shader 4 total_cycles, active_cycles, idle cycles = 2607892, 6342, 2601550 
shader 5 total_cycles, active_cycles, idle cycles = 2607892, 7628, 2600263 
shader 6 total_cycles, active_cycles, idle cycles = 2607892, 6896, 2600995 
shader 7 total_cycles, active_cycles, idle cycles = 2607892, 7935, 2599956 
shader 8 total_cycles, active_cycles, idle cycles = 2607892, 6930, 2600962 
shader 9 total_cycles, active_cycles, idle cycles = 2607892, 7801, 2600090 
shader 10 total_cycles, active_cycles, idle cycles = 2607892, 7429, 2600462 
shader 11 total_cycles, active_cycles, idle cycles = 2607892, 7416, 2600475 
shader 12 total_cycles, active_cycles, idle cycles = 2607892, 7258, 2600633 
shader 13 total_cycles, active_cycles, idle cycles = 2607892, 8157, 2599734 
shader 14 total_cycles, active_cycles, idle cycles = 2607892, 8091, 2599800 
shader 15 total_cycles, active_cycles, idle cycles = 2607892, 8386, 2599505 
shader 16 total_cycles, active_cycles, idle cycles = 2607892, 7291, 2600600 
shader 17 total_cycles, active_cycles, idle cycles = 2607892, 7933, 2599958 
shader 18 total_cycles, active_cycles, idle cycles = 2607892, 8005, 2599886 
shader 19 total_cycles, active_cycles, idle cycles = 2607892, 7908, 2599984 
shader 20 total_cycles, active_cycles, idle cycles = 2607892, 7560, 2600332 
shader 21 total_cycles, active_cycles, idle cycles = 2607892, 8149, 2599743 
shader 22 total_cycles, active_cycles, idle cycles = 2607892, 7376, 2600516 
shader 23 total_cycles, active_cycles, idle cycles = 2607892, 8406, 2599485 
shader 24 total_cycles, active_cycles, idle cycles = 2607892, 7522, 2600370 
shader 25 total_cycles, active_cycles, idle cycles = 2607892, 7848, 2600043 
shader 26 total_cycles, active_cycles, idle cycles = 2607892, 8252, 2599639 
shader 27 total_cycles, active_cycles, idle cycles = 2607892, 8184, 2599708 
shader 28 total_cycles, active_cycles, idle cycles = 2607892, 8096, 2599795 
shader 29 total_cycles, active_cycles, idle cycles = 2607892, 7252, 2600640 
shader 30 total_cycles, active_cycles, idle cycles = 2607892, 145353, 2462539 
shader 31 total_cycles, active_cycles, idle cycles = 2607892, 149253, 2458638 
shader 32 total_cycles, active_cycles, idle cycles = 2607892, 149420, 2458472 
shader 33 total_cycles, active_cycles, idle cycles = 2607892, 136451, 2471440 
shader 34 total_cycles, active_cycles, idle cycles = 2607892, 147509, 2460383 
shader 35 total_cycles, active_cycles, idle cycles = 2607892, 144111, 2463781 
shader 36 total_cycles, active_cycles, idle cycles = 2607892, 144050, 2463842 
shader 37 total_cycles, active_cycles, idle cycles = 2607892, 145268, 2462624 
shader 38 total_cycles, active_cycles, idle cycles = 2607892, 146083, 2461808 
shader 39 total_cycles, active_cycles, idle cycles = 2607892, 150759, 2457133 
shader 40 total_cycles, active_cycles, idle cycles = 2607892, 149785, 2458107 
shader 41 total_cycles, active_cycles, idle cycles = 2607892, 137625, 2470267 
shader 42 total_cycles, active_cycles, idle cycles = 2607892, 147306, 2460585 
shader 43 total_cycles, active_cycles, idle cycles = 2607892, 130421, 2477470 
shader 44 total_cycles, active_cycles, idle cycles = 2607892, 147170, 2460721 
shader 45 total_cycles, active_cycles, idle cycles = 2607892, 132557, 2475335 
shader 46 total_cycles, active_cycles, idle cycles = 2607892, 151891, 2456001 
shader 47 total_cycles, active_cycles, idle cycles = 2607892, 141611, 2466280 
shader 48 total_cycles, active_cycles, idle cycles = 2607892, 152455, 2455437 
shader 49 total_cycles, active_cycles, idle cycles = 2607892, 138990, 2468901 
shader 50 total_cycles, active_cycles, idle cycles = 2607892, 139219, 2468673 
shader 51 total_cycles, active_cycles, idle cycles = 2607892, 138145, 2469746 
shader 52 total_cycles, active_cycles, idle cycles = 2607892, 151986, 2455905 
shader 53 total_cycles, active_cycles, idle cycles = 2607892, 137652, 2470239 
shader 54 total_cycles, active_cycles, idle cycles = 2607892, 135070, 2472821 
shader 55 total_cycles, active_cycles, idle cycles = 2607892, 136559, 2471333 
shader 56 total_cycles, active_cycles, idle cycles = 2607892, 145420, 2462472 
shader 57 total_cycles, active_cycles, idle cycles = 2607892, 138240, 2469651 
shader 58 total_cycles, active_cycles, idle cycles = 2607892, 145469, 2462423 
shader 59 total_cycles, active_cycles, idle cycles = 2607892, 132647, 2475244 
warps_exctd_sm 0 = 512 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 512 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 512 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 512 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 512 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 512 
warps_exctd_sm 21 = 512 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 19680 
warps_exctd_sm 31 = 20416 
warps_exctd_sm 32 = 20128 
warps_exctd_sm 33 = 19040 
warps_exctd_sm 34 = 20032 
warps_exctd_sm 35 = 19680 
warps_exctd_sm 36 = 19648 
warps_exctd_sm 37 = 20032 
warps_exctd_sm 38 = 19872 
warps_exctd_sm 39 = 20448 
warps_exctd_sm 40 = 20192 
warps_exctd_sm 41 = 18912 
warps_exctd_sm 42 = 20032 
warps_exctd_sm 43 = 17888 
warps_exctd_sm 44 = 19904 
warps_exctd_sm 45 = 18208 
warps_exctd_sm 46 = 20192 
warps_exctd_sm 47 = 19424 
warps_exctd_sm 48 = 20672 
warps_exctd_sm 49 = 19168 
warps_exctd_sm 50 = 19040 
warps_exctd_sm 51 = 19008 
warps_exctd_sm 52 = 20320 
warps_exctd_sm 53 = 18976 
warps_exctd_sm 54 = 18528 
warps_exctd_sm 55 = 18976 
warps_exctd_sm 56 = 19616 
warps_exctd_sm 57 = 19072 
warps_exctd_sm 58 = 19840 
warps_exctd_sm 59 = 18560 
gpgpu_n_tot_thrd_icount = 289071968
gpgpu_n_tot_w_icount = 9033499
gpgpu_n_stall_shd_mem = 93901325
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2046001
gpgpu_n_mem_write_global = 39942
gpgpu_n_mem_texture = 723091
gpgpu_n_mem_const = 4106
gpgpu_n_load_insn  = 20623200
gpgpu_n_store_insn = 585504
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 9276192
gpgpu_n_const_mem_insn = 9861696
gpgpu_n_param_mem_insn = 3019680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 79504759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144265622	W0_Idle:37375554	W0_Scoreboard:122272185	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9033679
Warp Occupancy Distribution:
Stall:130286265	W0_Idle:25707222	W0_Scoreboard:23318	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:456715
Warp Occupancy Distribution:
Stall:13979357	W0_Idle:11668332	W0_Scoreboard:122248867	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8576964
warp_utilization0: 0.028866
warp_utilization1: 0.002919
warp_utilization2: 0.054814
traffic_breakdown_coretomem[CONST_ACC_R] = 32848 {8:4106,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4799832 {8:599979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3707280 {40:14103,72:5796,136:20043,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 58264272 {40:1439715,72:2845,136:3462,}
traffic_breakdown_coretomem[INST_ACC_R] = 20400 {8:2550,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5784728 {8:723091,}
traffic_breakdown_memtocore[CONST_ACC_R] = 295632 {72:4106,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81597144 {136:599979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 319536 {8:39942,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 58240832 {40:1439129,72:2845,136:3462,}
traffic_breakdown_memtocore[INST_ACC_R] = 346800 {136:2550,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 98340376 {136:723091,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 928 
averagemflatency_1 = 964 
averagemflatency_2= 890 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 2607891 
mrq_lat_table:949582 	33728 	62598 	117299 	278707 	479876 	636819 	504331 	135190 	3468 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	21277 	21699 	28044 	111176 	440775 	1170256 	913422 	103938 	1938 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	202498 	129030 	278622 	192647 	277491 	550618 	763711 	383299 	36574 	936 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1774519 	876156 	115753 	6052 	130 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	8503 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	4568 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         9         9         8        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9         9        11        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         9         8         9         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         9        10        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.183292  1.159205  1.159866  1.154842  1.157354  1.149954  1.174545  1.170694  1.156933  1.142505  1.154806  1.153309  1.168269  1.158678  1.171988  1.173102 
dram[1]:  1.156844  1.154289  1.159458  1.161276  1.150201  1.155169  1.158476  1.166580  1.143792  1.147369  1.150214  1.153173  1.152855  1.158365  1.168159  1.170806 
dram[2]:  1.151986  1.164678  1.150870  1.162256  1.153384  1.218924  1.159308  1.186626  1.135643  1.140668  1.144430  1.157988  1.151156  1.180810  1.161213  1.187486 
dram[3]:  1.147652  1.154276  1.160264  1.162179  1.146862  1.155932  1.159698  1.176416  1.140638  1.147606  1.153477  1.148581  1.155263  1.149042  1.164925  1.180914 
dram[4]:  1.156344  1.154366  1.169043  1.151909  1.157415  1.161074  1.175443  1.161448  1.138143  1.135436  1.207649  1.151906  1.159772  1.153380  1.180826  1.187703 
dram[5]:  1.152915  1.156774  1.161723  1.160855  1.151848  1.157827  1.157228  1.170065  1.139697  1.148097  1.148832  1.146619  1.159017  1.156295  1.167515  1.182877 
average row locality = 3201598/2759918 = 1.160034
average row locality_1 = 2408272/2109750 = 1.141496
average row locality_2 = 793326/650168 = 1.220186
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22712     20560     20471     19521     22049     20580     22608     21461     22071     20013     20114     19474     20933     19215     21082     20215 
dram[1]:     20241     19198     20080     19344     20551     20675     21310     21261     20664     20247     18999     18952     19173     19284     20339     20296 
dram[2]:     20746     21579     19517     20879     21398     24379     21314     23268     20351     20967     19248     20409     19695     21356     19832     22039 
dram[3]:     18863     19593     19975     19870     20331     21304     21035     22137     19932     20286     19347     19306     19391     18957     20300     20876 
dram[4]:     21169     20162     21653     19606     21608     21476     22596     21241     20840     19990     22564     19484     20135     19339     21723     21176 
dram[5]:     19883     19693     20083     19887     20569     20990     21164     21875     20250     19923     19296     18608     19854     18952     20170     21103 
total reads: 1969235
bank skew: 24379/18608 = 1.31
chip skew: 336977/320614 = 1.05
number of total write accesses:
dram[0]:     14599     12586     12047     11259     13101     11851     13770     12743     14459     12465     13835     13205     14679     12938     13828     12936 
dram[1]:     12205     11266     11693     10959     11757     11978     12470     12482     13087     12741     12694     12683     12851     12999     13061     13032 
dram[2]:     12642     13465     11179     12365     12583     15415     12618     14424     12795     13423     12978     14128     13419     15046     12605     14728 
dram[3]:     10953     11584     11624     11468     11616     12507     12278     13381     12380     12749     13083     13030     13098     12652     13032     13552 
dram[4]:     13090     12151     13105     11264     12694     12742     13748     12551     13269     12513     16277     13215     13845     13043     14415     13867 
dram[5]:     11920     11645     11718     11506     11754     12213     12428     13132     12678     12443     13008     12359     13579     12618     12866     13744 
total reads: 1232459
bank skew: 16277/10953 = 1.49
chip skew: 213813/197958 = 1.08
average mf latency per bank:
dram[0]:       1015       882      1068       977       994       891       861       760       763       643       733       634       766       668       887       775
dram[1]:        801       842       875       936       836       850       710       725       602       613       570       576       597       604       690       707
dram[2]:        910      1190      1013      1272       929      1769       800      1045       690       910       663       875       702       949       814      1078
dram[3]:        837       851       894       901       837       870       722       728       612       639       579       594       597       629       710       756
dram[4]:       1054       927      1108       989      1048       948       911       802       792       681       863       667       809       710       931       829
dram[5]:        818       828       897       904       823       833       710       716       618       607       583       574       612       609       709       731
maximum mf latency per bank:
dram[0]:       7824      7236      5978      6544      8554     10170      6035      6494      6373      6396      6547      6757     10329      7759      8305      7250
dram[1]:       6820      9855      7335      7637     10361      7548      8527      6944      5965      6781      6069      8333     10709      6130      6853      8566
dram[2]:       5683      7649      8913      7903      9756      7464      7310      8390      6076      6101      5776      7130      7885      8490      5435      6874
dram[3]:       6543      8340      4836      5470      9689      7766      6904      6186      7393      7499      6756      6268      8340      8950      7326      7736
dram[4]:       5907      6390      6878      5155      8241      8292      8250      7081      6449      7841      6720      7453      7988      9915      6859      7871
dram[5]:       5662      6841      6513      9993      7620      6840      6949      5564      5834      7621      7694      5370      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1422617 n_act=467571 n_pre=467560 n_req=337359 n_req_1=204920 n_req_2=132439 n_req_3=0 n_rd=666124 n_write=418545 bw_util=0.3908 bw_util_1=0.2381 bw_util_2=0.1527 bw_util_3=0 blp=10.648060 blp_1= 3.967828 blp_2= 2.715460 blp_3= -nan
 n_activity=3435781 dram_eff=0.3916 dram_eff_1=0.2386 dram_eff_2=0.153 dram_eff_3=0
bk0: 45422a 1129826i bk1: 41114a 1320622i bk2: 40942a 1337011i bk3: 39042a 1390844i bk4: 44098a 1080920i bk5: 41160a 1211200i bk6: 45214a 934573i bk7: 42918a 1032041i bk8: 44140a 1155662i bk9: 40026a 1339958i bk10: 40228a 1174268i bk11: 38946a 1211733i bk12: 41861a 991400i bk13: 38424a 1176450i bk14: 42164a 982645i bk15: 40425a 1070253i 
bw_dist = 0.238	0.153	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8975
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1510751 n_act=448313 n_pre=448298 n_req=324815 n_req_1=192651 n_req_2=132164 n_req_3=0 n_rd=641210 n_write=393845 bw_util=0.3762 bw_util_1=0.2238 bw_util_2=0.1524 bw_util_3=0 blp=10.012639 blp_1= 3.822342 blp_2= 2.673290 blp_3= -nan
 n_activity=3413733 dram_eff=0.3794 dram_eff_1=0.2257 dram_eff_2=0.1537 dram_eff_3=0
bk0: 40482a 1470221i bk1: 38396a 1533649i bk2: 40156a 1443020i bk3: 38682a 1498420i bk4: 41102a 1327412i bk5: 41348a 1270801i bk6: 42620a 1168439i bk7: 42522a 1122359i bk8: 41328a 1371537i bk9: 40494a 1356308i bk10: 37998a 1371161i bk11: 37904a 1339004i bk12: 38346a 1284613i bk13: 38564a 1223728i bk14: 40678a 1159670i bk15: 40590a 1126957i 
bw_dist = 0.224	0.152	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1373
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1396397 n_act=473285 n_pre=473269 n_req=341302 n_req_1=208422 n_req_2=132880 n_req_3=0 n_rd=673931 n_write=425535 bw_util=0.3954 bw_util_1=0.2422 bw_util_2=0.1532 bw_util_3=0 blp=10.836550 blp_1= 4.006056 blp_2= 2.723978 blp_3= -nan
 n_activity=3440197 dram_eff=0.3956 dram_eff_1=0.2423 dram_eff_2=0.1533 dram_eff_3=0
bk0: 41492a 1350875i bk1: 43158a 1207898i bk2: 39034a 1431235i bk3: 41758a 1257095i bk4: 42796a 1144088i bk5: 48756a 752952i bk6: 42622a 1044114i bk7: 46536a 761498i bk8: 40702a 1337064i bk9: 41934a 1220974i bk10: 38496a 1273268i bk11: 40818a 1085196i bk12: 39386a 1122377i bk13: 42712a 882859i bk14: 39659a 1123563i bk15: 44072a 813232i 
bw_dist = 0.242	0.153	0.000	0.604	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5757
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1503570 n_act=449975 n_pre=449961 n_req=325690 n_req_1=193661 n_req_2=132029 n_req_3=0 n_rd=642978 n_write=395933 bw_util=0.3773 bw_util_1=0.225 bw_util_2=0.1522 bw_util_3=0 blp=10.060422 blp_1= 3.831138 blp_2= 2.675653 blp_3= -nan
 n_activity=3416303 dram_eff=0.3801 dram_eff_1=0.2267 dram_eff_2=0.1534 dram_eff_3=0
bk0: 37724a 1622011i bk1: 39186a 1499033i bk2: 39946a 1469880i bk3: 39738a 1421930i bk4: 40662a 1340877i bk5: 42608a 1190114i bk6: 42066a 1193895i bk7: 44270a 1014992i bk8: 39862a 1439313i bk9: 40570a 1346595i bk10: 38692a 1327871i bk11: 38612a 1283557i bk12: 38778a 1245497i bk13: 37914a 1273572i bk14: 40600a 1138172i bk15: 41750a 1054229i 
bw_dist = 0.225	0.152	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.271
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1411641 n_act=469886 n_pre=469870 n_req=339106 n_req_1=206384 n_req_2=132722 n_req_3=0 n_rd=669502 n_write=421518 bw_util=0.3928 bw_util_1=0.2398 bw_util_2=0.153 bw_util_3=0 blp=10.722258 blp_1= 3.986742 blp_2= 2.729751 blp_3= -nan
 n_activity=3436606 dram_eff=0.3935 dram_eff_1=0.2402 dram_eff_2=0.1533 dram_eff_3=0
bk0: 42338a 1311552i bk1: 40324a 1382262i bk2: 43306a 1200300i bk3: 39212a 1389809i bk4: 43212a 1141034i bk5: 42952a 1084114i bk6: 45188a 935636i bk7: 42480a 1030174i bk8: 41680a 1299272i bk9: 39980a 1329880i bk10: 45124a 896179i bk11: 38968a 1202849i bk12: 40268a 1077527i bk13: 38676a 1141094i bk14: 43446a 901226i bk15: 42348a 937518i 
bw_dist = 0.240	0.153	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2292
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1498964 n_act=450869 n_pre=450860 n_req=326527 n_req_1=194336 n_req_2=132191 n_req_3=0 n_rd=644570 n_write=397154 bw_util=0.3782 bw_util_1=0.2258 bw_util_2=0.1524 bw_util_3=0 blp=10.091099 blp_1= 3.833214 blp_2= 2.675541 blp_3= -nan
 n_activity=3417686 dram_eff=0.381 dram_eff_1=0.2274 dram_eff_2=0.1535 dram_eff_3=0
bk0: 39766a 1501055i bk1: 39384a 1487631i bk2: 40164a 1437354i bk3: 39772a 1422955i bk4: 41136a 1318733i bk5: 41978a 1219865i bk6: 42328a 1164895i bk7: 43748a 1045037i bk8: 40498a 1396269i bk9: 39846a 1391078i bk10: 38590a 1331123i bk11: 37210a 1371084i bk12: 39706a 1181220i bk13: 37904a 1265778i bk14: 40338a 1170156i bk15: 42202a 1032543i 
bw_dist = 0.226	0.152	0.000	0.615	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3691

========= L2 cache stats =========
L2_cache_bank[0]: Access = 243155, Miss = 172063, Miss_rate = 0.708, Pending_hits = 3476, Reservation_fails = 136962
L2_cache_bank[1]: Access = 226933, Miss = 161049, Miss_rate = 0.710, Pending_hits = 2667, Reservation_fails = 73830
L2_cache_bank[2]: Access = 231303, Miss = 161376, Miss_rate = 0.698, Pending_hits = 2364, Reservation_fails = 64933
L2_cache_bank[3]: Access = 226804, Miss = 159277, Miss_rate = 0.702, Pending_hits = 2353, Reservation_fails = 74215
L2_cache_bank[4]: Access = 228519, Miss = 162113, Miss_rate = 0.709, Pending_hits = 2694, Reservation_fails = 55342
L2_cache_bank[5]: Access = 260583, Miss = 174884, Miss_rate = 0.671, Pending_hits = 3496, Reservation_fails = 152399
L2_cache_bank[6]: Access = 227574, Miss = 159197, Miss_rate = 0.700, Pending_hits = 2342, Reservation_fails = 61137
L2_cache_bank[7]: Access = 233692, Miss = 162344, Miss_rate = 0.695, Pending_hits = 2489, Reservation_fails = 79378
L2_cache_bank[8]: Access = 243451, Miss = 172305, Miss_rate = 0.708, Pending_hits = 3523, Reservation_fails = 121567
L2_cache_bank[9]: Access = 230711, Miss = 162491, Miss_rate = 0.704, Pending_hits = 2782, Reservation_fails = 66518
L2_cache_bank[10]: Access = 230268, Miss = 161280, Miss_rate = 0.700, Pending_hits = 2395, Reservation_fails = 64998
L2_cache_bank[11]: Access = 232400, Miss = 161045, Miss_rate = 0.693, Pending_hits = 2663, Reservation_fails = 81011
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243155, Miss = 172063 (0.708), PendingHit = 3476 (0.0143)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 226933, Miss = 161049 (0.71), PendingHit = 2667 (0.0118)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231303, Miss = 161376 (0.698), PendingHit = 2364 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 226804, Miss = 159277 (0.702), PendingHit = 2353 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 228519, Miss = 162113 (0.709), PendingHit = 2694 (0.0118)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 260583, Miss = 174884 (0.671), PendingHit = 3496 (0.0134)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 227574, Miss = 159197 (0.7), PendingHit = 2342 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 233692, Miss = 162344 (0.695), PendingHit = 2489 (0.0107)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243451, Miss = 172305 (0.708), PendingHit = 3523 (0.0145)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230711, Miss = 162491 (0.704), PendingHit = 2782 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230268, Miss = 161280 (0.7), PendingHit = 2395 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232400, Miss = 161045 (0.693), PendingHit = 2663 (0.0115)
L2 Cache Total Miss Rate = 0.700
Stream 1: L2 Cache Miss Rate = 0.829
Stream 2: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 1447795
Stream 1: Misses  = 1200563
Stream 2: Accesses  = 1367598
Stream 2: Misses  = 768861
Stream 1+2: Accesses  = 2815393
Stream 1+2: Misses  = 1969424
Total Accesses  = 2815393
MPKI-CORES
CORE_L2MPKI_0	75.795
CORE_L2MPKI_1	80.613
CORE_L2MPKI_2	72.084
CORE_L2MPKI_3	81.844
CORE_L2MPKI_4	73.342
CORE_L2MPKI_5	81.300
CORE_L2MPKI_6	77.237
CORE_L2MPKI_7	81.937
CORE_L2MPKI_8	76.419
CORE_L2MPKI_9	82.634
CORE_L2MPKI_10	80.332
CORE_L2MPKI_11	83.007
CORE_L2MPKI_12	80.531
CORE_L2MPKI_13	85.742
CORE_L2MPKI_14	82.442
CORE_L2MPKI_15	88.148
CORE_L2MPKI_16	80.875
CORE_L2MPKI_17	85.487
CORE_L2MPKI_18	83.784
CORE_L2MPKI_19	86.507
CORE_L2MPKI_20	83.505
CORE_L2MPKI_21	85.845
CORE_L2MPKI_22	82.951
CORE_L2MPKI_23	87.424
CORE_L2MPKI_24	83.042
CORE_L2MPKI_25	85.093
CORE_L2MPKI_26	86.053
CORE_L2MPKI_27	86.481
CORE_L2MPKI_28	82.609
CORE_L2MPKI_29	82.679
CORE_L2MPKI_30	2.878
CORE_L2MPKI_31	2.842
CORE_L2MPKI_32	2.808
CORE_L2MPKI_33	2.810
CORE_L2MPKI_34	2.754
CORE_L2MPKI_35	2.853
CORE_L2MPKI_36	2.809
CORE_L2MPKI_37	2.734
CORE_L2MPKI_38	2.818
CORE_L2MPKI_39	2.743
CORE_L2MPKI_40	2.866
CORE_L2MPKI_41	2.925
CORE_L2MPKI_42	2.779
CORE_L2MPKI_43	3.043
CORE_L2MPKI_44	2.829
CORE_L2MPKI_45	2.889
CORE_L2MPKI_46	2.768
CORE_L2MPKI_47	2.893
CORE_L2MPKI_48	2.712
CORE_L2MPKI_49	2.851
CORE_L2MPKI_50	2.874
CORE_L2MPKI_51	2.836
CORE_L2MPKI_52	2.714
CORE_L2MPKI_53	2.767
CORE_L2MPKI_54	2.996
CORE_L2MPKI_55	2.802
CORE_L2MPKI_56	2.799
CORE_L2MPKI_57	2.911
CORE_L2MPKI_58	2.747
CORE_L2MPKI_59	2.968
Avg_MPKI_Stream1= 82.191
Avg_MPKI_Stream2= 2.834
MISSES-CORES
CORE_MISSES_0	33243
CORE_MISSES_1	36780
CORE_MISSES_2	30430
CORE_MISSES_3	39877
CORE_MISSES_4	29642
CORE_MISSES_5	39552
CORE_MISSES_6	33957
CORE_MISSES_7	41472
CORE_MISSES_8	33759
CORE_MISSES_9	41116
CORE_MISSES_10	38058
CORE_MISSES_11	39259
CORE_MISSES_12	37271
CORE_MISSES_13	44616
CORE_MISSES_14	42548
CORE_MISSES_15	47160
CORE_MISSES_16	37601
CORE_MISSES_17	43255
CORE_MISSES_18	42782
CORE_MISSES_19	43633
CORE_MISSES_20	40259
CORE_MISSES_21	44623
CORE_MISSES_22	39015
CORE_MISSES_23	46887
CORE_MISSES_24	39831
CORE_MISSES_25	42598
CORE_MISSES_26	45301
CORE_MISSES_27	45147
CORE_MISSES_28	42663
CORE_MISSES_29	38228
CORE_MISSES_30	26492
CORE_MISSES_31	26860
CORE_MISSES_32	26568
CORE_MISSES_33	24272
CORE_MISSES_34	25726
CORE_MISSES_35	26034
CORE_MISSES_36	25625
CORE_MISSES_37	25147
CORE_MISSES_38	26069
CORE_MISSES_39	26185
CORE_MISSES_40	27187
CORE_MISSES_41	25488
CORE_MISSES_42	25918
CORE_MISSES_43	25130
CORE_MISSES_44	26366
CORE_MISSES_45	24250
CORE_MISSES_46	26630
CORE_MISSES_47	25936
CORE_MISSES_48	26182
CORE_MISSES_49	25090
CORE_MISSES_50	25338
CORE_MISSES_51	24802
CORE_MISSES_52	26128
CORE_MISSES_53	24110
CORE_MISSES_54	25618
CORE_MISSES_55	24223
CORE_MISSES_56	25778
CORE_MISSES_57	25481
CORE_MISSES_58	25305
CORE_MISSES_59	24923
L2_MISSES = 1969424
L2_total_cache_accesses = 2815393
L2_total_cache_misses = 1969424
L2_total_cache_miss_rate = 0.6995
L2_total_cache_pending_hits = 33244
L2_total_cache_reservation_fails = 1032290
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 233592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1798617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 939823
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3211
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 368
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 527
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4428
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 559295
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17266
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 146530
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 69156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11353
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2249
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 150
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 151
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7530
L2_cache_data_port_util = 0.233
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9584463
icnt_total_pkts_simt_to_mem=4380810
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5842
gpu_ipc_2 =     104.1213
gpu_tot_sim_cycle_stream_1 = 2607891
gpu_tot_sim_cycle_stream_2 = 2607874
gpu_sim_insn_1 = 14563040
gpu_sim_insn_2 = 271535328
gpu_sim_cycle = 2607892
gpu_sim_insn = 286098368
gpu_ipc =     109.7048
gpu_tot_sim_cycle = 2607892
gpu_tot_sim_insn = 286098368
gpu_tot_ipc =     109.7048
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10015396
gpu_stall_icnt2sh    = 2358641
gpu_total_sim_rate=87065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4717261
	L1I_total_cache_misses = 16614
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 21617, Miss = 21617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40629
	L1D_cache_core[31]: Access = 22160, Miss = 22160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38011
	L1D_cache_core[32]: Access = 22231, Miss = 22231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41187
	L1D_cache_core[33]: Access = 20240, Miss = 20240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55982
	L1D_cache_core[34]: Access = 21934, Miss = 21934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40673
	L1D_cache_core[35]: Access = 21461, Miss = 21461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49853
	L1D_cache_core[36]: Access = 21401, Miss = 21401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47187
	L1D_cache_core[37]: Access = 21595, Miss = 21595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41854
	L1D_cache_core[38]: Access = 21757, Miss = 21757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45176
	L1D_cache_core[39]: Access = 22363, Miss = 22363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28264
	L1D_cache_core[40]: Access = 22364, Miss = 22364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35561
	L1D_cache_core[41]: Access = 20438, Miss = 20438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54479
	L1D_cache_core[42]: Access = 21924, Miss = 21924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39424
	L1D_cache_core[43]: Access = 19360, Miss = 19360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49456
	L1D_cache_core[44]: Access = 21911, Miss = 21911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43115
	L1D_cache_core[45]: Access = 19728, Miss = 19728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51871
	L1D_cache_core[46]: Access = 22594, Miss = 22594, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35943
	L1D_cache_core[47]: Access = 21086, Miss = 21086, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47563
	L1D_cache_core[48]: Access = 22654, Miss = 22654, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26010
	L1D_cache_core[49]: Access = 20664, Miss = 20664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47019
	L1D_cache_core[50]: Access = 20641, Miss = 20641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39787
	L1D_cache_core[51]: Access = 20526, Miss = 20526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53156
	L1D_cache_core[52]: Access = 22615, Miss = 22615, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31719
	L1D_cache_core[53]: Access = 20525, Miss = 20525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55395
	L1D_cache_core[54]: Access = 20147, Miss = 20147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53150
	L1D_cache_core[55]: Access = 20297, Miss = 20297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39897
	L1D_cache_core[56]: Access = 21611, Miss = 21611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43082
	L1D_cache_core[57]: Access = 20559, Miss = 20559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54053
	L1D_cache_core[58]: Access = 21779, Miss = 21779, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45818
	L1D_cache_core[59]: Access = 19819, Miss = 19819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55079
	L1D_total_cache_accesses = 639921
	L1D_total_cache_misses = 639921
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1355226
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 402543
	L1C_total_cache_misses = 6379
	L1C_total_cache_miss_rate = 0.0158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 1943190
	L1T_total_cache_misses = 723091
	L1T_total_cache_miss_rate = 0.3721
	L1T_total_cache_pending_hits = 1220099
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 599979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1276411
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 396164
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6379
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1220099
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 723091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 78815
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4700647
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16614
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 241, 631, 228, 631, 241, 631, 241, 631, 242, 631, 227, 631, 241, 631, 222, 631, 222, 631, 228, 631, 241, 631, 241, 631, 222, 631, 209, 631, 209, 631, 209, 
shader 0 total_cycles, active_cycles, idle cycles = 2607892, 6880, 2601012 
shader 1 total_cycles, active_cycles, idle cycles = 2607892, 7156, 2600736 
shader 2 total_cycles, active_cycles, idle cycles = 2607892, 6622, 2601269 
shader 3 total_cycles, active_cycles, idle cycles = 2607892, 7639, 2600252 
shader 4 total_cycles, active_cycles, idle cycles = 2607892, 6342, 2601550 
shader 5 total_cycles, active_cycles, idle cycles = 2607892, 7628, 2600263 
shader 6 total_cycles, active_cycles, idle cycles = 2607892, 6896, 2600995 
shader 7 total_cycles, active_cycles, idle cycles = 2607892, 7935, 2599956 
shader 8 total_cycles, active_cycles, idle cycles = 2607892, 6930, 2600962 
shader 9 total_cycles, active_cycles, idle cycles = 2607892, 7801, 2600090 
shader 10 total_cycles, active_cycles, idle cycles = 2607892, 7429, 2600462 
shader 11 total_cycles, active_cycles, idle cycles = 2607892, 7416, 2600475 
shader 12 total_cycles, active_cycles, idle cycles = 2607892, 7258, 2600633 
shader 13 total_cycles, active_cycles, idle cycles = 2607892, 8157, 2599734 
shader 14 total_cycles, active_cycles, idle cycles = 2607892, 8091, 2599800 
shader 15 total_cycles, active_cycles, idle cycles = 2607892, 8386, 2599505 
shader 16 total_cycles, active_cycles, idle cycles = 2607892, 7291, 2600600 
shader 17 total_cycles, active_cycles, idle cycles = 2607892, 7933, 2599958 
shader 18 total_cycles, active_cycles, idle cycles = 2607892, 8005, 2599886 
shader 19 total_cycles, active_cycles, idle cycles = 2607892, 7908, 2599984 
shader 20 total_cycles, active_cycles, idle cycles = 2607892, 7560, 2600332 
shader 21 total_cycles, active_cycles, idle cycles = 2607892, 8149, 2599743 
shader 22 total_cycles, active_cycles, idle cycles = 2607892, 7376, 2600516 
shader 23 total_cycles, active_cycles, idle cycles = 2607892, 8406, 2599485 
shader 24 total_cycles, active_cycles, idle cycles = 2607892, 7522, 2600370 
shader 25 total_cycles, active_cycles, idle cycles = 2607892, 7848, 2600043 
shader 26 total_cycles, active_cycles, idle cycles = 2607892, 8252, 2599639 
shader 27 total_cycles, active_cycles, idle cycles = 2607892, 8184, 2599708 
shader 28 total_cycles, active_cycles, idle cycles = 2607892, 8096, 2599795 
shader 29 total_cycles, active_cycles, idle cycles = 2607892, 7252, 2600640 
shader 30 total_cycles, active_cycles, idle cycles = 2607892, 145353, 2462539 
shader 31 total_cycles, active_cycles, idle cycles = 2607892, 149253, 2458638 
shader 32 total_cycles, active_cycles, idle cycles = 2607892, 149420, 2458472 
shader 33 total_cycles, active_cycles, idle cycles = 2607892, 136451, 2471440 
shader 34 total_cycles, active_cycles, idle cycles = 2607892, 147509, 2460383 
shader 35 total_cycles, active_cycles, idle cycles = 2607892, 144111, 2463781 
shader 36 total_cycles, active_cycles, idle cycles = 2607892, 144050, 2463842 
shader 37 total_cycles, active_cycles, idle cycles = 2607892, 145268, 2462624 
shader 38 total_cycles, active_cycles, idle cycles = 2607892, 146083, 2461808 
shader 39 total_cycles, active_cycles, idle cycles = 2607892, 150759, 2457133 
shader 40 total_cycles, active_cycles, idle cycles = 2607892, 149785, 2458107 
shader 41 total_cycles, active_cycles, idle cycles = 2607892, 137625, 2470267 
shader 42 total_cycles, active_cycles, idle cycles = 2607892, 147306, 2460585 
shader 43 total_cycles, active_cycles, idle cycles = 2607892, 130421, 2477470 
shader 44 total_cycles, active_cycles, idle cycles = 2607892, 147170, 2460721 
shader 45 total_cycles, active_cycles, idle cycles = 2607892, 132557, 2475335 
shader 46 total_cycles, active_cycles, idle cycles = 2607892, 151891, 2456001 
shader 47 total_cycles, active_cycles, idle cycles = 2607892, 141611, 2466280 
shader 48 total_cycles, active_cycles, idle cycles = 2607892, 152455, 2455437 
shader 49 total_cycles, active_cycles, idle cycles = 2607892, 138990, 2468901 
shader 50 total_cycles, active_cycles, idle cycles = 2607892, 139219, 2468673 
shader 51 total_cycles, active_cycles, idle cycles = 2607892, 138145, 2469746 
shader 52 total_cycles, active_cycles, idle cycles = 2607892, 151986, 2455905 
shader 53 total_cycles, active_cycles, idle cycles = 2607892, 137652, 2470239 
shader 54 total_cycles, active_cycles, idle cycles = 2607892, 135070, 2472821 
shader 55 total_cycles, active_cycles, idle cycles = 2607892, 136559, 2471333 
shader 56 total_cycles, active_cycles, idle cycles = 2607892, 145420, 2462472 
shader 57 total_cycles, active_cycles, idle cycles = 2607892, 138240, 2469651 
shader 58 total_cycles, active_cycles, idle cycles = 2607892, 145469, 2462423 
shader 59 total_cycles, active_cycles, idle cycles = 2607892, 132647, 2475244 
warps_exctd_sm 0 = 512 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 512 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 512 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 512 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 512 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 512 
warps_exctd_sm 21 = 512 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 19680 
warps_exctd_sm 31 = 20416 
warps_exctd_sm 32 = 20128 
warps_exctd_sm 33 = 19040 
warps_exctd_sm 34 = 20032 
warps_exctd_sm 35 = 19680 
warps_exctd_sm 36 = 19648 
warps_exctd_sm 37 = 20032 
warps_exctd_sm 38 = 19872 
warps_exctd_sm 39 = 20448 
warps_exctd_sm 40 = 20192 
warps_exctd_sm 41 = 18912 
warps_exctd_sm 42 = 20032 
warps_exctd_sm 43 = 17888 
warps_exctd_sm 44 = 19904 
warps_exctd_sm 45 = 18208 
warps_exctd_sm 46 = 20192 
warps_exctd_sm 47 = 19424 
warps_exctd_sm 48 = 20672 
warps_exctd_sm 49 = 19168 
warps_exctd_sm 50 = 19040 
warps_exctd_sm 51 = 19008 
warps_exctd_sm 52 = 20320 
warps_exctd_sm 53 = 18976 
warps_exctd_sm 54 = 18528 
warps_exctd_sm 55 = 18976 
warps_exctd_sm 56 = 19616 
warps_exctd_sm 57 = 19072 
warps_exctd_sm 58 = 19840 
warps_exctd_sm 59 = 18560 
gpgpu_n_tot_thrd_icount = 289071968
gpgpu_n_tot_w_icount = 9033499
gpgpu_n_stall_shd_mem = 93901325
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2046001
gpgpu_n_mem_write_global = 39942
gpgpu_n_mem_texture = 723091
gpgpu_n_mem_const = 4106
gpgpu_n_load_insn  = 20623200
gpgpu_n_store_insn = 585504
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 9276192
gpgpu_n_const_mem_insn = 9861696
gpgpu_n_param_mem_insn = 3019680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 79504759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144265622	W0_Idle:37375554	W0_Scoreboard:122272185	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9033679
Warp Occupancy Distribution:
Stall:130286265	W0_Idle:25707222	W0_Scoreboard:23318	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:456715
Warp Occupancy Distribution:
Stall:13979357	W0_Idle:11668332	W0_Scoreboard:122248867	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8576964
warp_utilization0: 0.028866
warp_utilization1: 0.002919
warp_utilization2: 0.054814
traffic_breakdown_coretomem[CONST_ACC_R] = 32848 {8:4106,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4799832 {8:599979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3707280 {40:14103,72:5796,136:20043,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 58264272 {40:1439715,72:2845,136:3462,}
traffic_breakdown_coretomem[INST_ACC_R] = 20400 {8:2550,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5784728 {8:723091,}
traffic_breakdown_memtocore[CONST_ACC_R] = 295632 {72:4106,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81597144 {136:599979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 319536 {8:39942,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 58240832 {40:1439129,72:2845,136:3462,}
traffic_breakdown_memtocore[INST_ACC_R] = 346800 {136:2550,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 98340376 {136:723091,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 928 
averagemflatency_1 = 964 
averagemflatency_2= 890 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 2607891 
mrq_lat_table:949582 	33728 	62598 	117299 	278707 	479876 	636819 	504331 	135190 	3468 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	21277 	21699 	28044 	111176 	440775 	1170256 	913422 	103938 	1938 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	202498 	129030 	278622 	192647 	277491 	550618 	763711 	383299 	36574 	936 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1774519 	876156 	115753 	6052 	130 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	8503 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	4568 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11         9 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         9         9         8        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9         9        11        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         7         9         8         9         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8         9        10        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.183292  1.159205  1.159866  1.154842  1.157354  1.149954  1.174545  1.170694  1.156933  1.142505  1.154806  1.153309  1.168269  1.158678  1.171988  1.173102 
dram[1]:  1.156844  1.154289  1.159458  1.161276  1.150201  1.155169  1.158476  1.166580  1.143792  1.147369  1.150214  1.153173  1.152855  1.158365  1.168159  1.170806 
dram[2]:  1.151986  1.164678  1.150870  1.162256  1.153384  1.218924  1.159308  1.186626  1.135643  1.140668  1.144430  1.157988  1.151156  1.180810  1.161213  1.187486 
dram[3]:  1.147652  1.154276  1.160264  1.162179  1.146862  1.155932  1.159698  1.176416  1.140638  1.147606  1.153477  1.148581  1.155263  1.149042  1.164925  1.180914 
dram[4]:  1.156344  1.154366  1.169043  1.151909  1.157415  1.161074  1.175443  1.161448  1.138143  1.135436  1.207649  1.151906  1.159772  1.153380  1.180826  1.187703 
dram[5]:  1.152915  1.156774  1.161723  1.160855  1.151848  1.157827  1.157228  1.170065  1.139697  1.148097  1.148832  1.146619  1.159017  1.156295  1.167515  1.182877 
average row locality = 3201598/2759918 = 1.160034
average row locality_1 = 2408272/2109750 = 1.141496
average row locality_2 = 793326/650168 = 1.220186
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22712     20560     20471     19521     22049     20580     22608     21461     22071     20013     20114     19474     20933     19215     21082     20215 
dram[1]:     20241     19198     20080     19344     20551     20675     21310     21261     20664     20247     18999     18952     19173     19284     20339     20296 
dram[2]:     20746     21579     19517     20879     21398     24379     21314     23268     20351     20967     19248     20409     19695     21356     19832     22039 
dram[3]:     18863     19593     19975     19870     20331     21304     21035     22137     19932     20286     19347     19306     19391     18957     20300     20876 
dram[4]:     21169     20162     21653     19606     21608     21476     22596     21241     20840     19990     22564     19484     20135     19339     21723     21176 
dram[5]:     19883     19693     20083     19887     20569     20990     21164     21875     20250     19923     19296     18608     19854     18952     20170     21103 
total reads: 1969235
bank skew: 24379/18608 = 1.31
chip skew: 336977/320614 = 1.05
number of total write accesses:
dram[0]:     14599     12586     12047     11259     13101     11851     13770     12743     14459     12465     13835     13205     14679     12938     13828     12936 
dram[1]:     12205     11266     11693     10959     11757     11978     12470     12482     13087     12741     12694     12683     12851     12999     13061     13032 
dram[2]:     12642     13465     11179     12365     12583     15415     12618     14424     12795     13423     12978     14128     13419     15046     12605     14728 
dram[3]:     10953     11584     11624     11468     11616     12507     12278     13381     12380     12749     13083     13030     13098     12652     13032     13552 
dram[4]:     13090     12151     13105     11264     12694     12742     13748     12551     13269     12513     16277     13215     13845     13043     14415     13867 
dram[5]:     11920     11645     11718     11506     11754     12213     12428     13132     12678     12443     13008     12359     13579     12618     12866     13744 
total reads: 1232459
bank skew: 16277/10953 = 1.49
chip skew: 213813/197958 = 1.08
average mf latency per bank:
dram[0]:       1015       882      1068       977       994       891       861       760       763       643       733       634       766       668       887       775
dram[1]:        801       842       875       936       836       850       710       725       602       613       570       576       597       604       690       707
dram[2]:        910      1190      1013      1272       929      1769       800      1045       690       910       663       875       702       949       814      1078
dram[3]:        837       851       894       901       837       870       722       728       612       639       579       594       597       629       710       756
dram[4]:       1054       927      1108       989      1048       948       911       802       792       681       863       667       809       710       931       829
dram[5]:        818       828       897       904       823       833       710       716       618       607       583       574       612       609       709       731
maximum mf latency per bank:
dram[0]:       7824      7236      5978      6544      8554     10170      6035      6494      6373      6396      6547      6757     10329      7759      8305      7250
dram[1]:       6820      9855      7335      7637     10361      7548      8527      6944      5965      6781      6069      8333     10709      6130      6853      8566
dram[2]:       5683      7649      8913      7903      9756      7464      7310      8390      6076      6101      5776      7130      7885      8490      5435      6874
dram[3]:       6543      8340      4836      5470      9689      7766      6904      6186      7393      7499      6756      6268      8340      8950      7326      7736
dram[4]:       5907      6390      6878      5155      8241      8292      8250      7081      6449      7841      6720      7453      7988      9915      6859      7871
dram[5]:       5662      6841      6513      9993      7620      6840      6949      5564      5834      7621      7694      5370      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1422617 n_act=467571 n_pre=467560 n_req=337359 n_req_1=204920 n_req_2=132439 n_req_3=0 n_rd=666124 n_write=418545 bw_util=0.3908 bw_util_1=0.2381 bw_util_2=0.1527 bw_util_3=0 blp=10.648060 blp_1= 3.967828 blp_2= 2.715460 blp_3= -nan
 n_activity=3435781 dram_eff=0.3916 dram_eff_1=0.2386 dram_eff_2=0.153 dram_eff_3=0
bk0: 45422a 1129826i bk1: 41114a 1320622i bk2: 40942a 1337011i bk3: 39042a 1390844i bk4: 44098a 1080920i bk5: 41160a 1211200i bk6: 45214a 934573i bk7: 42918a 1032041i bk8: 44140a 1155662i bk9: 40026a 1339958i bk10: 40228a 1174268i bk11: 38946a 1211733i bk12: 41861a 991400i bk13: 38424a 1176450i bk14: 42164a 982645i bk15: 40425a 1070253i 
bw_dist = 0.238	0.153	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8975
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1510751 n_act=448313 n_pre=448298 n_req=324815 n_req_1=192651 n_req_2=132164 n_req_3=0 n_rd=641210 n_write=393845 bw_util=0.3762 bw_util_1=0.2238 bw_util_2=0.1524 bw_util_3=0 blp=10.012639 blp_1= 3.822342 blp_2= 2.673290 blp_3= -nan
 n_activity=3413733 dram_eff=0.3794 dram_eff_1=0.2257 dram_eff_2=0.1537 dram_eff_3=0
bk0: 40482a 1470221i bk1: 38396a 1533649i bk2: 40156a 1443020i bk3: 38682a 1498420i bk4: 41102a 1327412i bk5: 41348a 1270801i bk6: 42620a 1168439i bk7: 42522a 1122359i bk8: 41328a 1371537i bk9: 40494a 1356308i bk10: 37998a 1371161i bk11: 37904a 1339004i bk12: 38346a 1284613i bk13: 38564a 1223728i bk14: 40678a 1159670i bk15: 40590a 1126957i 
bw_dist = 0.224	0.152	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1373
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1396397 n_act=473285 n_pre=473269 n_req=341302 n_req_1=208422 n_req_2=132880 n_req_3=0 n_rd=673931 n_write=425535 bw_util=0.3954 bw_util_1=0.2422 bw_util_2=0.1532 bw_util_3=0 blp=10.836550 blp_1= 4.006056 blp_2= 2.723978 blp_3= -nan
 n_activity=3440197 dram_eff=0.3956 dram_eff_1=0.2423 dram_eff_2=0.1533 dram_eff_3=0
bk0: 41492a 1350875i bk1: 43158a 1207898i bk2: 39034a 1431235i bk3: 41758a 1257095i bk4: 42796a 1144088i bk5: 48756a 752952i bk6: 42622a 1044114i bk7: 46536a 761498i bk8: 40702a 1337064i bk9: 41934a 1220974i bk10: 38496a 1273268i bk11: 40818a 1085196i bk12: 39386a 1122377i bk13: 42712a 882859i bk14: 39659a 1123563i bk15: 44072a 813232i 
bw_dist = 0.242	0.153	0.000	0.604	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5757
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1503570 n_act=449975 n_pre=449961 n_req=325690 n_req_1=193661 n_req_2=132029 n_req_3=0 n_rd=642978 n_write=395933 bw_util=0.3773 bw_util_1=0.225 bw_util_2=0.1522 bw_util_3=0 blp=10.060422 blp_1= 3.831138 blp_2= 2.675653 blp_3= -nan
 n_activity=3416303 dram_eff=0.3801 dram_eff_1=0.2267 dram_eff_2=0.1534 dram_eff_3=0
bk0: 37724a 1622011i bk1: 39186a 1499033i bk2: 39946a 1469880i bk3: 39738a 1421930i bk4: 40662a 1340877i bk5: 42608a 1190114i bk6: 42066a 1193895i bk7: 44270a 1014992i bk8: 39862a 1439313i bk9: 40570a 1346595i bk10: 38692a 1327871i bk11: 38612a 1283557i bk12: 38778a 1245497i bk13: 37914a 1273572i bk14: 40600a 1138172i bk15: 41750a 1054229i 
bw_dist = 0.225	0.152	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.271
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1411641 n_act=469886 n_pre=469870 n_req=339106 n_req_1=206384 n_req_2=132722 n_req_3=0 n_rd=669502 n_write=421518 bw_util=0.3928 bw_util_1=0.2398 bw_util_2=0.153 bw_util_3=0 blp=10.722258 blp_1= 3.986742 blp_2= 2.729751 blp_3= -nan
 n_activity=3436606 dram_eff=0.3935 dram_eff_1=0.2402 dram_eff_2=0.1533 dram_eff_3=0
bk0: 42338a 1311552i bk1: 40324a 1382262i bk2: 43306a 1200300i bk3: 39212a 1389809i bk4: 43212a 1141034i bk5: 42952a 1084114i bk6: 45188a 935636i bk7: 42480a 1030174i bk8: 41680a 1299272i bk9: 39980a 1329880i bk10: 45124a 896179i bk11: 38968a 1202849i bk12: 40268a 1077527i bk13: 38676a 1141094i bk14: 43446a 901226i bk15: 42348a 937518i 
bw_dist = 0.240	0.153	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2292
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442417 n_nop=1498964 n_act=450869 n_pre=450860 n_req=326527 n_req_1=194336 n_req_2=132191 n_req_3=0 n_rd=644570 n_write=397154 bw_util=0.3782 bw_util_1=0.2258 bw_util_2=0.1524 bw_util_3=0 blp=10.091099 blp_1= 3.833214 blp_2= 2.675541 blp_3= -nan
 n_activity=3417686 dram_eff=0.381 dram_eff_1=0.2274 dram_eff_2=0.1535 dram_eff_3=0
bk0: 39766a 1501055i bk1: 39384a 1487631i bk2: 40164a 1437354i bk3: 39772a 1422955i bk4: 41136a 1318733i bk5: 41978a 1219865i bk6: 42328a 1164895i bk7: 43748a 1045037i bk8: 40498a 1396269i bk9: 39846a 1391078i bk10: 38590a 1331123i bk11: 37210a 1371084i bk12: 39706a 1181220i bk13: 37904a 1265778i bk14: 40338a 1170156i bk15: 42202a 1032543i 
bw_dist = 0.226	0.152	0.000	0.615	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3691

========= L2 cache stats =========
L2_cache_bank[0]: Access = 243155, Miss = 172063, Miss_rate = 0.708, Pending_hits = 3476, Reservation_fails = 136962
L2_cache_bank[1]: Access = 226933, Miss = 161049, Miss_rate = 0.710, Pending_hits = 2667, Reservation_fails = 73830
L2_cache_bank[2]: Access = 231303, Miss = 161376, Miss_rate = 0.698, Pending_hits = 2364, Reservation_fails = 64933
L2_cache_bank[3]: Access = 226804, Miss = 159277, Miss_rate = 0.702, Pending_hits = 2353, Reservation_fails = 74215
L2_cache_bank[4]: Access = 228519, Miss = 162113, Miss_rate = 0.709, Pending_hits = 2694, Reservation_fails = 55342
L2_cache_bank[5]: Access = 260583, Miss = 174884, Miss_rate = 0.671, Pending_hits = 3496, Reservation_fails = 152399
L2_cache_bank[6]: Access = 227574, Miss = 159197, Miss_rate = 0.700, Pending_hits = 2342, Reservation_fails = 61137
L2_cache_bank[7]: Access = 233692, Miss = 162344, Miss_rate = 0.695, Pending_hits = 2489, Reservation_fails = 79378
L2_cache_bank[8]: Access = 243451, Miss = 172305, Miss_rate = 0.708, Pending_hits = 3523, Reservation_fails = 121567
L2_cache_bank[9]: Access = 230711, Miss = 162491, Miss_rate = 0.704, Pending_hits = 2782, Reservation_fails = 66518
L2_cache_bank[10]: Access = 230268, Miss = 161280, Miss_rate = 0.700, Pending_hits = 2395, Reservation_fails = 64998
L2_cache_bank[11]: Access = 232400, Miss = 161045, Miss_rate = 0.693, Pending_hits = 2663, Reservation_fails = 81011
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243155, Miss = 172063 (0.708), PendingHit = 3476 (0.0143)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 226933, Miss = 161049 (0.71), PendingHit = 2667 (0.0118)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231303, Miss = 161376 (0.698), PendingHit = 2364 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 226804, Miss = 159277 (0.702), PendingHit = 2353 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 228519, Miss = 162113 (0.709), PendingHit = 2694 (0.0118)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 260583, Miss = 174884 (0.671), PendingHit = 3496 (0.0134)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 227574, Miss = 159197 (0.7), PendingHit = 2342 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 233692, Miss = 162344 (0.695), PendingHit = 2489 (0.0107)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243451, Miss = 172305 (0.708), PendingHit = 3523 (0.0145)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230711, Miss = 162491 (0.704), PendingHit = 2782 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230268, Miss = 161280 (0.7), PendingHit = 2395 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232400, Miss = 161045 (0.693), PendingHit = 2663 (0.0115)
L2 Cache Total Miss Rate = 0.700
Stream 1: L2 Cache Miss Rate = 0.829
Stream 2: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 1447795
Stream 1: Misses  = 1200563
Stream 2: Accesses  = 1367598
Stream 2: Misses  = 768861
Stream 1+2: Accesses  = 2815393
Stream 1+2: Misses  = 1969424
Total Accesses  = 2815393
MPKI-CORES
CORE_L2MPKI_0	75.795
CORE_L2MPKI_1	80.613
CORE_L2MPKI_2	72.084
CORE_L2MPKI_3	81.844
CORE_L2MPKI_4	73.342
CORE_L2MPKI_5	81.300
CORE_L2MPKI_6	77.237
CORE_L2MPKI_7	81.937
CORE_L2MPKI_8	76.419
CORE_L2MPKI_9	82.634
CORE_L2MPKI_10	80.332
CORE_L2MPKI_11	83.007
CORE_L2MPKI_12	80.531
CORE_L2MPKI_13	85.742
CORE_L2MPKI_14	82.442
CORE_L2MPKI_15	88.148
CORE_L2MPKI_16	80.875
CORE_L2MPKI_17	85.487
CORE_L2MPKI_18	83.784
CORE_L2MPKI_19	86.507
CORE_L2MPKI_20	83.505
CORE_L2MPKI_21	85.845
CORE_L2MPKI_22	82.951
CORE_L2MPKI_23	87.424
CORE_L2MPKI_24	83.042
CORE_L2MPKI_25	85.093
CORE_L2MPKI_26	86.053
CORE_L2MPKI_27	86.481
CORE_L2MPKI_28	82.609
CORE_L2MPKI_29	82.679
CORE_L2MPKI_30	2.878
CORE_L2MPKI_31	2.842
CORE_L2MPKI_32	2.808
CORE_L2MPKI_33	2.810
CORE_L2MPKI_34	2.754
CORE_L2MPKI_35	2.853
CORE_L2MPKI_36	2.809
CORE_L2MPKI_37	2.734
CORE_L2MPKI_38	2.818
CORE_L2MPKI_39	2.743
CORE_L2MPKI_40	2.866
CORE_L2MPKI_41	2.925
CORE_L2MPKI_42	2.779
CORE_L2MPKI_43	3.043
CORE_L2MPKI_44	2.829
CORE_L2MPKI_45	2.889
CORE_L2MPKI_46	2.768
CORE_L2MPKI_47	2.893
CORE_L2MPKI_48	2.712
CORE_L2MPKI_49	2.851
CORE_L2MPKI_50	2.874
CORE_L2MPKI_51	2.836
CORE_L2MPKI_52	2.714
CORE_L2MPKI_53	2.767
CORE_L2MPKI_54	2.996
CORE_L2MPKI_55	2.802
CORE_L2MPKI_56	2.799
CORE_L2MPKI_57	2.911
CORE_L2MPKI_58	2.747
CORE_L2MPKI_59	2.968
Avg_MPKI_Stream1= 82.191
Avg_MPKI_Stream2= 2.834
MISSES-CORES
CORE_MISSES_0	33243
CORE_MISSES_1	36780
CORE_MISSES_2	30430
CORE_MISSES_3	39877
CORE_MISSES_4	29642
CORE_MISSES_5	39552
CORE_MISSES_6	33957
CORE_MISSES_7	41472
CORE_MISSES_8	33759
CORE_MISSES_9	41116
CORE_MISSES_10	38058
CORE_MISSES_11	39259
CORE_MISSES_12	37271
CORE_MISSES_13	44616
CORE_MISSES_14	42548
CORE_MISSES_15	47160
CORE_MISSES_16	37601
CORE_MISSES_17	43255
CORE_MISSES_18	42782
CORE_MISSES_19	43633
CORE_MISSES_20	40259
CORE_MISSES_21	44623
CORE_MISSES_22	39015
CORE_MISSES_23	46887
CORE_MISSES_24	39831
CORE_MISSES_25	42598
CORE_MISSES_26	45301
CORE_MISSES_27	45147
CORE_MISSES_28	42663
CORE_MISSES_29	38228
CORE_MISSES_30	26492
CORE_MISSES_31	26860
CORE_MISSES_32	26568
CORE_MISSES_33	24272
CORE_MISSES_34	25726
CORE_MISSES_35	26034
CORE_MISSES_36	25625
CORE_MISSES_37	25147
CORE_MISSES_38	26069
CORE_MISSES_39	26185
CORE_MISSES_40	27187
CORE_MISSES_41	25488
CORE_MISSES_42	25918
CORE_MISSES_43	25130
CORE_MISSES_44	26366
CORE_MISSES_45	24250
CORE_MISSES_46	26630
CORE_MISSES_47	25936
CORE_MISSES_48	26182
CORE_MISSES_49	25090
CORE_MISSES_50	25338
CORE_MISSES_51	24802
CORE_MISSES_52	26128
CORE_MISSES_53	24110
CORE_MISSES_54	25618
CORE_MISSES_55	24223
CORE_MISSES_56	25778
CORE_MISSES_57	25481
CORE_MISSES_58	25305
CORE_MISSES_59	24923
L2_MISSES = 1969424
L2_total_cache_accesses = 2815393
L2_total_cache_misses = 1969424
L2_total_cache_miss_rate = 0.6995
L2_total_cache_pending_hits = 33244
L2_total_cache_reservation_fails = 1032290
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 233592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1798617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 939823
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3211
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 368
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 527
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4428
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 559295
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17266
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 146530
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 69156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11353
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2249
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 150
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 151
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7530
L2_cache_data_port_util = 0.233
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9584463
icnt_total_pkts_simt_to_mem=4380810
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5709
gpu_ipc_2 =     103.6503
gpu_tot_sim_cycle_stream_1 = 2910825
gpu_tot_sim_cycle_stream_2 = 2910806
gpu_sim_insn_1 = 16216000
gpu_sim_insn_2 = 301705920
gpu_sim_cycle = 2910826
gpu_sim_insn = 317921920
gpu_ipc =     109.2205
gpu_tot_sim_cycle = 2910826
gpu_tot_sim_insn = 317921920
gpu_tot_ipc =     109.2205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11332585
gpu_stall_icnt2sh    = 2572809
gpu_total_sim_rate=87461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5241751
	L1I_total_cache_misses = 18259
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 24265, Miss = 24265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43756
	L1D_cache_core[31]: Access = 24668, Miss = 24668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43824
	L1D_cache_core[32]: Access = 24976, Miss = 24976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43257
	L1D_cache_core[33]: Access = 22645, Miss = 22645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62489
	L1D_cache_core[34]: Access = 24415, Miss = 24415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43420
	L1D_cache_core[35]: Access = 23938, Miss = 23938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55310
	L1D_cache_core[36]: Access = 24285, Miss = 24285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47291
	L1D_cache_core[37]: Access = 24096, Miss = 24096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45851
	L1D_cache_core[38]: Access = 24261, Miss = 24261, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47954
	L1D_cache_core[39]: Access = 24848, Miss = 24848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35081
	L1D_cache_core[40]: Access = 24192, Miss = 24192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43821
	L1D_cache_core[41]: Access = 22786, Miss = 22786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62684
	L1D_cache_core[42]: Access = 24424, Miss = 24424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43612
	L1D_cache_core[43]: Access = 21314, Miss = 21314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56192
	L1D_cache_core[44]: Access = 24799, Miss = 24799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44335
	L1D_cache_core[45]: Access = 22069, Miss = 22069, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56737
	L1D_cache_core[46]: Access = 25443, Miss = 25443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39204
	L1D_cache_core[47]: Access = 23047, Miss = 23047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61733
	L1D_cache_core[48]: Access = 25132, Miss = 25132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31800
	L1D_cache_core[49]: Access = 22119, Miss = 22119, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61517
	L1D_cache_core[50]: Access = 23314, Miss = 23314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44203
	L1D_cache_core[51]: Access = 22785, Miss = 22785, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59713
	L1D_cache_core[52]: Access = 25061, Miss = 25061, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40249
	L1D_cache_core[53]: Access = 22626, Miss = 22626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60490
	L1D_cache_core[54]: Access = 23036, Miss = 23036, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56173
	L1D_cache_core[55]: Access = 22112, Miss = 22112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47936
	L1D_cache_core[56]: Access = 23851, Miss = 23851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46782
	L1D_cache_core[57]: Access = 22101, Miss = 22101, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62390
	L1D_cache_core[58]: Access = 24496, Miss = 24496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47862
	L1D_cache_core[59]: Access = 21786, Miss = 21786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61923
	L1D_total_cache_accesses = 710810
	L1D_total_cache_misses = 710810
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1522422
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 446950
	L1C_total_cache_misses = 6488
	L1C_total_cache_miss_rate = 0.0145
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 2159100
	L1T_total_cache_misses = 804298
	L1T_total_cache_miss_rate = 0.3725
	L1T_total_cache_pending_hits = 1354802
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 666430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1432120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 440462
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6488
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1354802
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 804298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90302
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5223492
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18259
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 337, 631, 337, 631, 341, 631, 341, 631, 341, 631, 336, 631, 337, 631, 322, 631, 322, 631, 336, 631, 337, 631, 341, 631, 318, 631, 318, 631, 317, 631, 317, 
shader 0 total_cycles, active_cycles, idle cycles = 2910826, 7697, 2903129 
shader 1 total_cycles, active_cycles, idle cycles = 2910826, 8006, 2902820 
shader 2 total_cycles, active_cycles, idle cycles = 2910826, 7387, 2903438 
shader 3 total_cycles, active_cycles, idle cycles = 2910826, 8531, 2902294 
shader 4 total_cycles, active_cycles, idle cycles = 2910826, 7236, 2903589 
shader 5 total_cycles, active_cycles, idle cycles = 2910826, 8547, 2902278 
shader 6 total_cycles, active_cycles, idle cycles = 2910826, 7709, 2903117 
shader 7 total_cycles, active_cycles, idle cycles = 2910826, 8759, 2902067 
shader 8 total_cycles, active_cycles, idle cycles = 2910826, 7757, 2903069 
shader 9 total_cycles, active_cycles, idle cycles = 2910826, 8720, 2902105 
shader 10 total_cycles, active_cycles, idle cycles = 2910826, 8308, 2902518 
shader 11 total_cycles, active_cycles, idle cycles = 2910826, 8232, 2902594 
shader 12 total_cycles, active_cycles, idle cycles = 2910826, 8137, 2902688 
shader 13 total_cycles, active_cycles, idle cycles = 2910826, 9067, 2901758 
shader 14 total_cycles, active_cycles, idle cycles = 2910826, 8915, 2901910 
shader 15 total_cycles, active_cycles, idle cycles = 2910826, 9195, 2901631 
shader 16 total_cycles, active_cycles, idle cycles = 2910826, 8099, 2902726 
shader 17 total_cycles, active_cycles, idle cycles = 2910826, 8766, 2902059 
shader 18 total_cycles, active_cycles, idle cycles = 2910826, 8880, 2901946 
shader 19 total_cycles, active_cycles, idle cycles = 2910826, 8778, 2902048 
shader 20 total_cycles, active_cycles, idle cycles = 2910826, 8399, 2902426 
shader 21 total_cycles, active_cycles, idle cycles = 2910826, 9099, 2901727 
shader 22 total_cycles, active_cycles, idle cycles = 2910826, 8304, 2902521 
shader 23 total_cycles, active_cycles, idle cycles = 2910826, 9367, 2901459 
shader 24 total_cycles, active_cycles, idle cycles = 2910826, 8355, 2902471 
shader 25 total_cycles, active_cycles, idle cycles = 2910826, 8698, 2902127 
shader 26 total_cycles, active_cycles, idle cycles = 2910826, 9109, 2901717 
shader 27 total_cycles, active_cycles, idle cycles = 2910826, 9030, 2901796 
shader 28 total_cycles, active_cycles, idle cycles = 2910826, 8966, 2901859 
shader 29 total_cycles, active_cycles, idle cycles = 2910826, 8128, 2902697 
shader 30 total_cycles, active_cycles, idle cycles = 2910826, 163267, 2747559 
shader 31 total_cycles, active_cycles, idle cycles = 2910826, 166173, 2744652 
shader 32 total_cycles, active_cycles, idle cycles = 2910826, 167947, 2742878 
shader 33 total_cycles, active_cycles, idle cycles = 2910826, 152601, 2758224 
shader 34 total_cycles, active_cycles, idle cycles = 2910826, 164287, 2746539 
shader 35 total_cycles, active_cycles, idle cycles = 2910826, 160727, 2750099 
shader 36 total_cycles, active_cycles, idle cycles = 2910826, 163509, 2747316 
shader 37 total_cycles, active_cycles, idle cycles = 2910826, 162188, 2748638 
shader 38 total_cycles, active_cycles, idle cycles = 2910826, 163003, 2747822 
shader 39 total_cycles, active_cycles, idle cycles = 2910826, 167422, 2743403 
shader 40 total_cycles, active_cycles, idle cycles = 2910826, 162205, 2748621 
shader 41 total_cycles, active_cycles, idle cycles = 2910826, 153214, 2757612 
shader 42 total_cycles, active_cycles, idle cycles = 2910826, 164186, 2746640 
shader 43 total_cycles, active_cycles, idle cycles = 2910826, 143443, 2767383 
shader 44 total_cycles, active_cycles, idle cycles = 2910826, 166630, 2744196 
shader 45 total_cycles, active_cycles, idle cycles = 2910826, 148403, 2762423 
shader 46 total_cycles, active_cycles, idle cycles = 2910826, 170939, 2739887 
shader 47 total_cycles, active_cycles, idle cycles = 2910826, 154707, 2756118 
shader 48 total_cycles, active_cycles, idle cycles = 2910826, 168990, 2741836 
shader 49 total_cycles, active_cycles, idle cycles = 2910826, 148647, 2762178 
shader 50 total_cycles, active_cycles, idle cycles = 2910826, 157232, 2753593 
shader 51 total_cycles, active_cycles, idle cycles = 2910826, 153363, 2757463 
shader 52 total_cycles, active_cycles, idle cycles = 2910826, 168109, 2742716 
shader 53 total_cycles, active_cycles, idle cycles = 2910826, 151850, 2758975 
shader 54 total_cycles, active_cycles, idle cycles = 2910826, 154294, 2756532 
shader 55 total_cycles, active_cycles, idle cycles = 2910826, 148736, 2762089 
shader 56 total_cycles, active_cycles, idle cycles = 2910826, 160407, 2750418 
shader 57 total_cycles, active_cycles, idle cycles = 2910826, 148728, 2762097 
shader 58 total_cycles, active_cycles, idle cycles = 2910826, 163766, 2747059 
shader 59 total_cycles, active_cycles, idle cycles = 2910826, 145999, 2764826 
warps_exctd_sm 0 = 512 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 512 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 512 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 512 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 512 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 512 
warps_exctd_sm 21 = 512 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 22208 
warps_exctd_sm 31 = 22720 
warps_exctd_sm 32 = 22560 
warps_exctd_sm 33 = 21280 
warps_exctd_sm 34 = 22304 
warps_exctd_sm 35 = 21952 
warps_exctd_sm 36 = 22144 
warps_exctd_sm 37 = 22336 
warps_exctd_sm 38 = 22176 
warps_exctd_sm 39 = 22752 
warps_exctd_sm 40 = 21920 
warps_exctd_sm 41 = 21056 
warps_exctd_sm 42 = 22336 
warps_exctd_sm 43 = 19712 
warps_exctd_sm 44 = 22400 
warps_exctd_sm 45 = 20416 
warps_exctd_sm 46 = 22720 
warps_exctd_sm 47 = 21280 
warps_exctd_sm 48 = 22944 
warps_exctd_sm 49 = 20608 
warps_exctd_sm 50 = 21344 
warps_exctd_sm 51 = 21120 
warps_exctd_sm 52 = 22560 
warps_exctd_sm 53 = 21056 
warps_exctd_sm 54 = 21056 
warps_exctd_sm 55 = 20768 
warps_exctd_sm 56 = 21664 
warps_exctd_sm 57 = 20608 
warps_exctd_sm 58 = 22208 
warps_exctd_sm 59 = 20352 
gpgpu_n_tot_thrd_icount = 321220800
gpgpu_n_tot_w_icount = 10038150
gpgpu_n_stall_shd_mem = 104902588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2285693
gpgpu_n_mem_write_global = 44380
gpgpu_n_mem_texture = 804298
gpgpu_n_mem_const = 4187
gpgpu_n_load_insn  = 22923232
gpgpu_n_store_insn = 650560
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10306880
gpgpu_n_const_mem_insn = 10957440
gpgpu_n_param_mem_insn = 3344960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 88756955
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:155032783	W0_Idle:47898885	W0_Scoreboard:136329115	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10038337
Warp Occupancy Distribution:
Stall:139322623	W0_Idle:34795242	W0_Scoreboard:23318	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:508377
Warp Occupancy Distribution:
Stall:15710160	W0_Idle:13103643	W0_Scoreboard:136305797	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9529960
warp_utilization0: 0.028739
warp_utilization1: 0.002911
warp_utilization2: 0.054566
traffic_breakdown_coretomem[CONST_ACC_R] = 33496 {8:4187,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5331440 {8:666430,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4119200 {40:15670,72:6440,136:22270,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 65214616 {40:1612661,72:2964,136:3638,}
traffic_breakdown_coretomem[INST_ACC_R] = 22560 {8:2820,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6434384 {8:804298,}
traffic_breakdown_memtocore[CONST_ACC_R] = 301464 {72:4187,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90634480 {136:666430,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 355040 {8:44380,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 65183000 {40:1611874,72:2964,136:3637,}
traffic_breakdown_memtocore[INST_ACC_R] = 383520 {136:2820,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109384528 {136:804298,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 931 
averagemflatency_1 = 965 
averagemflatency_2= 894 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 73 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 2910825 
mrq_lat_table:1058559 	37477 	70117 	131247 	311173 	537546 	714198 	565249 	151606 	3839 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	23278 	23707 	30803 	122484 	485545 	1307300 	1026629 	115859 	2131 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	222999 	142680 	308494 	215035 	310353 	615533 	854819 	429662 	40473 	1037 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1989677 	972315 	124942 	6326 	130 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	12941 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	5084 	733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11        14 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         9         9         8        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9         9        11        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         8         9         8         9         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        10        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.183906  1.159861  1.158325  1.154170  1.157109  1.150564  1.172048  1.171869  1.155166  1.142306  1.154523  1.153880  1.169563  1.159737  1.173506  1.175680 
dram[1]:  1.157439  1.155336  1.159888  1.159676  1.149826  1.155531  1.158180  1.166852  1.144274  1.147802  1.152288  1.153721  1.155072  1.160334  1.168698  1.171749 
dram[2]:  1.151856  1.163898  1.150537  1.159641  1.152776  1.213588  1.160917  1.184683  1.136120  1.140252  1.146144  1.157539  1.153963  1.181238  1.163294  1.188391 
dram[3]:  1.147758  1.155215  1.160012  1.161402  1.144897  1.155187  1.157814  1.177509  1.140652  1.149314  1.152995  1.148965  1.154539  1.149968  1.167206  1.182369 
dram[4]:  1.157752  1.155127  1.167634  1.152130  1.156439  1.159368  1.174053  1.162824  1.137497  1.136565  1.206486  1.151350  1.159581  1.155339  1.180478  1.186741 
dram[5]:  1.153844  1.157308  1.162373  1.158508  1.152157  1.157660  1.160301  1.170098  1.139776  1.148740  1.149130  1.147904  1.158706  1.156269  1.167187  1.184852 
average row locality = 3581011/3086602 = 1.160179
average row locality_1 = 2698360/2363499 = 1.141680
average row locality_2 = 882651/723103 = 1.220644
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     25423     22934     22869     21922     24583     23011     24989     23952     24452     22181     22348     21693     23360     21568     23675     22742 
dram[1]:     22601     21514     22468     21642     22932     23073     23771     23670     22936     22524     21330     21169     21570     21691     22824     22698 
dram[2]:     23252     24073     21913     23311     23812     26982     23780     25778     22699     23220     21560     22720     22122     23838     22307     24651 
dram[3]:     21169     21969     22420     22273     22690     23792     23409     24700     22196     22623     21716     21531     21757     21258     22849     23444 
dram[4]:     23711     22513     24095     21983     24068     23887     25040     23674     23031     22269     25192     21782     22599     21858     24252     23687 
dram[5]:     22227     22038     22560     22203     23014     23480     23674     24393     22549     22188     21610     20893     22225     21321     22615     23701 
total reads: 2200261
bank skew: 26982/20893 = 1.29
chip skew: 376018/358413 = 1.05
number of total write accesses:
dram[0]:     16378     14047     13424     12621     14622     13287     15267     14382     16159     13937     15413     14735     16287     14472     15533     14587 
dram[1]:     13630     12678     13064     12253     13132     13386     14054     14026     14667     14317     14346     14227     14461     14588     14669     14542 
dram[2]:     14196     15022     12564     13801     13996     17014     14186     16065     14451     14983     14611     15767     15032     16722     14196     16441 
dram[3]:     12318     13034     13052     12842     12993     13982     13760     15069     13942     14401     14776     14590     14671     14141     14674     15223 
dram[4]:     14710     13558     14535     12627     14150     14182     15332     14108     14777     14093     18229     14839     15506     14744     16033     15483 
dram[5]:     13346     13062     13178     12800     13196     13715     14059     14771     14284     14019     14637     13970     15134     14175     14428     15460 
total reads: 1380846
bank skew: 18229/12253 = 1.49
chip skew: 239047/222040 = 1.08
average mf latency per bank:
dram[0]:       1030       898      1066       969       981       878       851       752       761       643       733       635       780       681       892       780
dram[1]:        815       852       869       926       824       835       700       713       597       608       569       575       609       618       696       714
dram[2]:        924      1192      1007      1251       919      1726       794      1030       691       900       666       871       721       959       824      1079
dram[3]:        853       861       890       894       829       857       714       719       609       634       584       593       613       641       723       764
dram[4]:       1068       941      1103       985      1034       937       901       794       789       682       864       669       824       736       943       847
dram[5]:        836       848       895       900       815       824       706       715       617       607       587       577       626       626       716       741
maximum mf latency per bank:
dram[0]:       7824      7236      5978      6544      8554     10170      6035      6494      7994      8745      6547      6757     10329      7759      8305      7250
dram[1]:       7132      9855      8317      8444     10361      7548      8527      6944      6048      6781      6069      8333     10709      6130      6853      8566
dram[2]:       5683      7649      8913      7903      9756      7464      7310      8390      6076      6101      8262      7130      7885      8490      5435      6874
dram[3]:       6543      8340      8682      5470      9689      7766      6904      6186      7393      7499      6756      6798      8340      8950      7326      7736
dram[4]:       6782      6390      6878      5155      8241      8292      8250      7081      6449      7841      9136      7453      7988      9915      6859      7871
dram[5]:       5662      7504      6513      9993      7620      6840      6949      5564      6148      7621      7694      6602      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1586678 n_act=522113 n_pre=522101 n_req=376452 n_req_1=229106 n_req_2=147346 n_req_3=0 n_rd=743385 n_write=468013 bw_util=0.3907 bw_util_1=0.2385 bw_util_2=0.1522 bw_util_3=0 blp=10.661583 blp_1= 3.975698 blp_2= 2.710999 blp_3= -nan
 n_activity=3835271 dram_eff=0.3914 dram_eff_1=0.2389 dram_eff_2=0.1525 dram_eff_3=0
bk0: 50846a 1252398i bk1: 45868a 1473209i bk2: 45736a 1489481i bk3: 43840a 1539516i bk4: 49164a 1206453i bk5: 46020a 1344969i bk6: 49972a 1061181i bk7: 47904a 1136811i bk8: 48904a 1290448i bk9: 44360a 1499268i bk10: 44696a 1320452i bk11: 43386a 1351455i bk12: 46720a 1113328i bk13: 43135a 1304542i bk14: 47350a 1081140i bk15: 45484a 1171281i 
bw_dist = 0.238	0.152	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9263
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1680637 n_act=501544 n_pre=501533 n_req=363084 n_req_1=216064 n_req_2=147020 n_req_3=0 n_rd=716796 n_write=441780 bw_util=0.3768 bw_util_1=0.2249 bw_util_2=0.1519 bw_util_3=0 blp=10.046471 blp_1= 3.831962 blp_2= 2.670912 blp_3= -nan
 n_activity=3812204 dram_eff=0.3798 dram_eff_1=0.2267 dram_eff_2=0.1531 dram_eff_3=0
bk0: 45200a 1639152i bk1: 43026a 1696952i bk2: 44936a 1602291i bk3: 43284a 1662172i bk4: 45863a 1476219i bk5: 46144a 1413023i bk6: 47542a 1289358i bk7: 47334a 1245952i bk8: 45870a 1532762i bk9: 45048a 1511109i bk10: 42658a 1510639i bk11: 42337a 1484509i bk12: 43136a 1412736i bk13: 43380a 1351320i bk14: 45646a 1275863i bk15: 45392a 1252634i 
bw_dist = 0.225	0.152	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2154
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1557265 n_act=528628 n_pre=528613 n_req=380822 n_req_1=232984 n_req_2=147838 n_req_3=0 n_rd=752000 n_write=475784 bw_util=0.3952 bw_util_1=0.2425 bw_util_2=0.1527 bw_util_3=0 blp=10.852612 blp_1= 4.016459 blp_2= 2.720709 blp_3= -nan
 n_activity=3839946 dram_eff=0.3955 dram_eff_1=0.2427 dram_eff_2=0.1528 dram_eff_3=0
bk0: 46502a 1494011i bk1: 48140a 1348023i bk2: 43826a 1579033i bk3: 46622a 1398430i bk4: 47618a 1284393i bk5: 53962a 864026i bk6: 47556a 1158848i bk7: 51556a 859165i bk8: 45396a 1478864i bk9: 46440a 1370765i bk10: 43118a 1405724i bk11: 45438a 1211506i bk12: 44242a 1242137i bk13: 47672a 984229i bk14: 44612a 1233476i bk15: 49300a 901604i 
bw_dist = 0.243	0.153	0.000	0.604	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.557
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1669700 n_act=504184 n_pre=504172 n_req=364450 n_req_1=217520 n_req_2=146930 n_req_3=0 n_rd=719564 n_write=444670 bw_util=0.3782 bw_util_1=0.2264 bw_util_2=0.1518 bw_util_3=0 blp=10.113702 blp_1= 3.844388 blp_2= 2.674281 blp_3= -nan
 n_activity=3815765 dram_eff=0.3809 dram_eff_1=0.228 dram_eff_2=0.1529 dram_eff_3=0
bk0: 42338a 1797299i bk1: 43938a 1656891i bk2: 44840a 1618403i bk3: 44546a 1576620i bk4: 45378a 1487784i bk5: 47578a 1320886i bk6: 46812a 1326050i bk7: 49398a 1114798i bk8: 44392a 1590358i bk9: 45246a 1486869i bk10: 43430a 1451926i bk11: 43060a 1428634i bk12: 43514a 1376033i bk13: 42510a 1409984i bk14: 45696a 1246426i bk15: 46888a 1154751i 
bw_dist = 0.226	0.152	0.000	0.615	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4064
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1573559 n_act=524983 n_pre=524970 n_req=378464 n_req_1=230848 n_req_2=147616 n_req_3=0 n_rd=747252 n_write=471526 bw_util=0.3928 bw_util_1=0.2403 bw_util_2=0.1525 bw_util_3=0 blp=10.743720 blp_1= 3.998683 blp_2= 2.725316 blp_3= -nan
 n_activity=3836352 dram_eff=0.3934 dram_eff_1=0.2407 dram_eff_2=0.1527 dram_eff_3=0
bk0: 47420a 1453306i bk1: 45022a 1542861i bk2: 48190a 1348220i bk3: 43966a 1536268i bk4: 48136a 1272406i bk5: 47774a 1217427i bk6: 50078a 1048511i bk7: 47344a 1146353i bk8: 46062a 1462061i bk9: 44536a 1473400i bk10: 50382a 987427i bk11: 43564a 1329169i bk12: 45196a 1189045i bk13: 43712a 1241694i bk14: 48502a 1003388i bk15: 47368a 1040675i 
bw_dist = 0.240	0.152	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2465
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1664524 n_act=505128 n_pre=505113 n_req=365396 n_req_1=218258 n_req_2=147138 n_req_3=0 n_rd=721358 n_write=446167 bw_util=0.3792 bw_util_1=0.2272 bw_util_2=0.152 bw_util_3=0 blp=10.139074 blp_1= 3.853189 blp_2= 2.669851 blp_3= -nan
 n_activity=3817233 dram_eff=0.3817 dram_eff_1=0.2287 dram_eff_2=0.153 dram_eff_3=0
bk0: 44452a 1667899i bk1: 44076a 1652033i bk2: 45116a 1583602i bk3: 44404a 1587232i bk4: 46028a 1461385i bk5: 46952a 1347331i bk6: 47348a 1280169i bk7: 48786a 1150668i bk8: 45098a 1548862i bk9: 44376a 1545532i bk10: 43220a 1472845i bk11: 41786a 1505568i bk12: 44450a 1311915i bk13: 42638a 1393952i bk14: 45230a 1288131i bk15: 47398a 1129238i 
bw_dist = 0.227	0.152	0.000	0.614	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 270760, Miss = 191711, Miss_rate = 0.708, Pending_hits = 3820, Reservation_fails = 148731
L2_cache_bank[1]: Access = 253313, Miss = 180015, Miss_rate = 0.711, Pending_hits = 2976, Reservation_fails = 81959
L2_cache_bank[2]: Access = 258340, Miss = 180447, Miss_rate = 0.698, Pending_hits = 2640, Reservation_fails = 73741
L2_cache_bank[3]: Access = 253018, Miss = 177994, Miss_rate = 0.703, Pending_hits = 2601, Reservation_fails = 83226
L2_cache_bank[4]: Access = 255423, Miss = 181463, Miss_rate = 0.710, Pending_hits = 2961, Reservation_fails = 58971
L2_cache_bank[5]: Access = 288966, Miss = 194590, Miss_rate = 0.673, Pending_hits = 3820, Reservation_fails = 156058
L2_cache_bank[6]: Access = 254363, Miss = 178223, Miss_rate = 0.701, Pending_hits = 2601, Reservation_fails = 70429
L2_cache_bank[7]: Access = 260849, Miss = 181606, Miss_rate = 0.696, Pending_hits = 2758, Reservation_fails = 88703
L2_cache_bank[8]: Access = 270772, Miss = 192003, Miss_rate = 0.709, Pending_hits = 3850, Reservation_fails = 131640
L2_cache_bank[9]: Access = 257979, Miss = 181667, Miss_rate = 0.704, Pending_hits = 3058, Reservation_fails = 73531
L2_cache_bank[10]: Access = 257078, Miss = 180482, Miss_rate = 0.702, Pending_hits = 2662, Reservation_fails = 73047
L2_cache_bank[11]: Access = 259999, Miss = 180231, Miss_rate = 0.693, Pending_hits = 2955, Reservation_fails = 90206
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270760, Miss = 191711 (0.708), PendingHit = 3820 (0.0141)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253313, Miss = 180015 (0.711), PendingHit = 2976 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 258340, Miss = 180447 (0.698), PendingHit = 2640 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253018, Miss = 177994 (0.703), PendingHit = 2601 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255423, Miss = 181463 (0.71), PendingHit = 2961 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288966, Miss = 194590 (0.673), PendingHit = 3820 (0.0132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 254363, Miss = 178223 (0.701), PendingHit = 2601 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 260849, Miss = 181606 (0.696), PendingHit = 2758 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270772, Miss = 192003 (0.709), PendingHit = 3850 (0.0142)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 257979, Miss = 181667 (0.704), PendingHit = 3058 (0.0119)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 257078, Miss = 180482 (0.702), PendingHit = 2662 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 259999, Miss = 180231 (0.693), PendingHit = 2955 (0.0114)
L2 Cache Total Miss Rate = 0.701
Stream 1: L2 Cache Miss Rate = 0.830
Stream 2: L2 Cache Miss Rate = 0.563
Stream 1: Accesses  = 1620815
Stream 1: Misses  = 1344951
Stream 2: Accesses  = 1520045
Stream 2: Misses  = 855481
Stream 1+2: Accesses  = 3140860
Stream 1+2: Misses  = 2200432
Total Accesses  = 3140860
MPKI-CORES
CORE_L2MPKI_0	77.047
CORE_L2MPKI_1	81.170
CORE_L2MPKI_2	73.619
CORE_L2MPKI_3	82.309
CORE_L2MPKI_4	74.827
CORE_L2MPKI_5	82.010
CORE_L2MPKI_6	78.660
CORE_L2MPKI_7	82.056
CORE_L2MPKI_8	77.893
CORE_L2MPKI_9	82.736
CORE_L2MPKI_10	80.343
CORE_L2MPKI_11	83.396
CORE_L2MPKI_12	80.471
CORE_L2MPKI_13	86.228
CORE_L2MPKI_14	82.703
CORE_L2MPKI_15	88.475
CORE_L2MPKI_16	81.398
CORE_L2MPKI_17	85.769
CORE_L2MPKI_18	84.166
CORE_L2MPKI_19	86.611
CORE_L2MPKI_20	83.639
CORE_L2MPKI_21	86.342
CORE_L2MPKI_22	83.321
CORE_L2MPKI_23	87.727
CORE_L2MPKI_24	83.151
CORE_L2MPKI_25	85.681
CORE_L2MPKI_26	86.794
CORE_L2MPKI_27	87.054
CORE_L2MPKI_28	83.291
CORE_L2MPKI_29	82.930
CORE_L2MPKI_30	2.854
CORE_L2MPKI_31	2.830
CORE_L2MPKI_32	2.803
CORE_L2MPKI_33	2.797
CORE_L2MPKI_34	2.748
CORE_L2MPKI_35	2.842
CORE_L2MPKI_36	2.794
CORE_L2MPKI_37	2.731
CORE_L2MPKI_38	2.800
CORE_L2MPKI_39	2.738
CORE_L2MPKI_40	2.946
CORE_L2MPKI_41	2.905
CORE_L2MPKI_42	2.766
CORE_L2MPKI_43	3.041
CORE_L2MPKI_44	2.807
CORE_L2MPKI_45	2.874
CORE_L2MPKI_46	2.767
CORE_L2MPKI_47	2.917
CORE_L2MPKI_48	2.714
CORE_L2MPKI_49	2.945
CORE_L2MPKI_50	2.848
CORE_L2MPKI_51	2.833
CORE_L2MPKI_52	2.725
CORE_L2MPKI_53	2.777
CORE_L2MPKI_54	2.967
CORE_L2MPKI_55	2.849
CORE_L2MPKI_56	2.791
CORE_L2MPKI_57	3.001
CORE_L2MPKI_58	2.734
CORE_L2MPKI_59	3.019
Avg_MPKI_Stream1= 82.727
Avg_MPKI_Stream2= 2.839
MISSES-CORES
CORE_MISSES_0	37821
CORE_MISSES_1	41450
CORE_MISSES_2	34682
CORE_MISSES_3	44797
CORE_MISSES_4	34526
CORE_MISSES_5	44721
CORE_MISSES_6	38673
CORE_MISSES_7	45854
CORE_MISSES_8	38535
CORE_MISSES_9	46033
CORE_MISSES_10	42578
CORE_MISSES_11	43793
CORE_MISSES_12	41773
CORE_MISSES_13	49888
CORE_MISSES_14	47047
CORE_MISSES_15	51916
CORE_MISSES_16	42051
CORE_MISSES_17	47970
CORE_MISSES_18	47688
CORE_MISSES_19	48505
CORE_MISSES_20	44820
CORE_MISSES_21	50131
CORE_MISSES_22	44140
CORE_MISSES_23	52437
CORE_MISSES_24	44319
CORE_MISSES_25	47548
CORE_MISSES_26	50446
CORE_MISSES_27	50157
CORE_MISSES_28	47653
CORE_MISSES_29	42999
CORE_MISSES_30	29503
CORE_MISSES_31	29779
CORE_MISSES_32	29810
CORE_MISSES_33	27020
CORE_MISSES_34	28591
CORE_MISSES_35	28919
CORE_MISSES_36	28925
CORE_MISSES_37	28048
CORE_MISSES_38	28902
CORE_MISSES_39	29031
CORE_MISSES_40	30264
CORE_MISSES_41	28176
CORE_MISSES_42	28752
CORE_MISSES_43	27616
CORE_MISSES_44	29621
CORE_MISSES_45	27002
CORE_MISSES_46	29953
CORE_MISSES_47	28574
CORE_MISSES_48	29044
CORE_MISSES_49	27717
CORE_MISSES_50	28358
CORE_MISSES_51	27507
CORE_MISSES_52	29011
CORE_MISSES_53	26694
CORE_MISSES_54	28982
CORE_MISSES_55	26824
CORE_MISSES_56	28348
CORE_MISSES_57	28259
CORE_MISSES_58	28353
CORE_MISSES_59	27898
L2_MISSES = 2200432
L2_total_cache_accesses = 3140860
L2_total_cache_misses = 2200432
L2_total_cache_miss_rate = 0.7006
L2_total_cache_pending_hits = 36702
L2_total_cache_reservation_fails = 1130242
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 260943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2009456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1026676
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3254
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 377
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 556
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4599
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 621076
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 19163
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 164059
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 77924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15973
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12593
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2480
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 169
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 171
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8450
L2_cache_data_port_util = 0.233
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10675506
icnt_total_pkts_simt_to_mem=4892149
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5709
gpu_ipc_2 =     103.6503
gpu_tot_sim_cycle_stream_1 = 2910825
gpu_tot_sim_cycle_stream_2 = 2910806
gpu_sim_insn_1 = 16216000
gpu_sim_insn_2 = 301705920
gpu_sim_cycle = 2910826
gpu_sim_insn = 317921920
gpu_ipc =     109.2205
gpu_tot_sim_cycle = 2910826
gpu_tot_sim_insn = 317921920
gpu_tot_ipc =     109.2205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11332585
gpu_stall_icnt2sh    = 2572809
gpu_total_sim_rate=87461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5241751
	L1I_total_cache_misses = 18259
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 24265, Miss = 24265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43756
	L1D_cache_core[31]: Access = 24668, Miss = 24668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43824
	L1D_cache_core[32]: Access = 24976, Miss = 24976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43257
	L1D_cache_core[33]: Access = 22645, Miss = 22645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62489
	L1D_cache_core[34]: Access = 24415, Miss = 24415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43420
	L1D_cache_core[35]: Access = 23938, Miss = 23938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55310
	L1D_cache_core[36]: Access = 24285, Miss = 24285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47291
	L1D_cache_core[37]: Access = 24096, Miss = 24096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45851
	L1D_cache_core[38]: Access = 24261, Miss = 24261, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47954
	L1D_cache_core[39]: Access = 24848, Miss = 24848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35081
	L1D_cache_core[40]: Access = 24192, Miss = 24192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43821
	L1D_cache_core[41]: Access = 22786, Miss = 22786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62684
	L1D_cache_core[42]: Access = 24424, Miss = 24424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43612
	L1D_cache_core[43]: Access = 21314, Miss = 21314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56192
	L1D_cache_core[44]: Access = 24799, Miss = 24799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44335
	L1D_cache_core[45]: Access = 22069, Miss = 22069, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56737
	L1D_cache_core[46]: Access = 25443, Miss = 25443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39204
	L1D_cache_core[47]: Access = 23047, Miss = 23047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61733
	L1D_cache_core[48]: Access = 25132, Miss = 25132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31800
	L1D_cache_core[49]: Access = 22119, Miss = 22119, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61517
	L1D_cache_core[50]: Access = 23314, Miss = 23314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44203
	L1D_cache_core[51]: Access = 22785, Miss = 22785, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59713
	L1D_cache_core[52]: Access = 25061, Miss = 25061, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40249
	L1D_cache_core[53]: Access = 22626, Miss = 22626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60490
	L1D_cache_core[54]: Access = 23036, Miss = 23036, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56173
	L1D_cache_core[55]: Access = 22112, Miss = 22112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47936
	L1D_cache_core[56]: Access = 23851, Miss = 23851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46782
	L1D_cache_core[57]: Access = 22101, Miss = 22101, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62390
	L1D_cache_core[58]: Access = 24496, Miss = 24496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47862
	L1D_cache_core[59]: Access = 21786, Miss = 21786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61923
	L1D_total_cache_accesses = 710810
	L1D_total_cache_misses = 710810
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1522422
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 446950
	L1C_total_cache_misses = 6488
	L1C_total_cache_miss_rate = 0.0145
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 2159100
	L1T_total_cache_misses = 804298
	L1T_total_cache_miss_rate = 0.3725
	L1T_total_cache_pending_hits = 1354802
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 666430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1432120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 440462
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6488
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1354802
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 804298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90302
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5223492
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18259
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 337, 631, 337, 631, 341, 631, 341, 631, 341, 631, 336, 631, 337, 631, 322, 631, 322, 631, 336, 631, 337, 631, 341, 631, 318, 631, 318, 631, 317, 631, 317, 
shader 0 total_cycles, active_cycles, idle cycles = 2910826, 7697, 2903129 
shader 1 total_cycles, active_cycles, idle cycles = 2910826, 8006, 2902820 
shader 2 total_cycles, active_cycles, idle cycles = 2910826, 7387, 2903438 
shader 3 total_cycles, active_cycles, idle cycles = 2910826, 8531, 2902294 
shader 4 total_cycles, active_cycles, idle cycles = 2910826, 7236, 2903589 
shader 5 total_cycles, active_cycles, idle cycles = 2910826, 8547, 2902278 
shader 6 total_cycles, active_cycles, idle cycles = 2910826, 7709, 2903117 
shader 7 total_cycles, active_cycles, idle cycles = 2910826, 8759, 2902067 
shader 8 total_cycles, active_cycles, idle cycles = 2910826, 7757, 2903069 
shader 9 total_cycles, active_cycles, idle cycles = 2910826, 8720, 2902105 
shader 10 total_cycles, active_cycles, idle cycles = 2910826, 8308, 2902518 
shader 11 total_cycles, active_cycles, idle cycles = 2910826, 8232, 2902594 
shader 12 total_cycles, active_cycles, idle cycles = 2910826, 8137, 2902688 
shader 13 total_cycles, active_cycles, idle cycles = 2910826, 9067, 2901758 
shader 14 total_cycles, active_cycles, idle cycles = 2910826, 8915, 2901910 
shader 15 total_cycles, active_cycles, idle cycles = 2910826, 9195, 2901631 
shader 16 total_cycles, active_cycles, idle cycles = 2910826, 8099, 2902726 
shader 17 total_cycles, active_cycles, idle cycles = 2910826, 8766, 2902059 
shader 18 total_cycles, active_cycles, idle cycles = 2910826, 8880, 2901946 
shader 19 total_cycles, active_cycles, idle cycles = 2910826, 8778, 2902048 
shader 20 total_cycles, active_cycles, idle cycles = 2910826, 8399, 2902426 
shader 21 total_cycles, active_cycles, idle cycles = 2910826, 9099, 2901727 
shader 22 total_cycles, active_cycles, idle cycles = 2910826, 8304, 2902521 
shader 23 total_cycles, active_cycles, idle cycles = 2910826, 9367, 2901459 
shader 24 total_cycles, active_cycles, idle cycles = 2910826, 8355, 2902471 
shader 25 total_cycles, active_cycles, idle cycles = 2910826, 8698, 2902127 
shader 26 total_cycles, active_cycles, idle cycles = 2910826, 9109, 2901717 
shader 27 total_cycles, active_cycles, idle cycles = 2910826, 9030, 2901796 
shader 28 total_cycles, active_cycles, idle cycles = 2910826, 8966, 2901859 
shader 29 total_cycles, active_cycles, idle cycles = 2910826, 8128, 2902697 
shader 30 total_cycles, active_cycles, idle cycles = 2910826, 163267, 2747559 
shader 31 total_cycles, active_cycles, idle cycles = 2910826, 166173, 2744652 
shader 32 total_cycles, active_cycles, idle cycles = 2910826, 167947, 2742878 
shader 33 total_cycles, active_cycles, idle cycles = 2910826, 152601, 2758224 
shader 34 total_cycles, active_cycles, idle cycles = 2910826, 164287, 2746539 
shader 35 total_cycles, active_cycles, idle cycles = 2910826, 160727, 2750099 
shader 36 total_cycles, active_cycles, idle cycles = 2910826, 163509, 2747316 
shader 37 total_cycles, active_cycles, idle cycles = 2910826, 162188, 2748638 
shader 38 total_cycles, active_cycles, idle cycles = 2910826, 163003, 2747822 
shader 39 total_cycles, active_cycles, idle cycles = 2910826, 167422, 2743403 
shader 40 total_cycles, active_cycles, idle cycles = 2910826, 162205, 2748621 
shader 41 total_cycles, active_cycles, idle cycles = 2910826, 153214, 2757612 
shader 42 total_cycles, active_cycles, idle cycles = 2910826, 164186, 2746640 
shader 43 total_cycles, active_cycles, idle cycles = 2910826, 143443, 2767383 
shader 44 total_cycles, active_cycles, idle cycles = 2910826, 166630, 2744196 
shader 45 total_cycles, active_cycles, idle cycles = 2910826, 148403, 2762423 
shader 46 total_cycles, active_cycles, idle cycles = 2910826, 170939, 2739887 
shader 47 total_cycles, active_cycles, idle cycles = 2910826, 154707, 2756118 
shader 48 total_cycles, active_cycles, idle cycles = 2910826, 168990, 2741836 
shader 49 total_cycles, active_cycles, idle cycles = 2910826, 148647, 2762178 
shader 50 total_cycles, active_cycles, idle cycles = 2910826, 157232, 2753593 
shader 51 total_cycles, active_cycles, idle cycles = 2910826, 153363, 2757463 
shader 52 total_cycles, active_cycles, idle cycles = 2910826, 168109, 2742716 
shader 53 total_cycles, active_cycles, idle cycles = 2910826, 151850, 2758975 
shader 54 total_cycles, active_cycles, idle cycles = 2910826, 154294, 2756532 
shader 55 total_cycles, active_cycles, idle cycles = 2910826, 148736, 2762089 
shader 56 total_cycles, active_cycles, idle cycles = 2910826, 160407, 2750418 
shader 57 total_cycles, active_cycles, idle cycles = 2910826, 148728, 2762097 
shader 58 total_cycles, active_cycles, idle cycles = 2910826, 163766, 2747059 
shader 59 total_cycles, active_cycles, idle cycles = 2910826, 145999, 2764826 
warps_exctd_sm 0 = 512 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 512 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 512 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 512 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 512 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 512 
warps_exctd_sm 21 = 512 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 22208 
warps_exctd_sm 31 = 22720 
warps_exctd_sm 32 = 22560 
warps_exctd_sm 33 = 21280 
warps_exctd_sm 34 = 22304 
warps_exctd_sm 35 = 21952 
warps_exctd_sm 36 = 22144 
warps_exctd_sm 37 = 22336 
warps_exctd_sm 38 = 22176 
warps_exctd_sm 39 = 22752 
warps_exctd_sm 40 = 21920 
warps_exctd_sm 41 = 21056 
warps_exctd_sm 42 = 22336 
warps_exctd_sm 43 = 19712 
warps_exctd_sm 44 = 22400 
warps_exctd_sm 45 = 20416 
warps_exctd_sm 46 = 22720 
warps_exctd_sm 47 = 21280 
warps_exctd_sm 48 = 22944 
warps_exctd_sm 49 = 20608 
warps_exctd_sm 50 = 21344 
warps_exctd_sm 51 = 21120 
warps_exctd_sm 52 = 22560 
warps_exctd_sm 53 = 21056 
warps_exctd_sm 54 = 21056 
warps_exctd_sm 55 = 20768 
warps_exctd_sm 56 = 21664 
warps_exctd_sm 57 = 20608 
warps_exctd_sm 58 = 22208 
warps_exctd_sm 59 = 20352 
gpgpu_n_tot_thrd_icount = 321220800
gpgpu_n_tot_w_icount = 10038150
gpgpu_n_stall_shd_mem = 104902588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2285693
gpgpu_n_mem_write_global = 44380
gpgpu_n_mem_texture = 804298
gpgpu_n_mem_const = 4187
gpgpu_n_load_insn  = 22923232
gpgpu_n_store_insn = 650560
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10306880
gpgpu_n_const_mem_insn = 10957440
gpgpu_n_param_mem_insn = 3344960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 88756955
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:155032783	W0_Idle:47898885	W0_Scoreboard:136329115	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10038337
Warp Occupancy Distribution:
Stall:139322623	W0_Idle:34795242	W0_Scoreboard:23318	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:508377
Warp Occupancy Distribution:
Stall:15710160	W0_Idle:13103643	W0_Scoreboard:136305797	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9529960
warp_utilization0: 0.028739
warp_utilization1: 0.002911
warp_utilization2: 0.054566
traffic_breakdown_coretomem[CONST_ACC_R] = 33496 {8:4187,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5331440 {8:666430,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4119200 {40:15670,72:6440,136:22270,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 65214616 {40:1612661,72:2964,136:3638,}
traffic_breakdown_coretomem[INST_ACC_R] = 22560 {8:2820,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6434384 {8:804298,}
traffic_breakdown_memtocore[CONST_ACC_R] = 301464 {72:4187,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90634480 {136:666430,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 355040 {8:44380,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 65183000 {40:1611874,72:2964,136:3637,}
traffic_breakdown_memtocore[INST_ACC_R] = 383520 {136:2820,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109384528 {136:804298,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 931 
averagemflatency_1 = 965 
averagemflatency_2= 894 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 73 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 2910825 
mrq_lat_table:1058559 	37477 	70117 	131247 	311173 	537546 	714198 	565249 	151606 	3839 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	23278 	23707 	30803 	122484 	485545 	1307300 	1026629 	115859 	2131 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	222999 	142680 	308494 	215035 	310353 	615533 	854819 	429662 	40473 	1037 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1989677 	972315 	124942 	6326 	130 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	12941 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	5084 	733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11        14 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13         9         9         9         8        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9         9        11        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         8         9         8         9         8        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        10        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1388      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.183906  1.159861  1.158325  1.154170  1.157109  1.150564  1.172048  1.171869  1.155166  1.142306  1.154523  1.153880  1.169563  1.159737  1.173506  1.175680 
dram[1]:  1.157439  1.155336  1.159888  1.159676  1.149826  1.155531  1.158180  1.166852  1.144274  1.147802  1.152288  1.153721  1.155072  1.160334  1.168698  1.171749 
dram[2]:  1.151856  1.163898  1.150537  1.159641  1.152776  1.213588  1.160917  1.184683  1.136120  1.140252  1.146144  1.157539  1.153963  1.181238  1.163294  1.188391 
dram[3]:  1.147758  1.155215  1.160012  1.161402  1.144897  1.155187  1.157814  1.177509  1.140652  1.149314  1.152995  1.148965  1.154539  1.149968  1.167206  1.182369 
dram[4]:  1.157752  1.155127  1.167634  1.152130  1.156439  1.159368  1.174053  1.162824  1.137497  1.136565  1.206486  1.151350  1.159581  1.155339  1.180478  1.186741 
dram[5]:  1.153844  1.157308  1.162373  1.158508  1.152157  1.157660  1.160301  1.170098  1.139776  1.148740  1.149130  1.147904  1.158706  1.156269  1.167187  1.184852 
average row locality = 3581011/3086602 = 1.160179
average row locality_1 = 2698360/2363499 = 1.141680
average row locality_2 = 882651/723103 = 1.220644
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     25423     22934     22869     21922     24583     23011     24989     23952     24452     22181     22348     21693     23360     21568     23675     22742 
dram[1]:     22601     21514     22468     21642     22932     23073     23771     23670     22936     22524     21330     21169     21570     21691     22824     22698 
dram[2]:     23252     24073     21913     23311     23812     26982     23780     25778     22699     23220     21560     22720     22122     23838     22307     24651 
dram[3]:     21169     21969     22420     22273     22690     23792     23409     24700     22196     22623     21716     21531     21757     21258     22849     23444 
dram[4]:     23711     22513     24095     21983     24068     23887     25040     23674     23031     22269     25192     21782     22599     21858     24252     23687 
dram[5]:     22227     22038     22560     22203     23014     23480     23674     24393     22549     22188     21610     20893     22225     21321     22615     23701 
total reads: 2200261
bank skew: 26982/20893 = 1.29
chip skew: 376018/358413 = 1.05
number of total write accesses:
dram[0]:     16378     14047     13424     12621     14622     13287     15267     14382     16159     13937     15413     14735     16287     14472     15533     14587 
dram[1]:     13630     12678     13064     12253     13132     13386     14054     14026     14667     14317     14346     14227     14461     14588     14669     14542 
dram[2]:     14196     15022     12564     13801     13996     17014     14186     16065     14451     14983     14611     15767     15032     16722     14196     16441 
dram[3]:     12318     13034     13052     12842     12993     13982     13760     15069     13942     14401     14776     14590     14671     14141     14674     15223 
dram[4]:     14710     13558     14535     12627     14150     14182     15332     14108     14777     14093     18229     14839     15506     14744     16033     15483 
dram[5]:     13346     13062     13178     12800     13196     13715     14059     14771     14284     14019     14637     13970     15134     14175     14428     15460 
total reads: 1380846
bank skew: 18229/12253 = 1.49
chip skew: 239047/222040 = 1.08
average mf latency per bank:
dram[0]:       1030       898      1066       969       981       878       851       752       761       643       733       635       780       681       892       780
dram[1]:        815       852       869       926       824       835       700       713       597       608       569       575       609       618       696       714
dram[2]:        924      1192      1007      1251       919      1726       794      1030       691       900       666       871       721       959       824      1079
dram[3]:        853       861       890       894       829       857       714       719       609       634       584       593       613       641       723       764
dram[4]:       1068       941      1103       985      1034       937       901       794       789       682       864       669       824       736       943       847
dram[5]:        836       848       895       900       815       824       706       715       617       607       587       577       626       626       716       741
maximum mf latency per bank:
dram[0]:       7824      7236      5978      6544      8554     10170      6035      6494      7994      8745      6547      6757     10329      7759      8305      7250
dram[1]:       7132      9855      8317      8444     10361      7548      8527      6944      6048      6781      6069      8333     10709      6130      6853      8566
dram[2]:       5683      7649      8913      7903      9756      7464      7310      8390      6076      6101      8262      7130      7885      8490      5435      6874
dram[3]:       6543      8340      8682      5470      9689      7766      6904      6186      7393      7499      6756      6798      8340      8950      7326      7736
dram[4]:       6782      6390      6878      5155      8241      8292      8250      7081      6449      7841      9136      7453      7988      9915      6859      7871
dram[5]:       5662      7504      6513      9993      7620      6840      6949      5564      6148      7621      7694      6602      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1586678 n_act=522113 n_pre=522101 n_req=376452 n_req_1=229106 n_req_2=147346 n_req_3=0 n_rd=743385 n_write=468013 bw_util=0.3907 bw_util_1=0.2385 bw_util_2=0.1522 bw_util_3=0 blp=10.661583 blp_1= 3.975698 blp_2= 2.710999 blp_3= -nan
 n_activity=3835271 dram_eff=0.3914 dram_eff_1=0.2389 dram_eff_2=0.1525 dram_eff_3=0
bk0: 50846a 1252398i bk1: 45868a 1473209i bk2: 45736a 1489481i bk3: 43840a 1539516i bk4: 49164a 1206453i bk5: 46020a 1344969i bk6: 49972a 1061181i bk7: 47904a 1136811i bk8: 48904a 1290448i bk9: 44360a 1499268i bk10: 44696a 1320452i bk11: 43386a 1351455i bk12: 46720a 1113328i bk13: 43135a 1304542i bk14: 47350a 1081140i bk15: 45484a 1171281i 
bw_dist = 0.238	0.152	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9263
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1680637 n_act=501544 n_pre=501533 n_req=363084 n_req_1=216064 n_req_2=147020 n_req_3=0 n_rd=716796 n_write=441780 bw_util=0.3768 bw_util_1=0.2249 bw_util_2=0.1519 bw_util_3=0 blp=10.046471 blp_1= 3.831962 blp_2= 2.670912 blp_3= -nan
 n_activity=3812204 dram_eff=0.3798 dram_eff_1=0.2267 dram_eff_2=0.1531 dram_eff_3=0
bk0: 45200a 1639152i bk1: 43026a 1696952i bk2: 44936a 1602291i bk3: 43284a 1662172i bk4: 45863a 1476219i bk5: 46144a 1413023i bk6: 47542a 1289358i bk7: 47334a 1245952i bk8: 45870a 1532762i bk9: 45048a 1511109i bk10: 42658a 1510639i bk11: 42337a 1484509i bk12: 43136a 1412736i bk13: 43380a 1351320i bk14: 45646a 1275863i bk15: 45392a 1252634i 
bw_dist = 0.225	0.152	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2154
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1557265 n_act=528628 n_pre=528613 n_req=380822 n_req_1=232984 n_req_2=147838 n_req_3=0 n_rd=752000 n_write=475784 bw_util=0.3952 bw_util_1=0.2425 bw_util_2=0.1527 bw_util_3=0 blp=10.852612 blp_1= 4.016459 blp_2= 2.720709 blp_3= -nan
 n_activity=3839946 dram_eff=0.3955 dram_eff_1=0.2427 dram_eff_2=0.1528 dram_eff_3=0
bk0: 46502a 1494011i bk1: 48140a 1348023i bk2: 43826a 1579033i bk3: 46622a 1398430i bk4: 47618a 1284393i bk5: 53962a 864026i bk6: 47556a 1158848i bk7: 51556a 859165i bk8: 45396a 1478864i bk9: 46440a 1370765i bk10: 43118a 1405724i bk11: 45438a 1211506i bk12: 44242a 1242137i bk13: 47672a 984229i bk14: 44612a 1233476i bk15: 49300a 901604i 
bw_dist = 0.243	0.153	0.000	0.604	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.557
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1669700 n_act=504184 n_pre=504172 n_req=364450 n_req_1=217520 n_req_2=146930 n_req_3=0 n_rd=719564 n_write=444670 bw_util=0.3782 bw_util_1=0.2264 bw_util_2=0.1518 bw_util_3=0 blp=10.113702 blp_1= 3.844388 blp_2= 2.674281 blp_3= -nan
 n_activity=3815765 dram_eff=0.3809 dram_eff_1=0.228 dram_eff_2=0.1529 dram_eff_3=0
bk0: 42338a 1797299i bk1: 43938a 1656891i bk2: 44840a 1618403i bk3: 44546a 1576620i bk4: 45378a 1487784i bk5: 47578a 1320886i bk6: 46812a 1326050i bk7: 49398a 1114798i bk8: 44392a 1590358i bk9: 45246a 1486869i bk10: 43430a 1451926i bk11: 43060a 1428634i bk12: 43514a 1376033i bk13: 42510a 1409984i bk14: 45696a 1246426i bk15: 46888a 1154751i 
bw_dist = 0.226	0.152	0.000	0.615	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4064
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1573559 n_act=524983 n_pre=524970 n_req=378464 n_req_1=230848 n_req_2=147616 n_req_3=0 n_rd=747252 n_write=471526 bw_util=0.3928 bw_util_1=0.2403 bw_util_2=0.1525 bw_util_3=0 blp=10.743720 blp_1= 3.998683 blp_2= 2.725316 blp_3= -nan
 n_activity=3836352 dram_eff=0.3934 dram_eff_1=0.2407 dram_eff_2=0.1527 dram_eff_3=0
bk0: 47420a 1453306i bk1: 45022a 1542861i bk2: 48190a 1348220i bk3: 43966a 1536268i bk4: 48136a 1272406i bk5: 47774a 1217427i bk6: 50078a 1048511i bk7: 47344a 1146353i bk8: 46062a 1462061i bk9: 44536a 1473400i bk10: 50382a 987427i bk11: 43564a 1329169i bk12: 45196a 1189045i bk13: 43712a 1241694i bk14: 48502a 1003388i bk15: 47368a 1040675i 
bw_dist = 0.240	0.152	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2465
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3842290 n_nop=1664524 n_act=505128 n_pre=505113 n_req=365396 n_req_1=218258 n_req_2=147138 n_req_3=0 n_rd=721358 n_write=446167 bw_util=0.3792 bw_util_1=0.2272 bw_util_2=0.152 bw_util_3=0 blp=10.139074 blp_1= 3.853189 blp_2= 2.669851 blp_3= -nan
 n_activity=3817233 dram_eff=0.3817 dram_eff_1=0.2287 dram_eff_2=0.153 dram_eff_3=0
bk0: 44452a 1667899i bk1: 44076a 1652033i bk2: 45116a 1583602i bk3: 44404a 1587232i bk4: 46028a 1461385i bk5: 46952a 1347331i bk6: 47348a 1280169i bk7: 48786a 1150668i bk8: 45098a 1548862i bk9: 44376a 1545532i bk10: 43220a 1472845i bk11: 41786a 1505568i bk12: 44450a 1311915i bk13: 42638a 1393952i bk14: 45230a 1288131i bk15: 47398a 1129238i 
bw_dist = 0.227	0.152	0.000	0.614	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 270760, Miss = 191711, Miss_rate = 0.708, Pending_hits = 3820, Reservation_fails = 148731
L2_cache_bank[1]: Access = 253313, Miss = 180015, Miss_rate = 0.711, Pending_hits = 2976, Reservation_fails = 81959
L2_cache_bank[2]: Access = 258340, Miss = 180447, Miss_rate = 0.698, Pending_hits = 2640, Reservation_fails = 73741
L2_cache_bank[3]: Access = 253018, Miss = 177994, Miss_rate = 0.703, Pending_hits = 2601, Reservation_fails = 83226
L2_cache_bank[4]: Access = 255423, Miss = 181463, Miss_rate = 0.710, Pending_hits = 2961, Reservation_fails = 58971
L2_cache_bank[5]: Access = 288966, Miss = 194590, Miss_rate = 0.673, Pending_hits = 3820, Reservation_fails = 156058
L2_cache_bank[6]: Access = 254363, Miss = 178223, Miss_rate = 0.701, Pending_hits = 2601, Reservation_fails = 70429
L2_cache_bank[7]: Access = 260849, Miss = 181606, Miss_rate = 0.696, Pending_hits = 2758, Reservation_fails = 88703
L2_cache_bank[8]: Access = 270772, Miss = 192003, Miss_rate = 0.709, Pending_hits = 3850, Reservation_fails = 131640
L2_cache_bank[9]: Access = 257979, Miss = 181667, Miss_rate = 0.704, Pending_hits = 3058, Reservation_fails = 73531
L2_cache_bank[10]: Access = 257078, Miss = 180482, Miss_rate = 0.702, Pending_hits = 2662, Reservation_fails = 73047
L2_cache_bank[11]: Access = 259999, Miss = 180231, Miss_rate = 0.693, Pending_hits = 2955, Reservation_fails = 90206
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270760, Miss = 191711 (0.708), PendingHit = 3820 (0.0141)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253313, Miss = 180015 (0.711), PendingHit = 2976 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 258340, Miss = 180447 (0.698), PendingHit = 2640 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253018, Miss = 177994 (0.703), PendingHit = 2601 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255423, Miss = 181463 (0.71), PendingHit = 2961 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288966, Miss = 194590 (0.673), PendingHit = 3820 (0.0132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 254363, Miss = 178223 (0.701), PendingHit = 2601 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 260849, Miss = 181606 (0.696), PendingHit = 2758 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270772, Miss = 192003 (0.709), PendingHit = 3850 (0.0142)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 257979, Miss = 181667 (0.704), PendingHit = 3058 (0.0119)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 257078, Miss = 180482 (0.702), PendingHit = 2662 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 259999, Miss = 180231 (0.693), PendingHit = 2955 (0.0114)
L2 Cache Total Miss Rate = 0.701
Stream 1: L2 Cache Miss Rate = 0.830
Stream 2: L2 Cache Miss Rate = 0.563
Stream 1: Accesses  = 1620815
Stream 1: Misses  = 1344951
Stream 2: Accesses  = 1520045
Stream 2: Misses  = 855481
Stream 1+2: Accesses  = 3140860
Stream 1+2: Misses  = 2200432
Total Accesses  = 3140860
MPKI-CORES
CORE_L2MPKI_0	77.047
CORE_L2MPKI_1	81.170
CORE_L2MPKI_2	73.619
CORE_L2MPKI_3	82.309
CORE_L2MPKI_4	74.827
CORE_L2MPKI_5	82.010
CORE_L2MPKI_6	78.660
CORE_L2MPKI_7	82.056
CORE_L2MPKI_8	77.893
CORE_L2MPKI_9	82.736
CORE_L2MPKI_10	80.343
CORE_L2MPKI_11	83.396
CORE_L2MPKI_12	80.471
CORE_L2MPKI_13	86.228
CORE_L2MPKI_14	82.703
CORE_L2MPKI_15	88.475
CORE_L2MPKI_16	81.398
CORE_L2MPKI_17	85.769
CORE_L2MPKI_18	84.166
CORE_L2MPKI_19	86.611
CORE_L2MPKI_20	83.639
CORE_L2MPKI_21	86.342
CORE_L2MPKI_22	83.321
CORE_L2MPKI_23	87.727
CORE_L2MPKI_24	83.151
CORE_L2MPKI_25	85.681
CORE_L2MPKI_26	86.794
CORE_L2MPKI_27	87.054
CORE_L2MPKI_28	83.291
CORE_L2MPKI_29	82.930
CORE_L2MPKI_30	2.854
CORE_L2MPKI_31	2.830
CORE_L2MPKI_32	2.803
CORE_L2MPKI_33	2.797
CORE_L2MPKI_34	2.748
CORE_L2MPKI_35	2.842
CORE_L2MPKI_36	2.794
CORE_L2MPKI_37	2.731
CORE_L2MPKI_38	2.800
CORE_L2MPKI_39	2.738
CORE_L2MPKI_40	2.946
CORE_L2MPKI_41	2.905
CORE_L2MPKI_42	2.766
CORE_L2MPKI_43	3.041
CORE_L2MPKI_44	2.807
CORE_L2MPKI_45	2.874
CORE_L2MPKI_46	2.767
CORE_L2MPKI_47	2.917
CORE_L2MPKI_48	2.714
CORE_L2MPKI_49	2.945
CORE_L2MPKI_50	2.848
CORE_L2MPKI_51	2.833
CORE_L2MPKI_52	2.725
CORE_L2MPKI_53	2.777
CORE_L2MPKI_54	2.967
CORE_L2MPKI_55	2.849
CORE_L2MPKI_56	2.791
CORE_L2MPKI_57	3.001
CORE_L2MPKI_58	2.734
CORE_L2MPKI_59	3.019
Avg_MPKI_Stream1= 82.727
Avg_MPKI_Stream2= 2.839
MISSES-CORES
CORE_MISSES_0	37821
CORE_MISSES_1	41450
CORE_MISSES_2	34682
CORE_MISSES_3	44797
CORE_MISSES_4	34526
CORE_MISSES_5	44721
CORE_MISSES_6	38673
CORE_MISSES_7	45854
CORE_MISSES_8	38535
CORE_MISSES_9	46033
CORE_MISSES_10	42578
CORE_MISSES_11	43793
CORE_MISSES_12	41773
CORE_MISSES_13	49888
CORE_MISSES_14	47047
CORE_MISSES_15	51916
CORE_MISSES_16	42051
CORE_MISSES_17	47970
CORE_MISSES_18	47688
CORE_MISSES_19	48505
CORE_MISSES_20	44820
CORE_MISSES_21	50131
CORE_MISSES_22	44140
CORE_MISSES_23	52437
CORE_MISSES_24	44319
CORE_MISSES_25	47548
CORE_MISSES_26	50446
CORE_MISSES_27	50157
CORE_MISSES_28	47653
CORE_MISSES_29	42999
CORE_MISSES_30	29503
CORE_MISSES_31	29779
CORE_MISSES_32	29810
CORE_MISSES_33	27020
CORE_MISSES_34	28591
CORE_MISSES_35	28919
CORE_MISSES_36	28925
CORE_MISSES_37	28048
CORE_MISSES_38	28902
CORE_MISSES_39	29031
CORE_MISSES_40	30264
CORE_MISSES_41	28176
CORE_MISSES_42	28752
CORE_MISSES_43	27616
CORE_MISSES_44	29621
CORE_MISSES_45	27002
CORE_MISSES_46	29953
CORE_MISSES_47	28574
CORE_MISSES_48	29044
CORE_MISSES_49	27717
CORE_MISSES_50	28358
CORE_MISSES_51	27507
CORE_MISSES_52	29011
CORE_MISSES_53	26694
CORE_MISSES_54	28982
CORE_MISSES_55	26824
CORE_MISSES_56	28348
CORE_MISSES_57	28259
CORE_MISSES_58	28353
CORE_MISSES_59	27898
L2_MISSES = 2200432
L2_total_cache_accesses = 3140860
L2_total_cache_misses = 2200432
L2_total_cache_miss_rate = 0.7006
L2_total_cache_pending_hits = 36702
L2_total_cache_reservation_fails = 1130242
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 260943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2009456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1026676
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3254
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 377
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 556
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4599
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 621076
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 19163
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 164059
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 77924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15973
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12593
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2480
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 169
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 171
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8450
L2_cache_data_port_util = 0.233
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10675506
icnt_total_pkts_simt_to_mem=4892149
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5652
gpu_ipc_2 =     103.2379
gpu_tot_sim_cycle_stream_1 = 3214697
gpu_tot_sim_cycle_stream_2 = 3214676
gpu_sim_insn_1 = 17890560
gpu_sim_insn_2 = 331876512
gpu_sim_cycle = 3214698
gpu_sim_insn = 349767072
gpu_ipc =     108.8025
gpu_tot_sim_cycle = 3214698
gpu_tot_sim_insn = 349767072
gpu_tot_ipc =     108.8025
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12853058
gpu_stall_icnt2sh    = 2785539
gpu_total_sim_rate=87814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5766640
	L1I_total_cache_misses = 19948
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 27086, Miss = 27086, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45300
	L1D_cache_core[31]: Access = 26767, Miss = 26767, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48085
	L1D_cache_core[32]: Access = 27478, Miss = 27478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46641
	L1D_cache_core[33]: Access = 24786, Miss = 24786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69897
	L1D_cache_core[34]: Access = 27184, Miss = 27184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45012
	L1D_cache_core[35]: Access = 26413, Miss = 26413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63606
	L1D_cache_core[36]: Access = 26787, Miss = 26787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49281
	L1D_cache_core[37]: Access = 26395, Miss = 26395, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50910
	L1D_cache_core[38]: Access = 26927, Miss = 26927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49639
	L1D_cache_core[39]: Access = 27054, Miss = 27054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41488
	L1D_cache_core[40]: Access = 26426, Miss = 26426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48261
	L1D_cache_core[41]: Access = 25281, Miss = 25281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65940
	L1D_cache_core[42]: Access = 27348, Miss = 27348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45062
	L1D_cache_core[43]: Access = 23572, Miss = 23572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61382
	L1D_cache_core[44]: Access = 26862, Miss = 26862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56273
	L1D_cache_core[45]: Access = 24326, Miss = 24326, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61536
	L1D_cache_core[46]: Access = 27764, Miss = 27764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43396
	L1D_cache_core[47]: Access = 25493, Miss = 25493, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67363
	L1D_cache_core[48]: Access = 27457, Miss = 27457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38436
	L1D_cache_core[49]: Access = 24131, Miss = 24131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69837
	L1D_cache_core[50]: Access = 26265, Miss = 26265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44203
	L1D_cache_core[51]: Access = 25147, Miss = 25147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64171
	L1D_cache_core[52]: Access = 27563, Miss = 27563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45468
	L1D_cache_core[53]: Access = 24511, Miss = 24511, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70324
	L1D_cache_core[54]: Access = 25210, Miss = 25210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62444
	L1D_cache_core[55]: Access = 24358, Miss = 24358, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51011
	L1D_cache_core[56]: Access = 26545, Miss = 26545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47133
	L1D_cache_core[57]: Access = 24042, Miss = 24042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70751
	L1D_cache_core[58]: Access = 26738, Miss = 26738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53011
	L1D_cache_core[59]: Access = 23863, Miss = 23863, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66684
	L1D_total_cache_accesses = 781723
	L1D_total_cache_misses = 781723
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1667378
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 491388
	L1C_total_cache_misses = 6605
	L1C_total_cache_miss_rate = 0.0134
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 2375010
	L1T_total_cache_misses = 884828
	L1T_total_cache_miss_rate = 0.3726
	L1T_total_cache_pending_hits = 1490182
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 732905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1566595
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 484783
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6605
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1490182
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 884828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100783
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5746692
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19948
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 450, 631, 437, 631, 450, 631, 450, 631, 451, 631, 436, 631, 450, 631, 431, 631, 431, 631, 437, 631, 450, 631, 450, 631, 431, 631, 431, 631, 418, 631, 418, 
shader 0 total_cycles, active_cycles, idle cycles = 3214698, 8558, 3206139 
shader 1 total_cycles, active_cycles, idle cycles = 3214698, 8849, 3205848 
shader 2 total_cycles, active_cycles, idle cycles = 3214698, 8234, 3206464 
shader 3 total_cycles, active_cycles, idle cycles = 3214698, 9506, 3205192 
shader 4 total_cycles, active_cycles, idle cycles = 3214698, 8124, 3206574 
shader 5 total_cycles, active_cycles, idle cycles = 3214698, 9410, 3205287 
shader 6 total_cycles, active_cycles, idle cycles = 3214698, 8582, 3206115 
shader 7 total_cycles, active_cycles, idle cycles = 3214698, 9635, 3205062 
shader 8 total_cycles, active_cycles, idle cycles = 3214698, 8601, 3206096 
shader 9 total_cycles, active_cycles, idle cycles = 3214698, 9680, 3205018 
shader 10 total_cycles, active_cycles, idle cycles = 3214698, 9151, 3205547 
shader 11 total_cycles, active_cycles, idle cycles = 3214698, 9121, 3205577 
shader 12 total_cycles, active_cycles, idle cycles = 3214698, 8905, 3205792 
shader 13 total_cycles, active_cycles, idle cycles = 3214698, 9911, 3204787 
shader 14 total_cycles, active_cycles, idle cycles = 3214698, 9805, 3204892 
shader 15 total_cycles, active_cycles, idle cycles = 3214698, 10049, 3204648 
shader 16 total_cycles, active_cycles, idle cycles = 3214698, 8908, 3205790 
shader 17 total_cycles, active_cycles, idle cycles = 3214698, 9668, 3205029 
shader 18 total_cycles, active_cycles, idle cycles = 3214698, 9745, 3204953 
shader 19 total_cycles, active_cycles, idle cycles = 3214698, 9665, 3205032 
shader 20 total_cycles, active_cycles, idle cycles = 3214698, 9210, 3205487 
shader 21 total_cycles, active_cycles, idle cycles = 3214698, 10018, 3204679 
shader 22 total_cycles, active_cycles, idle cycles = 3214698, 9089, 3205609 
shader 23 total_cycles, active_cycles, idle cycles = 3214698, 10327, 3204371 
shader 24 total_cycles, active_cycles, idle cycles = 3214698, 9214, 3205483 
shader 25 total_cycles, active_cycles, idle cycles = 3214698, 9617, 3205081 
shader 26 total_cycles, active_cycles, idle cycles = 3214698, 10007, 3204691 
shader 27 total_cycles, active_cycles, idle cycles = 3214698, 9899, 3204798 
shader 28 total_cycles, active_cycles, idle cycles = 3214698, 9906, 3204791 
shader 29 total_cycles, active_cycles, idle cycles = 3214698, 8963, 3205734 
shader 30 total_cycles, active_cycles, idle cycles = 3214698, 182146, 3032552 
shader 31 total_cycles, active_cycles, idle cycles = 3214698, 180371, 3034326 
shader 32 total_cycles, active_cycles, idle cycles = 3214698, 184867, 3029830 
shader 33 total_cycles, active_cycles, idle cycles = 3214698, 166819, 3047879 
shader 34 total_cycles, active_cycles, idle cycles = 3214698, 182801, 3031897 
shader 35 total_cycles, active_cycles, idle cycles = 3214698, 177262, 3037436 
shader 36 total_cycles, active_cycles, idle cycles = 3214698, 180429, 3034268 
shader 37 total_cycles, active_cycles, idle cycles = 3214698, 177709, 3036988 
shader 38 total_cycles, active_cycles, idle cycles = 3214698, 180963, 3033735 
shader 39 total_cycles, active_cycles, idle cycles = 3214698, 182241, 3032457 
shader 40 total_cycles, active_cycles, idle cycles = 3214698, 177341, 3037357 
shader 41 total_cycles, active_cycles, idle cycles = 3214698, 170134, 3044564 
shader 42 total_cycles, active_cycles, idle cycles = 3214698, 183862, 3030836 
shader 43 total_cycles, active_cycles, idle cycles = 3214698, 158680, 3056017 
shader 44 total_cycles, active_cycles, idle cycles = 3214698, 180387, 3034310 
shader 45 total_cycles, active_cycles, idle cycles = 3214698, 163681, 3051017 
shader 46 total_cycles, active_cycles, idle cycles = 3214698, 186453, 3028245 
shader 47 total_cycles, active_cycles, idle cycles = 3214698, 171040, 3043658 
shader 48 total_cycles, active_cycles, idle cycles = 3214698, 184437, 3030261 
shader 49 total_cycles, active_cycles, idle cycles = 3214698, 162189, 3052508 
shader 50 total_cycles, active_cycles, idle cycles = 3214698, 177158, 3037539 
shader 51 total_cycles, active_cycles, idle cycles = 3214698, 169351, 3045347 
shader 52 total_cycles, active_cycles, idle cycles = 3214698, 184948, 3029749 
shader 53 total_cycles, active_cycles, idle cycles = 3214698, 164419, 3050278 
shader 54 total_cycles, active_cycles, idle cycles = 3214698, 168788, 3045910 
shader 55 total_cycles, active_cycles, idle cycles = 3214698, 163928, 3050769 
shader 56 total_cycles, active_cycles, idle cycles = 3214698, 178624, 3036074 
shader 57 total_cycles, active_cycles, idle cycles = 3214698, 161527, 3053171 
shader 58 total_cycles, active_cycles, idle cycles = 3214698, 178862, 3035836 
shader 59 total_cycles, active_cycles, idle cycles = 3214698, 160055, 3054642 
warps_exctd_sm 0 = 512 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 512 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 512 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 576 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 512 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 512 
warps_exctd_sm 21 = 608 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 832 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 608 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 24704 
warps_exctd_sm 31 = 24800 
warps_exctd_sm 32 = 24864 
warps_exctd_sm 33 = 23264 
warps_exctd_sm 34 = 24736 
warps_exctd_sm 35 = 24224 
warps_exctd_sm 36 = 24448 
warps_exctd_sm 37 = 24480 
warps_exctd_sm 38 = 24480 
warps_exctd_sm 39 = 24768 
warps_exctd_sm 40 = 23968 
warps_exctd_sm 41 = 23360 
warps_exctd_sm 42 = 24896 
warps_exctd_sm 43 = 21792 
warps_exctd_sm 44 = 24256 
warps_exctd_sm 45 = 22496 
warps_exctd_sm 46 = 24768 
warps_exctd_sm 47 = 23552 
warps_exctd_sm 48 = 25056 
warps_exctd_sm 49 = 22528 
warps_exctd_sm 50 = 23936 
warps_exctd_sm 51 = 23360 
warps_exctd_sm 52 = 24864 
warps_exctd_sm 53 = 22848 
warps_exctd_sm 54 = 23008 
warps_exctd_sm 55 = 23072 
warps_exctd_sm 56 = 24032 
warps_exctd_sm 57 = 22400 
warps_exctd_sm 58 = 24256 
warps_exctd_sm 59 = 22400 
gpgpu_n_tot_thrd_icount = 353392064
gpgpu_n_tot_w_icount = 11043502
gpgpu_n_stall_shd_mem = 115799776
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2527546
gpgpu_n_mem_write_global = 48818
gpgpu_n_mem_texture = 884828
gpgpu_n_mem_const = 4270
gpgpu_n_load_insn  = 25226048
gpgpu_n_store_insn = 715616
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 11337568
gpgpu_n_const_mem_insn = 12053184
gpgpu_n_param_mem_insn = 3671232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98014933
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:165785650	W0_Idle:58376500	W0_Scoreboard:150557923	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11043687
Warp Occupancy Distribution:
Stall:148453387	W0_Idle:43839841	W0_Scoreboard:27921	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:560731
Warp Occupancy Distribution:
Stall:17332263	W0_Idle:14536659	W0_Scoreboard:150530002	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10482956
warp_utilization0: 0.028628
warp_utilization1: 0.002907
warp_utilization2: 0.054349
traffic_breakdown_coretomem[CONST_ACC_R] = 34160 {8:4270,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5863240 {8:732905,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4531120 {40:17237,72:7084,136:24497,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 72253256 {40:1787682,72:3132,136:3827,}
traffic_breakdown_coretomem[INST_ACC_R] = 24720 {8:3090,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7078624 {8:884828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 307440 {72:4270,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99675080 {136:732905,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 390544 {8:48818,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 72222064 {40:1786904,72:3131,136:3827,}
traffic_breakdown_memtocore[INST_ACC_R] = 420240 {136:3090,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 120336608 {136:884828,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 934 
averagemflatency_1 = 967 
averagemflatency_2= 898 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 73 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 3214697 
mrq_lat_table:1167526 	41555 	77613 	145185 	344029 	595238 	792164 	626962 	168667 	4241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	24852 	25573 	33392 	132688 	525871 	1447629 	1146414 	125919 	2310 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	240254 	154529 	334376 	237835 	347294 	687157 	950107 	472152 	43418 	1152 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2207774 	1068710 	132671 	6578 	131 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	17379 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	5582 	843 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11        14 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         8        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9        10        11        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         8         9         8        11        10        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.181375  1.159317  1.157899  1.151531  1.156254  1.150239  1.172346  1.171950  1.153411  1.143702  1.153916  1.153623  1.169679  1.160983  1.174530  1.176628 
dram[1]:  1.157035  1.154506  1.157631  1.157541  1.149195  1.155952  1.160208  1.166906  1.143313  1.148343  1.151401  1.153212  1.156163  1.162353  1.171334  1.175355 
dram[2]:  1.150920  1.163374  1.149543  1.158481  1.153418  1.209764  1.159734  1.182982  1.135359  1.140448  1.146558  1.157447  1.156761  1.181389  1.165408  1.188810 
dram[3]:  1.147368  1.154037  1.159379  1.160856  1.145396  1.156071  1.158855  1.179253  1.140102  1.150177  1.151495  1.149076  1.155956  1.151774  1.168887  1.182034 
dram[4]:  1.157921  1.155922  1.164800  1.151488  1.155458  1.160019  1.173674  1.164592  1.137589  1.136654  1.201813  1.151476  1.161431  1.158221  1.180595  1.187495 
dram[5]:  1.153738  1.156626  1.161017  1.157468  1.153009  1.157099  1.159660  1.169859  1.140166  1.148536  1.148579  1.146904  1.160305  1.156258  1.167630  1.186946 
average row locality = 3963180/3416141 = 1.160134
average row locality_1 = 2992650/2621059 = 1.141771
average row locality_2 = 970530/795082 = 1.220667
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27888     25365     25312     24176     27143     25395     27476     26414     26729     24470     24739     23919     25780     23965     26163     25162 
dram[1]:     25023     23786     24822     24044     25370     25518     26164     25981     25246     24854     23672     23455     24005     24153     25381     25264 
dram[2]:     25695     26536     24289     25743     26335     29600     26154     28262     25095     25495     23792     25109     24696     26381     24783     27223 
dram[3]:     23458     24257     24809     24606     25138     26319     25808     27198     24424     24961     24058     23782     24236     23662     25346     25910 
dram[4]:     26151     24946     26497     24368     26471     26480     27574     26039     25346     24553     27544     24108     25096     24359     26742     26211 
dram[5]:     24658     24428     25046     24690     25474     25986     26022     26868     24905     24506     23878     23092     24767     23679     25033     26232 
total reads: 2431743
bank skew: 29600/23092 = 1.28
chip skew: 415188/396738 = 1.05
number of total write accesses:
dram[0]:     17921     15569     14881     13889     16183     14716     16938     16027     17750     15547     17117     16309     17904     16039     17156     16160 
dram[1]:     15141     14046     14424     13649     14599     14849     15629     15535     16294     15965     16026     15858     16063     16219     16366     16246 
dram[2]:     15722     16574     13957     15229     15541     18651     15754     17745     16156     16578     16169     17492     16760     18424     15810     18142 
dram[3]:     13680     14424     14458     14184     14495     15525     15358     16761     15484     16052     16447     16184     16308     15716     16326     16832 
dram[4]:     16237     15057     15925     14018     15591     15776     17035     15686     16391     15705     19924     16508     17165     16437     17672     17131 
dram[5]:     14846     14529     14684     14279     14683     15256     15575     16440     15946     15657     16267     15491     16817     15703     15981     17120 
total reads: 1531485
bank skew: 19924/13649 = 1.46
chip skew: 264704/246909 = 1.07
average mf latency per bank:
dram[0]:       1020       902      1047       958       955       859       830       739       747       636       719       629       782       685       887       783
dram[1]:        823       864       867       922       814       825       693       707       596       607       572       577       625       633       707       726
dram[2]:        941      1208      1012      1254       913      1709       796      1026       697       901       674       879       745       982       842      1096
dram[3]:        858       869       886       892       818       845       705       715       606       631       584       594       626       653       736       777
dram[4]:       1068       948      1094       982      1015       926       886       788       781       682       852       671       833       749       946       865
dram[5]:        853       860       901       901       813       819       709       720       622       611       593       583       649       641       737       759
maximum mf latency per bank:
dram[0]:       7824      7236      5978      6544      8554     10170      6035      6494      7994      8745      6672      6757     10329      7759      8305      7250
dram[1]:       7747      9855      8317      8444     10361      7548      8527      6944      6048      6781      6069      8333     10709      6130      6853      8566
dram[2]:       5980      7649      8913      7903      9756      7464      7310      8390      8053      6101      8262      7130      7885      8490      5547      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6186      7393      7499      6756      6798      8340      8950      7326      7919
dram[4]:       7978      6390      6878      6415      8241      8292      8250      7081      6449      7841      9136      7453      7988      9915      6859      7871
dram[5]:       5662      7987      6513      9993      7620      6840      6949      5564      6148      7621      7694      6602      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1751952 n_act=576787 n_pre=576774 n_req=415324 n_req_1=253330 n_req_2=161994 n_req_3=0 n_rd=820168 n_write=517720 bw_util=0.3903 bw_util_1=0.2388 bw_util_2=0.1515 bw_util_3=0 blp=10.665753 blp_1= 3.980861 blp_2= 2.703110 blp_3= -nan
 n_activity=4235746 dram_eff=0.391 dram_eff_1=0.2392 dram_eff_2=0.1518 dram_eff_3=0
bk0: 55774a 1404821i bk1: 50728a 1623234i bk2: 50624a 1636703i bk3: 48352a 1705647i bk4: 54284a 1332317i bk5: 50786a 1483669i bk6: 54946a 1169932i bk7: 52828a 1240024i bk8: 53458a 1438091i bk9: 48940a 1646336i bk10: 49476a 1446576i bk11: 47836a 1492486i bk12: 51560a 1239668i bk13: 47928a 1429876i bk14: 52326a 1195584i bk15: 50322a 1285521i 
bw_dist = 0.239	0.152	0.000	0.608	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9086
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1846595 n_act=556034 n_pre=556020 n_req=401888 n_req_1=240202 n_req_2=161686 n_req_3=0 n_rd=793468 n_write=491284 bw_util=0.3776 bw_util_1=0.2264 bw_util_2=0.1512 bw_util_3=0 blp=10.103782 blp_1= 3.850243 blp_2= 2.667250 blp_3= -nan
 n_activity=4212513 dram_eff=0.3804 dram_eff_1=0.2281 dram_eff_2=0.1523 dram_eff_3=0
bk0: 50046a 1795964i bk1: 47572a 1866116i bk2: 49644a 1760437i bk3: 48086a 1814115i bk4: 50740a 1613582i bk5: 51036a 1547913i bk6: 52328a 1414089i bk7: 51960a 1375686i bk8: 50492a 1680734i bk9: 49708a 1651174i bk10: 47342a 1642069i bk11: 46910a 1620736i bk12: 48010a 1540832i bk13: 48306a 1462968i bk14: 50760a 1378794i bk15: 50528a 1352973i 
bw_dist = 0.226	0.151	0.000	0.615	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3418
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1717155 n_act=584519 n_pre=584506 n_req=420466 n_req_1=257933 n_req_2=162533 n_req_3=0 n_rd=830354 n_write=526867 bw_util=0.3952 bw_util_1=0.2431 bw_util_2=0.152 bw_util_3=0 blp=10.881877 blp_1= 4.034821 blp_2= 2.718123 blp_3= -nan
 n_activity=4241057 dram_eff=0.3954 dram_eff_1=0.2433 dram_eff_2=0.1521 dram_eff_3=0
bk0: 51390a 1643879i bk1: 53072a 1490947i bk2: 48574a 1732422i bk3: 51486a 1540714i bk4: 52670a 1409034i bk5: 59196a 966541i bk6: 52308a 1272435i bk7: 56520a 954609i bk8: 50190a 1614268i bk9: 50986a 1510959i bk10: 47584a 1545206i bk11: 50218a 1321167i bk12: 49392a 1343143i bk13: 52760a 1082039i bk14: 49562a 1336490i bk15: 54446a 990973i 
bw_dist = 0.243	0.152	0.000	0.604	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5831
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1836591 n_act=558452 n_pre=558440 n_req=403110 n_req_1=241534 n_req_2=161576 n_req_3=0 n_rd=795927 n_write=493991 bw_util=0.3788 bw_util_1=0.2277 bw_util_2=0.1511 bw_util_3=0 blp=10.158788 blp_1= 3.861771 blp_2= 2.668975 blp_3= -nan
 n_activity=4216010 dram_eff=0.3813 dram_eff_1=0.2292 dram_eff_2=0.1521 dram_eff_3=0
bk0: 46914a 1974797i bk1: 48514a 1825473i bk2: 49616a 1776656i bk3: 49212a 1736091i bk4: 50274a 1621260i bk5: 52638a 1450315i bk6: 51616a 1445243i bk7: 54394a 1217073i bk8: 48844a 1748308i bk9: 49922a 1627163i bk10: 48116a 1586743i bk11: 47564a 1569888i bk12: 48472a 1495696i bk13: 47324a 1533876i bk14: 50692a 1356238i bk15: 51815a 1266223i 
bw_dist = 0.228	0.151	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5167
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1735951 n_act=580235 n_pre=580222 n_req=417781 n_req_1=255471 n_req_2=162310 n_req_3=0 n_rd=824958 n_write=522035 bw_util=0.3926 bw_util_1=0.2408 bw_util_2=0.1518 bw_util_3=0 blp=10.762280 blp_1= 4.011770 blp_2= 2.718113 blp_3= -nan
 n_activity=4236962 dram_eff=0.3932 dram_eff_1=0.2412 dram_eff_2=0.1521 dram_eff_3=0
bk0: 52302a 1603888i bk1: 49892a 1693527i bk2: 52994a 1499418i bk3: 48736a 1684514i bk4: 52938a 1410823i bk5: 52960a 1328445i bk6: 55148a 1146519i bk7: 52078a 1261616i bk8: 50692a 1609933i bk9: 49106a 1615460i bk10: 55086a 1118061i bk11: 48216a 1453932i bk12: 50192a 1301550i bk13: 48716a 1349927i bk14: 53484a 1110046i bk15: 52418a 1142178i 
bw_dist = 0.241	0.152	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2512
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1828705 n_act=560093 n_pre=560078 n_req=404435 n_req_1=242604 n_req_2=161831 n_req_3=0 n_rd=798502 n_write=496023 bw_util=0.38 bw_util_1=0.2287 bw_util_2=0.1514 bw_util_3=0 blp=10.203225 blp_1= 3.874848 blp_2= 2.665159 blp_3= -nan
 n_activity=4217935 dram_eff=0.3823 dram_eff_1=0.2301 dram_eff_2=0.1523 dram_eff_3=0
bk0: 49316a 1824507i bk1: 48850a 1804113i bk2: 50092a 1723428i bk3: 49374a 1726419i bk4: 50948a 1594823i bk5: 51970a 1464727i bk6: 52044a 1406204i bk7: 53734a 1251128i bk8: 49810a 1694715i bk9: 49010a 1684860i bk10: 47754a 1608580i bk11: 46184a 1648955i bk12: 49530a 1422075i bk13: 47358a 1521066i bk14: 50064a 1411065i bk15: 52464a 1230789i 
bw_dist = 0.229	0.151	0.000	0.614	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6343

========= L2 cache stats =========
L2_cache_bank[0]: Access = 298430, Miss = 211243, Miss_rate = 0.708, Pending_hits = 4081, Reservation_fails = 159363
L2_cache_bank[1]: Access = 279520, Miss = 198884, Miss_rate = 0.712, Pending_hits = 3233, Reservation_fails = 88224
L2_cache_bank[2]: Access = 285643, Miss = 199693, Miss_rate = 0.699, Pending_hits = 2941, Reservation_fails = 81666
L2_cache_bank[3]: Access = 279616, Miss = 197072, Miss_rate = 0.705, Pending_hits = 2868, Reservation_fails = 92713
L2_cache_bank[4]: Access = 282386, Miss = 200852, Miss_rate = 0.711, Pending_hits = 3285, Reservation_fails = 66033
L2_cache_bank[5]: Access = 317681, Miss = 214363, Miss_rate = 0.675, Pending_hits = 4116, Reservation_fails = 164559
L2_cache_bank[6]: Access = 281058, Miss = 197285, Miss_rate = 0.702, Pending_hits = 2858, Reservation_fails = 77504
L2_cache_bank[7]: Access = 288423, Miss = 200707, Miss_rate = 0.696, Pending_hits = 3064, Reservation_fails = 98629
L2_cache_bank[8]: Access = 298156, Miss = 211441, Miss_rate = 0.709, Pending_hits = 4159, Reservation_fails = 138717
L2_cache_bank[9]: Access = 285302, Miss = 201080, Miss_rate = 0.705, Pending_hits = 3373, Reservation_fails = 80391
L2_cache_bank[10]: Access = 284340, Miss = 199793, Miss_rate = 0.703, Pending_hits = 2974, Reservation_fails = 84831
L2_cache_bank[11]: Access = 287457, Miss = 199491, Miss_rate = 0.694, Pending_hits = 3273, Reservation_fails = 103028
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298430, Miss = 211243 (0.708), PendingHit = 4081 (0.0137)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279520, Miss = 198884 (0.712), PendingHit = 3233 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285643, Miss = 199693 (0.699), PendingHit = 2941 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279616, Miss = 197072 (0.705), PendingHit = 2868 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282386, Miss = 200852 (0.711), PendingHit = 3285 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317681, Miss = 214363 (0.675), PendingHit = 4116 (0.013)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 281058, Miss = 197285 (0.702), PendingHit = 2858 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288423, Miss = 200707 (0.696), PendingHit = 3064 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298156, Miss = 211441 (0.709), PendingHit = 4159 (0.0139)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285302, Miss = 201080 (0.705), PendingHit = 3373 (0.0118)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 284340, Miss = 199793 (0.703), PendingHit = 2974 (0.0105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 287457, Miss = 199491 (0.694), PendingHit = 3273 (0.0114)
L2 Cache Total Miss Rate = 0.701
Stream 1: L2 Cache Miss Rate = 0.830
Stream 2: L2 Cache Miss Rate = 0.563
Stream 1: Accesses  = 1796195
Stream 1: Misses  = 1491235
Stream 2: Accesses  = 1671817
Stream 2: Misses  = 940669
Stream 1+2: Accesses  = 3468012
Stream 1+2: Misses  = 2431904
Total Accesses  = 3468012
MPKI-CORES
CORE_L2MPKI_0	77.099
CORE_L2MPKI_1	81.294
CORE_L2MPKI_2	74.386
CORE_L2MPKI_3	82.607
CORE_L2MPKI_4	75.722
CORE_L2MPKI_5	83.081
CORE_L2MPKI_6	78.915
CORE_L2MPKI_7	82.702
CORE_L2MPKI_8	78.080
CORE_L2MPKI_9	83.360
CORE_L2MPKI_10	80.865
CORE_L2MPKI_11	84.080
CORE_L2MPKI_12	80.767
CORE_L2MPKI_13	86.786
CORE_L2MPKI_14	83.226
CORE_L2MPKI_15	89.066
CORE_L2MPKI_16	81.346
CORE_L2MPKI_17	86.327
CORE_L2MPKI_18	84.534
CORE_L2MPKI_19	86.849
CORE_L2MPKI_20	84.081
CORE_L2MPKI_21	86.723
CORE_L2MPKI_22	83.639
CORE_L2MPKI_23	87.213
CORE_L2MPKI_24	83.459
CORE_L2MPKI_25	85.895
CORE_L2MPKI_26	87.493
CORE_L2MPKI_27	87.566
CORE_L2MPKI_28	83.813
CORE_L2MPKI_29	83.749
CORE_L2MPKI_30	2.843
CORE_L2MPKI_31	2.829
CORE_L2MPKI_32	2.802
CORE_L2MPKI_33	2.807
CORE_L2MPKI_34	2.741
CORE_L2MPKI_35	2.830
CORE_L2MPKI_36	2.779
CORE_L2MPKI_37	2.729
CORE_L2MPKI_38	2.798
CORE_L2MPKI_39	2.741
CORE_L2MPKI_40	2.957
CORE_L2MPKI_41	2.883
CORE_L2MPKI_42	2.755
CORE_L2MPKI_43	3.010
CORE_L2MPKI_44	2.853
CORE_L2MPKI_45	2.858
CORE_L2MPKI_46	2.779
CORE_L2MPKI_47	2.912
CORE_L2MPKI_48	2.716
CORE_L2MPKI_49	2.950
CORE_L2MPKI_50	2.828
CORE_L2MPKI_51	2.830
CORE_L2MPKI_52	2.725
CORE_L2MPKI_53	2.826
CORE_L2MPKI_54	2.983
CORE_L2MPKI_55	2.839
CORE_L2MPKI_56	2.776
CORE_L2MPKI_57	3.004
CORE_L2MPKI_58	2.737
CORE_L2MPKI_59	3.007
Avg_MPKI_Stream1= 83.158
Avg_MPKI_Stream2= 2.838
MISSES-CORES
CORE_MISSES_0	42100
CORE_MISSES_1	45899
CORE_MISSES_2	39071
CORE_MISSES_3	50114
CORE_MISSES_4	39240
CORE_MISSES_5	49894
CORE_MISSES_6	43210
CORE_MISSES_7	50857
CORE_MISSES_8	42848
CORE_MISSES_9	51499
CORE_MISSES_10	47220
CORE_MISSES_11	48933
CORE_MISSES_12	45894
CORE_MISSES_13	54899
CORE_MISSES_14	52085
CORE_MISSES_15	57125
CORE_MISSES_16	46236
CORE_MISSES_17	53266
CORE_MISSES_18	52576
CORE_MISSES_19	53574
CORE_MISSES_20	49413
CORE_MISSES_21	55447
CORE_MISSES_22	48508
CORE_MISSES_23	57438
CORE_MISSES_24	49074
CORE_MISSES_25	52719
CORE_MISSES_26	55875
CORE_MISSES_27	55328
CORE_MISSES_28	52994
CORE_MISSES_29	47899
CORE_MISSES_30	32793
CORE_MISSES_31	32308
CORE_MISSES_32	32806
CORE_MISSES_33	29646
CORE_MISSES_34	31727
CORE_MISSES_35	31764
CORE_MISSES_36	31756
CORE_MISSES_37	30700
CORE_MISSES_38	32068
CORE_MISSES_39	31629
CORE_MISSES_40	33212
CORE_MISSES_41	31056
CORE_MISSES_42	32079
CORE_MISSES_43	30243
CORE_MISSES_44	32593
CORE_MISSES_45	29615
CORE_MISSES_46	32812
CORE_MISSES_47	31537
CORE_MISSES_48	31714
CORE_MISSES_49	30292
CORE_MISSES_50	31729
CORE_MISSES_51	30340
CORE_MISSES_52	31922
CORE_MISSES_53	29411
CORE_MISSES_54	31881
CORE_MISSES_55	29456
CORE_MISSES_56	31396
CORE_MISSES_57	30717
CORE_MISSES_58	30998
CORE_MISSES_59	30469
L2_MISSES = 2431904
L2_total_cache_accesses = 3468012
L2_total_cache_misses = 2431904
L2_total_cache_miss_rate = 0.7012
L2_total_cache_pending_hits = 40225
L2_total_cache_reservation_fails = 1235658
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288910
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2222191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1120743
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3299
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 386
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 585
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5003
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 683400
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 21274
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 180154
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 86982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17557
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2474
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13514
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2717
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 186
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 187
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9416
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11768079
icnt_total_pkts_simt_to_mem=5407199
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5652
gpu_ipc_2 =     103.2379
gpu_tot_sim_cycle_stream_1 = 3214697
gpu_tot_sim_cycle_stream_2 = 3214676
gpu_sim_insn_1 = 17890560
gpu_sim_insn_2 = 331876512
gpu_sim_cycle = 3214698
gpu_sim_insn = 349767072
gpu_ipc =     108.8025
gpu_tot_sim_cycle = 3214698
gpu_tot_sim_insn = 349767072
gpu_tot_ipc =     108.8025
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12853058
gpu_stall_icnt2sh    = 2785539
gpu_total_sim_rate=87814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5766640
	L1I_total_cache_misses = 19948
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1040
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 27086, Miss = 27086, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45300
	L1D_cache_core[31]: Access = 26767, Miss = 26767, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48085
	L1D_cache_core[32]: Access = 27478, Miss = 27478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46641
	L1D_cache_core[33]: Access = 24786, Miss = 24786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69897
	L1D_cache_core[34]: Access = 27184, Miss = 27184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45012
	L1D_cache_core[35]: Access = 26413, Miss = 26413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63606
	L1D_cache_core[36]: Access = 26787, Miss = 26787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49281
	L1D_cache_core[37]: Access = 26395, Miss = 26395, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50910
	L1D_cache_core[38]: Access = 26927, Miss = 26927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49639
	L1D_cache_core[39]: Access = 27054, Miss = 27054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41488
	L1D_cache_core[40]: Access = 26426, Miss = 26426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48261
	L1D_cache_core[41]: Access = 25281, Miss = 25281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65940
	L1D_cache_core[42]: Access = 27348, Miss = 27348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45062
	L1D_cache_core[43]: Access = 23572, Miss = 23572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61382
	L1D_cache_core[44]: Access = 26862, Miss = 26862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56273
	L1D_cache_core[45]: Access = 24326, Miss = 24326, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61536
	L1D_cache_core[46]: Access = 27764, Miss = 27764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43396
	L1D_cache_core[47]: Access = 25493, Miss = 25493, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67363
	L1D_cache_core[48]: Access = 27457, Miss = 27457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38436
	L1D_cache_core[49]: Access = 24131, Miss = 24131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69837
	L1D_cache_core[50]: Access = 26265, Miss = 26265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44203
	L1D_cache_core[51]: Access = 25147, Miss = 25147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64171
	L1D_cache_core[52]: Access = 27563, Miss = 27563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45468
	L1D_cache_core[53]: Access = 24511, Miss = 24511, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70324
	L1D_cache_core[54]: Access = 25210, Miss = 25210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62444
	L1D_cache_core[55]: Access = 24358, Miss = 24358, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51011
	L1D_cache_core[56]: Access = 26545, Miss = 26545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47133
	L1D_cache_core[57]: Access = 24042, Miss = 24042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70751
	L1D_cache_core[58]: Access = 26738, Miss = 26738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53011
	L1D_cache_core[59]: Access = 23863, Miss = 23863, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66684
	L1D_total_cache_accesses = 781723
	L1D_total_cache_misses = 781723
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1667378
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 491388
	L1C_total_cache_misses = 6605
	L1C_total_cache_miss_rate = 0.0134
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 2375010
	L1T_total_cache_misses = 884828
	L1T_total_cache_miss_rate = 0.3726
	L1T_total_cache_pending_hits = 1490182
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 732905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1566595
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 484783
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6605
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1490182
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 884828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100783
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5746692
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19948
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 450, 631, 437, 631, 450, 631, 450, 631, 451, 631, 436, 631, 450, 631, 431, 631, 431, 631, 437, 631, 450, 631, 450, 631, 431, 631, 431, 631, 418, 631, 418, 
shader 0 total_cycles, active_cycles, idle cycles = 3214698, 8558, 3206139 
shader 1 total_cycles, active_cycles, idle cycles = 3214698, 8849, 3205848 
shader 2 total_cycles, active_cycles, idle cycles = 3214698, 8234, 3206464 
shader 3 total_cycles, active_cycles, idle cycles = 3214698, 9506, 3205192 
shader 4 total_cycles, active_cycles, idle cycles = 3214698, 8124, 3206574 
shader 5 total_cycles, active_cycles, idle cycles = 3214698, 9410, 3205287 
shader 6 total_cycles, active_cycles, idle cycles = 3214698, 8582, 3206115 
shader 7 total_cycles, active_cycles, idle cycles = 3214698, 9635, 3205062 
shader 8 total_cycles, active_cycles, idle cycles = 3214698, 8601, 3206096 
shader 9 total_cycles, active_cycles, idle cycles = 3214698, 9680, 3205018 
shader 10 total_cycles, active_cycles, idle cycles = 3214698, 9151, 3205547 
shader 11 total_cycles, active_cycles, idle cycles = 3214698, 9121, 3205577 
shader 12 total_cycles, active_cycles, idle cycles = 3214698, 8905, 3205792 
shader 13 total_cycles, active_cycles, idle cycles = 3214698, 9911, 3204787 
shader 14 total_cycles, active_cycles, idle cycles = 3214698, 9805, 3204892 
shader 15 total_cycles, active_cycles, idle cycles = 3214698, 10049, 3204648 
shader 16 total_cycles, active_cycles, idle cycles = 3214698, 8908, 3205790 
shader 17 total_cycles, active_cycles, idle cycles = 3214698, 9668, 3205029 
shader 18 total_cycles, active_cycles, idle cycles = 3214698, 9745, 3204953 
shader 19 total_cycles, active_cycles, idle cycles = 3214698, 9665, 3205032 
shader 20 total_cycles, active_cycles, idle cycles = 3214698, 9210, 3205487 
shader 21 total_cycles, active_cycles, idle cycles = 3214698, 10018, 3204679 
shader 22 total_cycles, active_cycles, idle cycles = 3214698, 9089, 3205609 
shader 23 total_cycles, active_cycles, idle cycles = 3214698, 10327, 3204371 
shader 24 total_cycles, active_cycles, idle cycles = 3214698, 9214, 3205483 
shader 25 total_cycles, active_cycles, idle cycles = 3214698, 9617, 3205081 
shader 26 total_cycles, active_cycles, idle cycles = 3214698, 10007, 3204691 
shader 27 total_cycles, active_cycles, idle cycles = 3214698, 9899, 3204798 
shader 28 total_cycles, active_cycles, idle cycles = 3214698, 9906, 3204791 
shader 29 total_cycles, active_cycles, idle cycles = 3214698, 8963, 3205734 
shader 30 total_cycles, active_cycles, idle cycles = 3214698, 182146, 3032552 
shader 31 total_cycles, active_cycles, idle cycles = 3214698, 180371, 3034326 
shader 32 total_cycles, active_cycles, idle cycles = 3214698, 184867, 3029830 
shader 33 total_cycles, active_cycles, idle cycles = 3214698, 166819, 3047879 
shader 34 total_cycles, active_cycles, idle cycles = 3214698, 182801, 3031897 
shader 35 total_cycles, active_cycles, idle cycles = 3214698, 177262, 3037436 
shader 36 total_cycles, active_cycles, idle cycles = 3214698, 180429, 3034268 
shader 37 total_cycles, active_cycles, idle cycles = 3214698, 177709, 3036988 
shader 38 total_cycles, active_cycles, idle cycles = 3214698, 180963, 3033735 
shader 39 total_cycles, active_cycles, idle cycles = 3214698, 182241, 3032457 
shader 40 total_cycles, active_cycles, idle cycles = 3214698, 177341, 3037357 
shader 41 total_cycles, active_cycles, idle cycles = 3214698, 170134, 3044564 
shader 42 total_cycles, active_cycles, idle cycles = 3214698, 183862, 3030836 
shader 43 total_cycles, active_cycles, idle cycles = 3214698, 158680, 3056017 
shader 44 total_cycles, active_cycles, idle cycles = 3214698, 180387, 3034310 
shader 45 total_cycles, active_cycles, idle cycles = 3214698, 163681, 3051017 
shader 46 total_cycles, active_cycles, idle cycles = 3214698, 186453, 3028245 
shader 47 total_cycles, active_cycles, idle cycles = 3214698, 171040, 3043658 
shader 48 total_cycles, active_cycles, idle cycles = 3214698, 184437, 3030261 
shader 49 total_cycles, active_cycles, idle cycles = 3214698, 162189, 3052508 
shader 50 total_cycles, active_cycles, idle cycles = 3214698, 177158, 3037539 
shader 51 total_cycles, active_cycles, idle cycles = 3214698, 169351, 3045347 
shader 52 total_cycles, active_cycles, idle cycles = 3214698, 184948, 3029749 
shader 53 total_cycles, active_cycles, idle cycles = 3214698, 164419, 3050278 
shader 54 total_cycles, active_cycles, idle cycles = 3214698, 168788, 3045910 
shader 55 total_cycles, active_cycles, idle cycles = 3214698, 163928, 3050769 
shader 56 total_cycles, active_cycles, idle cycles = 3214698, 178624, 3036074 
shader 57 total_cycles, active_cycles, idle cycles = 3214698, 161527, 3053171 
shader 58 total_cycles, active_cycles, idle cycles = 3214698, 178862, 3035836 
shader 59 total_cycles, active_cycles, idle cycles = 3214698, 160055, 3054642 
warps_exctd_sm 0 = 512 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 512 
warps_exctd_sm 7 = 512 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 512 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 512 
warps_exctd_sm 14 = 512 
warps_exctd_sm 15 = 576 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 512 
warps_exctd_sm 18 = 512 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 512 
warps_exctd_sm 21 = 608 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 832 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 512 
warps_exctd_sm 26 = 608 
warps_exctd_sm 27 = 512 
warps_exctd_sm 28 = 512 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 24704 
warps_exctd_sm 31 = 24800 
warps_exctd_sm 32 = 24864 
warps_exctd_sm 33 = 23264 
warps_exctd_sm 34 = 24736 
warps_exctd_sm 35 = 24224 
warps_exctd_sm 36 = 24448 
warps_exctd_sm 37 = 24480 
warps_exctd_sm 38 = 24480 
warps_exctd_sm 39 = 24768 
warps_exctd_sm 40 = 23968 
warps_exctd_sm 41 = 23360 
warps_exctd_sm 42 = 24896 
warps_exctd_sm 43 = 21792 
warps_exctd_sm 44 = 24256 
warps_exctd_sm 45 = 22496 
warps_exctd_sm 46 = 24768 
warps_exctd_sm 47 = 23552 
warps_exctd_sm 48 = 25056 
warps_exctd_sm 49 = 22528 
warps_exctd_sm 50 = 23936 
warps_exctd_sm 51 = 23360 
warps_exctd_sm 52 = 24864 
warps_exctd_sm 53 = 22848 
warps_exctd_sm 54 = 23008 
warps_exctd_sm 55 = 23072 
warps_exctd_sm 56 = 24032 
warps_exctd_sm 57 = 22400 
warps_exctd_sm 58 = 24256 
warps_exctd_sm 59 = 22400 
gpgpu_n_tot_thrd_icount = 353392064
gpgpu_n_tot_w_icount = 11043502
gpgpu_n_stall_shd_mem = 115799776
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2527546
gpgpu_n_mem_write_global = 48818
gpgpu_n_mem_texture = 884828
gpgpu_n_mem_const = 4270
gpgpu_n_load_insn  = 25226048
gpgpu_n_store_insn = 715616
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 11337568
gpgpu_n_const_mem_insn = 12053184
gpgpu_n_param_mem_insn = 3671232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98014933
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:165785650	W0_Idle:58376500	W0_Scoreboard:150557923	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11043687
Warp Occupancy Distribution:
Stall:148453387	W0_Idle:43839841	W0_Scoreboard:27921	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:560731
Warp Occupancy Distribution:
Stall:17332263	W0_Idle:14536659	W0_Scoreboard:150530002	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10482956
warp_utilization0: 0.028628
warp_utilization1: 0.002907
warp_utilization2: 0.054349
traffic_breakdown_coretomem[CONST_ACC_R] = 34160 {8:4270,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5863240 {8:732905,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4531120 {40:17237,72:7084,136:24497,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 72253256 {40:1787682,72:3132,136:3827,}
traffic_breakdown_coretomem[INST_ACC_R] = 24720 {8:3090,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7078624 {8:884828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 307440 {72:4270,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99675080 {136:732905,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 390544 {8:48818,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 72222064 {40:1786904,72:3131,136:3827,}
traffic_breakdown_memtocore[INST_ACC_R] = 420240 {136:3090,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 120336608 {136:884828,}
maxmrqlatency = 878 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 934 
averagemflatency_1 = 967 
averagemflatency_2= 898 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 73 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 3214697 
mrq_lat_table:1167526 	41555 	77613 	145185 	344029 	595238 	792164 	626962 	168667 	4241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	24852 	25573 	33392 	132688 	525871 	1447629 	1146414 	125919 	2310 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	240254 	154529 	334376 	237835 	347294 	687157 	950107 	472152 	43418 	1152 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2207774 	1068710 	132671 	6578 	131 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	17379 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	5582 	843 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11        14 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         8        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9        10        11        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         8         9         8        11        10        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.181375  1.159317  1.157899  1.151531  1.156254  1.150239  1.172346  1.171950  1.153411  1.143702  1.153916  1.153623  1.169679  1.160983  1.174530  1.176628 
dram[1]:  1.157035  1.154506  1.157631  1.157541  1.149195  1.155952  1.160208  1.166906  1.143313  1.148343  1.151401  1.153212  1.156163  1.162353  1.171334  1.175355 
dram[2]:  1.150920  1.163374  1.149543  1.158481  1.153418  1.209764  1.159734  1.182982  1.135359  1.140448  1.146558  1.157447  1.156761  1.181389  1.165408  1.188810 
dram[3]:  1.147368  1.154037  1.159379  1.160856  1.145396  1.156071  1.158855  1.179253  1.140102  1.150177  1.151495  1.149076  1.155956  1.151774  1.168887  1.182034 
dram[4]:  1.157921  1.155922  1.164800  1.151488  1.155458  1.160019  1.173674  1.164592  1.137589  1.136654  1.201813  1.151476  1.161431  1.158221  1.180595  1.187495 
dram[5]:  1.153738  1.156626  1.161017  1.157468  1.153009  1.157099  1.159660  1.169859  1.140166  1.148536  1.148579  1.146904  1.160305  1.156258  1.167630  1.186946 
average row locality = 3963180/3416141 = 1.160134
average row locality_1 = 2992650/2621059 = 1.141771
average row locality_2 = 970530/795082 = 1.220667
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27888     25365     25312     24176     27143     25395     27476     26414     26729     24470     24739     23919     25780     23965     26163     25162 
dram[1]:     25023     23786     24822     24044     25370     25518     26164     25981     25246     24854     23672     23455     24005     24153     25381     25264 
dram[2]:     25695     26536     24289     25743     26335     29600     26154     28262     25095     25495     23792     25109     24696     26381     24783     27223 
dram[3]:     23458     24257     24809     24606     25138     26319     25808     27198     24424     24961     24058     23782     24236     23662     25346     25910 
dram[4]:     26151     24946     26497     24368     26471     26480     27574     26039     25346     24553     27544     24108     25096     24359     26742     26211 
dram[5]:     24658     24428     25046     24690     25474     25986     26022     26868     24905     24506     23878     23092     24767     23679     25033     26232 
total reads: 2431743
bank skew: 29600/23092 = 1.28
chip skew: 415188/396738 = 1.05
number of total write accesses:
dram[0]:     17921     15569     14881     13889     16183     14716     16938     16027     17750     15547     17117     16309     17904     16039     17156     16160 
dram[1]:     15141     14046     14424     13649     14599     14849     15629     15535     16294     15965     16026     15858     16063     16219     16366     16246 
dram[2]:     15722     16574     13957     15229     15541     18651     15754     17745     16156     16578     16169     17492     16760     18424     15810     18142 
dram[3]:     13680     14424     14458     14184     14495     15525     15358     16761     15484     16052     16447     16184     16308     15716     16326     16832 
dram[4]:     16237     15057     15925     14018     15591     15776     17035     15686     16391     15705     19924     16508     17165     16437     17672     17131 
dram[5]:     14846     14529     14684     14279     14683     15256     15575     16440     15946     15657     16267     15491     16817     15703     15981     17120 
total reads: 1531485
bank skew: 19924/13649 = 1.46
chip skew: 264704/246909 = 1.07
average mf latency per bank:
dram[0]:       1020       902      1047       958       955       859       830       739       747       636       719       629       782       685       887       783
dram[1]:        823       864       867       922       814       825       693       707       596       607       572       577       625       633       707       726
dram[2]:        941      1208      1012      1254       913      1709       796      1026       697       901       674       879       745       982       842      1096
dram[3]:        858       869       886       892       818       845       705       715       606       631       584       594       626       653       736       777
dram[4]:       1068       948      1094       982      1015       926       886       788       781       682       852       671       833       749       946       865
dram[5]:        853       860       901       901       813       819       709       720       622       611       593       583       649       641       737       759
maximum mf latency per bank:
dram[0]:       7824      7236      5978      6544      8554     10170      6035      6494      7994      8745      6672      6757     10329      7759      8305      7250
dram[1]:       7747      9855      8317      8444     10361      7548      8527      6944      6048      6781      6069      8333     10709      6130      6853      8566
dram[2]:       5980      7649      8913      7903      9756      7464      7310      8390      8053      6101      8262      7130      7885      8490      5547      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6186      7393      7499      6756      6798      8340      8950      7326      7919
dram[4]:       7978      6390      6878      6415      8241      8292      8250      7081      6449      7841      9136      7453      7988      9915      6859      7871
dram[5]:       5662      7987      6513      9993      7620      6840      6949      5564      6148      7621      7694      6602      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1751952 n_act=576787 n_pre=576774 n_req=415324 n_req_1=253330 n_req_2=161994 n_req_3=0 n_rd=820168 n_write=517720 bw_util=0.3903 bw_util_1=0.2388 bw_util_2=0.1515 bw_util_3=0 blp=10.665753 blp_1= 3.980861 blp_2= 2.703110 blp_3= -nan
 n_activity=4235746 dram_eff=0.391 dram_eff_1=0.2392 dram_eff_2=0.1518 dram_eff_3=0
bk0: 55774a 1404821i bk1: 50728a 1623234i bk2: 50624a 1636703i bk3: 48352a 1705647i bk4: 54284a 1332317i bk5: 50786a 1483669i bk6: 54946a 1169932i bk7: 52828a 1240024i bk8: 53458a 1438091i bk9: 48940a 1646336i bk10: 49476a 1446576i bk11: 47836a 1492486i bk12: 51560a 1239668i bk13: 47928a 1429876i bk14: 52326a 1195584i bk15: 50322a 1285521i 
bw_dist = 0.239	0.152	0.000	0.608	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9086
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1846595 n_act=556034 n_pre=556020 n_req=401888 n_req_1=240202 n_req_2=161686 n_req_3=0 n_rd=793468 n_write=491284 bw_util=0.3776 bw_util_1=0.2264 bw_util_2=0.1512 bw_util_3=0 blp=10.103782 blp_1= 3.850243 blp_2= 2.667250 blp_3= -nan
 n_activity=4212513 dram_eff=0.3804 dram_eff_1=0.2281 dram_eff_2=0.1523 dram_eff_3=0
bk0: 50046a 1795964i bk1: 47572a 1866116i bk2: 49644a 1760437i bk3: 48086a 1814115i bk4: 50740a 1613582i bk5: 51036a 1547913i bk6: 52328a 1414089i bk7: 51960a 1375686i bk8: 50492a 1680734i bk9: 49708a 1651174i bk10: 47342a 1642069i bk11: 46910a 1620736i bk12: 48010a 1540832i bk13: 48306a 1462968i bk14: 50760a 1378794i bk15: 50528a 1352973i 
bw_dist = 0.226	0.151	0.000	0.615	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3418
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1717155 n_act=584519 n_pre=584506 n_req=420466 n_req_1=257933 n_req_2=162533 n_req_3=0 n_rd=830354 n_write=526867 bw_util=0.3952 bw_util_1=0.2431 bw_util_2=0.152 bw_util_3=0 blp=10.881877 blp_1= 4.034821 blp_2= 2.718123 blp_3= -nan
 n_activity=4241057 dram_eff=0.3954 dram_eff_1=0.2433 dram_eff_2=0.1521 dram_eff_3=0
bk0: 51390a 1643879i bk1: 53072a 1490947i bk2: 48574a 1732422i bk3: 51486a 1540714i bk4: 52670a 1409034i bk5: 59196a 966541i bk6: 52308a 1272435i bk7: 56520a 954609i bk8: 50190a 1614268i bk9: 50986a 1510959i bk10: 47584a 1545206i bk11: 50218a 1321167i bk12: 49392a 1343143i bk13: 52760a 1082039i bk14: 49562a 1336490i bk15: 54446a 990973i 
bw_dist = 0.243	0.152	0.000	0.604	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5831
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1836591 n_act=558452 n_pre=558440 n_req=403110 n_req_1=241534 n_req_2=161576 n_req_3=0 n_rd=795927 n_write=493991 bw_util=0.3788 bw_util_1=0.2277 bw_util_2=0.1511 bw_util_3=0 blp=10.158788 blp_1= 3.861771 blp_2= 2.668975 blp_3= -nan
 n_activity=4216010 dram_eff=0.3813 dram_eff_1=0.2292 dram_eff_2=0.1521 dram_eff_3=0
bk0: 46914a 1974797i bk1: 48514a 1825473i bk2: 49616a 1776656i bk3: 49212a 1736091i bk4: 50274a 1621260i bk5: 52638a 1450315i bk6: 51616a 1445243i bk7: 54394a 1217073i bk8: 48844a 1748308i bk9: 49922a 1627163i bk10: 48116a 1586743i bk11: 47564a 1569888i bk12: 48472a 1495696i bk13: 47324a 1533876i bk14: 50692a 1356238i bk15: 51815a 1266223i 
bw_dist = 0.228	0.151	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5167
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1735951 n_act=580235 n_pre=580222 n_req=417781 n_req_1=255471 n_req_2=162310 n_req_3=0 n_rd=824958 n_write=522035 bw_util=0.3926 bw_util_1=0.2408 bw_util_2=0.1518 bw_util_3=0 blp=10.762280 blp_1= 4.011770 blp_2= 2.718113 blp_3= -nan
 n_activity=4236962 dram_eff=0.3932 dram_eff_1=0.2412 dram_eff_2=0.1521 dram_eff_3=0
bk0: 52302a 1603888i bk1: 49892a 1693527i bk2: 52994a 1499418i bk3: 48736a 1684514i bk4: 52938a 1410823i bk5: 52960a 1328445i bk6: 55148a 1146519i bk7: 52078a 1261616i bk8: 50692a 1609933i bk9: 49106a 1615460i bk10: 55086a 1118061i bk11: 48216a 1453932i bk12: 50192a 1301550i bk13: 48716a 1349927i bk14: 53484a 1110046i bk15: 52418a 1142178i 
bw_dist = 0.241	0.152	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2512
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4243401 n_nop=1828705 n_act=560093 n_pre=560078 n_req=404435 n_req_1=242604 n_req_2=161831 n_req_3=0 n_rd=798502 n_write=496023 bw_util=0.38 bw_util_1=0.2287 bw_util_2=0.1514 bw_util_3=0 blp=10.203225 blp_1= 3.874848 blp_2= 2.665159 blp_3= -nan
 n_activity=4217935 dram_eff=0.3823 dram_eff_1=0.2301 dram_eff_2=0.1523 dram_eff_3=0
bk0: 49316a 1824507i bk1: 48850a 1804113i bk2: 50092a 1723428i bk3: 49374a 1726419i bk4: 50948a 1594823i bk5: 51970a 1464727i bk6: 52044a 1406204i bk7: 53734a 1251128i bk8: 49810a 1694715i bk9: 49010a 1684860i bk10: 47754a 1608580i bk11: 46184a 1648955i bk12: 49530a 1422075i bk13: 47358a 1521066i bk14: 50064a 1411065i bk15: 52464a 1230789i 
bw_dist = 0.229	0.151	0.000	0.614	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6343

========= L2 cache stats =========
L2_cache_bank[0]: Access = 298430, Miss = 211243, Miss_rate = 0.708, Pending_hits = 4081, Reservation_fails = 159363
L2_cache_bank[1]: Access = 279520, Miss = 198884, Miss_rate = 0.712, Pending_hits = 3233, Reservation_fails = 88224
L2_cache_bank[2]: Access = 285643, Miss = 199693, Miss_rate = 0.699, Pending_hits = 2941, Reservation_fails = 81666
L2_cache_bank[3]: Access = 279616, Miss = 197072, Miss_rate = 0.705, Pending_hits = 2868, Reservation_fails = 92713
L2_cache_bank[4]: Access = 282386, Miss = 200852, Miss_rate = 0.711, Pending_hits = 3285, Reservation_fails = 66033
L2_cache_bank[5]: Access = 317681, Miss = 214363, Miss_rate = 0.675, Pending_hits = 4116, Reservation_fails = 164559
L2_cache_bank[6]: Access = 281058, Miss = 197285, Miss_rate = 0.702, Pending_hits = 2858, Reservation_fails = 77504
L2_cache_bank[7]: Access = 288423, Miss = 200707, Miss_rate = 0.696, Pending_hits = 3064, Reservation_fails = 98629
L2_cache_bank[8]: Access = 298156, Miss = 211441, Miss_rate = 0.709, Pending_hits = 4159, Reservation_fails = 138717
L2_cache_bank[9]: Access = 285302, Miss = 201080, Miss_rate = 0.705, Pending_hits = 3373, Reservation_fails = 80391
L2_cache_bank[10]: Access = 284340, Miss = 199793, Miss_rate = 0.703, Pending_hits = 2974, Reservation_fails = 84831
L2_cache_bank[11]: Access = 287457, Miss = 199491, Miss_rate = 0.694, Pending_hits = 3273, Reservation_fails = 103028
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298430, Miss = 211243 (0.708), PendingHit = 4081 (0.0137)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279520, Miss = 198884 (0.712), PendingHit = 3233 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285643, Miss = 199693 (0.699), PendingHit = 2941 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279616, Miss = 197072 (0.705), PendingHit = 2868 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282386, Miss = 200852 (0.711), PendingHit = 3285 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317681, Miss = 214363 (0.675), PendingHit = 4116 (0.013)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 281058, Miss = 197285 (0.702), PendingHit = 2858 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288423, Miss = 200707 (0.696), PendingHit = 3064 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298156, Miss = 211441 (0.709), PendingHit = 4159 (0.0139)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285302, Miss = 201080 (0.705), PendingHit = 3373 (0.0118)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 284340, Miss = 199793 (0.703), PendingHit = 2974 (0.0105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 287457, Miss = 199491 (0.694), PendingHit = 3273 (0.0114)
L2 Cache Total Miss Rate = 0.701
Stream 1: L2 Cache Miss Rate = 0.830
Stream 2: L2 Cache Miss Rate = 0.563
Stream 1: Accesses  = 1796195
Stream 1: Misses  = 1491235
Stream 2: Accesses  = 1671817
Stream 2: Misses  = 940669
Stream 1+2: Accesses  = 3468012
Stream 1+2: Misses  = 2431904
Total Accesses  = 3468012
MPKI-CORES
CORE_L2MPKI_0	77.099
CORE_L2MPKI_1	81.294
CORE_L2MPKI_2	74.386
CORE_L2MPKI_3	82.607
CORE_L2MPKI_4	75.722
CORE_L2MPKI_5	83.081
CORE_L2MPKI_6	78.915
CORE_L2MPKI_7	82.702
CORE_L2MPKI_8	78.080
CORE_L2MPKI_9	83.360
CORE_L2MPKI_10	80.865
CORE_L2MPKI_11	84.080
CORE_L2MPKI_12	80.767
CORE_L2MPKI_13	86.786
CORE_L2MPKI_14	83.226
CORE_L2MPKI_15	89.066
CORE_L2MPKI_16	81.346
CORE_L2MPKI_17	86.327
CORE_L2MPKI_18	84.534
CORE_L2MPKI_19	86.849
CORE_L2MPKI_20	84.081
CORE_L2MPKI_21	86.723
CORE_L2MPKI_22	83.639
CORE_L2MPKI_23	87.213
CORE_L2MPKI_24	83.459
CORE_L2MPKI_25	85.895
CORE_L2MPKI_26	87.493
CORE_L2MPKI_27	87.566
CORE_L2MPKI_28	83.813
CORE_L2MPKI_29	83.749
CORE_L2MPKI_30	2.843
CORE_L2MPKI_31	2.829
CORE_L2MPKI_32	2.802
CORE_L2MPKI_33	2.807
CORE_L2MPKI_34	2.741
CORE_L2MPKI_35	2.830
CORE_L2MPKI_36	2.779
CORE_L2MPKI_37	2.729
CORE_L2MPKI_38	2.798
CORE_L2MPKI_39	2.741
CORE_L2MPKI_40	2.957
CORE_L2MPKI_41	2.883
CORE_L2MPKI_42	2.755
CORE_L2MPKI_43	3.010
CORE_L2MPKI_44	2.853
CORE_L2MPKI_45	2.858
CORE_L2MPKI_46	2.779
CORE_L2MPKI_47	2.912
CORE_L2MPKI_48	2.716
CORE_L2MPKI_49	2.950
CORE_L2MPKI_50	2.828
CORE_L2MPKI_51	2.830
CORE_L2MPKI_52	2.725
CORE_L2MPKI_53	2.826
CORE_L2MPKI_54	2.983
CORE_L2MPKI_55	2.839
CORE_L2MPKI_56	2.776
CORE_L2MPKI_57	3.004
CORE_L2MPKI_58	2.737
CORE_L2MPKI_59	3.007
Avg_MPKI_Stream1= 83.158
Avg_MPKI_Stream2= 2.838
MISSES-CORES
CORE_MISSES_0	42100
CORE_MISSES_1	45899
CORE_MISSES_2	39071
CORE_MISSES_3	50114
CORE_MISSES_4	39240
CORE_MISSES_5	49894
CORE_MISSES_6	43210
CORE_MISSES_7	50857
CORE_MISSES_8	42848
CORE_MISSES_9	51499
CORE_MISSES_10	47220
CORE_MISSES_11	48933
CORE_MISSES_12	45894
CORE_MISSES_13	54899
CORE_MISSES_14	52085
CORE_MISSES_15	57125
CORE_MISSES_16	46236
CORE_MISSES_17	53266
CORE_MISSES_18	52576
CORE_MISSES_19	53574
CORE_MISSES_20	49413
CORE_MISSES_21	55447
CORE_MISSES_22	48508
CORE_MISSES_23	57438
CORE_MISSES_24	49074
CORE_MISSES_25	52719
CORE_MISSES_26	55875
CORE_MISSES_27	55328
CORE_MISSES_28	52994
CORE_MISSES_29	47899
CORE_MISSES_30	32793
CORE_MISSES_31	32308
CORE_MISSES_32	32806
CORE_MISSES_33	29646
CORE_MISSES_34	31727
CORE_MISSES_35	31764
CORE_MISSES_36	31756
CORE_MISSES_37	30700
CORE_MISSES_38	32068
CORE_MISSES_39	31629
CORE_MISSES_40	33212
CORE_MISSES_41	31056
CORE_MISSES_42	32079
CORE_MISSES_43	30243
CORE_MISSES_44	32593
CORE_MISSES_45	29615
CORE_MISSES_46	32812
CORE_MISSES_47	31537
CORE_MISSES_48	31714
CORE_MISSES_49	30292
CORE_MISSES_50	31729
CORE_MISSES_51	30340
CORE_MISSES_52	31922
CORE_MISSES_53	29411
CORE_MISSES_54	31881
CORE_MISSES_55	29456
CORE_MISSES_56	31396
CORE_MISSES_57	30717
CORE_MISSES_58	30998
CORE_MISSES_59	30469
L2_MISSES = 2431904
L2_total_cache_accesses = 3468012
L2_total_cache_misses = 2431904
L2_total_cache_miss_rate = 0.7012
L2_total_cache_pending_hits = 40225
L2_total_cache_reservation_fails = 1235658
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288910
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2222191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1120743
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3299
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 386
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 585
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5003
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 683400
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 21274
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 180154
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 86982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17557
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2474
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13514
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2717
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 186
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 187
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9416
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11768079
icnt_total_pkts_simt_to_mem=5407199
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6015
gpu_ipc_2 =     102.7754
gpu_tot_sim_cycle_stream_1 = 3522725
gpu_tot_sim_cycle_stream_2 = 3522702
gpu_sim_insn_1 = 19732448
gpu_sim_insn_2 = 362047104
gpu_sim_cycle = 3522726
gpu_sim_insn = 381779552
gpu_ipc =     108.3762
gpu_tot_sim_cycle = 3522726
gpu_tot_sim_insn = 381779552
gpu_tot_ipc =     108.3762
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14262247
gpu_stall_icnt2sh    = 2995856
gpu_total_sim_rate=87906

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6294275
	L1I_total_cache_misses = 21592
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1183
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1355
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366
	L1D_cache_core[28]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1138
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 28895, Miss = 28895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52951
	L1D_cache_core[31]: Access = 29628, Miss = 29628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49705
	L1D_cache_core[32]: Access = 29710, Miss = 29710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55886
	L1D_cache_core[33]: Access = 27285, Miss = 27285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74204
	L1D_cache_core[34]: Access = 28530, Miss = 28530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61752
	L1D_cache_core[35]: Access = 28929, Miss = 28929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69977
	L1D_cache_core[36]: Access = 28600, Miss = 28600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57362
	L1D_cache_core[37]: Access = 28886, Miss = 28886, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55288
	L1D_cache_core[38]: Access = 28409, Miss = 28409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60310
	L1D_cache_core[39]: Access = 29790, Miss = 29790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41645
	L1D_cache_core[40]: Access = 28945, Miss = 28945, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53194
	L1D_cache_core[41]: Access = 27761, Miss = 27761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73253
	L1D_cache_core[42]: Access = 29649, Miss = 29649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48406
	L1D_cache_core[43]: Access = 26377, Miss = 26377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63307
	L1D_cache_core[44]: Access = 29293, Miss = 29293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60810
	L1D_cache_core[45]: Access = 26802, Miss = 26802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64426
	L1D_cache_core[46]: Access = 29968, Miss = 29968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51854
	L1D_cache_core[47]: Access = 28273, Miss = 28273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68315
	L1D_cache_core[48]: Access = 29834, Miss = 29834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46408
	L1D_cache_core[49]: Access = 26622, Miss = 26622, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73654
	L1D_cache_core[50]: Access = 28660, Miss = 28660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53488
	L1D_cache_core[51]: Access = 27946, Miss = 27946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65700
	L1D_cache_core[52]: Access = 29925, Miss = 29925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51384
	L1D_cache_core[53]: Access = 26884, Miss = 26884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76493
	L1D_cache_core[54]: Access = 27084, Miss = 27084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69827
	L1D_cache_core[55]: Access = 27292, Miss = 27292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51011
	L1D_cache_core[56]: Access = 28775, Miss = 28775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52738
	L1D_cache_core[57]: Access = 26446, Miss = 26446, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74910
	L1D_cache_core[58]: Access = 29059, Miss = 29059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58646
	L1D_cache_core[59]: Access = 26411, Miss = 26411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71590
	L1D_total_cache_accesses = 853172
	L1D_total_cache_misses = 853172
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1837900
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 536513
	L1C_total_cache_misses = 6680
	L1C_total_cache_miss_rate = 0.0125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 2590920
	L1T_total_cache_misses = 965478
	L1T_total_cache_miss_rate = 0.3726
	L1T_total_cache_pending_hits = 1625442
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 799916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1721844
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 529833
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1625442
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 965478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 116056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6272683
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21592
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 550, 631, 550, 631, 550, 631, 551, 631, 551, 631, 546, 631, 550, 631, 532, 631, 531, 631, 546, 631, 550, 631, 551, 631, 531, 631, 531, 631, 531, 631, 531, 
shader 0 total_cycles, active_cycles, idle cycles = 3522726, 9389, 3513337 
shader 1 total_cycles, active_cycles, idle cycles = 3522726, 9691, 3513035 
shader 2 total_cycles, active_cycles, idle cycles = 3522726, 9065, 3513661 
shader 3 total_cycles, active_cycles, idle cycles = 3522726, 10615, 3512110 
shader 4 total_cycles, active_cycles, idle cycles = 3522726, 8921, 3513804 
shader 5 total_cycles, active_cycles, idle cycles = 3522726, 10489, 3512236 
shader 6 total_cycles, active_cycles, idle cycles = 3522726, 9403, 3513323 
shader 7 total_cycles, active_cycles, idle cycles = 3522726, 10762, 3511963 
shader 8 total_cycles, active_cycles, idle cycles = 3522726, 9485, 3513241 
shader 9 total_cycles, active_cycles, idle cycles = 3522726, 10686, 3512039 
shader 10 total_cycles, active_cycles, idle cycles = 3522726, 10028, 3512697 
shader 11 total_cycles, active_cycles, idle cycles = 3522726, 10008, 3512717 
shader 12 total_cycles, active_cycles, idle cycles = 3522726, 9747, 3512979 
shader 13 total_cycles, active_cycles, idle cycles = 3522726, 10968, 3511757 
shader 14 total_cycles, active_cycles, idle cycles = 3522726, 10792, 3511933 
shader 15 total_cycles, active_cycles, idle cycles = 3522726, 11149, 3511576 
shader 16 total_cycles, active_cycles, idle cycles = 3522726, 9799, 3512927 
shader 17 total_cycles, active_cycles, idle cycles = 3522726, 10645, 3512081 
shader 18 total_cycles, active_cycles, idle cycles = 3522726, 10883, 3511842 
shader 19 total_cycles, active_cycles, idle cycles = 3522726, 10659, 3512066 
shader 20 total_cycles, active_cycles, idle cycles = 3522726, 10131, 3512595 
shader 21 total_cycles, active_cycles, idle cycles = 3522726, 11027, 3511699 
shader 22 total_cycles, active_cycles, idle cycles = 3522726, 9979, 3512747 
shader 23 total_cycles, active_cycles, idle cycles = 3522726, 11231, 3511495 
shader 24 total_cycles, active_cycles, idle cycles = 3522726, 10175, 3512551 
shader 25 total_cycles, active_cycles, idle cycles = 3522726, 10758, 3511967 
shader 26 total_cycles, active_cycles, idle cycles = 3522726, 10983, 3511742 
shader 27 total_cycles, active_cycles, idle cycles = 3522726, 11080, 3511646 
shader 28 total_cycles, active_cycles, idle cycles = 3522726, 10935, 3511791 
shader 29 total_cycles, active_cycles, idle cycles = 3522726, 9861, 3512864 
shader 30 total_cycles, active_cycles, idle cycles = 3522726, 194418, 3328308 
shader 31 total_cycles, active_cycles, idle cycles = 3522726, 199601, 3323124 
shader 32 total_cycles, active_cycles, idle cycles = 3522726, 199801, 3322925 
shader 33 total_cycles, active_cycles, idle cycles = 3522726, 183739, 3338987 
shader 34 total_cycles, active_cycles, idle cycles = 3522726, 191721, 3331005 
shader 35 total_cycles, active_cycles, idle cycles = 3522726, 193972, 3328754 
shader 36 total_cycles, active_cycles, idle cycles = 3522726, 192701, 3330024 
shader 37 total_cycles, active_cycles, idle cycles = 3522726, 194467, 3328258 
shader 38 total_cycles, active_cycles, idle cycles = 3522726, 190957, 3331768 
shader 39 total_cycles, active_cycles, idle cycles = 3522726, 200680, 3322045 
shader 40 total_cycles, active_cycles, idle cycles = 3522726, 194362, 3328363 
shader 41 total_cycles, active_cycles, idle cycles = 3522726, 186723, 3336003 
shader 42 total_cycles, active_cycles, idle cycles = 3522726, 199362, 3323363 
shader 43 total_cycles, active_cycles, idle cycles = 3522726, 177607, 3345119 
shader 44 total_cycles, active_cycles, idle cycles = 3522726, 196679, 3326046 
shader 45 total_cycles, active_cycles, idle cycles = 3522726, 180439, 3342287 
shader 46 total_cycles, active_cycles, idle cycles = 3522726, 201312, 3321414 
shader 47 total_cycles, active_cycles, idle cycles = 3522726, 189783, 3332942 
shader 48 total_cycles, active_cycles, idle cycles = 3522726, 200411, 3322314 
shader 49 total_cycles, active_cycles, idle cycles = 3522726, 179028, 3343697 
shader 50 total_cycles, active_cycles, idle cycles = 3522726, 193139, 3329586 
shader 51 total_cycles, active_cycles, idle cycles = 3522726, 188135, 3334590 
shader 52 total_cycles, active_cycles, idle cycles = 3522726, 200936, 3321789 
shader 53 total_cycles, active_cycles, idle cycles = 3522726, 180089, 3342636 
shader 54 total_cycles, active_cycles, idle cycles = 3522726, 181377, 3341349 
shader 55 total_cycles, active_cycles, idle cycles = 3522726, 183672, 3339054 
shader 56 total_cycles, active_cycles, idle cycles = 3522726, 193625, 3329101 
shader 57 total_cycles, active_cycles, idle cycles = 3522726, 177488, 3345238 
shader 58 total_cycles, active_cycles, idle cycles = 3522726, 194566, 3328160 
shader 59 total_cycles, active_cycles, idle cycles = 3522726, 177178, 3345547 
warps_exctd_sm 0 = 512 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 896 
warps_exctd_sm 6 = 512 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 928 
warps_exctd_sm 10 = 608 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 928 
warps_exctd_sm 14 = 832 
warps_exctd_sm 15 = 960 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 896 
warps_exctd_sm 18 = 1024 
warps_exctd_sm 19 = 896 
warps_exctd_sm 20 = 832 
warps_exctd_sm 21 = 928 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 832 
warps_exctd_sm 24 = 928 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 864 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 960 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 26496 
warps_exctd_sm 31 = 27296 
warps_exctd_sm 32 = 26912 
warps_exctd_sm 33 = 25568 
warps_exctd_sm 34 = 26016 
warps_exctd_sm 35 = 26432 
warps_exctd_sm 36 = 26240 
warps_exctd_sm 37 = 26784 
warps_exctd_sm 38 = 25920 
warps_exctd_sm 39 = 27168 
warps_exctd_sm 40 = 26304 
warps_exctd_sm 41 = 25632 
warps_exctd_sm 42 = 26944 
warps_exctd_sm 43 = 24320 
warps_exctd_sm 44 = 26528 
warps_exctd_sm 45 = 24800 
warps_exctd_sm 46 = 26784 
warps_exctd_sm 47 = 25984 
warps_exctd_sm 48 = 27296 
warps_exctd_sm 49 = 24832 
warps_exctd_sm 50 = 26144 
warps_exctd_sm 51 = 25856 
warps_exctd_sm 52 = 27104 
warps_exctd_sm 53 = 24992 
warps_exctd_sm 54 = 24768 
warps_exctd_sm 55 = 25632 
warps_exctd_sm 56 = 26080 
warps_exctd_sm 57 = 24640 
warps_exctd_sm 58 = 26432 
warps_exctd_sm 59 = 24768 
gpgpu_n_tot_thrd_icount = 385742848
gpgpu_n_tot_w_icount = 12054464
gpgpu_n_stall_shd_mem = 126872037
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2771371
gpgpu_n_mem_write_global = 53256
gpgpu_n_mem_texture = 965478
gpgpu_n_mem_const = 4331
gpgpu_n_load_insn  = 27538816
gpgpu_n_store_insn = 780672
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12368256
gpgpu_n_const_mem_insn = 13148928
gpgpu_n_param_mem_insn = 4019488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 107417533
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:180014594	W0_Idle:65537169	W0_Scoreboard:165120702	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12054655
Warp Occupancy Distribution:
Stall:161070100	W0_Idle:49608420	W0_Scoreboard:66337	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:618703
Warp Occupancy Distribution:
Stall:18944494	W0_Idle:15928749	W0_Scoreboard:165054365	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11435952
warp_utilization0: 0.028516
warp_utilization1: 0.002927
warp_utilization2: 0.054106
traffic_breakdown_coretomem[CONST_ACC_R] = 34648 {8:4331,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6399304 {8:799913,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4943040 {40:18804,72:7728,136:26724,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 79350480 {40:1964150,72:3272,136:4036,}
traffic_breakdown_coretomem[INST_ACC_R] = 26880 {8:3360,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7723824 {8:965478,}
traffic_breakdown_memtocore[CONST_ACC_R] = 311832 {72:4331,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108787080 {136:799905,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 426048 {8:53256,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 79322040 {40:1963439,72:3272,136:4036,}
traffic_breakdown_memtocore[INST_ACC_R] = 456960 {136:3360,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 131305008 {136:965478,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 937 
averagemflatency_1 = 968 
averagemflatency_2= 903 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 73 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 3522725 
mrq_lat_table:1279236 	45569 	84937 	159248 	377044 	653586 	870065 	689322 	185210 	4715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	26745 	27431 	36007 	143339 	568388 	1585701 	1266172 	137415 	2478 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	258161 	166888 	361335 	261571 	381452 	756651 	1045920 	517409 	46841 	1260 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2428256 	1163643 	141529 	6883 	149 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	21817 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	6080 	961 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11        14 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         8        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9        10        11        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9         8        11        10        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.179521  1.159212  1.156617  1.150421  1.157046  1.150259  1.171364  1.171188  1.152251  1.142861  1.152929  1.153209  1.169535  1.162139  1.174903  1.177972 
dram[1]:  1.156673  1.154725  1.156711  1.156273  1.148682  1.156085  1.159947  1.166350  1.142965  1.148580  1.150414  1.152744  1.156782  1.165670  1.172356  1.175309 
dram[2]:  1.150582  1.163305  1.147898  1.158252  1.153300  1.204913  1.159047  1.181609  1.134905  1.141750  1.145645  1.156149  1.160373  1.181503  1.166003  1.189119 
dram[3]:  1.147243  1.153852  1.156005  1.160554  1.146914  1.156962  1.159342  1.178511  1.139649  1.151401  1.151560  1.148281  1.156855  1.154052  1.170748  1.182615 
dram[4]:  1.160297  1.155439  1.162450  1.150192  1.154708  1.160328  1.174057  1.164658  1.137608  1.136685  1.198126  1.150864  1.162734  1.160348  1.179522  1.188318 
dram[5]:  1.153893  1.157196  1.158983  1.157151  1.152754  1.158211  1.159896  1.171090  1.142221  1.147791  1.147760  1.147418  1.160622  1.156886  1.168267  1.188530 
average row locality = 4348932/3748934 = 1.160045
average row locality_1 = 3289300/2880700 = 1.141841
average row locality_2 = 1059632/868234 = 1.220445
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     30436     27710     27741     26569     29758     27829     29918     28752     29093     26770     27028     26217     28305     26512     28718     27687 
dram[1]:     27411     26169     27293     26420     27795     27872     28537     28313     27588     27128     25911     25670     26503     26751     27876     27731 
dram[2]:     28175     29052     26752     28297     28852     32147     28484     30753     27419     27844     26084     27489     27357     28984     27346     29830 
dram[3]:     25812     26658     27188     26998     27596     28831     28198     29627     26740     27323     26431     25974     26729     26148     27913     28398 
dram[4]:     28720     27346     28924     26780     29008     29080     30058     28401     27630     26853     29993     26505     27728     26901     29269     28795 
dram[5]:     27198     26902     27496     27174     28011     28491     28364     29279     27404     26773     26130     25445     27253     26114     27483     28849 
total reads: 2665797
bank skew: 32147/25445 = 1.26
chip skew: 454865/434968 = 1.05
number of total write accesses:
dram[0]:     19514     16944     16318     15281     17829     16173     18628     17613     19426     17181     18711     17899     19543     17686     18816     17781 
dram[1]:     16591     15475     15909     15061     16041     16234     17238     17083     17966     17569     17585     17385     17694     17895     17976     17804 
dram[2]:     17214     18121     15409     16781     17092     20235     17306     19476     17799     18254     17777     19172     18552     20113     17461     19833 
dram[3]:     15110     15858     15820     15592     15981     17068     16993     18415     17113     17730     18127     17674     17936     17296     17985     18430 
dram[4]:     17853     16513     17347     15402     17178     17419     18744     17306     18004     17323     21670     18198     18886     18060     19299     18790 
dram[5]:     16433     16048     16121     15756     16249     16780     17149     18108     17764     17262     17813     17147     18416     17241     17544     18836 
total reads: 1683231
bank skew: 21670/15061 = 1.44
chip skew: 290595/271506 = 1.07
average mf latency per bank:
dram[0]:       1012       905      1032       946       931       843       816       728       738       632       711       630       783       695       888       793
dram[1]:        828       864       861       911       800       814       685       700       593       604       573       579       638       645       720       737
dram[2]:        960      1210      1013      1236       909      1661       796      1011       703       895       689       875       773       991       867      1098
dram[3]:        863       869       879       884       807       832       696       707       604       625       590       594       640       660       751       786
dram[4]:       1084       957      1095       981      1009       915       883       781       785       684       856       675       854       762       964       881
dram[5]:        861       875       899       902       806       822       704       726       623       621       600       594       665       665       755       782
maximum mf latency per bank:
dram[0]:       7824      7236      6055      6544      8554     10170      6190      6494      7994      8745      7174      7468     10329      8141      8305      7250
dram[1]:       7747      9855      8915      8444     10361      7548      8527      6944      6048      6781      8831      8333     10709      6130      6853      8566
dram[2]:       5980      7996     10282      7903      9756      7464      7310      8390      8053      6803     10502      7130      7885      8490      5547      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6186      7622      7499      6756      6798      8340      8950      7326      7919
dram[4]:       7978      6390      6878      6415      8241      8292      8250      7081      6449      7841      9136      8185      7988      9915      6859      7871
dram[5]:       5662      7987      8207      9993      7620      6840      6949      5564      6148      7621      7694      6610      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=1919543 n_act=632230 n_pre=632216 n_req=454749 n_req_1=277918 n_req_2=176831 n_req_3=0 n_rd=898068 n_write=567941 bw_util=0.39 bw_util_1=0.2391 bw_util_2=0.1509 bw_util_3=0 blp=10.667644 blp_1= 3.985801 blp_2= 2.694568 blp_3= -nan
 n_activity=4642139 dram_eff=0.3907 dram_eff_1=0.2395 dram_eff_2=0.1512 dram_eff_3=0
bk0: 60868a 1555288i bk1: 55420a 1791716i bk2: 55482a 1788723i bk3: 53138a 1857352i bk4: 59516a 1451737i bk5: 55658a 1619384i bk6: 59836a 1282853i bk7: 57504a 1364988i bk8: 58184a 1585550i bk9: 53540a 1797252i bk10: 54056a 1593508i bk11: 52434a 1634143i bk12: 56610a 1361816i bk13: 53022a 1545321i bk14: 57428a 1308950i bk15: 55372a 1398201i 
bw_dist = 0.239	0.151	0.000	0.608	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8889
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=2019252 n_act=610300 n_pre=610288 n_req=440586 n_req_1=264105 n_req_2=176481 n_req_3=0 n_rd=869904 n_write=540254 bw_util=0.3778 bw_util_1=0.2272 bw_util_2=0.1506 bw_util_3=0 blp=10.123925 blp_1= 3.857398 blp_2= 2.661340 blp_3= -nan
 n_activity=4617609 dram_eff=0.3805 dram_eff_1=0.2288 dram_eff_2=0.1517 dram_eff_3=0
bk0: 54820a 1971108i bk1: 52338a 2034376i bk2: 54586a 1912518i bk3: 52838a 1970474i bk4: 55588a 1764103i bk5: 55738a 1700613i bk6: 57072a 1541173i bk7: 56618a 1506515i bk8: 55176a 1833817i bk9: 54256a 1807421i bk10: 51822a 1798178i bk11: 51340a 1772985i bk12: 53004a 1670507i bk13: 53496a 1582207i bk14: 55752a 1501947i bk15: 55460a 1479982i 
bw_dist = 0.227	0.151	0.000	0.615	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3873
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=1879637 n_act=641128 n_pre=641116 n_req=460617 n_req_1=283175 n_req_2=177442 n_req_3=0 n_rd=909702 n_write=578415 bw_util=0.395 bw_util_1=0.2436 bw_util_2=0.1515 bw_util_3=0 blp=10.902129 blp_1= 4.046427 blp_2= 2.713377 blp_3= -nan
 n_activity=4647599 dram_eff=0.3952 dram_eff_1=0.2437 dram_eff_2=0.1515 dram_eff_3=0
bk0: 56348a 1801906i bk1: 58102a 1634250i bk2: 53502a 1878795i bk3: 56592a 1670410i bk4: 57702a 1539762i bk5: 64288a 1084119i bk6: 56962a 1395409i bk7: 61506a 1051074i bk8: 54838a 1762400i bk9: 55688a 1649090i bk10: 52168a 1683552i bk11: 54978a 1443041i bk12: 54714a 1440144i bk13: 57966a 1180547i bk14: 54690a 1441237i bk15: 59658a 1086899i 
bw_dist = 0.244	0.151	0.000	0.604	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5879
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=2007005 n_act=613185 n_pre=613169 n_req=442166 n_req_1=265719 n_req_2=176447 n_req_3=0 n_rd=873108 n_write=543531 bw_util=0.3792 bw_util_1=0.2286 bw_util_2=0.1506 bw_util_3=0 blp=10.186658 blp_1= 3.871068 blp_2= 2.662754 blp_3= -nan
 n_activity=4621362 dram_eff=0.3815 dram_eff_1=0.23 dram_eff_2=0.1516 dram_eff_3=0
bk0: 51622a 2148519i bk1: 53316a 1993605i bk2: 54376a 1940113i bk3: 53996a 1897434i bk4: 55192a 1766830i bk5: 57662a 1583262i bk6: 56396a 1567880i bk7: 59254a 1332858i bk8: 53476a 1902172i bk9: 54642a 1773590i bk10: 52856a 1723258i bk11: 51944a 1723947i bk12: 53458a 1621714i bk13: 52296a 1662531i bk14: 55826a 1472421i bk15: 56796a 1387142i 
bw_dist = 0.229	0.151	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5775
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=1899931 n_act=636437 n_pre=636426 n_req=457758 n_req_1=280577 n_req_2=177181 n_req_3=0 n_rd=903950 n_write=573254 bw_util=0.3926 bw_util_1=0.2413 bw_util_2=0.1513 bw_util_3=0 blp=10.781266 blp_1= 4.019579 blp_2= 2.714520 blp_3= -nan
 n_activity=4642964 dram_eff=0.3932 dram_eff_1=0.2417 dram_eff_2=0.1515 dram_eff_3=0
bk0: 57438a 1748479i bk1: 54690a 1853303i bk2: 57844a 1648645i bk3: 53558a 1838271i bk4: 58016a 1530011i bk5: 58158a 1440203i bk6: 60106a 1250085i bk7: 56802a 1376534i bk8: 55258a 1767024i bk9: 53704a 1767089i bk10: 59984a 1242532i bk11: 53010a 1575963i bk12: 55456a 1408791i bk13: 53800a 1468102i bk14: 58536a 1219552i bk15: 57590a 1245322i 
bw_dist = 0.241	0.151	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2623
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=1995470 n_act=615629 n_pre=615617 n_req=444013 n_req_1=267287 n_req_2=176726 n_req_3=0 n_rd=876695 n_write=546587 bw_util=0.3808 bw_util_1=0.2299 bw_util_2=0.1508 bw_util_3=0 blp=10.250855 blp_1= 3.890208 blp_2= 2.660221 blp_3= -nan
 n_activity=4623910 dram_eff=0.3829 dram_eff_1=0.2312 dram_eff_2=0.1517 dram_eff_3=0
bk0: 54396a 1977398i bk1: 53798a 1958016i bk2: 54988a 1874692i bk3: 54346a 1874573i bk4: 56022a 1722143i bk5: 56980a 1592458i bk6: 56726a 1536394i bk7: 58556a 1362761i bk8: 54808a 1828004i bk9: 53546a 1833610i bk10: 52258a 1760066i bk11: 50887a 1779413i bk12: 54500a 1545975i bk13: 52224a 1649116i bk14: 54962a 1539656i bk15: 57698a 1329426i 
bw_dist = 0.230	0.151	0.000	0.614	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 325724, Miss = 231014, Miss_rate = 0.709, Pending_hits = 4371, Reservation_fails = 168867
L2_cache_bank[1]: Access = 306251, Miss = 218065, Miss_rate = 0.712, Pending_hits = 3535, Reservation_fails = 95772
L2_cache_bank[2]: Access = 312640, Miss = 218924, Miss_rate = 0.700, Pending_hits = 3198, Reservation_fails = 87631
L2_cache_bank[3]: Access = 306286, Miss = 216061, Miss_rate = 0.705, Pending_hits = 3128, Reservation_fails = 98025
L2_cache_bank[4]: Access = 309613, Miss = 220483, Miss_rate = 0.712, Pending_hits = 3547, Reservation_fails = 80566
L2_cache_bank[5]: Access = 346478, Miss = 234411, Miss_rate = 0.677, Pending_hits = 4455, Reservation_fails = 182391
L2_cache_bank[6]: Access = 308065, Miss = 216621, Miss_rate = 0.703, Pending_hits = 3140, Reservation_fails = 84370
L2_cache_bank[7]: Access = 316109, Miss = 219970, Miss_rate = 0.696, Pending_hits = 3339, Reservation_fails = 106151
L2_cache_bank[8]: Access = 325820, Miss = 231349, Miss_rate = 0.710, Pending_hits = 4506, Reservation_fails = 147671
L2_cache_bank[9]: Access = 313172, Miss = 220682, Miss_rate = 0.705, Pending_hits = 3699, Reservation_fails = 87659
L2_cache_bank[10]: Access = 311528, Miss = 219345, Miss_rate = 0.704, Pending_hits = 3286, Reservation_fails = 92925
L2_cache_bank[11]: Access = 315666, Miss = 219046, Miss_rate = 0.694, Pending_hits = 3576, Reservation_fails = 116180
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 325724, Miss = 231014 (0.709), PendingHit = 4371 (0.0134)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306251, Miss = 218065 (0.712), PendingHit = 3535 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 312640, Miss = 218924 (0.7), PendingHit = 3198 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306286, Miss = 216061 (0.705), PendingHit = 3128 (0.0102)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 309613, Miss = 220483 (0.712), PendingHit = 3547 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 346478, Miss = 234411 (0.677), PendingHit = 4455 (0.0129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 308065, Miss = 216621 (0.703), PendingHit = 3140 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 316109, Miss = 219970 (0.696), PendingHit = 3339 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 325820, Miss = 231349 (0.71), PendingHit = 4506 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 313172, Miss = 220682 (0.705), PendingHit = 3699 (0.0118)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 311528, Miss = 219345 (0.704), PendingHit = 3286 (0.0105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315666, Miss = 219046 (0.694), PendingHit = 3576 (0.0113)
L2 Cache Total Miss Rate = 0.702
Stream 1: L2 Cache Miss Rate = 0.830
Stream 2: L2 Cache Miss Rate = 0.563
Stream 1: Accesses  = 1973665
Stream 1: Misses  = 1638955
Stream 2: Accesses  = 1823687
Stream 2: Misses  = 1027016
Stream 1+2: Accesses  = 3797352
Stream 1+2: Misses  = 2665971
Total Accesses  = 3797352
MPKI-CORES
CORE_L2MPKI_0	77.881
CORE_L2MPKI_1	82.021
CORE_L2MPKI_2	74.896
CORE_L2MPKI_3	81.815
CORE_L2MPKI_4	76.612
CORE_L2MPKI_5	82.378
CORE_L2MPKI_6	79.657
CORE_L2MPKI_7	81.793
CORE_L2MPKI_8	78.721
CORE_L2MPKI_9	83.132
CORE_L2MPKI_10	81.830
CORE_L2MPKI_11	84.643
CORE_L2MPKI_12	81.391
CORE_L2MPKI_13	85.333
CORE_L2MPKI_14	82.975
CORE_L2MPKI_15	87.651
CORE_L2MPKI_16	81.828
CORE_L2MPKI_17	85.971
CORE_L2MPKI_18	82.915
CORE_L2MPKI_19	86.450
CORE_L2MPKI_20	84.280
CORE_L2MPKI_21	85.114
CORE_L2MPKI_22	83.835
CORE_L2MPKI_23	87.362
CORE_L2MPKI_24	83.819
CORE_L2MPKI_25	84.251
CORE_L2MPKI_26	86.561
CORE_L2MPKI_27	85.299
CORE_L2MPKI_28	82.344
CORE_L2MPKI_29	84.422
CORE_L2MPKI_30	2.871
CORE_L2MPKI_31	2.811
CORE_L2MPKI_32	2.814
CORE_L2MPKI_33	2.794
CORE_L2MPKI_34	2.830
CORE_L2MPKI_35	2.834
CORE_L2MPKI_36	2.822
CORE_L2MPKI_37	2.730
CORE_L2MPKI_38	2.878
CORE_L2MPKI_39	2.736
CORE_L2MPKI_40	2.940
CORE_L2MPKI_41	2.878
CORE_L2MPKI_42	2.740
CORE_L2MPKI_43	2.981
CORE_L2MPKI_44	2.847
CORE_L2MPKI_45	2.843
CORE_L2MPKI_46	2.809
CORE_L2MPKI_47	2.892
CORE_L2MPKI_48	2.717
CORE_L2MPKI_49	2.920
CORE_L2MPKI_50	2.818
CORE_L2MPKI_51	2.828
CORE_L2MPKI_52	2.720
CORE_L2MPKI_53	2.816
CORE_L2MPKI_54	2.996
CORE_L2MPKI_55	2.823
CORE_L2MPKI_56	2.773
CORE_L2MPKI_57	3.003
CORE_L2MPKI_58	2.730
CORE_L2MPKI_59	2.977
Avg_MPKI_Stream1= 82.906
Avg_MPKI_Stream2= 2.839
MISSES-CORES
CORE_MISSES_0	46664
CORE_MISSES_1	50727
CORE_MISSES_2	43322
CORE_MISSES_3	55357
CORE_MISSES_4	43609
CORE_MISSES_5	55102
CORE_MISSES_6	47799
CORE_MISSES_7	56122
CORE_MISSES_8	47651
CORE_MISSES_9	56652
CORE_MISSES_10	52371
CORE_MISSES_11	54071
CORE_MISSES_12	50632
CORE_MISSES_13	59692
CORE_MISSES_14	57119
CORE_MISSES_15	62318
CORE_MISSES_16	51176
CORE_MISSES_17	58367
CORE_MISSES_18	57526
CORE_MISSES_19	58764
CORE_MISSES_20	54468
CORE_MISSES_21	59852
CORE_MISSES_22	53397
CORE_MISSES_23	62593
CORE_MISSES_24	54382
CORE_MISSES_25	57779
CORE_MISSES_26	60640
CORE_MISSES_27	60250
CORE_MISSES_28	57417
CORE_MISSES_29	53136
CORE_MISSES_30	35343
CORE_MISSES_31	35521
CORE_MISSES_32	35611
CORE_MISSES_33	32504
CORE_MISSES_34	34356
CORE_MISSES_35	34812
CORE_MISSES_36	34435
CORE_MISSES_37	33611
CORE_MISSES_38	34804
CORE_MISSES_39	34765
CORE_MISSES_40	36186
CORE_MISSES_41	34026
CORE_MISSES_42	34591
CORE_MISSES_43	33517
CORE_MISSES_44	35455
CORE_MISSES_45	32478
CORE_MISSES_46	35817
CORE_MISSES_47	34746
CORE_MISSES_48	34480
CORE_MISSES_49	33089
CORE_MISSES_50	34463
CORE_MISSES_51	33681
CORE_MISSES_52	34612
CORE_MISSES_53	32109
CORE_MISSES_54	34411
CORE_MISSES_55	32818
CORE_MISSES_56	34004
CORE_MISSES_57	33740
CORE_MISSES_58	33637
CORE_MISSES_59	33394
L2_MISSES = 2665971
L2_total_cache_accesses = 3797352
L2_total_cache_misses = 2665971
L2_total_cache_miss_rate = 0.7021
L2_total_cache_pending_hits = 43780
L2_total_cache_reservation_fails = 1348208
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 317443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2436362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1221489
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3336
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 395
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 600
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5288
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 744702
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 23355
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 197421
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 96066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2710
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14743
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2956
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 198
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 206
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10622
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12866838
icnt_total_pkts_simt_to_mem=5925790
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6015
gpu_ipc_2 =     102.7754
gpu_tot_sim_cycle_stream_1 = 3522725
gpu_tot_sim_cycle_stream_2 = 3522702
gpu_sim_insn_1 = 19732448
gpu_sim_insn_2 = 362047104
gpu_sim_cycle = 3522726
gpu_sim_insn = 381779552
gpu_ipc =     108.3762
gpu_tot_sim_cycle = 3522726
gpu_tot_sim_insn = 381779552
gpu_tot_ipc =     108.3762
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14262247
gpu_stall_icnt2sh    = 2995856
gpu_total_sim_rate=87906

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6294275
	L1I_total_cache_misses = 21592
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1183
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1355
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[17]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[23]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366
	L1D_cache_core[28]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1138
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 28895, Miss = 28895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52951
	L1D_cache_core[31]: Access = 29628, Miss = 29628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49705
	L1D_cache_core[32]: Access = 29710, Miss = 29710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55886
	L1D_cache_core[33]: Access = 27285, Miss = 27285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74204
	L1D_cache_core[34]: Access = 28530, Miss = 28530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61752
	L1D_cache_core[35]: Access = 28929, Miss = 28929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69977
	L1D_cache_core[36]: Access = 28600, Miss = 28600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57362
	L1D_cache_core[37]: Access = 28886, Miss = 28886, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55288
	L1D_cache_core[38]: Access = 28409, Miss = 28409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60310
	L1D_cache_core[39]: Access = 29790, Miss = 29790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41645
	L1D_cache_core[40]: Access = 28945, Miss = 28945, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53194
	L1D_cache_core[41]: Access = 27761, Miss = 27761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73253
	L1D_cache_core[42]: Access = 29649, Miss = 29649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48406
	L1D_cache_core[43]: Access = 26377, Miss = 26377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63307
	L1D_cache_core[44]: Access = 29293, Miss = 29293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60810
	L1D_cache_core[45]: Access = 26802, Miss = 26802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64426
	L1D_cache_core[46]: Access = 29968, Miss = 29968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51854
	L1D_cache_core[47]: Access = 28273, Miss = 28273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68315
	L1D_cache_core[48]: Access = 29834, Miss = 29834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46408
	L1D_cache_core[49]: Access = 26622, Miss = 26622, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73654
	L1D_cache_core[50]: Access = 28660, Miss = 28660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53488
	L1D_cache_core[51]: Access = 27946, Miss = 27946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65700
	L1D_cache_core[52]: Access = 29925, Miss = 29925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51384
	L1D_cache_core[53]: Access = 26884, Miss = 26884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76493
	L1D_cache_core[54]: Access = 27084, Miss = 27084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69827
	L1D_cache_core[55]: Access = 27292, Miss = 27292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51011
	L1D_cache_core[56]: Access = 28775, Miss = 28775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52738
	L1D_cache_core[57]: Access = 26446, Miss = 26446, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74910
	L1D_cache_core[58]: Access = 29059, Miss = 29059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58646
	L1D_cache_core[59]: Access = 26411, Miss = 26411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71590
	L1D_total_cache_accesses = 853172
	L1D_total_cache_misses = 853172
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1837900
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 536513
	L1C_total_cache_misses = 6680
	L1C_total_cache_miss_rate = 0.0125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 2590920
	L1T_total_cache_misses = 965478
	L1T_total_cache_miss_rate = 0.3726
	L1T_total_cache_pending_hits = 1625442
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 799916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1721844
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 529833
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1625442
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 965478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 116056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6272683
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21592
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 550, 631, 550, 631, 550, 631, 551, 631, 551, 631, 546, 631, 550, 631, 532, 631, 531, 631, 546, 631, 550, 631, 551, 631, 531, 631, 531, 631, 531, 631, 531, 
shader 0 total_cycles, active_cycles, idle cycles = 3522726, 9389, 3513337 
shader 1 total_cycles, active_cycles, idle cycles = 3522726, 9691, 3513035 
shader 2 total_cycles, active_cycles, idle cycles = 3522726, 9065, 3513661 
shader 3 total_cycles, active_cycles, idle cycles = 3522726, 10615, 3512110 
shader 4 total_cycles, active_cycles, idle cycles = 3522726, 8921, 3513804 
shader 5 total_cycles, active_cycles, idle cycles = 3522726, 10489, 3512236 
shader 6 total_cycles, active_cycles, idle cycles = 3522726, 9403, 3513323 
shader 7 total_cycles, active_cycles, idle cycles = 3522726, 10762, 3511963 
shader 8 total_cycles, active_cycles, idle cycles = 3522726, 9485, 3513241 
shader 9 total_cycles, active_cycles, idle cycles = 3522726, 10686, 3512039 
shader 10 total_cycles, active_cycles, idle cycles = 3522726, 10028, 3512697 
shader 11 total_cycles, active_cycles, idle cycles = 3522726, 10008, 3512717 
shader 12 total_cycles, active_cycles, idle cycles = 3522726, 9747, 3512979 
shader 13 total_cycles, active_cycles, idle cycles = 3522726, 10968, 3511757 
shader 14 total_cycles, active_cycles, idle cycles = 3522726, 10792, 3511933 
shader 15 total_cycles, active_cycles, idle cycles = 3522726, 11149, 3511576 
shader 16 total_cycles, active_cycles, idle cycles = 3522726, 9799, 3512927 
shader 17 total_cycles, active_cycles, idle cycles = 3522726, 10645, 3512081 
shader 18 total_cycles, active_cycles, idle cycles = 3522726, 10883, 3511842 
shader 19 total_cycles, active_cycles, idle cycles = 3522726, 10659, 3512066 
shader 20 total_cycles, active_cycles, idle cycles = 3522726, 10131, 3512595 
shader 21 total_cycles, active_cycles, idle cycles = 3522726, 11027, 3511699 
shader 22 total_cycles, active_cycles, idle cycles = 3522726, 9979, 3512747 
shader 23 total_cycles, active_cycles, idle cycles = 3522726, 11231, 3511495 
shader 24 total_cycles, active_cycles, idle cycles = 3522726, 10175, 3512551 
shader 25 total_cycles, active_cycles, idle cycles = 3522726, 10758, 3511967 
shader 26 total_cycles, active_cycles, idle cycles = 3522726, 10983, 3511742 
shader 27 total_cycles, active_cycles, idle cycles = 3522726, 11080, 3511646 
shader 28 total_cycles, active_cycles, idle cycles = 3522726, 10935, 3511791 
shader 29 total_cycles, active_cycles, idle cycles = 3522726, 9861, 3512864 
shader 30 total_cycles, active_cycles, idle cycles = 3522726, 194418, 3328308 
shader 31 total_cycles, active_cycles, idle cycles = 3522726, 199601, 3323124 
shader 32 total_cycles, active_cycles, idle cycles = 3522726, 199801, 3322925 
shader 33 total_cycles, active_cycles, idle cycles = 3522726, 183739, 3338987 
shader 34 total_cycles, active_cycles, idle cycles = 3522726, 191721, 3331005 
shader 35 total_cycles, active_cycles, idle cycles = 3522726, 193972, 3328754 
shader 36 total_cycles, active_cycles, idle cycles = 3522726, 192701, 3330024 
shader 37 total_cycles, active_cycles, idle cycles = 3522726, 194467, 3328258 
shader 38 total_cycles, active_cycles, idle cycles = 3522726, 190957, 3331768 
shader 39 total_cycles, active_cycles, idle cycles = 3522726, 200680, 3322045 
shader 40 total_cycles, active_cycles, idle cycles = 3522726, 194362, 3328363 
shader 41 total_cycles, active_cycles, idle cycles = 3522726, 186723, 3336003 
shader 42 total_cycles, active_cycles, idle cycles = 3522726, 199362, 3323363 
shader 43 total_cycles, active_cycles, idle cycles = 3522726, 177607, 3345119 
shader 44 total_cycles, active_cycles, idle cycles = 3522726, 196679, 3326046 
shader 45 total_cycles, active_cycles, idle cycles = 3522726, 180439, 3342287 
shader 46 total_cycles, active_cycles, idle cycles = 3522726, 201312, 3321414 
shader 47 total_cycles, active_cycles, idle cycles = 3522726, 189783, 3332942 
shader 48 total_cycles, active_cycles, idle cycles = 3522726, 200411, 3322314 
shader 49 total_cycles, active_cycles, idle cycles = 3522726, 179028, 3343697 
shader 50 total_cycles, active_cycles, idle cycles = 3522726, 193139, 3329586 
shader 51 total_cycles, active_cycles, idle cycles = 3522726, 188135, 3334590 
shader 52 total_cycles, active_cycles, idle cycles = 3522726, 200936, 3321789 
shader 53 total_cycles, active_cycles, idle cycles = 3522726, 180089, 3342636 
shader 54 total_cycles, active_cycles, idle cycles = 3522726, 181377, 3341349 
shader 55 total_cycles, active_cycles, idle cycles = 3522726, 183672, 3339054 
shader 56 total_cycles, active_cycles, idle cycles = 3522726, 193625, 3329101 
shader 57 total_cycles, active_cycles, idle cycles = 3522726, 177488, 3345238 
shader 58 total_cycles, active_cycles, idle cycles = 3522726, 194566, 3328160 
shader 59 total_cycles, active_cycles, idle cycles = 3522726, 177178, 3345547 
warps_exctd_sm 0 = 512 
warps_exctd_sm 1 = 512 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 896 
warps_exctd_sm 6 = 512 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 512 
warps_exctd_sm 9 = 928 
warps_exctd_sm 10 = 608 
warps_exctd_sm 11 = 512 
warps_exctd_sm 12 = 512 
warps_exctd_sm 13 = 928 
warps_exctd_sm 14 = 832 
warps_exctd_sm 15 = 960 
warps_exctd_sm 16 = 512 
warps_exctd_sm 17 = 896 
warps_exctd_sm 18 = 1024 
warps_exctd_sm 19 = 896 
warps_exctd_sm 20 = 832 
warps_exctd_sm 21 = 928 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 832 
warps_exctd_sm 24 = 928 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 864 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 960 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 26496 
warps_exctd_sm 31 = 27296 
warps_exctd_sm 32 = 26912 
warps_exctd_sm 33 = 25568 
warps_exctd_sm 34 = 26016 
warps_exctd_sm 35 = 26432 
warps_exctd_sm 36 = 26240 
warps_exctd_sm 37 = 26784 
warps_exctd_sm 38 = 25920 
warps_exctd_sm 39 = 27168 
warps_exctd_sm 40 = 26304 
warps_exctd_sm 41 = 25632 
warps_exctd_sm 42 = 26944 
warps_exctd_sm 43 = 24320 
warps_exctd_sm 44 = 26528 
warps_exctd_sm 45 = 24800 
warps_exctd_sm 46 = 26784 
warps_exctd_sm 47 = 25984 
warps_exctd_sm 48 = 27296 
warps_exctd_sm 49 = 24832 
warps_exctd_sm 50 = 26144 
warps_exctd_sm 51 = 25856 
warps_exctd_sm 52 = 27104 
warps_exctd_sm 53 = 24992 
warps_exctd_sm 54 = 24768 
warps_exctd_sm 55 = 25632 
warps_exctd_sm 56 = 26080 
warps_exctd_sm 57 = 24640 
warps_exctd_sm 58 = 26432 
warps_exctd_sm 59 = 24768 
gpgpu_n_tot_thrd_icount = 385742848
gpgpu_n_tot_w_icount = 12054464
gpgpu_n_stall_shd_mem = 126872037
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2771371
gpgpu_n_mem_write_global = 53256
gpgpu_n_mem_texture = 965478
gpgpu_n_mem_const = 4331
gpgpu_n_load_insn  = 27538816
gpgpu_n_store_insn = 780672
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12368256
gpgpu_n_const_mem_insn = 13148928
gpgpu_n_param_mem_insn = 4019488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 107417533
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:180014594	W0_Idle:65537169	W0_Scoreboard:165120702	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12054655
Warp Occupancy Distribution:
Stall:161070100	W0_Idle:49608420	W0_Scoreboard:66337	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:618703
Warp Occupancy Distribution:
Stall:18944494	W0_Idle:15928749	W0_Scoreboard:165054365	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11435952
warp_utilization0: 0.028516
warp_utilization1: 0.002927
warp_utilization2: 0.054106
traffic_breakdown_coretomem[CONST_ACC_R] = 34648 {8:4331,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6399304 {8:799913,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4943040 {40:18804,72:7728,136:26724,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 79350480 {40:1964150,72:3272,136:4036,}
traffic_breakdown_coretomem[INST_ACC_R] = 26880 {8:3360,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7723824 {8:965478,}
traffic_breakdown_memtocore[CONST_ACC_R] = 311832 {72:4331,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108787080 {136:799905,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 426048 {8:53256,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 79322040 {40:1963439,72:3272,136:4036,}
traffic_breakdown_memtocore[INST_ACC_R] = 456960 {136:3360,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 131305008 {136:965478,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 937 
averagemflatency_1 = 968 
averagemflatency_2= 903 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 73 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 3522725 
mrq_lat_table:1279236 	45569 	84937 	159248 	377044 	653586 	870065 	689322 	185210 	4715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	26745 	27431 	36007 	143339 	568388 	1585701 	1266172 	137415 	2478 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	258161 	166888 	361335 	261571 	381452 	756651 	1045920 	517409 	46841 	1260 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2428256 	1163643 	141529 	6883 	149 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	21817 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	6080 	961 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11        14 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         8        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9        10        11        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9         8        11        10        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10         9         8 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.179521  1.159212  1.156617  1.150421  1.157046  1.150259  1.171364  1.171188  1.152251  1.142861  1.152929  1.153209  1.169535  1.162139  1.174903  1.177972 
dram[1]:  1.156673  1.154725  1.156711  1.156273  1.148682  1.156085  1.159947  1.166350  1.142965  1.148580  1.150414  1.152744  1.156782  1.165670  1.172356  1.175309 
dram[2]:  1.150582  1.163305  1.147898  1.158252  1.153300  1.204913  1.159047  1.181609  1.134905  1.141750  1.145645  1.156149  1.160373  1.181503  1.166003  1.189119 
dram[3]:  1.147243  1.153852  1.156005  1.160554  1.146914  1.156962  1.159342  1.178511  1.139649  1.151401  1.151560  1.148281  1.156855  1.154052  1.170748  1.182615 
dram[4]:  1.160297  1.155439  1.162450  1.150192  1.154708  1.160328  1.174057  1.164658  1.137608  1.136685  1.198126  1.150864  1.162734  1.160348  1.179522  1.188318 
dram[5]:  1.153893  1.157196  1.158983  1.157151  1.152754  1.158211  1.159896  1.171090  1.142221  1.147791  1.147760  1.147418  1.160622  1.156886  1.168267  1.188530 
average row locality = 4348932/3748934 = 1.160045
average row locality_1 = 3289300/2880700 = 1.141841
average row locality_2 = 1059632/868234 = 1.220445
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     30436     27710     27741     26569     29758     27829     29918     28752     29093     26770     27028     26217     28305     26512     28718     27687 
dram[1]:     27411     26169     27293     26420     27795     27872     28537     28313     27588     27128     25911     25670     26503     26751     27876     27731 
dram[2]:     28175     29052     26752     28297     28852     32147     28484     30753     27419     27844     26084     27489     27357     28984     27346     29830 
dram[3]:     25812     26658     27188     26998     27596     28831     28198     29627     26740     27323     26431     25974     26729     26148     27913     28398 
dram[4]:     28720     27346     28924     26780     29008     29080     30058     28401     27630     26853     29993     26505     27728     26901     29269     28795 
dram[5]:     27198     26902     27496     27174     28011     28491     28364     29279     27404     26773     26130     25445     27253     26114     27483     28849 
total reads: 2665797
bank skew: 32147/25445 = 1.26
chip skew: 454865/434968 = 1.05
number of total write accesses:
dram[0]:     19514     16944     16318     15281     17829     16173     18628     17613     19426     17181     18711     17899     19543     17686     18816     17781 
dram[1]:     16591     15475     15909     15061     16041     16234     17238     17083     17966     17569     17585     17385     17694     17895     17976     17804 
dram[2]:     17214     18121     15409     16781     17092     20235     17306     19476     17799     18254     17777     19172     18552     20113     17461     19833 
dram[3]:     15110     15858     15820     15592     15981     17068     16993     18415     17113     17730     18127     17674     17936     17296     17985     18430 
dram[4]:     17853     16513     17347     15402     17178     17419     18744     17306     18004     17323     21670     18198     18886     18060     19299     18790 
dram[5]:     16433     16048     16121     15756     16249     16780     17149     18108     17764     17262     17813     17147     18416     17241     17544     18836 
total reads: 1683231
bank skew: 21670/15061 = 1.44
chip skew: 290595/271506 = 1.07
average mf latency per bank:
dram[0]:       1012       905      1032       946       931       843       816       728       738       632       711       630       783       695       888       793
dram[1]:        828       864       861       911       800       814       685       700       593       604       573       579       638       645       720       737
dram[2]:        960      1210      1013      1236       909      1661       796      1011       703       895       689       875       773       991       867      1098
dram[3]:        863       869       879       884       807       832       696       707       604       625       590       594       640       660       751       786
dram[4]:       1084       957      1095       981      1009       915       883       781       785       684       856       675       854       762       964       881
dram[5]:        861       875       899       902       806       822       704       726       623       621       600       594       665       665       755       782
maximum mf latency per bank:
dram[0]:       7824      7236      6055      6544      8554     10170      6190      6494      7994      8745      7174      7468     10329      8141      8305      7250
dram[1]:       7747      9855      8915      8444     10361      7548      8527      6944      6048      6781      8831      8333     10709      6130      6853      8566
dram[2]:       5980      7996     10282      7903      9756      7464      7310      8390      8053      6803     10502      7130      7885      8490      5547      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6186      7622      7499      6756      6798      8340      8950      7326      7919
dram[4]:       7978      6390      6878      6415      8241      8292      8250      7081      6449      7841      9136      8185      7988      9915      6859      7871
dram[5]:       5662      7987      8207      9993      7620      6840      6949      5564      6148      7621      7694      6610      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=1919543 n_act=632230 n_pre=632216 n_req=454749 n_req_1=277918 n_req_2=176831 n_req_3=0 n_rd=898068 n_write=567941 bw_util=0.39 bw_util_1=0.2391 bw_util_2=0.1509 bw_util_3=0 blp=10.667644 blp_1= 3.985801 blp_2= 2.694568 blp_3= -nan
 n_activity=4642139 dram_eff=0.3907 dram_eff_1=0.2395 dram_eff_2=0.1512 dram_eff_3=0
bk0: 60868a 1555288i bk1: 55420a 1791716i bk2: 55482a 1788723i bk3: 53138a 1857352i bk4: 59516a 1451737i bk5: 55658a 1619384i bk6: 59836a 1282853i bk7: 57504a 1364988i bk8: 58184a 1585550i bk9: 53540a 1797252i bk10: 54056a 1593508i bk11: 52434a 1634143i bk12: 56610a 1361816i bk13: 53022a 1545321i bk14: 57428a 1308950i bk15: 55372a 1398201i 
bw_dist = 0.239	0.151	0.000	0.608	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8889
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=2019252 n_act=610300 n_pre=610288 n_req=440586 n_req_1=264105 n_req_2=176481 n_req_3=0 n_rd=869904 n_write=540254 bw_util=0.3778 bw_util_1=0.2272 bw_util_2=0.1506 bw_util_3=0 blp=10.123925 blp_1= 3.857398 blp_2= 2.661340 blp_3= -nan
 n_activity=4617609 dram_eff=0.3805 dram_eff_1=0.2288 dram_eff_2=0.1517 dram_eff_3=0
bk0: 54820a 1971108i bk1: 52338a 2034376i bk2: 54586a 1912518i bk3: 52838a 1970474i bk4: 55588a 1764103i bk5: 55738a 1700613i bk6: 57072a 1541173i bk7: 56618a 1506515i bk8: 55176a 1833817i bk9: 54256a 1807421i bk10: 51822a 1798178i bk11: 51340a 1772985i bk12: 53004a 1670507i bk13: 53496a 1582207i bk14: 55752a 1501947i bk15: 55460a 1479982i 
bw_dist = 0.227	0.151	0.000	0.615	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3873
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=1879637 n_act=641128 n_pre=641116 n_req=460617 n_req_1=283175 n_req_2=177442 n_req_3=0 n_rd=909702 n_write=578415 bw_util=0.395 bw_util_1=0.2436 bw_util_2=0.1515 bw_util_3=0 blp=10.902129 blp_1= 4.046427 blp_2= 2.713377 blp_3= -nan
 n_activity=4647599 dram_eff=0.3952 dram_eff_1=0.2437 dram_eff_2=0.1515 dram_eff_3=0
bk0: 56348a 1801906i bk1: 58102a 1634250i bk2: 53502a 1878795i bk3: 56592a 1670410i bk4: 57702a 1539762i bk5: 64288a 1084119i bk6: 56962a 1395409i bk7: 61506a 1051074i bk8: 54838a 1762400i bk9: 55688a 1649090i bk10: 52168a 1683552i bk11: 54978a 1443041i bk12: 54714a 1440144i bk13: 57966a 1180547i bk14: 54690a 1441237i bk15: 59658a 1086899i 
bw_dist = 0.244	0.151	0.000	0.604	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5879
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=2007005 n_act=613185 n_pre=613169 n_req=442166 n_req_1=265719 n_req_2=176447 n_req_3=0 n_rd=873108 n_write=543531 bw_util=0.3792 bw_util_1=0.2286 bw_util_2=0.1506 bw_util_3=0 blp=10.186658 blp_1= 3.871068 blp_2= 2.662754 blp_3= -nan
 n_activity=4621362 dram_eff=0.3815 dram_eff_1=0.23 dram_eff_2=0.1516 dram_eff_3=0
bk0: 51622a 2148519i bk1: 53316a 1993605i bk2: 54376a 1940113i bk3: 53996a 1897434i bk4: 55192a 1766830i bk5: 57662a 1583262i bk6: 56396a 1567880i bk7: 59254a 1332858i bk8: 53476a 1902172i bk9: 54642a 1773590i bk10: 52856a 1723258i bk11: 51944a 1723947i bk12: 53458a 1621714i bk13: 52296a 1662531i bk14: 55826a 1472421i bk15: 56796a 1387142i 
bw_dist = 0.229	0.151	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5775
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=1899931 n_act=636437 n_pre=636426 n_req=457758 n_req_1=280577 n_req_2=177181 n_req_3=0 n_rd=903950 n_write=573254 bw_util=0.3926 bw_util_1=0.2413 bw_util_2=0.1513 bw_util_3=0 blp=10.781266 blp_1= 4.019579 blp_2= 2.714520 blp_3= -nan
 n_activity=4642964 dram_eff=0.3932 dram_eff_1=0.2417 dram_eff_2=0.1515 dram_eff_3=0
bk0: 57438a 1748479i bk1: 54690a 1853303i bk2: 57844a 1648645i bk3: 53558a 1838271i bk4: 58016a 1530011i bk5: 58158a 1440203i bk6: 60106a 1250085i bk7: 56802a 1376534i bk8: 55258a 1767024i bk9: 53704a 1767089i bk10: 59984a 1242532i bk11: 53010a 1575963i bk12: 55456a 1408791i bk13: 53800a 1468102i bk14: 58536a 1219552i bk15: 57590a 1245322i 
bw_dist = 0.241	0.151	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2623
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4649998 n_nop=1995470 n_act=615629 n_pre=615617 n_req=444013 n_req_1=267287 n_req_2=176726 n_req_3=0 n_rd=876695 n_write=546587 bw_util=0.3808 bw_util_1=0.2299 bw_util_2=0.1508 bw_util_3=0 blp=10.250855 blp_1= 3.890208 blp_2= 2.660221 blp_3= -nan
 n_activity=4623910 dram_eff=0.3829 dram_eff_1=0.2312 dram_eff_2=0.1517 dram_eff_3=0
bk0: 54396a 1977398i bk1: 53798a 1958016i bk2: 54988a 1874692i bk3: 54346a 1874573i bk4: 56022a 1722143i bk5: 56980a 1592458i bk6: 56726a 1536394i bk7: 58556a 1362761i bk8: 54808a 1828004i bk9: 53546a 1833610i bk10: 52258a 1760066i bk11: 50887a 1779413i bk12: 54500a 1545975i bk13: 52224a 1649116i bk14: 54962a 1539656i bk15: 57698a 1329426i 
bw_dist = 0.230	0.151	0.000	0.614	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 325724, Miss = 231014, Miss_rate = 0.709, Pending_hits = 4371, Reservation_fails = 168867
L2_cache_bank[1]: Access = 306251, Miss = 218065, Miss_rate = 0.712, Pending_hits = 3535, Reservation_fails = 95772
L2_cache_bank[2]: Access = 312640, Miss = 218924, Miss_rate = 0.700, Pending_hits = 3198, Reservation_fails = 87631
L2_cache_bank[3]: Access = 306286, Miss = 216061, Miss_rate = 0.705, Pending_hits = 3128, Reservation_fails = 98025
L2_cache_bank[4]: Access = 309613, Miss = 220483, Miss_rate = 0.712, Pending_hits = 3547, Reservation_fails = 80566
L2_cache_bank[5]: Access = 346478, Miss = 234411, Miss_rate = 0.677, Pending_hits = 4455, Reservation_fails = 182391
L2_cache_bank[6]: Access = 308065, Miss = 216621, Miss_rate = 0.703, Pending_hits = 3140, Reservation_fails = 84370
L2_cache_bank[7]: Access = 316109, Miss = 219970, Miss_rate = 0.696, Pending_hits = 3339, Reservation_fails = 106151
L2_cache_bank[8]: Access = 325820, Miss = 231349, Miss_rate = 0.710, Pending_hits = 4506, Reservation_fails = 147671
L2_cache_bank[9]: Access = 313172, Miss = 220682, Miss_rate = 0.705, Pending_hits = 3699, Reservation_fails = 87659
L2_cache_bank[10]: Access = 311528, Miss = 219345, Miss_rate = 0.704, Pending_hits = 3286, Reservation_fails = 92925
L2_cache_bank[11]: Access = 315666, Miss = 219046, Miss_rate = 0.694, Pending_hits = 3576, Reservation_fails = 116180
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 325724, Miss = 231014 (0.709), PendingHit = 4371 (0.0134)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306251, Miss = 218065 (0.712), PendingHit = 3535 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 312640, Miss = 218924 (0.7), PendingHit = 3198 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306286, Miss = 216061 (0.705), PendingHit = 3128 (0.0102)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 309613, Miss = 220483 (0.712), PendingHit = 3547 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 346478, Miss = 234411 (0.677), PendingHit = 4455 (0.0129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 308065, Miss = 216621 (0.703), PendingHit = 3140 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 316109, Miss = 219970 (0.696), PendingHit = 3339 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 325820, Miss = 231349 (0.71), PendingHit = 4506 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 313172, Miss = 220682 (0.705), PendingHit = 3699 (0.0118)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 311528, Miss = 219345 (0.704), PendingHit = 3286 (0.0105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315666, Miss = 219046 (0.694), PendingHit = 3576 (0.0113)
L2 Cache Total Miss Rate = 0.702
Stream 1: L2 Cache Miss Rate = 0.830
Stream 2: L2 Cache Miss Rate = 0.563
Stream 1: Accesses  = 1973665
Stream 1: Misses  = 1638955
Stream 2: Accesses  = 1823687
Stream 2: Misses  = 1027016
Stream 1+2: Accesses  = 3797352
Stream 1+2: Misses  = 2665971
Total Accesses  = 3797352
MPKI-CORES
CORE_L2MPKI_0	77.881
CORE_L2MPKI_1	82.021
CORE_L2MPKI_2	74.896
CORE_L2MPKI_3	81.815
CORE_L2MPKI_4	76.612
CORE_L2MPKI_5	82.378
CORE_L2MPKI_6	79.657
CORE_L2MPKI_7	81.793
CORE_L2MPKI_8	78.721
CORE_L2MPKI_9	83.132
CORE_L2MPKI_10	81.830
CORE_L2MPKI_11	84.643
CORE_L2MPKI_12	81.391
CORE_L2MPKI_13	85.333
CORE_L2MPKI_14	82.975
CORE_L2MPKI_15	87.651
CORE_L2MPKI_16	81.828
CORE_L2MPKI_17	85.971
CORE_L2MPKI_18	82.915
CORE_L2MPKI_19	86.450
CORE_L2MPKI_20	84.280
CORE_L2MPKI_21	85.114
CORE_L2MPKI_22	83.835
CORE_L2MPKI_23	87.362
CORE_L2MPKI_24	83.819
CORE_L2MPKI_25	84.251
CORE_L2MPKI_26	86.561
CORE_L2MPKI_27	85.299
CORE_L2MPKI_28	82.344
CORE_L2MPKI_29	84.422
CORE_L2MPKI_30	2.871
CORE_L2MPKI_31	2.811
CORE_L2MPKI_32	2.814
CORE_L2MPKI_33	2.794
CORE_L2MPKI_34	2.830
CORE_L2MPKI_35	2.834
CORE_L2MPKI_36	2.822
CORE_L2MPKI_37	2.730
CORE_L2MPKI_38	2.878
CORE_L2MPKI_39	2.736
CORE_L2MPKI_40	2.940
CORE_L2MPKI_41	2.878
CORE_L2MPKI_42	2.740
CORE_L2MPKI_43	2.981
CORE_L2MPKI_44	2.847
CORE_L2MPKI_45	2.843
CORE_L2MPKI_46	2.809
CORE_L2MPKI_47	2.892
CORE_L2MPKI_48	2.717
CORE_L2MPKI_49	2.920
CORE_L2MPKI_50	2.818
CORE_L2MPKI_51	2.828
CORE_L2MPKI_52	2.720
CORE_L2MPKI_53	2.816
CORE_L2MPKI_54	2.996
CORE_L2MPKI_55	2.823
CORE_L2MPKI_56	2.773
CORE_L2MPKI_57	3.003
CORE_L2MPKI_58	2.730
CORE_L2MPKI_59	2.977
Avg_MPKI_Stream1= 82.906
Avg_MPKI_Stream2= 2.839
MISSES-CORES
CORE_MISSES_0	46664
CORE_MISSES_1	50727
CORE_MISSES_2	43322
CORE_MISSES_3	55357
CORE_MISSES_4	43609
CORE_MISSES_5	55102
CORE_MISSES_6	47799
CORE_MISSES_7	56122
CORE_MISSES_8	47651
CORE_MISSES_9	56652
CORE_MISSES_10	52371
CORE_MISSES_11	54071
CORE_MISSES_12	50632
CORE_MISSES_13	59692
CORE_MISSES_14	57119
CORE_MISSES_15	62318
CORE_MISSES_16	51176
CORE_MISSES_17	58367
CORE_MISSES_18	57526
CORE_MISSES_19	58764
CORE_MISSES_20	54468
CORE_MISSES_21	59852
CORE_MISSES_22	53397
CORE_MISSES_23	62593
CORE_MISSES_24	54382
CORE_MISSES_25	57779
CORE_MISSES_26	60640
CORE_MISSES_27	60250
CORE_MISSES_28	57417
CORE_MISSES_29	53136
CORE_MISSES_30	35343
CORE_MISSES_31	35521
CORE_MISSES_32	35611
CORE_MISSES_33	32504
CORE_MISSES_34	34356
CORE_MISSES_35	34812
CORE_MISSES_36	34435
CORE_MISSES_37	33611
CORE_MISSES_38	34804
CORE_MISSES_39	34765
CORE_MISSES_40	36186
CORE_MISSES_41	34026
CORE_MISSES_42	34591
CORE_MISSES_43	33517
CORE_MISSES_44	35455
CORE_MISSES_45	32478
CORE_MISSES_46	35817
CORE_MISSES_47	34746
CORE_MISSES_48	34480
CORE_MISSES_49	33089
CORE_MISSES_50	34463
CORE_MISSES_51	33681
CORE_MISSES_52	34612
CORE_MISSES_53	32109
CORE_MISSES_54	34411
CORE_MISSES_55	32818
CORE_MISSES_56	34004
CORE_MISSES_57	33740
CORE_MISSES_58	33637
CORE_MISSES_59	33394
L2_MISSES = 2665971
L2_total_cache_accesses = 3797352
L2_total_cache_misses = 2665971
L2_total_cache_miss_rate = 0.7021
L2_total_cache_pending_hits = 43780
L2_total_cache_reservation_fails = 1348208
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 317443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2436362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1221489
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3336
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 395
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 600
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5288
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 744702
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 23355
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 197421
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 96066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2710
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14743
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2956
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 198
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 206
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10622
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12866838
icnt_total_pkts_simt_to_mem=5925790
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6097
gpu_ipc_2 =     102.4980
gpu_tot_sim_cycle_stream_1 = 3826613
gpu_tot_sim_cycle_stream_2 = 3826588
gpu_sim_insn_1 = 21466144
gpu_sim_insn_2 = 392217696
gpu_sim_cycle = 3826614
gpu_sim_insn = 413683840
gpu_ipc =     108.1070
gpu_tot_sim_cycle = 3826614
gpu_tot_sim_insn = 413683840
gpu_tot_ipc =     108.1070
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15531274
gpu_stall_icnt2sh    = 3228987
gpu_total_sim_rate=87905

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6820021
	L1I_total_cache_misses = 23153
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1183
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1355
	L1D_cache_core[16]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[22]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366
	L1D_cache_core[28]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1138
	L1D_cache_core[29]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 30972, Miss = 30972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63863
	L1D_cache_core[31]: Access = 32512, Miss = 32512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49923
	L1D_cache_core[32]: Access = 32091, Miss = 32091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62175
	L1D_cache_core[33]: Access = 29647, Miss = 29647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83642
	L1D_cache_core[34]: Access = 30651, Miss = 30651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70890
	L1D_cache_core[35]: Access = 31857, Miss = 31857, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72167
	L1D_cache_core[36]: Access = 30687, Miss = 30687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66688
	L1D_cache_core[37]: Access = 30821, Miss = 30821, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61658
	L1D_cache_core[38]: Access = 30626, Miss = 30626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62611
	L1D_cache_core[39]: Access = 32687, Miss = 32687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41955
	L1D_cache_core[40]: Access = 31445, Miss = 31445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56505
	L1D_cache_core[41]: Access = 29753, Miss = 29753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82169
	L1D_cache_core[42]: Access = 31940, Miss = 31940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55243
	L1D_cache_core[43]: Access = 28375, Miss = 28375, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68708
	L1D_cache_core[44]: Access = 31575, Miss = 31575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69604
	L1D_cache_core[45]: Access = 29320, Miss = 29320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67258
	L1D_cache_core[46]: Access = 32471, Miss = 32471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54613
	L1D_cache_core[47]: Access = 31124, Miss = 31124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71394
	L1D_cache_core[48]: Access = 32332, Miss = 32332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50204
	L1D_cache_core[49]: Access = 29234, Miss = 29234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79137
	L1D_cache_core[50]: Access = 30920, Miss = 30920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57337
	L1D_cache_core[51]: Access = 29816, Miss = 29816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74518
	L1D_cache_core[52]: Access = 32301, Miss = 32301, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56802
	L1D_cache_core[53]: Access = 29156, Miss = 29156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80934
	L1D_cache_core[54]: Access = 28593, Miss = 28593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81281
	L1D_cache_core[55]: Access = 30285, Miss = 30285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51814
	L1D_cache_core[56]: Access = 31012, Miss = 31012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59021
	L1D_cache_core[57]: Access = 29228, Miss = 29228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77116
	L1D_cache_core[58]: Access = 31298, Miss = 31298, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62408
	L1D_cache_core[59]: Access = 28828, Miss = 28828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76249
	L1D_total_cache_accesses = 924409
	L1D_total_cache_misses = 924409
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1997432
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 581421
	L1C_total_cache_misses = 6758
	L1C_total_cache_miss_rate = 0.0116
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 2806830
	L1T_total_cache_misses = 1046410
	L1T_total_cache_miss_rate = 0.3728
	L1T_total_cache_pending_hits = 1760420
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 866715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1874619
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 574663
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6758
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1760420
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1046410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 122813
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6796868
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23153
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
688, 640, 701, 640, 702, 642, 702, 641, 683, 640, 683, 640, 663, 631, 663, 631, 631, 626, 631, 631, 702, 640, 701, 642, 631, 626, 631, 626, 631, 626, 631, 626, 
shader 0 total_cycles, active_cycles, idle cycles = 3826614, 10411, 3816203 
shader 1 total_cycles, active_cycles, idle cycles = 3826614, 10700, 3815913 
shader 2 total_cycles, active_cycles, idle cycles = 3826614, 9948, 3816666 
shader 3 total_cycles, active_cycles, idle cycles = 3826614, 11408, 3815205 
shader 4 total_cycles, active_cycles, idle cycles = 3826614, 9786, 3816828 
shader 5 total_cycles, active_cycles, idle cycles = 3826614, 11239, 3815374 
shader 6 total_cycles, active_cycles, idle cycles = 3826614, 10509, 3816104 
shader 7 total_cycles, active_cycles, idle cycles = 3826614, 11572, 3815041 
shader 8 total_cycles, active_cycles, idle cycles = 3826614, 10465, 3816148 
shader 9 total_cycles, active_cycles, idle cycles = 3826614, 11555, 3815058 
shader 10 total_cycles, active_cycles, idle cycles = 3826614, 11141, 3815473 
shader 11 total_cycles, active_cycles, idle cycles = 3826614, 11158, 3815456 
shader 12 total_cycles, active_cycles, idle cycles = 3826614, 10715, 3815899 
shader 13 total_cycles, active_cycles, idle cycles = 3826614, 11875, 3814739 
shader 14 total_cycles, active_cycles, idle cycles = 3826614, 11727, 3814886 
shader 15 total_cycles, active_cycles, idle cycles = 3826614, 12047, 3814567 
shader 16 total_cycles, active_cycles, idle cycles = 3826614, 10716, 3815898 
shader 17 total_cycles, active_cycles, idle cycles = 3826614, 11494, 3815119 
shader 18 total_cycles, active_cycles, idle cycles = 3826614, 11658, 3814955 
shader 19 total_cycles, active_cycles, idle cycles = 3826614, 11504, 3815109 
shader 20 total_cycles, active_cycles, idle cycles = 3826614, 11035, 3815579 
shader 21 total_cycles, active_cycles, idle cycles = 3826614, 11746, 3814867 
shader 22 total_cycles, active_cycles, idle cycles = 3826614, 11121, 3815492 
shader 23 total_cycles, active_cycles, idle cycles = 3826614, 12025, 3814588 
shader 24 total_cycles, active_cycles, idle cycles = 3826614, 11207, 3815406 
shader 25 total_cycles, active_cycles, idle cycles = 3826614, 11590, 3815023 
shader 26 total_cycles, active_cycles, idle cycles = 3826614, 11816, 3814797 
shader 27 total_cycles, active_cycles, idle cycles = 3826614, 11866, 3814748 
shader 28 total_cycles, active_cycles, idle cycles = 3826614, 11662, 3814952 
shader 29 total_cycles, active_cycles, idle cycles = 3826614, 10860, 3815753 
shader 30 total_cycles, active_cycles, idle cycles = 3826614, 208474, 3618140 
shader 31 total_cycles, active_cycles, idle cycles = 3826614, 219014, 3607600 
shader 32 total_cycles, active_cycles, idle cycles = 3826614, 215931, 3610683 
shader 33 total_cycles, active_cycles, idle cycles = 3826614, 199659, 3626954 
shader 34 total_cycles, active_cycles, idle cycles = 3826614, 206020, 3620593 
shader 35 total_cycles, active_cycles, idle cycles = 3826614, 213756, 3612858 
shader 36 total_cycles, active_cycles, idle cycles = 3826614, 206649, 3619964 
shader 37 total_cycles, active_cycles, idle cycles = 3826614, 207313, 3619300 
shader 38 total_cycles, active_cycles, idle cycles = 3826614, 205951, 3620662 
shader 39 total_cycles, active_cycles, idle cycles = 3826614, 220241, 3606372 
shader 40 total_cycles, active_cycles, idle cycles = 3826614, 211282, 3615331 
shader 41 total_cycles, active_cycles, idle cycles = 3826614, 199905, 3626708 
shader 42 total_cycles, active_cycles, idle cycles = 3826614, 214775, 3611838 
shader 43 total_cycles, active_cycles, idle cycles = 3826614, 191040, 3635574 
shader 44 total_cycles, active_cycles, idle cycles = 3826614, 211951, 3614663 
shader 45 total_cycles, active_cycles, idle cycles = 3826614, 197460, 3629153 
shader 46 total_cycles, active_cycles, idle cycles = 3826614, 218043, 3608571 
shader 47 total_cycles, active_cycles, idle cycles = 3826614, 208824, 3617789 
shader 48 total_cycles, active_cycles, idle cycles = 3826614, 217331, 3609282 
shader 49 total_cycles, active_cycles, idle cycles = 3826614, 196652, 3629962 
shader 50 total_cycles, active_cycles, idle cycles = 3826614, 208329, 3618284 
shader 51 total_cycles, active_cycles, idle cycles = 3826614, 200765, 3625849 
shader 52 total_cycles, active_cycles, idle cycles = 3826614, 216748, 3609866 
shader 53 total_cycles, active_cycles, idle cycles = 3826614, 195327, 3631287 
shader 54 total_cycles, active_cycles, idle cycles = 3826614, 191385, 3635228 
shader 55 total_cycles, active_cycles, idle cycles = 3826614, 203841, 3622772 
shader 56 total_cycles, active_cycles, idle cycles = 3826614, 208761, 3617853 
shader 57 total_cycles, active_cycles, idle cycles = 3826614, 196205, 3630409 
shader 58 total_cycles, active_cycles, idle cycles = 3826614, 209661, 3616952 
shader 59 total_cycles, active_cycles, idle cycles = 3826614, 193173, 3633441 
warps_exctd_sm 0 = 864 
warps_exctd_sm 1 = 832 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 896 
warps_exctd_sm 6 = 960 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 928 
warps_exctd_sm 10 = 960 
warps_exctd_sm 11 = 1024 
warps_exctd_sm 12 = 832 
warps_exctd_sm 13 = 928 
warps_exctd_sm 14 = 832 
warps_exctd_sm 15 = 960 
warps_exctd_sm 16 = 960 
warps_exctd_sm 17 = 896 
warps_exctd_sm 18 = 1024 
warps_exctd_sm 19 = 896 
warps_exctd_sm 20 = 832 
warps_exctd_sm 21 = 928 
warps_exctd_sm 22 = 1024 
warps_exctd_sm 23 = 832 
warps_exctd_sm 24 = 992 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 864 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 960 
warps_exctd_sm 29 = 800 
warps_exctd_sm 30 = 28544 
warps_exctd_sm 31 = 29824 
warps_exctd_sm 32 = 29184 
warps_exctd_sm 33 = 27808 
warps_exctd_sm 34 = 28128 
warps_exctd_sm 35 = 28992 
warps_exctd_sm 36 = 28288 
warps_exctd_sm 37 = 28608 
warps_exctd_sm 38 = 27936 
warps_exctd_sm 39 = 29696 
warps_exctd_sm 40 = 28608 
warps_exctd_sm 41 = 27328 
warps_exctd_sm 42 = 29024 
warps_exctd_sm 43 = 26112 
warps_exctd_sm 44 = 28640 
warps_exctd_sm 45 = 27136 
warps_exctd_sm 46 = 29088 
warps_exctd_sm 47 = 28480 
warps_exctd_sm 48 = 29600 
warps_exctd_sm 49 = 27328 
warps_exctd_sm 50 = 28192 
warps_exctd_sm 51 = 27616 
warps_exctd_sm 52 = 29216 
warps_exctd_sm 53 = 27072 
warps_exctd_sm 54 = 26272 
warps_exctd_sm 55 = 28288 
warps_exctd_sm 56 = 28128 
warps_exctd_sm 57 = 27136 
warps_exctd_sm 58 = 28480 
warps_exctd_sm 59 = 26976 
gpgpu_n_tot_thrd_icount = 417980832
gpgpu_n_tot_w_icount = 13061901
gpgpu_n_stall_shd_mem = 137864665
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3007105
gpgpu_n_mem_write_global = 57694
gpgpu_n_mem_texture = 1046410
gpgpu_n_mem_const = 4388
gpgpu_n_load_insn  = 29840192
gpgpu_n_store_insn = 845728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 13398944
gpgpu_n_const_mem_insn = 14244672
gpgpu_n_param_mem_insn = 4360800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116689935
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198219882	W0_Idle:68546321	W0_Scoreboard:179365399	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13062078
Warp Occupancy Distribution:
Stall:177529851	W0_Idle:51297124	W0_Scoreboard:96735	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:673130
Warp Occupancy Distribution:
Stall:20690031	W0_Idle:17249197	W0_Scoreboard:179268664	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12388948
warp_utilization0: 0.028446
warp_utilization1: 0.002932
warp_utilization2: 0.053960
traffic_breakdown_coretomem[CONST_ACC_R] = 35104 {8:4388,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6933720 {8:866715,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5354960 {40:20371,72:8372,136:28951,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 86125552 {40:2132826,72:3378,136:4186,}
traffic_breakdown_coretomem[INST_ACC_R] = 29040 {8:3630,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8371280 {8:1046410,}
traffic_breakdown_memtocore[CONST_ACC_R] = 315936 {72:4388,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 117873240 {136:866715,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 461552 {8:57694,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 86102640 {40:2132255,72:3377,136:4186,}
traffic_breakdown_memtocore[INST_ACC_R] = 493680 {136:3630,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 142311760 {136:1046410,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 939 
averagemflatency_1 = 970 
averagemflatency_2= 905 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 73 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 3826613 
mrq_lat_table:1389487 	49441 	92270 	172853 	409457 	710610 	945770 	749940 	201623 	5132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	28899 	29788 	39105 	154458 	613822 	1717720 	1378019 	150451 	2716 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	278969 	181100 	392003 	283417 	413284 	819210 	1134248 	564102 	51199 	1399 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2639805 	1257269 	152666 	7426 	164 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	26255 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	6591 	1058 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11        14 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9        10        13        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9         8        11        10        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10        11         9 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.178997  1.159919  1.155629  1.149251  1.156771  1.149726  1.171355  1.169970  1.151367  1.141852  1.151230  1.154031  1.169941  1.163093  1.177874  1.176719 
dram[1]:  1.156169  1.154883  1.156078  1.155070  1.147920  1.154211  1.160711  1.167182  1.143295  1.148637  1.149009  1.151902  1.158099  1.165075  1.172215  1.175696 
dram[2]:  1.149994  1.163665  1.146941  1.157877  1.152630  1.203066  1.158917  1.181193  1.134682  1.141850  1.144717  1.155513  1.162017  1.180524  1.165678  1.190686 
dram[3]:  1.147277  1.154870  1.154965  1.158418  1.146827  1.157538  1.158637  1.177559  1.139824  1.151242  1.150084  1.146790  1.158219  1.157059  1.172205  1.184057 
dram[4]:  1.159973  1.155447  1.161243  1.149619  1.154594  1.159498  1.175530  1.164219  1.138134  1.136739  1.195267  1.151188  1.162965  1.159292  1.180090  1.188663 
dram[5]:  1.154116  1.156988  1.157895  1.156187  1.153087  1.157352  1.159620  1.170693  1.142591  1.147987  1.146432  1.146020  1.161834  1.156735  1.169022  1.187411 
average row locality = 4726583/4075203 = 1.159840
average row locality_1 = 3577888/3133600 = 1.141782
average row locality_2 = 1148695/941603 = 1.219936
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33133     30201     30238     28879     32286     30130     32303     31014     31467     29000     29354     28536     30900     28987     31436     30106 
dram[1]:     29778     28539     29646     28736     30175     30165     30858     30702     29780     29424     28135     27891     28988     29134     30352     30202 
dram[2]:     30548     31618     29084     30797     31380     34860     30707     33155     29590     30173     28383     29862     29869     31490     29779     32528 
dram[3]:     28223     29153     29568     29274     29961     31381     30406     31866     28981     29584     28662     28194     29193     28687     30448     30932 
dram[4]:     31235     29698     31438     29121     31591     31488     32542     30723     30045     29082     32584     28844     30248     29206     31950     31341 
dram[5]:     29573     29279     29908     29513     30438     30921     30555     31509     29714     28997     28314     27693     29757     28517     29867     31263 
total reads: 2895765
bank skew: 34860/27693 = 1.26
chip skew: 493823/472505 = 1.05
number of total write accesses:
dram[0]:     21194     18477     17783     16621     19366     17525     20292     19168     21129     18718     20340     19489     21265     19294     20588     19276 
dram[1]:     17966     16856     17250     16366     17435     17572     18840     18777     19472     19179     19119     18882     19297     19433     19542     19363 
dram[2]:     18601     19681     16734     18276     18630     21953     18841     21161     19308     19898     19371     20851     20193     21754     18972     21572 
dram[3]:     16538     17364     17200     16882     17380     18620     18485     19956     18683     19315     19668     19165     19546     18963     19612     20031 
dram[4]:     19370     17896     18845     16760     18777     18871     20532     18903     19729     18877     23539     19820     20548     19498     21006     20395 
dram[5]:     17815     17440     17546     17101     17693     18241     18621     19622     19406     18796     19287     18683     20052     18790     19018     20330 
total reads: 1830885
bank skew: 23539/16366 = 1.44
chip skew: 315796/295349 = 1.07
average mf latency per bank:
dram[0]:       1022       912      1038       938       934       833       818       723       746       633       727       639       804       704       912       813
dram[1]:        829       866       857       901       788       800       676       690       589       601       574       584       644       651       730       751
dram[2]:        960      1214      1002      1225       892      1611       786      1000       700       890       688       878       777      1001       876      1110
dram[3]:        866       869       874       881       797       824       689       701       603       623       594       600       650       668       760       795
dram[4]:       1091       961      1091       975      1004       902       880       773       787       681       862       679       867       767       979       887
dram[5]:        859       875       886       892       793       812       694       715       617       621       604       596       669       669       765       790
maximum mf latency per bank:
dram[0]:       7824      7236      6055      8219      8554     10170      6190      6494      7994      8745      7174      7468     10329      8141      8305      7250
dram[1]:       7747      9855      8915      8444     10361      7548      8527      6944      6936      9133      9002      8333     10709      6130      6853      8566
dram[2]:       6718      7996     10282      7903      9756      7464      7310      8390      8053      6803     10502      7130      7885      8490      5547      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6186      7622      7499      9555      6798      8340      8950      7326      7919
dram[4]:       7978      6390      7005      6415      8241      8292      8250      7382      6539      7841      9136      8185      7988      9915      6859      7871
dram[5]:       5662      7987      8207      9993      7620      6840      6949      5564      6148      7621      8204      6610      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2082050 n_act=687551 n_pre=687539 n_req=494151 n_req_1=302463 n_req_2=191688 n_req_3=0 n_rd=975908 n_write=618082 bw_util=0.3901 bw_util_1=0.2395 bw_util_2=0.1506 bw_util_3=0 blp=10.688184 blp_1= 3.992521 blp_2= 2.694142 blp_3= -nan
 n_activity=5042994 dram_eff=0.3908 dram_eff_1=0.2399 dram_eff_2=0.1509 dram_eff_3=0
bk0: 66266a 1685129i bk1: 60398a 1931105i bk2: 60475a 1929502i bk3: 57758a 2008924i bk4: 64570a 1569918i bk5: 60260a 1765562i bk6: 64606a 1391997i bk7: 62026a 1485604i bk8: 62926a 1727963i bk9: 58000a 1949750i bk10: 58708a 1729226i bk11: 57072a 1765186i bk12: 61796a 1465908i bk13: 57971a 1659834i bk14: 62868a 1395790i bk15: 60208a 1515413i 
bw_dist = 0.240	0.151	0.000	0.608	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9381
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2191516 n_act=663459 n_pre=663447 n_req=478592 n_req_1=287281 n_req_2=191311 n_req_3=0 n_rd=944970 n_write=587738 bw_util=0.3778 bw_util_1=0.2275 bw_util_2=0.1503 bw_util_3=0 blp=10.127587 blp_1= 3.859488 blp_2= 2.657140 blp_3= -nan
 n_activity=5017090 dram_eff=0.3804 dram_eff_1=0.229 dram_eff_2=0.1514 dram_eff_3=0
bk0: 59556a 2144034i bk1: 57078a 2201996i bk2: 59288a 2079212i bk3: 57470a 2138213i bk4: 60348a 1918407i bk5: 60330a 1853119i bk6: 61714a 1672022i bk7: 61402a 1626134i bk8: 59560a 2003895i bk9: 58840a 1961098i bk10: 56266a 1947585i bk11: 55780a 1927449i bk12: 57968a 1797486i bk13: 58264a 1713985i bk14: 60702a 1627638i bk15: 60404a 1602863i 
bw_dist = 0.227	0.150	0.000	0.615	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3969
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2041985 n_act=696474 n_pre=696461 n_req=500061 n_req_1=307717 n_req_2=192344 n_req_3=0 n_rd=987606 n_write=628604 bw_util=0.3948 bw_util_1=0.2437 bw_util_2=0.1511 bw_util_3=0 blp=10.898573 blp_1= 4.047317 blp_2= 2.709579 blp_3= -nan
 n_activity=5048653 dram_eff=0.395 dram_eff_1=0.2438 dram_eff_2=0.1512 dram_eff_3=0
bk0: 61090a 1967852i bk1: 63236a 1774515i bk2: 58168a 2040696i bk3: 61590a 1807471i bk4: 62756a 1667409i bk5: 69716a 1180876i bk6: 61410a 1524052i bk7: 66308a 1154459i bk8: 59178a 1926985i bk9: 60340a 1789370i bk10: 56764a 1823681i bk11: 59720a 1565655i bk12: 59736a 1557783i bk13: 62980a 1289061i bk14: 59558a 1562222i bk15: 65056a 1175358i 
bw_dist = 0.244	0.151	0.000	0.605	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5801
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2176366 n_act=666932 n_pre=666916 n_req=480589 n_req_1=289317 n_req_2=191272 n_req_3=0 n_rd=949025 n_write=591891 bw_util=0.3794 bw_util_1=0.2291 bw_util_2=0.1503 bw_util_3=0 blp=10.203201 blp_1= 3.876537 blp_2= 2.659738 blp_3= -nan
 n_activity=5021131 dram_eff=0.3817 dram_eff_1=0.2305 dram_eff_2=0.1512 dram_eff_3=0
bk0: 56446a 2312581i bk1: 58306a 2145673i bk2: 59136a 2098274i bk3: 58548a 2064353i bk4: 59922a 1919752i bk5: 62762a 1707952i bk6: 60812a 1709217i bk7: 63732a 1464759i bk8: 57962a 2062200i bk9: 59168a 1924803i bk10: 57324a 1873156i bk11: 56388a 1871061i bk12: 58386a 1748948i bk13: 57373a 1774928i bk14: 60896a 1588470i bk15: 61864a 1502714i 
bw_dist = 0.229	0.150	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6333
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2060979 n_act=692077 n_pre=692066 n_req=497385 n_req_1=305288 n_req_2=192097 n_req_3=0 n_rd=982228 n_write=623780 bw_util=0.3927 bw_util_1=0.2417 bw_util_2=0.151 bw_util_3=0 blp=10.800326 blp_1= 4.026787 blp_2= 2.710828 blp_3= -nan
 n_activity=5044077 dram_eff=0.3932 dram_eff_1=0.2421 dram_eff_2=0.1512 dram_eff_3=0
bk0: 62470a 1900445i bk1: 59394a 2014919i bk2: 62874a 1784309i bk3: 58236a 1993225i bk4: 63180a 1644078i bk5: 62974a 1567792i bk6: 65084a 1349353i bk7: 61446a 1486489i bk8: 60088a 1898283i bk9: 58162a 1913225i bk10: 65162a 1343528i bk11: 57686a 1700014i bk12: 60496a 1521512i bk13: 58408a 1600719i bk14: 63894a 1313184i bk15: 62674a 1346964i 
bw_dist = 0.242	0.151	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2934
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2168242 n_act=668682 n_pre=668669 n_req=481938 n_req_1=290361 n_req_2=191577 n_req_3=0 n_rd=951624 n_write=593913 bw_util=0.3805 bw_util_1=0.2299 bw_util_2=0.1505 bw_util_3=0 blp=10.251530 blp_1= 3.891851 blp_2= 2.658915 blp_3= -nan
 n_activity=5023252 dram_eff=0.3826 dram_eff_1=0.2312 dram_eff_2=0.1514 dram_eff_3=0
bk0: 59146a 2147148i bk1: 58556a 2124415i bk2: 59816a 2031184i bk3: 59026a 2035380i bk4: 60876a 1862476i bk5: 61840a 1728833i bk6: 61110a 1678302i bk7: 63014a 1494574i bk8: 59426a 1978950i bk9: 57994a 1987608i bk10: 56628a 1914831i bk11: 55386a 1928556i bk12: 59514a 1669254i bk13: 57034a 1779758i bk14: 59734a 1675899i bk15: 62524a 1460463i 
bw_dist = 0.230	0.151	0.000	0.614	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7389

========= L2 cache stats =========
L2_cache_bank[0]: Access = 353217, Miss = 251130, Miss_rate = 0.711, Pending_hits = 4671, Reservation_fails = 180189
L2_cache_bank[1]: Access = 332307, Miss = 236864, Miss_rate = 0.713, Pending_hits = 3838, Reservation_fails = 101982
L2_cache_bank[2]: Access = 339127, Miss = 237721, Miss_rate = 0.701, Pending_hits = 3454, Reservation_fails = 97427
L2_cache_bank[3]: Access = 332383, Miss = 234801, Miss_rate = 0.706, Pending_hits = 3374, Reservation_fails = 104951
L2_cache_bank[4]: Access = 335486, Miss = 239355, Miss_rate = 0.713, Pending_hits = 3802, Reservation_fails = 84274
L2_cache_bank[5]: Access = 374847, Miss = 254498, Miss_rate = 0.679, Pending_hits = 4772, Reservation_fails = 192968
L2_cache_bank[6]: Access = 334199, Miss = 235447, Miss_rate = 0.705, Pending_hits = 3380, Reservation_fails = 93734
L2_cache_bank[7]: Access = 343430, Miss = 239073, Miss_rate = 0.696, Pending_hits = 3610, Reservation_fails = 115598
L2_cache_bank[8]: Access = 353750, Miss = 251649, Miss_rate = 0.711, Pending_hits = 4842, Reservation_fails = 159541
L2_cache_bank[9]: Access = 339649, Miss = 239521, Miss_rate = 0.705, Pending_hits = 3970, Reservation_fails = 92092
L2_cache_bank[10]: Access = 338031, Miss = 238126, Miss_rate = 0.704, Pending_hits = 3534, Reservation_fails = 103227
L2_cache_bank[11]: Access = 342436, Miss = 237697, Miss_rate = 0.694, Pending_hits = 3836, Reservation_fails = 126735
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353217, Miss = 251130 (0.711), PendingHit = 4671 (0.0132)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332307, Miss = 236864 (0.713), PendingHit = 3838 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 339127, Miss = 237721 (0.701), PendingHit = 3454 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332383, Miss = 234801 (0.706), PendingHit = 3374 (0.0102)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 335486, Miss = 239355 (0.713), PendingHit = 3802 (0.0113)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 374847, Miss = 254498 (0.679), PendingHit = 4772 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 334199, Miss = 235447 (0.705), PendingHit = 3380 (0.0101)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 343430, Miss = 239073 (0.696), PendingHit = 3610 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353750, Miss = 251649 (0.711), PendingHit = 4842 (0.0137)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 339649, Miss = 239521 (0.705), PendingHit = 3970 (0.0117)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 338031, Miss = 238126 (0.704), PendingHit = 3534 (0.0105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 342436, Miss = 237697 (0.694), PendingHit = 3836 (0.0112)
L2 Cache Total Miss Rate = 0.703
Stream 1: L2 Cache Miss Rate = 0.832
Stream 2: L2 Cache Miss Rate = 0.563
Stream 1: Accesses  = 2143027
Stream 1: Misses  = 1782544
Stream 2: Accesses  = 1975835
Stream 2: Misses  = 1113338
Stream 1+2: Accesses  = 4118862
Stream 1+2: Misses  = 2895882
Total Accesses  = 4118862
MPKI-CORES
CORE_L2MPKI_0	77.647
CORE_L2MPKI_1	81.852
CORE_L2MPKI_2	76.000
CORE_L2MPKI_3	82.074
CORE_L2MPKI_4	77.242
CORE_L2MPKI_5	82.404
CORE_L2MPKI_6	79.132
CORE_L2MPKI_7	82.435
CORE_L2MPKI_8	78.374
CORE_L2MPKI_9	83.831
CORE_L2MPKI_10	81.319
CORE_L2MPKI_11	83.653
CORE_L2MPKI_12	81.473
CORE_L2MPKI_13	85.022
CORE_L2MPKI_14	82.993
CORE_L2MPKI_15	87.927
CORE_L2MPKI_16	81.222
CORE_L2MPKI_17	86.272
CORE_L2MPKI_18	83.562
CORE_L2MPKI_19	86.960
CORE_L2MPKI_20	84.013
CORE_L2MPKI_21	84.964
CORE_L2MPKI_22	82.409
CORE_L2MPKI_23	87.695
CORE_L2MPKI_24	83.073
CORE_L2MPKI_25	84.824
CORE_L2MPKI_26	86.736
CORE_L2MPKI_27	85.133
CORE_L2MPKI_28	82.648
CORE_L2MPKI_29	84.203
CORE_L2MPKI_30	2.860
CORE_L2MPKI_31	2.796
CORE_L2MPKI_32	2.811
CORE_L2MPKI_33	2.794
CORE_L2MPKI_34	2.834
CORE_L2MPKI_35	2.818
CORE_L2MPKI_36	2.837
CORE_L2MPKI_37	2.750
CORE_L2MPKI_38	2.868
CORE_L2MPKI_39	2.728
CORE_L2MPKI_40	2.921
CORE_L2MPKI_41	2.917
CORE_L2MPKI_42	2.740
CORE_L2MPKI_43	3.026
CORE_L2MPKI_44	2.844
CORE_L2MPKI_45	2.830
CORE_L2MPKI_46	2.806
CORE_L2MPKI_47	2.875
CORE_L2MPKI_48	2.714
CORE_L2MPKI_49	2.903
CORE_L2MPKI_50	2.806
CORE_L2MPKI_51	2.900
CORE_L2MPKI_52	2.721
CORE_L2MPKI_53	2.799
CORE_L2MPKI_54	3.068
CORE_L2MPKI_55	2.806
CORE_L2MPKI_56	2.776
CORE_L2MPKI_57	2.984
CORE_L2MPKI_58	2.728
CORE_L2MPKI_59	2.977
Avg_MPKI_Stream1= 82.903
Avg_MPKI_Stream2= 2.841
MISSES-CORES
CORE_MISSES_0	51550
CORE_MISSES_1	55866
CORE_MISSES_2	48256
CORE_MISSES_3	59697
CORE_MISSES_4	48246
CORE_MISSES_5	59078
CORE_MISSES_6	53022
CORE_MISSES_7	60836
CORE_MISSES_8	52304
CORE_MISSES_9	61791
CORE_MISSES_10	57774
CORE_MISSES_11	59510
CORE_MISSES_12	55683
CORE_MISSES_13	64407
CORE_MISSES_14	62100
CORE_MISSES_15	67567
CORE_MISSES_16	55496
CORE_MISSES_17	63264
CORE_MISSES_18	62117
CORE_MISSES_19	63816
CORE_MISSES_20	59140
CORE_MISSES_21	63659
CORE_MISSES_22	58406
CORE_MISSES_23	67288
CORE_MISSES_24	59366
CORE_MISSES_25	62688
CORE_MISSES_26	65389
CORE_MISSES_27	64415
CORE_MISSES_28	61477
CORE_MISSES_29	58336
CORE_MISSES_30	37748
CORE_MISSES_31	38768
CORE_MISSES_32	38430
CORE_MISSES_33	35318
CORE_MISSES_34	36975
CORE_MISSES_35	38139
CORE_MISSES_36	37125
CORE_MISSES_37	36099
CORE_MISSES_38	37402
CORE_MISSES_39	38048
CORE_MISSES_40	39084
CORE_MISSES_41	36920
CORE_MISSES_42	37267
CORE_MISSES_43	36605
CORE_MISSES_44	38168
CORE_MISSES_45	35375
CORE_MISSES_46	38755
CORE_MISSES_47	38020
CORE_MISSES_48	37342
CORE_MISSES_49	36141
CORE_MISSES_50	37011
CORE_MISSES_51	36860
CORE_MISSES_52	37342
CORE_MISSES_53	34617
CORE_MISSES_54	37179
CORE_MISSES_55	36211
CORE_MISSES_56	36704
CORE_MISSES_57	37064
CORE_MISSES_58	36218
CORE_MISSES_59	36403
L2_MISSES = 2895882
L2_total_cache_accesses = 4118862
L2_total_cache_misses = 2895882
L2_total_cache_miss_rate = 0.7031
L2_total_cache_pending_hits = 47083
L2_total_cache_reservation_fails = 1452718
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2646402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1315452
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3371
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 399
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 618
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5384
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 806515
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 25266
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 214629
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 104586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15899
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3190
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 219
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 221
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11397
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13950204
icnt_total_pkts_simt_to_mem=6428472
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6097
gpu_ipc_2 =     102.4980
gpu_tot_sim_cycle_stream_1 = 3826613
gpu_tot_sim_cycle_stream_2 = 3826588
gpu_sim_insn_1 = 21466144
gpu_sim_insn_2 = 392217696
gpu_sim_cycle = 3826614
gpu_sim_insn = 413683840
gpu_ipc =     108.1070
gpu_tot_sim_cycle = 3826614
gpu_tot_sim_insn = 413683840
gpu_tot_ipc =     108.1070
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15531274
gpu_stall_icnt2sh    = 3228987
gpu_total_sim_rate=87905

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6820021
	L1I_total_cache_misses = 23153
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1183
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1355
	L1D_cache_core[16]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[22]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[24]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366
	L1D_cache_core[28]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1138
	L1D_cache_core[29]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 30972, Miss = 30972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63863
	L1D_cache_core[31]: Access = 32512, Miss = 32512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49923
	L1D_cache_core[32]: Access = 32091, Miss = 32091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62175
	L1D_cache_core[33]: Access = 29647, Miss = 29647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83642
	L1D_cache_core[34]: Access = 30651, Miss = 30651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70890
	L1D_cache_core[35]: Access = 31857, Miss = 31857, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72167
	L1D_cache_core[36]: Access = 30687, Miss = 30687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66688
	L1D_cache_core[37]: Access = 30821, Miss = 30821, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61658
	L1D_cache_core[38]: Access = 30626, Miss = 30626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62611
	L1D_cache_core[39]: Access = 32687, Miss = 32687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41955
	L1D_cache_core[40]: Access = 31445, Miss = 31445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56505
	L1D_cache_core[41]: Access = 29753, Miss = 29753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82169
	L1D_cache_core[42]: Access = 31940, Miss = 31940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55243
	L1D_cache_core[43]: Access = 28375, Miss = 28375, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68708
	L1D_cache_core[44]: Access = 31575, Miss = 31575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69604
	L1D_cache_core[45]: Access = 29320, Miss = 29320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67258
	L1D_cache_core[46]: Access = 32471, Miss = 32471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54613
	L1D_cache_core[47]: Access = 31124, Miss = 31124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71394
	L1D_cache_core[48]: Access = 32332, Miss = 32332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50204
	L1D_cache_core[49]: Access = 29234, Miss = 29234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79137
	L1D_cache_core[50]: Access = 30920, Miss = 30920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57337
	L1D_cache_core[51]: Access = 29816, Miss = 29816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74518
	L1D_cache_core[52]: Access = 32301, Miss = 32301, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56802
	L1D_cache_core[53]: Access = 29156, Miss = 29156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80934
	L1D_cache_core[54]: Access = 28593, Miss = 28593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81281
	L1D_cache_core[55]: Access = 30285, Miss = 30285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51814
	L1D_cache_core[56]: Access = 31012, Miss = 31012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59021
	L1D_cache_core[57]: Access = 29228, Miss = 29228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77116
	L1D_cache_core[58]: Access = 31298, Miss = 31298, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62408
	L1D_cache_core[59]: Access = 28828, Miss = 28828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76249
	L1D_total_cache_accesses = 924409
	L1D_total_cache_misses = 924409
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1997432
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 581421
	L1C_total_cache_misses = 6758
	L1C_total_cache_miss_rate = 0.0116
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 2806830
	L1T_total_cache_misses = 1046410
	L1T_total_cache_miss_rate = 0.3728
	L1T_total_cache_pending_hits = 1760420
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 866715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1874619
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 574663
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6758
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1760420
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1046410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 122813
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6796868
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23153
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
688, 640, 701, 640, 702, 642, 702, 641, 683, 640, 683, 640, 663, 631, 663, 631, 631, 626, 631, 631, 702, 640, 701, 642, 631, 626, 631, 626, 631, 626, 631, 626, 
shader 0 total_cycles, active_cycles, idle cycles = 3826614, 10411, 3816203 
shader 1 total_cycles, active_cycles, idle cycles = 3826614, 10700, 3815913 
shader 2 total_cycles, active_cycles, idle cycles = 3826614, 9948, 3816666 
shader 3 total_cycles, active_cycles, idle cycles = 3826614, 11408, 3815205 
shader 4 total_cycles, active_cycles, idle cycles = 3826614, 9786, 3816828 
shader 5 total_cycles, active_cycles, idle cycles = 3826614, 11239, 3815374 
shader 6 total_cycles, active_cycles, idle cycles = 3826614, 10509, 3816104 
shader 7 total_cycles, active_cycles, idle cycles = 3826614, 11572, 3815041 
shader 8 total_cycles, active_cycles, idle cycles = 3826614, 10465, 3816148 
shader 9 total_cycles, active_cycles, idle cycles = 3826614, 11555, 3815058 
shader 10 total_cycles, active_cycles, idle cycles = 3826614, 11141, 3815473 
shader 11 total_cycles, active_cycles, idle cycles = 3826614, 11158, 3815456 
shader 12 total_cycles, active_cycles, idle cycles = 3826614, 10715, 3815899 
shader 13 total_cycles, active_cycles, idle cycles = 3826614, 11875, 3814739 
shader 14 total_cycles, active_cycles, idle cycles = 3826614, 11727, 3814886 
shader 15 total_cycles, active_cycles, idle cycles = 3826614, 12047, 3814567 
shader 16 total_cycles, active_cycles, idle cycles = 3826614, 10716, 3815898 
shader 17 total_cycles, active_cycles, idle cycles = 3826614, 11494, 3815119 
shader 18 total_cycles, active_cycles, idle cycles = 3826614, 11658, 3814955 
shader 19 total_cycles, active_cycles, idle cycles = 3826614, 11504, 3815109 
shader 20 total_cycles, active_cycles, idle cycles = 3826614, 11035, 3815579 
shader 21 total_cycles, active_cycles, idle cycles = 3826614, 11746, 3814867 
shader 22 total_cycles, active_cycles, idle cycles = 3826614, 11121, 3815492 
shader 23 total_cycles, active_cycles, idle cycles = 3826614, 12025, 3814588 
shader 24 total_cycles, active_cycles, idle cycles = 3826614, 11207, 3815406 
shader 25 total_cycles, active_cycles, idle cycles = 3826614, 11590, 3815023 
shader 26 total_cycles, active_cycles, idle cycles = 3826614, 11816, 3814797 
shader 27 total_cycles, active_cycles, idle cycles = 3826614, 11866, 3814748 
shader 28 total_cycles, active_cycles, idle cycles = 3826614, 11662, 3814952 
shader 29 total_cycles, active_cycles, idle cycles = 3826614, 10860, 3815753 
shader 30 total_cycles, active_cycles, idle cycles = 3826614, 208474, 3618140 
shader 31 total_cycles, active_cycles, idle cycles = 3826614, 219014, 3607600 
shader 32 total_cycles, active_cycles, idle cycles = 3826614, 215931, 3610683 
shader 33 total_cycles, active_cycles, idle cycles = 3826614, 199659, 3626954 
shader 34 total_cycles, active_cycles, idle cycles = 3826614, 206020, 3620593 
shader 35 total_cycles, active_cycles, idle cycles = 3826614, 213756, 3612858 
shader 36 total_cycles, active_cycles, idle cycles = 3826614, 206649, 3619964 
shader 37 total_cycles, active_cycles, idle cycles = 3826614, 207313, 3619300 
shader 38 total_cycles, active_cycles, idle cycles = 3826614, 205951, 3620662 
shader 39 total_cycles, active_cycles, idle cycles = 3826614, 220241, 3606372 
shader 40 total_cycles, active_cycles, idle cycles = 3826614, 211282, 3615331 
shader 41 total_cycles, active_cycles, idle cycles = 3826614, 199905, 3626708 
shader 42 total_cycles, active_cycles, idle cycles = 3826614, 214775, 3611838 
shader 43 total_cycles, active_cycles, idle cycles = 3826614, 191040, 3635574 
shader 44 total_cycles, active_cycles, idle cycles = 3826614, 211951, 3614663 
shader 45 total_cycles, active_cycles, idle cycles = 3826614, 197460, 3629153 
shader 46 total_cycles, active_cycles, idle cycles = 3826614, 218043, 3608571 
shader 47 total_cycles, active_cycles, idle cycles = 3826614, 208824, 3617789 
shader 48 total_cycles, active_cycles, idle cycles = 3826614, 217331, 3609282 
shader 49 total_cycles, active_cycles, idle cycles = 3826614, 196652, 3629962 
shader 50 total_cycles, active_cycles, idle cycles = 3826614, 208329, 3618284 
shader 51 total_cycles, active_cycles, idle cycles = 3826614, 200765, 3625849 
shader 52 total_cycles, active_cycles, idle cycles = 3826614, 216748, 3609866 
shader 53 total_cycles, active_cycles, idle cycles = 3826614, 195327, 3631287 
shader 54 total_cycles, active_cycles, idle cycles = 3826614, 191385, 3635228 
shader 55 total_cycles, active_cycles, idle cycles = 3826614, 203841, 3622772 
shader 56 total_cycles, active_cycles, idle cycles = 3826614, 208761, 3617853 
shader 57 total_cycles, active_cycles, idle cycles = 3826614, 196205, 3630409 
shader 58 total_cycles, active_cycles, idle cycles = 3826614, 209661, 3616952 
shader 59 total_cycles, active_cycles, idle cycles = 3826614, 193173, 3633441 
warps_exctd_sm 0 = 864 
warps_exctd_sm 1 = 832 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 896 
warps_exctd_sm 6 = 960 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 928 
warps_exctd_sm 10 = 960 
warps_exctd_sm 11 = 1024 
warps_exctd_sm 12 = 832 
warps_exctd_sm 13 = 928 
warps_exctd_sm 14 = 832 
warps_exctd_sm 15 = 960 
warps_exctd_sm 16 = 960 
warps_exctd_sm 17 = 896 
warps_exctd_sm 18 = 1024 
warps_exctd_sm 19 = 896 
warps_exctd_sm 20 = 832 
warps_exctd_sm 21 = 928 
warps_exctd_sm 22 = 1024 
warps_exctd_sm 23 = 832 
warps_exctd_sm 24 = 992 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 864 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 960 
warps_exctd_sm 29 = 800 
warps_exctd_sm 30 = 28544 
warps_exctd_sm 31 = 29824 
warps_exctd_sm 32 = 29184 
warps_exctd_sm 33 = 27808 
warps_exctd_sm 34 = 28128 
warps_exctd_sm 35 = 28992 
warps_exctd_sm 36 = 28288 
warps_exctd_sm 37 = 28608 
warps_exctd_sm 38 = 27936 
warps_exctd_sm 39 = 29696 
warps_exctd_sm 40 = 28608 
warps_exctd_sm 41 = 27328 
warps_exctd_sm 42 = 29024 
warps_exctd_sm 43 = 26112 
warps_exctd_sm 44 = 28640 
warps_exctd_sm 45 = 27136 
warps_exctd_sm 46 = 29088 
warps_exctd_sm 47 = 28480 
warps_exctd_sm 48 = 29600 
warps_exctd_sm 49 = 27328 
warps_exctd_sm 50 = 28192 
warps_exctd_sm 51 = 27616 
warps_exctd_sm 52 = 29216 
warps_exctd_sm 53 = 27072 
warps_exctd_sm 54 = 26272 
warps_exctd_sm 55 = 28288 
warps_exctd_sm 56 = 28128 
warps_exctd_sm 57 = 27136 
warps_exctd_sm 58 = 28480 
warps_exctd_sm 59 = 26976 
gpgpu_n_tot_thrd_icount = 417980832
gpgpu_n_tot_w_icount = 13061901
gpgpu_n_stall_shd_mem = 137864665
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3007105
gpgpu_n_mem_write_global = 57694
gpgpu_n_mem_texture = 1046410
gpgpu_n_mem_const = 4388
gpgpu_n_load_insn  = 29840192
gpgpu_n_store_insn = 845728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 13398944
gpgpu_n_const_mem_insn = 14244672
gpgpu_n_param_mem_insn = 4360800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116689935
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198219882	W0_Idle:68546321	W0_Scoreboard:179365399	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13062078
Warp Occupancy Distribution:
Stall:177529851	W0_Idle:51297124	W0_Scoreboard:96735	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:673130
Warp Occupancy Distribution:
Stall:20690031	W0_Idle:17249197	W0_Scoreboard:179268664	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12388948
warp_utilization0: 0.028446
warp_utilization1: 0.002932
warp_utilization2: 0.053960
traffic_breakdown_coretomem[CONST_ACC_R] = 35104 {8:4388,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6933720 {8:866715,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5354960 {40:20371,72:8372,136:28951,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 86125552 {40:2132826,72:3378,136:4186,}
traffic_breakdown_coretomem[INST_ACC_R] = 29040 {8:3630,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8371280 {8:1046410,}
traffic_breakdown_memtocore[CONST_ACC_R] = 315936 {72:4388,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 117873240 {136:866715,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 461552 {8:57694,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 86102640 {40:2132255,72:3377,136:4186,}
traffic_breakdown_memtocore[INST_ACC_R] = 493680 {136:3630,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 142311760 {136:1046410,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 939 
averagemflatency_1 = 970 
averagemflatency_2= 905 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 73 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 3826613 
mrq_lat_table:1389487 	49441 	92270 	172853 	409457 	710610 	945770 	749940 	201623 	5132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	28899 	29788 	39105 	154458 	613822 	1717720 	1378019 	150451 	2716 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	278969 	181100 	392003 	283417 	413284 	819210 	1134248 	564102 	51199 	1399 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2639805 	1257269 	152666 	7426 	164 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	26255 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	6591 	1058 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12         9        11        14 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9        10        13        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9         8        11        10        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        10        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10        11         9 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1277      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.178997  1.159919  1.155629  1.149251  1.156771  1.149726  1.171355  1.169970  1.151367  1.141852  1.151230  1.154031  1.169941  1.163093  1.177874  1.176719 
dram[1]:  1.156169  1.154883  1.156078  1.155070  1.147920  1.154211  1.160711  1.167182  1.143295  1.148637  1.149009  1.151902  1.158099  1.165075  1.172215  1.175696 
dram[2]:  1.149994  1.163665  1.146941  1.157877  1.152630  1.203066  1.158917  1.181193  1.134682  1.141850  1.144717  1.155513  1.162017  1.180524  1.165678  1.190686 
dram[3]:  1.147277  1.154870  1.154965  1.158418  1.146827  1.157538  1.158637  1.177559  1.139824  1.151242  1.150084  1.146790  1.158219  1.157059  1.172205  1.184057 
dram[4]:  1.159973  1.155447  1.161243  1.149619  1.154594  1.159498  1.175530  1.164219  1.138134  1.136739  1.195267  1.151188  1.162965  1.159292  1.180090  1.188663 
dram[5]:  1.154116  1.156988  1.157895  1.156187  1.153087  1.157352  1.159620  1.170693  1.142591  1.147987  1.146432  1.146020  1.161834  1.156735  1.169022  1.187411 
average row locality = 4726583/4075203 = 1.159840
average row locality_1 = 3577888/3133600 = 1.141782
average row locality_2 = 1148695/941603 = 1.219936
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33133     30201     30238     28879     32286     30130     32303     31014     31467     29000     29354     28536     30900     28987     31436     30106 
dram[1]:     29778     28539     29646     28736     30175     30165     30858     30702     29780     29424     28135     27891     28988     29134     30352     30202 
dram[2]:     30548     31618     29084     30797     31380     34860     30707     33155     29590     30173     28383     29862     29869     31490     29779     32528 
dram[3]:     28223     29153     29568     29274     29961     31381     30406     31866     28981     29584     28662     28194     29193     28687     30448     30932 
dram[4]:     31235     29698     31438     29121     31591     31488     32542     30723     30045     29082     32584     28844     30248     29206     31950     31341 
dram[5]:     29573     29279     29908     29513     30438     30921     30555     31509     29714     28997     28314     27693     29757     28517     29867     31263 
total reads: 2895765
bank skew: 34860/27693 = 1.26
chip skew: 493823/472505 = 1.05
number of total write accesses:
dram[0]:     21194     18477     17783     16621     19366     17525     20292     19168     21129     18718     20340     19489     21265     19294     20588     19276 
dram[1]:     17966     16856     17250     16366     17435     17572     18840     18777     19472     19179     19119     18882     19297     19433     19542     19363 
dram[2]:     18601     19681     16734     18276     18630     21953     18841     21161     19308     19898     19371     20851     20193     21754     18972     21572 
dram[3]:     16538     17364     17200     16882     17380     18620     18485     19956     18683     19315     19668     19165     19546     18963     19612     20031 
dram[4]:     19370     17896     18845     16760     18777     18871     20532     18903     19729     18877     23539     19820     20548     19498     21006     20395 
dram[5]:     17815     17440     17546     17101     17693     18241     18621     19622     19406     18796     19287     18683     20052     18790     19018     20330 
total reads: 1830885
bank skew: 23539/16366 = 1.44
chip skew: 315796/295349 = 1.07
average mf latency per bank:
dram[0]:       1022       912      1038       938       934       833       818       723       746       633       727       639       804       704       912       813
dram[1]:        829       866       857       901       788       800       676       690       589       601       574       584       644       651       730       751
dram[2]:        960      1214      1002      1225       892      1611       786      1000       700       890       688       878       777      1001       876      1110
dram[3]:        866       869       874       881       797       824       689       701       603       623       594       600       650       668       760       795
dram[4]:       1091       961      1091       975      1004       902       880       773       787       681       862       679       867       767       979       887
dram[5]:        859       875       886       892       793       812       694       715       617       621       604       596       669       669       765       790
maximum mf latency per bank:
dram[0]:       7824      7236      6055      8219      8554     10170      6190      6494      7994      8745      7174      7468     10329      8141      8305      7250
dram[1]:       7747      9855      8915      8444     10361      7548      8527      6944      6936      9133      9002      8333     10709      6130      6853      8566
dram[2]:       6718      7996     10282      7903      9756      7464      7310      8390      8053      6803     10502      7130      7885      8490      5547      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6186      7622      7499      9555      6798      8340      8950      7326      7919
dram[4]:       7978      6390      7005      6415      8241      8292      8250      7382      6539      7841      9136      8185      7988      9915      6859      7871
dram[5]:       5662      7987      8207      9993      7620      6840      6949      5564      6148      7621      8204      6610      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2082050 n_act=687551 n_pre=687539 n_req=494151 n_req_1=302463 n_req_2=191688 n_req_3=0 n_rd=975908 n_write=618082 bw_util=0.3901 bw_util_1=0.2395 bw_util_2=0.1506 bw_util_3=0 blp=10.688184 blp_1= 3.992521 blp_2= 2.694142 blp_3= -nan
 n_activity=5042994 dram_eff=0.3908 dram_eff_1=0.2399 dram_eff_2=0.1509 dram_eff_3=0
bk0: 66266a 1685129i bk1: 60398a 1931105i bk2: 60475a 1929502i bk3: 57758a 2008924i bk4: 64570a 1569918i bk5: 60260a 1765562i bk6: 64606a 1391997i bk7: 62026a 1485604i bk8: 62926a 1727963i bk9: 58000a 1949750i bk10: 58708a 1729226i bk11: 57072a 1765186i bk12: 61796a 1465908i bk13: 57971a 1659834i bk14: 62868a 1395790i bk15: 60208a 1515413i 
bw_dist = 0.240	0.151	0.000	0.608	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9381
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2191516 n_act=663459 n_pre=663447 n_req=478592 n_req_1=287281 n_req_2=191311 n_req_3=0 n_rd=944970 n_write=587738 bw_util=0.3778 bw_util_1=0.2275 bw_util_2=0.1503 bw_util_3=0 blp=10.127587 blp_1= 3.859488 blp_2= 2.657140 blp_3= -nan
 n_activity=5017090 dram_eff=0.3804 dram_eff_1=0.229 dram_eff_2=0.1514 dram_eff_3=0
bk0: 59556a 2144034i bk1: 57078a 2201996i bk2: 59288a 2079212i bk3: 57470a 2138213i bk4: 60348a 1918407i bk5: 60330a 1853119i bk6: 61714a 1672022i bk7: 61402a 1626134i bk8: 59560a 2003895i bk9: 58840a 1961098i bk10: 56266a 1947585i bk11: 55780a 1927449i bk12: 57968a 1797486i bk13: 58264a 1713985i bk14: 60702a 1627638i bk15: 60404a 1602863i 
bw_dist = 0.227	0.150	0.000	0.615	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3969
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2041985 n_act=696474 n_pre=696461 n_req=500061 n_req_1=307717 n_req_2=192344 n_req_3=0 n_rd=987606 n_write=628604 bw_util=0.3948 bw_util_1=0.2437 bw_util_2=0.1511 bw_util_3=0 blp=10.898573 blp_1= 4.047317 blp_2= 2.709579 blp_3= -nan
 n_activity=5048653 dram_eff=0.395 dram_eff_1=0.2438 dram_eff_2=0.1512 dram_eff_3=0
bk0: 61090a 1967852i bk1: 63236a 1774515i bk2: 58168a 2040696i bk3: 61590a 1807471i bk4: 62756a 1667409i bk5: 69716a 1180876i bk6: 61410a 1524052i bk7: 66308a 1154459i bk8: 59178a 1926985i bk9: 60340a 1789370i bk10: 56764a 1823681i bk11: 59720a 1565655i bk12: 59736a 1557783i bk13: 62980a 1289061i bk14: 59558a 1562222i bk15: 65056a 1175358i 
bw_dist = 0.244	0.151	0.000	0.605	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5801
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2176366 n_act=666932 n_pre=666916 n_req=480589 n_req_1=289317 n_req_2=191272 n_req_3=0 n_rd=949025 n_write=591891 bw_util=0.3794 bw_util_1=0.2291 bw_util_2=0.1503 bw_util_3=0 blp=10.203201 blp_1= 3.876537 blp_2= 2.659738 blp_3= -nan
 n_activity=5021131 dram_eff=0.3817 dram_eff_1=0.2305 dram_eff_2=0.1512 dram_eff_3=0
bk0: 56446a 2312581i bk1: 58306a 2145673i bk2: 59136a 2098274i bk3: 58548a 2064353i bk4: 59922a 1919752i bk5: 62762a 1707952i bk6: 60812a 1709217i bk7: 63732a 1464759i bk8: 57962a 2062200i bk9: 59168a 1924803i bk10: 57324a 1873156i bk11: 56388a 1871061i bk12: 58386a 1748948i bk13: 57373a 1774928i bk14: 60896a 1588470i bk15: 61864a 1502714i 
bw_dist = 0.229	0.150	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6333
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2060979 n_act=692077 n_pre=692066 n_req=497385 n_req_1=305288 n_req_2=192097 n_req_3=0 n_rd=982228 n_write=623780 bw_util=0.3927 bw_util_1=0.2417 bw_util_2=0.151 bw_util_3=0 blp=10.800326 blp_1= 4.026787 blp_2= 2.710828 blp_3= -nan
 n_activity=5044077 dram_eff=0.3932 dram_eff_1=0.2421 dram_eff_2=0.1512 dram_eff_3=0
bk0: 62470a 1900445i bk1: 59394a 2014919i bk2: 62874a 1784309i bk3: 58236a 1993225i bk4: 63180a 1644078i bk5: 62974a 1567792i bk6: 65084a 1349353i bk7: 61446a 1486489i bk8: 60088a 1898283i bk9: 58162a 1913225i bk10: 65162a 1343528i bk11: 57686a 1700014i bk12: 60496a 1521512i bk13: 58408a 1600719i bk14: 63894a 1313184i bk15: 62674a 1346964i 
bw_dist = 0.242	0.151	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2934
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5051130 n_nop=2168242 n_act=668682 n_pre=668669 n_req=481938 n_req_1=290361 n_req_2=191577 n_req_3=0 n_rd=951624 n_write=593913 bw_util=0.3805 bw_util_1=0.2299 bw_util_2=0.1505 bw_util_3=0 blp=10.251530 blp_1= 3.891851 blp_2= 2.658915 blp_3= -nan
 n_activity=5023252 dram_eff=0.3826 dram_eff_1=0.2312 dram_eff_2=0.1514 dram_eff_3=0
bk0: 59146a 2147148i bk1: 58556a 2124415i bk2: 59816a 2031184i bk3: 59026a 2035380i bk4: 60876a 1862476i bk5: 61840a 1728833i bk6: 61110a 1678302i bk7: 63014a 1494574i bk8: 59426a 1978950i bk9: 57994a 1987608i bk10: 56628a 1914831i bk11: 55386a 1928556i bk12: 59514a 1669254i bk13: 57034a 1779758i bk14: 59734a 1675899i bk15: 62524a 1460463i 
bw_dist = 0.230	0.151	0.000	0.614	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7389

========= L2 cache stats =========
L2_cache_bank[0]: Access = 353217, Miss = 251130, Miss_rate = 0.711, Pending_hits = 4671, Reservation_fails = 180189
L2_cache_bank[1]: Access = 332307, Miss = 236864, Miss_rate = 0.713, Pending_hits = 3838, Reservation_fails = 101982
L2_cache_bank[2]: Access = 339127, Miss = 237721, Miss_rate = 0.701, Pending_hits = 3454, Reservation_fails = 97427
L2_cache_bank[3]: Access = 332383, Miss = 234801, Miss_rate = 0.706, Pending_hits = 3374, Reservation_fails = 104951
L2_cache_bank[4]: Access = 335486, Miss = 239355, Miss_rate = 0.713, Pending_hits = 3802, Reservation_fails = 84274
L2_cache_bank[5]: Access = 374847, Miss = 254498, Miss_rate = 0.679, Pending_hits = 4772, Reservation_fails = 192968
L2_cache_bank[6]: Access = 334199, Miss = 235447, Miss_rate = 0.705, Pending_hits = 3380, Reservation_fails = 93734
L2_cache_bank[7]: Access = 343430, Miss = 239073, Miss_rate = 0.696, Pending_hits = 3610, Reservation_fails = 115598
L2_cache_bank[8]: Access = 353750, Miss = 251649, Miss_rate = 0.711, Pending_hits = 4842, Reservation_fails = 159541
L2_cache_bank[9]: Access = 339649, Miss = 239521, Miss_rate = 0.705, Pending_hits = 3970, Reservation_fails = 92092
L2_cache_bank[10]: Access = 338031, Miss = 238126, Miss_rate = 0.704, Pending_hits = 3534, Reservation_fails = 103227
L2_cache_bank[11]: Access = 342436, Miss = 237697, Miss_rate = 0.694, Pending_hits = 3836, Reservation_fails = 126735
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353217, Miss = 251130 (0.711), PendingHit = 4671 (0.0132)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332307, Miss = 236864 (0.713), PendingHit = 3838 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 339127, Miss = 237721 (0.701), PendingHit = 3454 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332383, Miss = 234801 (0.706), PendingHit = 3374 (0.0102)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 335486, Miss = 239355 (0.713), PendingHit = 3802 (0.0113)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 374847, Miss = 254498 (0.679), PendingHit = 4772 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 334199, Miss = 235447 (0.705), PendingHit = 3380 (0.0101)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 343430, Miss = 239073 (0.696), PendingHit = 3610 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353750, Miss = 251649 (0.711), PendingHit = 4842 (0.0137)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 339649, Miss = 239521 (0.705), PendingHit = 3970 (0.0117)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 338031, Miss = 238126 (0.704), PendingHit = 3534 (0.0105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 342436, Miss = 237697 (0.694), PendingHit = 3836 (0.0112)
L2 Cache Total Miss Rate = 0.703
Stream 1: L2 Cache Miss Rate = 0.832
Stream 2: L2 Cache Miss Rate = 0.563
Stream 1: Accesses  = 2143027
Stream 1: Misses  = 1782544
Stream 2: Accesses  = 1975835
Stream 2: Misses  = 1113338
Stream 1+2: Accesses  = 4118862
Stream 1+2: Misses  = 2895882
Total Accesses  = 4118862
MPKI-CORES
CORE_L2MPKI_0	77.647
CORE_L2MPKI_1	81.852
CORE_L2MPKI_2	76.000
CORE_L2MPKI_3	82.074
CORE_L2MPKI_4	77.242
CORE_L2MPKI_5	82.404
CORE_L2MPKI_6	79.132
CORE_L2MPKI_7	82.435
CORE_L2MPKI_8	78.374
CORE_L2MPKI_9	83.831
CORE_L2MPKI_10	81.319
CORE_L2MPKI_11	83.653
CORE_L2MPKI_12	81.473
CORE_L2MPKI_13	85.022
CORE_L2MPKI_14	82.993
CORE_L2MPKI_15	87.927
CORE_L2MPKI_16	81.222
CORE_L2MPKI_17	86.272
CORE_L2MPKI_18	83.562
CORE_L2MPKI_19	86.960
CORE_L2MPKI_20	84.013
CORE_L2MPKI_21	84.964
CORE_L2MPKI_22	82.409
CORE_L2MPKI_23	87.695
CORE_L2MPKI_24	83.073
CORE_L2MPKI_25	84.824
CORE_L2MPKI_26	86.736
CORE_L2MPKI_27	85.133
CORE_L2MPKI_28	82.648
CORE_L2MPKI_29	84.203
CORE_L2MPKI_30	2.860
CORE_L2MPKI_31	2.796
CORE_L2MPKI_32	2.811
CORE_L2MPKI_33	2.794
CORE_L2MPKI_34	2.834
CORE_L2MPKI_35	2.818
CORE_L2MPKI_36	2.837
CORE_L2MPKI_37	2.750
CORE_L2MPKI_38	2.868
CORE_L2MPKI_39	2.728
CORE_L2MPKI_40	2.921
CORE_L2MPKI_41	2.917
CORE_L2MPKI_42	2.740
CORE_L2MPKI_43	3.026
CORE_L2MPKI_44	2.844
CORE_L2MPKI_45	2.830
CORE_L2MPKI_46	2.806
CORE_L2MPKI_47	2.875
CORE_L2MPKI_48	2.714
CORE_L2MPKI_49	2.903
CORE_L2MPKI_50	2.806
CORE_L2MPKI_51	2.900
CORE_L2MPKI_52	2.721
CORE_L2MPKI_53	2.799
CORE_L2MPKI_54	3.068
CORE_L2MPKI_55	2.806
CORE_L2MPKI_56	2.776
CORE_L2MPKI_57	2.984
CORE_L2MPKI_58	2.728
CORE_L2MPKI_59	2.977
Avg_MPKI_Stream1= 82.903
Avg_MPKI_Stream2= 2.841
MISSES-CORES
CORE_MISSES_0	51550
CORE_MISSES_1	55866
CORE_MISSES_2	48256
CORE_MISSES_3	59697
CORE_MISSES_4	48246
CORE_MISSES_5	59078
CORE_MISSES_6	53022
CORE_MISSES_7	60836
CORE_MISSES_8	52304
CORE_MISSES_9	61791
CORE_MISSES_10	57774
CORE_MISSES_11	59510
CORE_MISSES_12	55683
CORE_MISSES_13	64407
CORE_MISSES_14	62100
CORE_MISSES_15	67567
CORE_MISSES_16	55496
CORE_MISSES_17	63264
CORE_MISSES_18	62117
CORE_MISSES_19	63816
CORE_MISSES_20	59140
CORE_MISSES_21	63659
CORE_MISSES_22	58406
CORE_MISSES_23	67288
CORE_MISSES_24	59366
CORE_MISSES_25	62688
CORE_MISSES_26	65389
CORE_MISSES_27	64415
CORE_MISSES_28	61477
CORE_MISSES_29	58336
CORE_MISSES_30	37748
CORE_MISSES_31	38768
CORE_MISSES_32	38430
CORE_MISSES_33	35318
CORE_MISSES_34	36975
CORE_MISSES_35	38139
CORE_MISSES_36	37125
CORE_MISSES_37	36099
CORE_MISSES_38	37402
CORE_MISSES_39	38048
CORE_MISSES_40	39084
CORE_MISSES_41	36920
CORE_MISSES_42	37267
CORE_MISSES_43	36605
CORE_MISSES_44	38168
CORE_MISSES_45	35375
CORE_MISSES_46	38755
CORE_MISSES_47	38020
CORE_MISSES_48	37342
CORE_MISSES_49	36141
CORE_MISSES_50	37011
CORE_MISSES_51	36860
CORE_MISSES_52	37342
CORE_MISSES_53	34617
CORE_MISSES_54	37179
CORE_MISSES_55	36211
CORE_MISSES_56	36704
CORE_MISSES_57	37064
CORE_MISSES_58	36218
CORE_MISSES_59	36403
L2_MISSES = 2895882
L2_total_cache_accesses = 4118862
L2_total_cache_misses = 2895882
L2_total_cache_miss_rate = 0.7031
L2_total_cache_pending_hits = 47083
L2_total_cache_reservation_fails = 1452718
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2646402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1315452
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3371
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 399
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 618
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5384
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 806515
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 25266
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 214629
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 104586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15899
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3190
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 219
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 221
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11397
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13950204
icnt_total_pkts_simt_to_mem=6428472
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6079
gpu_ipc_2 =     102.1461
gpu_tot_sim_cycle_stream_1 = 4135164
gpu_tot_sim_cycle_stream_2 = 4135137
gpu_sim_insn_1 = 23189728
gpu_sim_insn_2 = 422388288
gpu_sim_cycle = 4135165
gpu_sim_insn = 445578016
gpu_ipc =     107.7534
gpu_tot_sim_cycle = 4135165
gpu_tot_sim_insn = 445578016
gpu_tot_ipc =     107.7534
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16947619
gpu_stall_icnt2sh    = 3455308
gpu_total_sim_rate=87729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7345675
	L1I_total_cache_misses = 24805
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1183
	L1D_cache_core[4]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1355
	L1D_cache_core[16]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[22]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366
	L1D_cache_core[28]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1138
	L1D_cache_core[29]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 33333, Miss = 33333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70496
	L1D_cache_core[31]: Access = 34871, Miss = 34871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55462
	L1D_cache_core[32]: Access = 34435, Miss = 34435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67552
	L1D_cache_core[33]: Access = 31811, Miss = 31811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89171
	L1D_cache_core[34]: Access = 33145, Miss = 33145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74965
	L1D_cache_core[35]: Access = 33844, Miss = 33844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82426
	L1D_cache_core[36]: Access = 33124, Miss = 33124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73616
	L1D_cache_core[37]: Access = 33711, Miss = 33711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61799
	L1D_cache_core[38]: Access = 33108, Miss = 33108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69217
	L1D_cache_core[39]: Access = 35191, Miss = 35191, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47618
	L1D_cache_core[40]: Access = 33942, Miss = 33942, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61136
	L1D_cache_core[41]: Access = 31998, Miss = 31998, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96394
	L1D_cache_core[42]: Access = 34328, Miss = 34328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60779
	L1D_cache_core[43]: Access = 30961, Miss = 30961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73203
	L1D_cache_core[44]: Access = 33893, Miss = 33893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77196
	L1D_cache_core[45]: Access = 32251, Miss = 32251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69058
	L1D_cache_core[46]: Access = 34952, Miss = 34952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60868
	L1D_cache_core[47]: Access = 33134, Miss = 33134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82621
	L1D_cache_core[48]: Access = 33884, Miss = 33884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65458
	L1D_cache_core[49]: Access = 31517, Miss = 31517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84744
	L1D_cache_core[50]: Access = 33157, Miss = 33157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61798
	L1D_cache_core[51]: Access = 32480, Miss = 32480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76099
	L1D_cache_core[52]: Access = 34552, Miss = 34552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64260
	L1D_cache_core[53]: Access = 31633, Miss = 31633, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86898
	L1D_cache_core[54]: Access = 30649, Miss = 30649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87906
	L1D_cache_core[55]: Access = 33154, Miss = 33154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53439
	L1D_cache_core[56]: Access = 32868, Miss = 32868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67523
	L1D_cache_core[57]: Access = 31638, Miss = 31638, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80967
	L1D_cache_core[58]: Access = 33149, Miss = 33149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78953
	L1D_cache_core[59]: Access = 31733, Miss = 31733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76249
	L1D_total_cache_accesses = 995378
	L1D_total_cache_misses = 995378
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2187545
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 625945
	L1C_total_cache_misses = 6833
	L1C_total_cache_miss_rate = 0.0109
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 3022740
	L1T_total_cache_misses = 1127976
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 1894764
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 933246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2055265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 619112
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6833
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1894764
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1127976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 132280
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7320870
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24805
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
854, 640, 858, 640, 859, 642, 859, 641, 840, 640, 840, 640, 820, 631, 821, 631, 631, 626, 631, 631, 872, 640, 858, 642, 631, 626, 631, 626, 631, 626, 631, 626, 
shader 0 total_cycles, active_cycles, idle cycles = 4135165, 11207, 4123957 
shader 1 total_cycles, active_cycles, idle cycles = 4135165, 11671, 4123493 
shader 2 total_cycles, active_cycles, idle cycles = 4135165, 10934, 4124230 
shader 3 total_cycles, active_cycles, idle cycles = 4135165, 12303, 4122862 
shader 4 total_cycles, active_cycles, idle cycles = 4135165, 10781, 4124383 
shader 5 total_cycles, active_cycles, idle cycles = 4135165, 12114, 4123051 
shader 6 total_cycles, active_cycles, idle cycles = 4135165, 11322, 4123842 
shader 7 total_cycles, active_cycles, idle cycles = 4135165, 12484, 4122681 
shader 8 total_cycles, active_cycles, idle cycles = 4135165, 11240, 4123924 
shader 9 total_cycles, active_cycles, idle cycles = 4135165, 12449, 4122716 
shader 10 total_cycles, active_cycles, idle cycles = 4135165, 12039, 4123126 
shader 11 total_cycles, active_cycles, idle cycles = 4135165, 12020, 4123145 
shader 12 total_cycles, active_cycles, idle cycles = 4135165, 11591, 4123573 
shader 13 total_cycles, active_cycles, idle cycles = 4135165, 12761, 4122404 
shader 14 total_cycles, active_cycles, idle cycles = 4135165, 12640, 4122524 
shader 15 total_cycles, active_cycles, idle cycles = 4135165, 12845, 4122320 
shader 16 total_cycles, active_cycles, idle cycles = 4135165, 11623, 4123542 
shader 17 total_cycles, active_cycles, idle cycles = 4135165, 12379, 4122785 
shader 18 total_cycles, active_cycles, idle cycles = 4135165, 12592, 4122572 
shader 19 total_cycles, active_cycles, idle cycles = 4135165, 12402, 4122763 
shader 20 total_cycles, active_cycles, idle cycles = 4135165, 11939, 4123225 
shader 21 total_cycles, active_cycles, idle cycles = 4135165, 12606, 4122559 
shader 22 total_cycles, active_cycles, idle cycles = 4135165, 11942, 4123223 
shader 23 total_cycles, active_cycles, idle cycles = 4135165, 13111, 4122053 
shader 24 total_cycles, active_cycles, idle cycles = 4135165, 12076, 4123089 
shader 25 total_cycles, active_cycles, idle cycles = 4135165, 12495, 4122670 
shader 26 total_cycles, active_cycles, idle cycles = 4135165, 12795, 4122370 
shader 27 total_cycles, active_cycles, idle cycles = 4135165, 12785, 4122379 
shader 28 total_cycles, active_cycles, idle cycles = 4135165, 12600, 4122564 
shader 29 total_cycles, active_cycles, idle cycles = 4135165, 11785, 4123380 
shader 30 total_cycles, active_cycles, idle cycles = 4135165, 224381, 3910784 
shader 31 total_cycles, active_cycles, idle cycles = 4135165, 234873, 3900292 
shader 32 total_cycles, active_cycles, idle cycles = 4135165, 231777, 3903388 
shader 33 total_cycles, active_cycles, idle cycles = 4135165, 214188, 3920977 
shader 34 total_cycles, active_cycles, idle cycles = 4135165, 222778, 3912386 
shader 35 total_cycles, active_cycles, idle cycles = 4135165, 227250, 3907915 
shader 36 total_cycles, active_cycles, idle cycles = 4135165, 223143, 3912021 
shader 37 total_cycles, active_cycles, idle cycles = 4135165, 226807, 3908358 
shader 38 total_cycles, active_cycles, idle cycles = 4135165, 222689, 3912476 
shader 39 total_cycles, active_cycles, idle cycles = 4135165, 237161, 3898003 
shader 40 total_cycles, active_cycles, idle cycles = 4135165, 228135, 3907030 
shader 41 total_cycles, active_cycles, idle cycles = 4135165, 214588, 3920576 
shader 42 total_cycles, active_cycles, idle cycles = 4135165, 230824, 3904340 
shader 43 total_cycles, active_cycles, idle cycles = 4135165, 208447, 3926718 
shader 44 total_cycles, active_cycles, idle cycles = 4135165, 227547, 3907618 
shader 45 total_cycles, active_cycles, idle cycles = 4135165, 217204, 3917961 
shader 46 total_cycles, active_cycles, idle cycles = 4135165, 234531, 3900634 
shader 47 total_cycles, active_cycles, idle cycles = 4135165, 222311, 3912853 
shader 48 total_cycles, active_cycles, idle cycles = 4135165, 227603, 3907561 
shader 49 total_cycles, active_cycles, idle cycles = 4135165, 212031, 3923133 
shader 50 total_cycles, active_cycles, idle cycles = 4135165, 223357, 3911807 
shader 51 total_cycles, active_cycles, idle cycles = 4135165, 218765, 3916400 
shader 52 total_cycles, active_cycles, idle cycles = 4135165, 231897, 3903267 
shader 53 total_cycles, active_cycles, idle cycles = 4135165, 212024, 3923141 
shader 54 total_cycles, active_cycles, idle cycles = 4135165, 205299, 3929865 
shader 55 total_cycles, active_cycles, idle cycles = 4135165, 223051, 3912113 
shader 56 total_cycles, active_cycles, idle cycles = 4135165, 221276, 3913888 
shader 57 total_cycles, active_cycles, idle cycles = 4135165, 212368, 3922797 
shader 58 total_cycles, active_cycles, idle cycles = 4135165, 221845, 3913319 
shader 59 total_cycles, active_cycles, idle cycles = 4135165, 212815, 3922350 
warps_exctd_sm 0 = 864 
warps_exctd_sm 1 = 832 
warps_exctd_sm 2 = 832 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 896 
warps_exctd_sm 5 = 896 
warps_exctd_sm 6 = 960 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 928 
warps_exctd_sm 10 = 960 
warps_exctd_sm 11 = 1024 
warps_exctd_sm 12 = 832 
warps_exctd_sm 13 = 928 
warps_exctd_sm 14 = 1024 
warps_exctd_sm 15 = 960 
warps_exctd_sm 16 = 960 
warps_exctd_sm 17 = 896 
warps_exctd_sm 18 = 1024 
warps_exctd_sm 19 = 896 
warps_exctd_sm 20 = 832 
warps_exctd_sm 21 = 928 
warps_exctd_sm 22 = 1024 
warps_exctd_sm 23 = 1280 
warps_exctd_sm 24 = 992 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 864 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 960 
warps_exctd_sm 29 = 800 
warps_exctd_sm 30 = 30784 
warps_exctd_sm 31 = 31968 
warps_exctd_sm 32 = 31392 
warps_exctd_sm 33 = 29856 
warps_exctd_sm 34 = 30432 
warps_exctd_sm 35 = 30816 
warps_exctd_sm 36 = 30496 
warps_exctd_sm 37 = 31136 
warps_exctd_sm 38 = 30208 
warps_exctd_sm 39 = 32000 
warps_exctd_sm 40 = 30912 
warps_exctd_sm 41 = 29280 
warps_exctd_sm 42 = 31296 
warps_exctd_sm 43 = 28544 
warps_exctd_sm 44 = 30816 
warps_exctd_sm 45 = 29696 
warps_exctd_sm 46 = 31392 
warps_exctd_sm 47 = 30272 
warps_exctd_sm 48 = 31136 
warps_exctd_sm 49 = 29440 
warps_exctd_sm 50 = 30240 
warps_exctd_sm 51 = 29920 
warps_exctd_sm 52 = 31264 
warps_exctd_sm 53 = 29344 
warps_exctd_sm 54 = 28288 
warps_exctd_sm 55 = 30816 
warps_exctd_sm 56 = 29984 
warps_exctd_sm 57 = 29312 
warps_exctd_sm 58 = 30240 
warps_exctd_sm 59 = 29504 
gpgpu_n_tot_thrd_icount = 450202720
gpgpu_n_tot_w_icount = 14068835
gpgpu_n_stall_shd_mem = 149085538
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3252207
gpgpu_n_mem_write_global = 62132
gpgpu_n_mem_texture = 1127976
gpgpu_n_mem_const = 4448
gpgpu_n_load_insn  = 32147392
gpgpu_n_store_insn = 910784
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 14429632
gpgpu_n_const_mem_insn = 15340416
gpgpu_n_param_mem_insn = 4689824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126133060
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218355614	W0_Idle:70055740	W0_Scoreboard:193739426	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14069020
Warp Occupancy Distribution:
Stall:195834137	W0_Idle:51440707	W0_Scoreboard:107980	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:727076
Warp Occupancy Distribution:
Stall:22521477	W0_Idle:18615033	W0_Scoreboard:193631446	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13341944
warp_utilization0: 0.028352
warp_utilization1: 0.002930
warp_utilization2: 0.053774
traffic_breakdown_coretomem[CONST_ACC_R] = 35584 {8:4448,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7465968 {8:933246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5766880 {40:21938,72:9016,136:31178,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 93292808 {40:2311032,72:3544,136:4385,}
traffic_breakdown_coretomem[INST_ACC_R] = 31200 {8:3900,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9023808 {8:1127976,}
traffic_breakdown_memtocore[CONST_ACC_R] = 320256 {72:4448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 126921456 {136:933246,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 497056 {8:62132,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 93267344 {40:2310399,72:3542,136:4385,}
traffic_breakdown_memtocore[INST_ACC_R] = 530400 {136:3900,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 153404736 {136:1127976,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 941 
averagemflatency_1 = 970 
averagemflatency_2= 909 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 4135164 
mrq_lat_table:1501058 	53423 	99795 	186940 	442378 	769062 	1023662 	812689 	218401 	5554 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	30796 	31760 	41851 	165834 	657142 	1856609 	1496668 	162470 	2942 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	297489 	194061 	422455 	307228 	447023 	886641 	1227695 	610951 	55307 	1535 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2859584 	1353227 	163220 	7799 	165 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30693 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	7087 	1179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        11        14 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9        15        13        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9         8        11        10        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        12        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10        11         9 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.178023  1.159590  1.154921  1.149651  1.157415  1.149291  1.171879  1.169668  1.150844  1.141542  1.151558  1.154876  1.170184  1.163594  1.179250  1.176995 
dram[1]:  1.155499  1.154341  1.155883  1.153595  1.147488  1.154473  1.161190  1.166991  1.142912  1.149158  1.149378  1.151560  1.158149  1.165560  1.172888  1.176618 
dram[2]:  1.150601  1.162909  1.146464  1.157395  1.153165  1.202618  1.159371  1.180823  1.135099  1.143572  1.144891  1.154521  1.161177  1.180513  1.165960  1.191082 
dram[3]:  1.147272  1.153770  1.154898  1.158009  1.147063  1.157674  1.160061  1.177151  1.139270  1.150861  1.150270  1.146794  1.159134  1.157297  1.173633  1.183448 
dram[4]:  1.159179  1.155819  1.159747  1.148114  1.153304  1.159363  1.174828  1.164066  1.137461  1.137956  1.192196  1.152294  1.162654  1.158897  1.181558  1.188712 
dram[5]:  1.153230  1.157099  1.158318  1.155313  1.152349  1.157270  1.161151  1.170206  1.142168  1.148276  1.148462  1.145742  1.163516  1.158233  1.169391  1.187343 
average row locality = 5112962/4408381 = 1.159828
average row locality_1 = 3875358/3393808 = 1.141891
average row locality_2 = 1237604/1014573 = 1.219827
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     35721     32718     32577     31232     34880     32602     34827     33293     33883     31328     31747     31023     33478     31498     34051     32669 
dram[1]:     32288     30912     32141     31099     32543     32615     33121     33023     32147     31736     30537     30250     31504     31618     32806     32679 
dram[2]:     33058     34144     31487     33265     33802     37559     32996     35530     31893     32570     30692     32236     32385     34162     32245     35061 
dram[3]:     30741     31542     32005     31696     32464     33909     32763     34203     31302     31868     31109     30525     31772     31117     32978     33328 
dram[4]:     33780     32165     33892     31501     34098     33988     34989     32995     32292     31357     35141     31321     32768     31699     34588     33905 
dram[5]:     32001     31790     32384     31973     32755     33446     32854     33790     32024     31396     30729     29993     32342     30995     32318     33760 
total reads: 3129982
bank skew: 37559/29993 = 1.25
chip skew: 533085/511019 = 1.04
number of total write accesses:
dram[0]:     22784     19991     19145     17966     21002     19046     22132     20755     22873     20369     21990     21234     22961     20944     22270     20913 
dram[1]:     19461     18241     18756     17750     18853     19065     20411     20389     21163     20815     20754     20506     20959     21042     21114     20943 
dram[2]:     20095     21201     18150     19746     20105     23715     20422     22844     20922     21617     20930     22471     21835     23545     20538     23196 
dram[3]:     18041     18767     18650     18308     18921     20225     20152     21602     20332     20922     21364     20747     21241     20532     21238     21539 
dram[4]:     20917     19351     20296     18140     20349     20433     22278     20495     21312     20486     25362     21552     22186     21106     22740     22040 
dram[5]:     19267     18943     19022     18566     19065     19822     20230     21208     21017     20522     20969     20219     21765     20390     20550     21929 
total reads: 1983037
bank skew: 25362/17750 = 1.43
chip skew: 341332/320222 = 1.07
average mf latency per bank:
dram[0]:       1030       919      1038       934       932       828       821       723       752       637       746       655       822       719       934       834
dram[1]:        839       875       853       894       784       795       674       688       591       605       583       596       655       662       754       778
dram[2]:        953      1202       982      1195       875      1549       774       978       693       874       687       872       776       997       881      1107
dram[3]:        868       871       869       879       790       817       684       695       602       621       601       607       660       675       777       808
dram[4]:       1086       975      1077       976       987       899       870       772       783       687       859       697       871       781       987       904
dram[5]:        861       879       878       886       785       810       687       710       616       625       608       608       675       680       781       806
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8219      8554     10170      6190      6494     10280      8745      7174      7468     10329      8570      8305      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      6936      9725      9002      8333     10709      6538      6853      8566
dram[2]:       6718      7996     10282      8886      9756      7464      7310      8390      8053      7766     10502      7130      7885      8490      5547      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6186      7622      8890      9555      6798      8340      8950      7326      7919
dram[4]:       7978      6390      7005      6415      8241      8292      8250      7658      6539      7841      9136      8185      7988      9915      6859      7871
dram[5]:       5662      7987      8207      9993      7620      6840      6949      5978      6148      7621      8204      6610      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2246231 n_act=743814 n_pre=743800 n_req=534189 n_req_1=327626 n_req_2=206563 n_req_3=0 n_rd=1055022 n_write=669550 bw_util=0.3903 bw_util_1=0.2401 bw_util_2=0.1502 bw_util_3=0 blp=10.709030 blp_1= 4.001610 blp_2= 2.691720 blp_3= -nan
 n_activity=5449971 dram_eff=0.3909 dram_eff_1=0.2404 dram_eff_2=0.1504 dram_eff_3=0
bk0: 71438a 1833262i bk1: 65434a 2085345i bk2: 65154a 2094949i bk3: 62462a 2171311i bk4: 69760a 1689579i bk5: 65204a 1892066i bk6: 69652a 1487766i bk7: 66584a 1608665i bk8: 67764a 1868644i bk9: 62654a 2094711i bk10: 63486a 1862155i bk11: 62046a 1882614i bk12: 66952a 1575000i bk13: 62994a 1769993i bk14: 68102a 1497708i bk15: 65336a 1618716i 
bw_dist = 0.240	0.150	0.000	0.608	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9718
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2362582 n_act=718267 n_pre=718251 n_req=517570 n_req_1=311414 n_req_2=206156 n_req_3=0 n_rd=1022036 n_write=637281 bw_util=0.3781 bw_util_1=0.2282 bw_util_2=0.1499 bw_util_3=0 blp=10.152908 blp_1= 3.868536 blp_2= 2.653143 blp_3= -nan
 n_activity=5423621 dram_eff=0.3805 dram_eff_1=0.2297 dram_eff_2=0.1509 dram_eff_3=0
bk0: 64576a 2306826i bk1: 61824a 2374644i bk2: 64282a 2229041i bk3: 62198a 2298137i bk4: 65086a 2070320i bk5: 65230a 1989554i bk6: 66242a 1811878i bk7: 66046a 1751730i bk8: 64294a 2154241i bk9: 63472a 2116798i bk10: 61074a 2087408i bk11: 60498a 2065603i bk12: 63008a 1917433i bk13: 63236a 1833398i bk14: 65612a 1755989i bk15: 65358a 1723177i 
bw_dist = 0.228	0.150	0.000	0.616	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4595
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2208362 n_act=752230 n_pre=752216 n_req=539794 n_req_1=332571 n_req_2=207223 n_req_3=0 n_rd=1066156 n_write=679453 bw_util=0.3944 bw_util_1=0.2437 bw_util_2=0.1507 bw_util_3=0 blp=10.887892 blp_1= 4.049664 blp_2= 2.703777 blp_3= -nan
 n_activity=5455517 dram_eff=0.3946 dram_eff_1=0.2438 dram_eff_2=0.1508 dram_eff_3=0
bk0: 66112a 2126123i bk1: 68285a 1928441i bk2: 62973a 2200902i bk3: 66528a 1953812i bk4: 67604a 1809599i bk5: 75116a 1284216i bk6: 65992a 1653132i bk7: 71060a 1271044i bk8: 63786a 2082005i bk9: 65140a 1929916i bk10: 61382a 1973100i bk11: 64472a 1697905i bk12: 64770a 1683225i bk13: 68324a 1385950i bk14: 64490a 1683853i bk15: 70122a 1289782i 
bw_dist = 0.244	0.151	0.000	0.605	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5364
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2345414 n_act=722183 n_pre=722168 n_req=519878 n_req_1=313797 n_req_2=206081 n_req_3=0 n_rd=1026642 n_write=642010 bw_util=0.3798 bw_util_1=0.23 bw_util_2=0.1499 bw_util_3=0 blp=10.231832 blp_1= 3.885872 blp_2= 2.656876 blp_3= -nan
 n_activity=5427521 dram_eff=0.382 dram_eff_1=0.2313 dram_eff_2=0.1507 dram_eff_3=0
bk0: 61482a 2472864i bk1: 63084a 2311064i bk2: 64010a 2254388i bk3: 63392a 2218269i bk4: 64928a 2057432i bk5: 67818a 1832834i bk6: 65526a 1832762i bk7: 68404a 1583889i bk8: 62604a 2216629i bk9: 63736a 2077201i bk10: 62218a 2006150i bk11: 61050a 2014124i bk12: 63544a 1862901i bk13: 62234a 1905181i bk14: 65956a 1705559i bk15: 66656a 1639081i 
bw_dist = 0.230	0.150	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7132
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2226047 n_act=748277 n_pre=748264 n_req=537221 n_req_1=330261 n_req_2=206960 n_req_3=0 n_rd=1060920 n_write=674909 bw_util=0.3925 bw_util_1=0.242 bw_util_2=0.1505 bw_util_3=0 blp=10.807199 blp_1= 4.032189 blp_2= 2.708224 blp_3= -nan
 n_activity=5451002 dram_eff=0.393 dram_eff_1=0.2423 dram_eff_2=0.1507 dram_eff_3=0
bk0: 67560a 2055879i bk1: 64330a 2168269i bk2: 67784a 1937461i bk3: 63000a 2148410i bk4: 68190a 1771841i bk5: 67970a 1691916i bk6: 69978a 1457459i bk7: 65990a 1608937i bk8: 64584a 2056199i bk9: 62712a 2064464i bk10: 70272a 1457807i bk11: 62642a 1815941i bk12: 65536a 1644197i bk13: 63394a 1717845i bk14: 69176a 1413447i bk15: 67802a 1454215i 
bw_dist = 0.242	0.151	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2944
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2338417 n_act=723594 n_pre=723582 n_req=521135 n_req_1=314735 n_req_2=206400 n_req_3=0 n_rd=1029069 n_write=643755 bw_util=0.3807 bw_util_1=0.2306 bw_util_2=0.1501 bw_util_3=0 blp=10.270422 blp_1= 3.897900 blp_2= 2.654877 blp_3= -nan
 n_activity=5429643 dram_eff=0.3827 dram_eff_1=0.2319 dram_eff_2=0.1509 dram_eff_3=0
bk0: 64002a 2321055i bk1: 63580a 2279276i bk2: 64764a 2186366i bk3: 63946a 2186561i bk4: 65510a 2022379i bk5: 66892a 1854709i bk6: 65704a 1809214i bk7: 67576a 1625075i bk8: 64046a 2138422i bk9: 62788a 2126065i bk10: 61458a 2053364i bk11: 59984a 2073275i bk12: 64683a 1784373i bk13: 61990a 1905242i bk14: 64632a 1805881i bk15: 67514a 1580858i 
bw_dist = 0.231	0.150	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7884

========= L2 cache stats =========
L2_cache_bank[0]: Access = 380876, Miss = 271177, Miss_rate = 0.712, Pending_hits = 5002, Reservation_fails = 188066
L2_cache_bank[1]: Access = 359713, Miss = 256380, Miss_rate = 0.713, Pending_hits = 4119, Reservation_fails = 106515
L2_cache_bank[2]: Access = 366556, Miss = 257104, Miss_rate = 0.701, Pending_hits = 3767, Reservation_fails = 103136
L2_cache_bank[3]: Access = 359627, Miss = 253943, Miss_rate = 0.706, Pending_hits = 3696, Reservation_fails = 111606
L2_cache_bank[4]: Access = 362243, Miss = 258566, Miss_rate = 0.714, Pending_hits = 4113, Reservation_fails = 90737
L2_cache_bank[5]: Access = 403558, Miss = 274542, Miss_rate = 0.680, Pending_hits = 5178, Reservation_fails = 208922
L2_cache_bank[6]: Access = 361841, Miss = 255143, Miss_rate = 0.705, Pending_hits = 3678, Reservation_fails = 104159
L2_cache_bank[7]: Access = 371221, Miss = 258202, Miss_rate = 0.696, Pending_hits = 3922, Reservation_fails = 123653
L2_cache_bank[8]: Access = 381423, Miss = 271564, Miss_rate = 0.712, Pending_hits = 5238, Reservation_fails = 172437
L2_cache_bank[9]: Access = 367566, Miss = 258942, Miss_rate = 0.704, Pending_hits = 4323, Reservation_fails = 103398
L2_cache_bank[10]: Access = 365088, Miss = 257421, Miss_rate = 0.705, Pending_hits = 3838, Reservation_fails = 112967
L2_cache_bank[11]: Access = 370548, Miss = 257156, Miss_rate = 0.694, Pending_hits = 4165, Reservation_fails = 140803
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 380876, Miss = 271177 (0.712), PendingHit = 5002 (0.0131)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359713, Miss = 256380 (0.713), PendingHit = 4119 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 366556, Miss = 257104 (0.701), PendingHit = 3767 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359627, Miss = 253943 (0.706), PendingHit = 3696 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362243, Miss = 258566 (0.714), PendingHit = 4113 (0.0114)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 403558, Miss = 274542 (0.68), PendingHit = 5178 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361841, Miss = 255143 (0.705), PendingHit = 3678 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 371221, Miss = 258202 (0.696), PendingHit = 3922 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 381423, Miss = 271564 (0.712), PendingHit = 5238 (0.0137)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 367566, Miss = 258942 (0.704), PendingHit = 4323 (0.0118)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365088, Miss = 257421 (0.705), PendingHit = 3838 (0.0105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370548, Miss = 257156 (0.694), PendingHit = 4165 (0.0112)
L2 Cache Total Miss Rate = 0.703
Stream 1: L2 Cache Miss Rate = 0.832
Stream 2: L2 Cache Miss Rate = 0.564
Stream 1: Accesses  = 2321640
Stream 1: Misses  = 1930562
Stream 2: Accesses  = 2128620
Stream 2: Misses  = 1199578
Stream 1+2: Accesses  = 4450260
Stream 1+2: Misses  = 3130140
Total Accesses  = 4450260
MPKI-CORES
CORE_L2MPKI_0	78.713
CORE_L2MPKI_1	82.248
CORE_L2MPKI_2	76.491
CORE_L2MPKI_3	82.391
CORE_L2MPKI_4	77.566
CORE_L2MPKI_5	82.223
CORE_L2MPKI_6	79.712
CORE_L2MPKI_7	83.078
CORE_L2MPKI_8	78.963
CORE_L2MPKI_9	84.141
CORE_L2MPKI_10	82.233
CORE_L2MPKI_11	84.309
CORE_L2MPKI_12	82.239
CORE_L2MPKI_13	83.883
CORE_L2MPKI_14	82.788
CORE_L2MPKI_15	87.725
CORE_L2MPKI_16	82.148
CORE_L2MPKI_17	86.492
CORE_L2MPKI_18	84.225
CORE_L2MPKI_19	87.072
CORE_L2MPKI_20	84.110
CORE_L2MPKI_21	84.379
CORE_L2MPKI_22	83.353
CORE_L2MPKI_23	86.537
CORE_L2MPKI_24	83.567
CORE_L2MPKI_25	85.344
CORE_L2MPKI_26	86.421
CORE_L2MPKI_27	84.700
CORE_L2MPKI_28	82.488
CORE_L2MPKI_29	84.646
CORE_L2MPKI_30	2.882
CORE_L2MPKI_31	2.791
CORE_L2MPKI_32	2.807
CORE_L2MPKI_33	2.840
CORE_L2MPKI_34	2.822
CORE_L2MPKI_35	2.862
CORE_L2MPKI_36	2.826
CORE_L2MPKI_37	2.740
CORE_L2MPKI_38	2.851
CORE_L2MPKI_39	2.726
CORE_L2MPKI_40	2.903
CORE_L2MPKI_41	2.945
CORE_L2MPKI_42	2.741
CORE_L2MPKI_43	2.996
CORE_L2MPKI_44	2.841
CORE_L2MPKI_45	2.815
CORE_L2MPKI_46	2.805
CORE_L2MPKI_47	2.895
CORE_L2MPKI_48	2.770
CORE_L2MPKI_49	2.888
CORE_L2MPKI_50	2.801
CORE_L2MPKI_51	2.880
CORE_L2MPKI_52	2.724
CORE_L2MPKI_53	2.790
CORE_L2MPKI_54	3.057
CORE_L2MPKI_55	2.793
CORE_L2MPKI_56	2.797
CORE_L2MPKI_57	2.960
CORE_L2MPKI_58	2.770
CORE_L2MPKI_59	2.947
Avg_MPKI_Stream1= 83.139
Avg_MPKI_Stream2= 2.842
MISSES-CORES
CORE_MISSES_0	56270
CORE_MISSES_1	61248
CORE_MISSES_2	53353
CORE_MISSES_3	64645
CORE_MISSES_4	53333
CORE_MISSES_5	63547
CORE_MISSES_6	57556
CORE_MISSES_7	66157
CORE_MISSES_8	56613
CORE_MISSES_9	66831
CORE_MISSES_10	63150
CORE_MISSES_11	64625
CORE_MISSES_12	60820
CORE_MISSES_13	68301
CORE_MISSES_14	66768
CORE_MISSES_15	71892
CORE_MISSES_16	60897
CORE_MISSES_17	68319
CORE_MISSES_18	67644
CORE_MISSES_19	68900
CORE_MISSES_20	64077
CORE_MISSES_21	67862
CORE_MISSES_22	63455
CORE_MISSES_23	72334
CORE_MISSES_24	64364
CORE_MISSES_25	68013
CORE_MISSES_26	70558
CORE_MISSES_27	69072
CORE_MISSES_28	66307
CORE_MISSES_29	63651
CORE_MISSES_30	40936
CORE_MISSES_31	41511
CORE_MISSES_32	41201
CORE_MISSES_33	38513
CORE_MISSES_34	39801
CORE_MISSES_35	41177
CORE_MISSES_36	39922
CORE_MISSES_37	39340
CORE_MISSES_38	40208
CORE_MISSES_39	40943
CORE_MISSES_40	41939
CORE_MISSES_41	40008
CORE_MISSES_42	40067
CORE_MISSES_43	39545
CORE_MISSES_44	40934
CORE_MISSES_45	38707
CORE_MISSES_46	41659
CORE_MISSES_47	40756
CORE_MISSES_48	39924
CORE_MISSES_49	38764
CORE_MISSES_50	39619
CORE_MISSES_51	39887
CORE_MISSES_52	40002
CORE_MISSES_53	37449
CORE_MISSES_54	39730
CORE_MISSES_55	39435
CORE_MISSES_56	39196
CORE_MISSES_57	39796
CORE_MISSES_58	38905
CORE_MISSES_59	39704
L2_MISSES = 3130140
L2_total_cache_accesses = 4450260
L2_total_cache_misses = 3130140
L2_total_cache_miss_rate = 0.7034
L2_total_cache_pending_hits = 51039
L2_total_cache_reservation_fails = 1566399
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 371035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19898
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2860871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1416906
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3409
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 407
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 632
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5954
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 868892
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 27306
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 231778
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 113694
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16863
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3418
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 241
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12982
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15054435
icnt_total_pkts_simt_to_mem=6951005
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6079
gpu_ipc_2 =     102.1461
gpu_tot_sim_cycle_stream_1 = 4135164
gpu_tot_sim_cycle_stream_2 = 4135137
gpu_sim_insn_1 = 23189728
gpu_sim_insn_2 = 422388288
gpu_sim_cycle = 4135165
gpu_sim_insn = 445578016
gpu_ipc =     107.7534
gpu_tot_sim_cycle = 4135165
gpu_tot_sim_insn = 445578016
gpu_tot_ipc =     107.7534
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16947619
gpu_stall_icnt2sh    = 3455308
gpu_total_sim_rate=87729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7345675
	L1I_total_cache_misses = 24805
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1183
	L1D_cache_core[4]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[14]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[15]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1355
	L1D_cache_core[16]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[22]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366
	L1D_cache_core[28]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1138
	L1D_cache_core[29]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[30]: Access = 33333, Miss = 33333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70496
	L1D_cache_core[31]: Access = 34871, Miss = 34871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55462
	L1D_cache_core[32]: Access = 34435, Miss = 34435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67552
	L1D_cache_core[33]: Access = 31811, Miss = 31811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89171
	L1D_cache_core[34]: Access = 33145, Miss = 33145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74965
	L1D_cache_core[35]: Access = 33844, Miss = 33844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82426
	L1D_cache_core[36]: Access = 33124, Miss = 33124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73616
	L1D_cache_core[37]: Access = 33711, Miss = 33711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61799
	L1D_cache_core[38]: Access = 33108, Miss = 33108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69217
	L1D_cache_core[39]: Access = 35191, Miss = 35191, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47618
	L1D_cache_core[40]: Access = 33942, Miss = 33942, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61136
	L1D_cache_core[41]: Access = 31998, Miss = 31998, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96394
	L1D_cache_core[42]: Access = 34328, Miss = 34328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60779
	L1D_cache_core[43]: Access = 30961, Miss = 30961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73203
	L1D_cache_core[44]: Access = 33893, Miss = 33893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77196
	L1D_cache_core[45]: Access = 32251, Miss = 32251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69058
	L1D_cache_core[46]: Access = 34952, Miss = 34952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60868
	L1D_cache_core[47]: Access = 33134, Miss = 33134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82621
	L1D_cache_core[48]: Access = 33884, Miss = 33884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65458
	L1D_cache_core[49]: Access = 31517, Miss = 31517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84744
	L1D_cache_core[50]: Access = 33157, Miss = 33157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61798
	L1D_cache_core[51]: Access = 32480, Miss = 32480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76099
	L1D_cache_core[52]: Access = 34552, Miss = 34552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64260
	L1D_cache_core[53]: Access = 31633, Miss = 31633, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86898
	L1D_cache_core[54]: Access = 30649, Miss = 30649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87906
	L1D_cache_core[55]: Access = 33154, Miss = 33154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53439
	L1D_cache_core[56]: Access = 32868, Miss = 32868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67523
	L1D_cache_core[57]: Access = 31638, Miss = 31638, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80967
	L1D_cache_core[58]: Access = 33149, Miss = 33149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78953
	L1D_cache_core[59]: Access = 31733, Miss = 31733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76249
	L1D_total_cache_accesses = 995378
	L1D_total_cache_misses = 995378
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2187545
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 625945
	L1C_total_cache_misses = 6833
	L1C_total_cache_miss_rate = 0.0109
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 3022740
	L1T_total_cache_misses = 1127976
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 1894764
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 933246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2055265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 619112
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6833
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1894764
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1127976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 132280
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7320870
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24805
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
854, 640, 858, 640, 859, 642, 859, 641, 840, 640, 840, 640, 820, 631, 821, 631, 631, 626, 631, 631, 872, 640, 858, 642, 631, 626, 631, 626, 631, 626, 631, 626, 
shader 0 total_cycles, active_cycles, idle cycles = 4135165, 11207, 4123957 
shader 1 total_cycles, active_cycles, idle cycles = 4135165, 11671, 4123493 
shader 2 total_cycles, active_cycles, idle cycles = 4135165, 10934, 4124230 
shader 3 total_cycles, active_cycles, idle cycles = 4135165, 12303, 4122862 
shader 4 total_cycles, active_cycles, idle cycles = 4135165, 10781, 4124383 
shader 5 total_cycles, active_cycles, idle cycles = 4135165, 12114, 4123051 
shader 6 total_cycles, active_cycles, idle cycles = 4135165, 11322, 4123842 
shader 7 total_cycles, active_cycles, idle cycles = 4135165, 12484, 4122681 
shader 8 total_cycles, active_cycles, idle cycles = 4135165, 11240, 4123924 
shader 9 total_cycles, active_cycles, idle cycles = 4135165, 12449, 4122716 
shader 10 total_cycles, active_cycles, idle cycles = 4135165, 12039, 4123126 
shader 11 total_cycles, active_cycles, idle cycles = 4135165, 12020, 4123145 
shader 12 total_cycles, active_cycles, idle cycles = 4135165, 11591, 4123573 
shader 13 total_cycles, active_cycles, idle cycles = 4135165, 12761, 4122404 
shader 14 total_cycles, active_cycles, idle cycles = 4135165, 12640, 4122524 
shader 15 total_cycles, active_cycles, idle cycles = 4135165, 12845, 4122320 
shader 16 total_cycles, active_cycles, idle cycles = 4135165, 11623, 4123542 
shader 17 total_cycles, active_cycles, idle cycles = 4135165, 12379, 4122785 
shader 18 total_cycles, active_cycles, idle cycles = 4135165, 12592, 4122572 
shader 19 total_cycles, active_cycles, idle cycles = 4135165, 12402, 4122763 
shader 20 total_cycles, active_cycles, idle cycles = 4135165, 11939, 4123225 
shader 21 total_cycles, active_cycles, idle cycles = 4135165, 12606, 4122559 
shader 22 total_cycles, active_cycles, idle cycles = 4135165, 11942, 4123223 
shader 23 total_cycles, active_cycles, idle cycles = 4135165, 13111, 4122053 
shader 24 total_cycles, active_cycles, idle cycles = 4135165, 12076, 4123089 
shader 25 total_cycles, active_cycles, idle cycles = 4135165, 12495, 4122670 
shader 26 total_cycles, active_cycles, idle cycles = 4135165, 12795, 4122370 
shader 27 total_cycles, active_cycles, idle cycles = 4135165, 12785, 4122379 
shader 28 total_cycles, active_cycles, idle cycles = 4135165, 12600, 4122564 
shader 29 total_cycles, active_cycles, idle cycles = 4135165, 11785, 4123380 
shader 30 total_cycles, active_cycles, idle cycles = 4135165, 224381, 3910784 
shader 31 total_cycles, active_cycles, idle cycles = 4135165, 234873, 3900292 
shader 32 total_cycles, active_cycles, idle cycles = 4135165, 231777, 3903388 
shader 33 total_cycles, active_cycles, idle cycles = 4135165, 214188, 3920977 
shader 34 total_cycles, active_cycles, idle cycles = 4135165, 222778, 3912386 
shader 35 total_cycles, active_cycles, idle cycles = 4135165, 227250, 3907915 
shader 36 total_cycles, active_cycles, idle cycles = 4135165, 223143, 3912021 
shader 37 total_cycles, active_cycles, idle cycles = 4135165, 226807, 3908358 
shader 38 total_cycles, active_cycles, idle cycles = 4135165, 222689, 3912476 
shader 39 total_cycles, active_cycles, idle cycles = 4135165, 237161, 3898003 
shader 40 total_cycles, active_cycles, idle cycles = 4135165, 228135, 3907030 
shader 41 total_cycles, active_cycles, idle cycles = 4135165, 214588, 3920576 
shader 42 total_cycles, active_cycles, idle cycles = 4135165, 230824, 3904340 
shader 43 total_cycles, active_cycles, idle cycles = 4135165, 208447, 3926718 
shader 44 total_cycles, active_cycles, idle cycles = 4135165, 227547, 3907618 
shader 45 total_cycles, active_cycles, idle cycles = 4135165, 217204, 3917961 
shader 46 total_cycles, active_cycles, idle cycles = 4135165, 234531, 3900634 
shader 47 total_cycles, active_cycles, idle cycles = 4135165, 222311, 3912853 
shader 48 total_cycles, active_cycles, idle cycles = 4135165, 227603, 3907561 
shader 49 total_cycles, active_cycles, idle cycles = 4135165, 212031, 3923133 
shader 50 total_cycles, active_cycles, idle cycles = 4135165, 223357, 3911807 
shader 51 total_cycles, active_cycles, idle cycles = 4135165, 218765, 3916400 
shader 52 total_cycles, active_cycles, idle cycles = 4135165, 231897, 3903267 
shader 53 total_cycles, active_cycles, idle cycles = 4135165, 212024, 3923141 
shader 54 total_cycles, active_cycles, idle cycles = 4135165, 205299, 3929865 
shader 55 total_cycles, active_cycles, idle cycles = 4135165, 223051, 3912113 
shader 56 total_cycles, active_cycles, idle cycles = 4135165, 221276, 3913888 
shader 57 total_cycles, active_cycles, idle cycles = 4135165, 212368, 3922797 
shader 58 total_cycles, active_cycles, idle cycles = 4135165, 221845, 3913319 
shader 59 total_cycles, active_cycles, idle cycles = 4135165, 212815, 3922350 
warps_exctd_sm 0 = 864 
warps_exctd_sm 1 = 832 
warps_exctd_sm 2 = 832 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 896 
warps_exctd_sm 5 = 896 
warps_exctd_sm 6 = 960 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 928 
warps_exctd_sm 10 = 960 
warps_exctd_sm 11 = 1024 
warps_exctd_sm 12 = 832 
warps_exctd_sm 13 = 928 
warps_exctd_sm 14 = 1024 
warps_exctd_sm 15 = 960 
warps_exctd_sm 16 = 960 
warps_exctd_sm 17 = 896 
warps_exctd_sm 18 = 1024 
warps_exctd_sm 19 = 896 
warps_exctd_sm 20 = 832 
warps_exctd_sm 21 = 928 
warps_exctd_sm 22 = 1024 
warps_exctd_sm 23 = 1280 
warps_exctd_sm 24 = 992 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 864 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 960 
warps_exctd_sm 29 = 800 
warps_exctd_sm 30 = 30784 
warps_exctd_sm 31 = 31968 
warps_exctd_sm 32 = 31392 
warps_exctd_sm 33 = 29856 
warps_exctd_sm 34 = 30432 
warps_exctd_sm 35 = 30816 
warps_exctd_sm 36 = 30496 
warps_exctd_sm 37 = 31136 
warps_exctd_sm 38 = 30208 
warps_exctd_sm 39 = 32000 
warps_exctd_sm 40 = 30912 
warps_exctd_sm 41 = 29280 
warps_exctd_sm 42 = 31296 
warps_exctd_sm 43 = 28544 
warps_exctd_sm 44 = 30816 
warps_exctd_sm 45 = 29696 
warps_exctd_sm 46 = 31392 
warps_exctd_sm 47 = 30272 
warps_exctd_sm 48 = 31136 
warps_exctd_sm 49 = 29440 
warps_exctd_sm 50 = 30240 
warps_exctd_sm 51 = 29920 
warps_exctd_sm 52 = 31264 
warps_exctd_sm 53 = 29344 
warps_exctd_sm 54 = 28288 
warps_exctd_sm 55 = 30816 
warps_exctd_sm 56 = 29984 
warps_exctd_sm 57 = 29312 
warps_exctd_sm 58 = 30240 
warps_exctd_sm 59 = 29504 
gpgpu_n_tot_thrd_icount = 450202720
gpgpu_n_tot_w_icount = 14068835
gpgpu_n_stall_shd_mem = 149085538
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3252207
gpgpu_n_mem_write_global = 62132
gpgpu_n_mem_texture = 1127976
gpgpu_n_mem_const = 4448
gpgpu_n_load_insn  = 32147392
gpgpu_n_store_insn = 910784
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 14429632
gpgpu_n_const_mem_insn = 15340416
gpgpu_n_param_mem_insn = 4689824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126133060
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218355614	W0_Idle:70055740	W0_Scoreboard:193739426	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14069020
Warp Occupancy Distribution:
Stall:195834137	W0_Idle:51440707	W0_Scoreboard:107980	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:727076
Warp Occupancy Distribution:
Stall:22521477	W0_Idle:18615033	W0_Scoreboard:193631446	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13341944
warp_utilization0: 0.028352
warp_utilization1: 0.002930
warp_utilization2: 0.053774
traffic_breakdown_coretomem[CONST_ACC_R] = 35584 {8:4448,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7465968 {8:933246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5766880 {40:21938,72:9016,136:31178,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 93292808 {40:2311032,72:3544,136:4385,}
traffic_breakdown_coretomem[INST_ACC_R] = 31200 {8:3900,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9023808 {8:1127976,}
traffic_breakdown_memtocore[CONST_ACC_R] = 320256 {72:4448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 126921456 {136:933246,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 497056 {8:62132,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 93267344 {40:2310399,72:3542,136:4385,}
traffic_breakdown_memtocore[INST_ACC_R] = 530400 {136:3900,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 153404736 {136:1127976,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 941 
averagemflatency_1 = 970 
averagemflatency_2= 909 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 4135164 
mrq_lat_table:1501058 	53423 	99795 	186940 	442378 	769062 	1023662 	812689 	218401 	5554 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	30796 	31760 	41851 	165834 	657142 	1856609 	1496668 	162470 	2942 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	297489 	194061 	422455 	307228 	447023 	886641 	1227695 	610951 	55307 	1535 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2859584 	1353227 	163220 	7799 	165 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30693 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	7087 	1179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        11        14 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11         9        15        13        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9         8        11        10        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        12        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10        11         9 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.178023  1.159590  1.154921  1.149651  1.157415  1.149291  1.171879  1.169668  1.150844  1.141542  1.151558  1.154876  1.170184  1.163594  1.179250  1.176995 
dram[1]:  1.155499  1.154341  1.155883  1.153595  1.147488  1.154473  1.161190  1.166991  1.142912  1.149158  1.149378  1.151560  1.158149  1.165560  1.172888  1.176618 
dram[2]:  1.150601  1.162909  1.146464  1.157395  1.153165  1.202618  1.159371  1.180823  1.135099  1.143572  1.144891  1.154521  1.161177  1.180513  1.165960  1.191082 
dram[3]:  1.147272  1.153770  1.154898  1.158009  1.147063  1.157674  1.160061  1.177151  1.139270  1.150861  1.150270  1.146794  1.159134  1.157297  1.173633  1.183448 
dram[4]:  1.159179  1.155819  1.159747  1.148114  1.153304  1.159363  1.174828  1.164066  1.137461  1.137956  1.192196  1.152294  1.162654  1.158897  1.181558  1.188712 
dram[5]:  1.153230  1.157099  1.158318  1.155313  1.152349  1.157270  1.161151  1.170206  1.142168  1.148276  1.148462  1.145742  1.163516  1.158233  1.169391  1.187343 
average row locality = 5112962/4408381 = 1.159828
average row locality_1 = 3875358/3393808 = 1.141891
average row locality_2 = 1237604/1014573 = 1.219827
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     35721     32718     32577     31232     34880     32602     34827     33293     33883     31328     31747     31023     33478     31498     34051     32669 
dram[1]:     32288     30912     32141     31099     32543     32615     33121     33023     32147     31736     30537     30250     31504     31618     32806     32679 
dram[2]:     33058     34144     31487     33265     33802     37559     32996     35530     31893     32570     30692     32236     32385     34162     32245     35061 
dram[3]:     30741     31542     32005     31696     32464     33909     32763     34203     31302     31868     31109     30525     31772     31117     32978     33328 
dram[4]:     33780     32165     33892     31501     34098     33988     34989     32995     32292     31357     35141     31321     32768     31699     34588     33905 
dram[5]:     32001     31790     32384     31973     32755     33446     32854     33790     32024     31396     30729     29993     32342     30995     32318     33760 
total reads: 3129982
bank skew: 37559/29993 = 1.25
chip skew: 533085/511019 = 1.04
number of total write accesses:
dram[0]:     22784     19991     19145     17966     21002     19046     22132     20755     22873     20369     21990     21234     22961     20944     22270     20913 
dram[1]:     19461     18241     18756     17750     18853     19065     20411     20389     21163     20815     20754     20506     20959     21042     21114     20943 
dram[2]:     20095     21201     18150     19746     20105     23715     20422     22844     20922     21617     20930     22471     21835     23545     20538     23196 
dram[3]:     18041     18767     18650     18308     18921     20225     20152     21602     20332     20922     21364     20747     21241     20532     21238     21539 
dram[4]:     20917     19351     20296     18140     20349     20433     22278     20495     21312     20486     25362     21552     22186     21106     22740     22040 
dram[5]:     19267     18943     19022     18566     19065     19822     20230     21208     21017     20522     20969     20219     21765     20390     20550     21929 
total reads: 1983037
bank skew: 25362/17750 = 1.43
chip skew: 341332/320222 = 1.07
average mf latency per bank:
dram[0]:       1030       919      1038       934       932       828       821       723       752       637       746       655       822       719       934       834
dram[1]:        839       875       853       894       784       795       674       688       591       605       583       596       655       662       754       778
dram[2]:        953      1202       982      1195       875      1549       774       978       693       874       687       872       776       997       881      1107
dram[3]:        868       871       869       879       790       817       684       695       602       621       601       607       660       675       777       808
dram[4]:       1086       975      1077       976       987       899       870       772       783       687       859       697       871       781       987       904
dram[5]:        861       879       878       886       785       810       687       710       616       625       608       608       675       680       781       806
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8219      8554     10170      6190      6494     10280      8745      7174      7468     10329      8570      8305      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      6936      9725      9002      8333     10709      6538      6853      8566
dram[2]:       6718      7996     10282      8886      9756      7464      7310      8390      8053      7766     10502      7130      7885      8490      5547      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6186      7622      8890      9555      6798      8340      8950      7326      7919
dram[4]:       7978      6390      7005      6415      8241      8292      8250      7658      6539      7841      9136      8185      7988      9915      6859      7871
dram[5]:       5662      7987      8207      9993      7620      6840      6949      5978      6148      7621      8204      6610      7153      8429      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2246231 n_act=743814 n_pre=743800 n_req=534189 n_req_1=327626 n_req_2=206563 n_req_3=0 n_rd=1055022 n_write=669550 bw_util=0.3903 bw_util_1=0.2401 bw_util_2=0.1502 bw_util_3=0 blp=10.709030 blp_1= 4.001610 blp_2= 2.691720 blp_3= -nan
 n_activity=5449971 dram_eff=0.3909 dram_eff_1=0.2404 dram_eff_2=0.1504 dram_eff_3=0
bk0: 71438a 1833262i bk1: 65434a 2085345i bk2: 65154a 2094949i bk3: 62462a 2171311i bk4: 69760a 1689579i bk5: 65204a 1892066i bk6: 69652a 1487766i bk7: 66584a 1608665i bk8: 67764a 1868644i bk9: 62654a 2094711i bk10: 63486a 1862155i bk11: 62046a 1882614i bk12: 66952a 1575000i bk13: 62994a 1769993i bk14: 68102a 1497708i bk15: 65336a 1618716i 
bw_dist = 0.240	0.150	0.000	0.608	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9718
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2362582 n_act=718267 n_pre=718251 n_req=517570 n_req_1=311414 n_req_2=206156 n_req_3=0 n_rd=1022036 n_write=637281 bw_util=0.3781 bw_util_1=0.2282 bw_util_2=0.1499 bw_util_3=0 blp=10.152908 blp_1= 3.868536 blp_2= 2.653143 blp_3= -nan
 n_activity=5423621 dram_eff=0.3805 dram_eff_1=0.2297 dram_eff_2=0.1509 dram_eff_3=0
bk0: 64576a 2306826i bk1: 61824a 2374644i bk2: 64282a 2229041i bk3: 62198a 2298137i bk4: 65086a 2070320i bk5: 65230a 1989554i bk6: 66242a 1811878i bk7: 66046a 1751730i bk8: 64294a 2154241i bk9: 63472a 2116798i bk10: 61074a 2087408i bk11: 60498a 2065603i bk12: 63008a 1917433i bk13: 63236a 1833398i bk14: 65612a 1755989i bk15: 65358a 1723177i 
bw_dist = 0.228	0.150	0.000	0.616	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4595
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2208362 n_act=752230 n_pre=752216 n_req=539794 n_req_1=332571 n_req_2=207223 n_req_3=0 n_rd=1066156 n_write=679453 bw_util=0.3944 bw_util_1=0.2437 bw_util_2=0.1507 bw_util_3=0 blp=10.887892 blp_1= 4.049664 blp_2= 2.703777 blp_3= -nan
 n_activity=5455517 dram_eff=0.3946 dram_eff_1=0.2438 dram_eff_2=0.1508 dram_eff_3=0
bk0: 66112a 2126123i bk1: 68285a 1928441i bk2: 62973a 2200902i bk3: 66528a 1953812i bk4: 67604a 1809599i bk5: 75116a 1284216i bk6: 65992a 1653132i bk7: 71060a 1271044i bk8: 63786a 2082005i bk9: 65140a 1929916i bk10: 61382a 1973100i bk11: 64472a 1697905i bk12: 64770a 1683225i bk13: 68324a 1385950i bk14: 64490a 1683853i bk15: 70122a 1289782i 
bw_dist = 0.244	0.151	0.000	0.605	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5364
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2345414 n_act=722183 n_pre=722168 n_req=519878 n_req_1=313797 n_req_2=206081 n_req_3=0 n_rd=1026642 n_write=642010 bw_util=0.3798 bw_util_1=0.23 bw_util_2=0.1499 bw_util_3=0 blp=10.231832 blp_1= 3.885872 blp_2= 2.656876 blp_3= -nan
 n_activity=5427521 dram_eff=0.382 dram_eff_1=0.2313 dram_eff_2=0.1507 dram_eff_3=0
bk0: 61482a 2472864i bk1: 63084a 2311064i bk2: 64010a 2254388i bk3: 63392a 2218269i bk4: 64928a 2057432i bk5: 67818a 1832834i bk6: 65526a 1832762i bk7: 68404a 1583889i bk8: 62604a 2216629i bk9: 63736a 2077201i bk10: 62218a 2006150i bk11: 61050a 2014124i bk12: 63544a 1862901i bk13: 62234a 1905181i bk14: 65956a 1705559i bk15: 66656a 1639081i 
bw_dist = 0.230	0.150	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7132
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2226047 n_act=748277 n_pre=748264 n_req=537221 n_req_1=330261 n_req_2=206960 n_req_3=0 n_rd=1060920 n_write=674909 bw_util=0.3925 bw_util_1=0.242 bw_util_2=0.1505 bw_util_3=0 blp=10.807199 blp_1= 4.032189 blp_2= 2.708224 blp_3= -nan
 n_activity=5451002 dram_eff=0.393 dram_eff_1=0.2423 dram_eff_2=0.1507 dram_eff_3=0
bk0: 67560a 2055879i bk1: 64330a 2168269i bk2: 67784a 1937461i bk3: 63000a 2148410i bk4: 68190a 1771841i bk5: 67970a 1691916i bk6: 69978a 1457459i bk7: 65990a 1608937i bk8: 64584a 2056199i bk9: 62712a 2064464i bk10: 70272a 1457807i bk11: 62642a 1815941i bk12: 65536a 1644197i bk13: 63394a 1717845i bk14: 69176a 1413447i bk15: 67802a 1454215i 
bw_dist = 0.242	0.151	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2944
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5458417 n_nop=2338417 n_act=723594 n_pre=723582 n_req=521135 n_req_1=314735 n_req_2=206400 n_req_3=0 n_rd=1029069 n_write=643755 bw_util=0.3807 bw_util_1=0.2306 bw_util_2=0.1501 bw_util_3=0 blp=10.270422 blp_1= 3.897900 blp_2= 2.654877 blp_3= -nan
 n_activity=5429643 dram_eff=0.3827 dram_eff_1=0.2319 dram_eff_2=0.1509 dram_eff_3=0
bk0: 64002a 2321055i bk1: 63580a 2279276i bk2: 64764a 2186366i bk3: 63946a 2186561i bk4: 65510a 2022379i bk5: 66892a 1854709i bk6: 65704a 1809214i bk7: 67576a 1625075i bk8: 64046a 2138422i bk9: 62788a 2126065i bk10: 61458a 2053364i bk11: 59984a 2073275i bk12: 64683a 1784373i bk13: 61990a 1905242i bk14: 64632a 1805881i bk15: 67514a 1580858i 
bw_dist = 0.231	0.150	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7884

========= L2 cache stats =========
L2_cache_bank[0]: Access = 380876, Miss = 271177, Miss_rate = 0.712, Pending_hits = 5002, Reservation_fails = 188066
L2_cache_bank[1]: Access = 359713, Miss = 256380, Miss_rate = 0.713, Pending_hits = 4119, Reservation_fails = 106515
L2_cache_bank[2]: Access = 366556, Miss = 257104, Miss_rate = 0.701, Pending_hits = 3767, Reservation_fails = 103136
L2_cache_bank[3]: Access = 359627, Miss = 253943, Miss_rate = 0.706, Pending_hits = 3696, Reservation_fails = 111606
L2_cache_bank[4]: Access = 362243, Miss = 258566, Miss_rate = 0.714, Pending_hits = 4113, Reservation_fails = 90737
L2_cache_bank[5]: Access = 403558, Miss = 274542, Miss_rate = 0.680, Pending_hits = 5178, Reservation_fails = 208922
L2_cache_bank[6]: Access = 361841, Miss = 255143, Miss_rate = 0.705, Pending_hits = 3678, Reservation_fails = 104159
L2_cache_bank[7]: Access = 371221, Miss = 258202, Miss_rate = 0.696, Pending_hits = 3922, Reservation_fails = 123653
L2_cache_bank[8]: Access = 381423, Miss = 271564, Miss_rate = 0.712, Pending_hits = 5238, Reservation_fails = 172437
L2_cache_bank[9]: Access = 367566, Miss = 258942, Miss_rate = 0.704, Pending_hits = 4323, Reservation_fails = 103398
L2_cache_bank[10]: Access = 365088, Miss = 257421, Miss_rate = 0.705, Pending_hits = 3838, Reservation_fails = 112967
L2_cache_bank[11]: Access = 370548, Miss = 257156, Miss_rate = 0.694, Pending_hits = 4165, Reservation_fails = 140803
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 380876, Miss = 271177 (0.712), PendingHit = 5002 (0.0131)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359713, Miss = 256380 (0.713), PendingHit = 4119 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 366556, Miss = 257104 (0.701), PendingHit = 3767 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359627, Miss = 253943 (0.706), PendingHit = 3696 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362243, Miss = 258566 (0.714), PendingHit = 4113 (0.0114)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 403558, Miss = 274542 (0.68), PendingHit = 5178 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361841, Miss = 255143 (0.705), PendingHit = 3678 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 371221, Miss = 258202 (0.696), PendingHit = 3922 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 381423, Miss = 271564 (0.712), PendingHit = 5238 (0.0137)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 367566, Miss = 258942 (0.704), PendingHit = 4323 (0.0118)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365088, Miss = 257421 (0.705), PendingHit = 3838 (0.0105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370548, Miss = 257156 (0.694), PendingHit = 4165 (0.0112)
L2 Cache Total Miss Rate = 0.703
Stream 1: L2 Cache Miss Rate = 0.832
Stream 2: L2 Cache Miss Rate = 0.564
Stream 1: Accesses  = 2321640
Stream 1: Misses  = 1930562
Stream 2: Accesses  = 2128620
Stream 2: Misses  = 1199578
Stream 1+2: Accesses  = 4450260
Stream 1+2: Misses  = 3130140
Total Accesses  = 4450260
MPKI-CORES
CORE_L2MPKI_0	78.713
CORE_L2MPKI_1	82.248
CORE_L2MPKI_2	76.491
CORE_L2MPKI_3	82.391
CORE_L2MPKI_4	77.566
CORE_L2MPKI_5	82.223
CORE_L2MPKI_6	79.712
CORE_L2MPKI_7	83.078
CORE_L2MPKI_8	78.963
CORE_L2MPKI_9	84.141
CORE_L2MPKI_10	82.233
CORE_L2MPKI_11	84.309
CORE_L2MPKI_12	82.239
CORE_L2MPKI_13	83.883
CORE_L2MPKI_14	82.788
CORE_L2MPKI_15	87.725
CORE_L2MPKI_16	82.148
CORE_L2MPKI_17	86.492
CORE_L2MPKI_18	84.225
CORE_L2MPKI_19	87.072
CORE_L2MPKI_20	84.110
CORE_L2MPKI_21	84.379
CORE_L2MPKI_22	83.353
CORE_L2MPKI_23	86.537
CORE_L2MPKI_24	83.567
CORE_L2MPKI_25	85.344
CORE_L2MPKI_26	86.421
CORE_L2MPKI_27	84.700
CORE_L2MPKI_28	82.488
CORE_L2MPKI_29	84.646
CORE_L2MPKI_30	2.882
CORE_L2MPKI_31	2.791
CORE_L2MPKI_32	2.807
CORE_L2MPKI_33	2.840
CORE_L2MPKI_34	2.822
CORE_L2MPKI_35	2.862
CORE_L2MPKI_36	2.826
CORE_L2MPKI_37	2.740
CORE_L2MPKI_38	2.851
CORE_L2MPKI_39	2.726
CORE_L2MPKI_40	2.903
CORE_L2MPKI_41	2.945
CORE_L2MPKI_42	2.741
CORE_L2MPKI_43	2.996
CORE_L2MPKI_44	2.841
CORE_L2MPKI_45	2.815
CORE_L2MPKI_46	2.805
CORE_L2MPKI_47	2.895
CORE_L2MPKI_48	2.770
CORE_L2MPKI_49	2.888
CORE_L2MPKI_50	2.801
CORE_L2MPKI_51	2.880
CORE_L2MPKI_52	2.724
CORE_L2MPKI_53	2.790
CORE_L2MPKI_54	3.057
CORE_L2MPKI_55	2.793
CORE_L2MPKI_56	2.797
CORE_L2MPKI_57	2.960
CORE_L2MPKI_58	2.770
CORE_L2MPKI_59	2.947
Avg_MPKI_Stream1= 83.139
Avg_MPKI_Stream2= 2.842
MISSES-CORES
CORE_MISSES_0	56270
CORE_MISSES_1	61248
CORE_MISSES_2	53353
CORE_MISSES_3	64645
CORE_MISSES_4	53333
CORE_MISSES_5	63547
CORE_MISSES_6	57556
CORE_MISSES_7	66157
CORE_MISSES_8	56613
CORE_MISSES_9	66831
CORE_MISSES_10	63150
CORE_MISSES_11	64625
CORE_MISSES_12	60820
CORE_MISSES_13	68301
CORE_MISSES_14	66768
CORE_MISSES_15	71892
CORE_MISSES_16	60897
CORE_MISSES_17	68319
CORE_MISSES_18	67644
CORE_MISSES_19	68900
CORE_MISSES_20	64077
CORE_MISSES_21	67862
CORE_MISSES_22	63455
CORE_MISSES_23	72334
CORE_MISSES_24	64364
CORE_MISSES_25	68013
CORE_MISSES_26	70558
CORE_MISSES_27	69072
CORE_MISSES_28	66307
CORE_MISSES_29	63651
CORE_MISSES_30	40936
CORE_MISSES_31	41511
CORE_MISSES_32	41201
CORE_MISSES_33	38513
CORE_MISSES_34	39801
CORE_MISSES_35	41177
CORE_MISSES_36	39922
CORE_MISSES_37	39340
CORE_MISSES_38	40208
CORE_MISSES_39	40943
CORE_MISSES_40	41939
CORE_MISSES_41	40008
CORE_MISSES_42	40067
CORE_MISSES_43	39545
CORE_MISSES_44	40934
CORE_MISSES_45	38707
CORE_MISSES_46	41659
CORE_MISSES_47	40756
CORE_MISSES_48	39924
CORE_MISSES_49	38764
CORE_MISSES_50	39619
CORE_MISSES_51	39887
CORE_MISSES_52	40002
CORE_MISSES_53	37449
CORE_MISSES_54	39730
CORE_MISSES_55	39435
CORE_MISSES_56	39196
CORE_MISSES_57	39796
CORE_MISSES_58	38905
CORE_MISSES_59	39704
L2_MISSES = 3130140
L2_total_cache_accesses = 4450260
L2_total_cache_misses = 3130140
L2_total_cache_miss_rate = 0.7034
L2_total_cache_pending_hits = 51039
L2_total_cache_reservation_fails = 1566399
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 371035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19898
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2860871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1416906
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3409
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 407
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 632
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5954
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 868892
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 27306
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 231778
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 113694
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16863
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3418
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 241
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12982
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15054435
icnt_total_pkts_simt_to_mem=6951005
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6221
gpu_ipc_2 =     101.8527
gpu_tot_sim_cycle_stream_1 = 4443297
gpu_tot_sim_cycle_stream_2 = 4443268
gpu_sim_insn_1 = 24980800
gpu_sim_insn_2 = 452558880
gpu_sim_cycle = 4443298
gpu_sim_insn = 477539680
gpu_ipc =     107.4742
gpu_tot_sim_cycle = 4443298
gpu_tot_sim_insn = 477539680
gpu_tot_ipc =     107.4742
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18414224
gpu_stall_icnt2sh    = 3655069
gpu_total_sim_rate=87557

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7872441
	L1I_total_cache_misses = 26459
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1183
	L1D_cache_core[4]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1355
	L1D_cache_core[16]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[22]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366
	L1D_cache_core[28]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1138
	L1D_cache_core[29]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 35710, Miss = 35710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76897
	L1D_cache_core[31]: Access = 37353, Miss = 37353, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59782
	L1D_cache_core[32]: Access = 37087, Miss = 37087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69038
	L1D_cache_core[33]: Access = 34068, Miss = 34068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93953
	L1D_cache_core[34]: Access = 35549, Miss = 35549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81451
	L1D_cache_core[35]: Access = 36335, Miss = 36335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86616
	L1D_cache_core[36]: Access = 35990, Miss = 35990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75637
	L1D_cache_core[37]: Access = 35946, Miss = 35946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67348
	L1D_cache_core[38]: Access = 35694, Miss = 35694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73526
	L1D_cache_core[39]: Access = 37591, Miss = 37591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53005
	L1D_cache_core[40]: Access = 36773, Miss = 36773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62278
	L1D_cache_core[41]: Access = 34379, Miss = 34379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102737
	L1D_cache_core[42]: Access = 36810, Miss = 36810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66914
	L1D_cache_core[43]: Access = 32428, Miss = 32428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85897
	L1D_cache_core[44]: Access = 36647, Miss = 36647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78454
	L1D_cache_core[45]: Access = 34751, Miss = 34751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75239
	L1D_cache_core[46]: Access = 37251, Miss = 37251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64025
	L1D_cache_core[47]: Access = 35295, Miss = 35295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89276
	L1D_cache_core[48]: Access = 35919, Miss = 35919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76405
	L1D_cache_core[49]: Access = 33292, Miss = 33292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96404
	L1D_cache_core[50]: Access = 35970, Miss = 35970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64941
	L1D_cache_core[51]: Access = 34104, Miss = 34104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86325
	L1D_cache_core[52]: Access = 36841, Miss = 36841, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68650
	L1D_cache_core[53]: Access = 33689, Miss = 33689, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95336
	L1D_cache_core[54]: Access = 33302, Miss = 33302, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90363
	L1D_cache_core[55]: Access = 35239, Miss = 35239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60423
	L1D_cache_core[56]: Access = 35369, Miss = 35369, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71550
	L1D_cache_core[57]: Access = 33813, Miss = 33813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86956
	L1D_cache_core[58]: Access = 35907, Miss = 35907, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81001
	L1D_cache_core[59]: Access = 34233, Miss = 34233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79863
	L1D_total_cache_accesses = 1066507
	L1D_total_cache_misses = 1066507
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2352318
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 670658
	L1C_total_cache_misses = 6901
	L1C_total_cache_miss_rate = 0.0103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 3238650
	L1T_total_cache_misses = 1207828
	L1T_total_cache_miss_rate = 0.3729
	L1T_total_cache_pending_hits = 2030822
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 999937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2211872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 663757
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6901
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2030822
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1207828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 140446
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7845982
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26459
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1043, 640, 1043, 640, 1044, 642, 1044, 641, 1025, 640, 1025, 640, 1005, 631, 1006, 631, 631, 626, 631, 631, 1048, 640, 1044, 642, 631, 626, 631, 626, 631, 626, 631, 626, 
shader 0 total_cycles, active_cycles, idle cycles = 4443298, 12130, 4431167 
shader 1 total_cycles, active_cycles, idle cycles = 4443298, 12600, 4430697 
shader 2 total_cycles, active_cycles, idle cycles = 4443298, 11777, 4431520 
shader 3 total_cycles, active_cycles, idle cycles = 4443298, 13185, 4430113 
shader 4 total_cycles, active_cycles, idle cycles = 4443298, 11738, 4431559 
shader 5 total_cycles, active_cycles, idle cycles = 4443298, 13054, 4430243 
shader 6 total_cycles, active_cycles, idle cycles = 4443298, 12210, 4431088 
shader 7 total_cycles, active_cycles, idle cycles = 4443298, 13301, 4429996 
shader 8 total_cycles, active_cycles, idle cycles = 4443298, 12145, 4431153 
shader 9 total_cycles, active_cycles, idle cycles = 4443298, 13453, 4429844 
shader 10 total_cycles, active_cycles, idle cycles = 4443298, 12993, 4430305 
shader 11 total_cycles, active_cycles, idle cycles = 4443298, 12941, 4430356 
shader 12 total_cycles, active_cycles, idle cycles = 4443298, 12430, 4430868 
shader 13 total_cycles, active_cycles, idle cycles = 4443298, 13858, 4429440 
shader 14 total_cycles, active_cycles, idle cycles = 4443298, 13701, 4429596 
shader 15 total_cycles, active_cycles, idle cycles = 4443298, 13720, 4429577 
shader 16 total_cycles, active_cycles, idle cycles = 4443298, 12486, 4430812 
shader 17 total_cycles, active_cycles, idle cycles = 4443298, 13446, 4429852 
shader 18 total_cycles, active_cycles, idle cycles = 4443298, 13439, 4429858 
shader 19 total_cycles, active_cycles, idle cycles = 4443298, 13274, 4430023 
shader 20 total_cycles, active_cycles, idle cycles = 4443298, 13056, 4430242 
shader 21 total_cycles, active_cycles, idle cycles = 4443298, 13442, 4429855 
shader 22 total_cycles, active_cycles, idle cycles = 4443298, 12826, 4430471 
shader 23 total_cycles, active_cycles, idle cycles = 4443298, 14045, 4429253 
shader 24 total_cycles, active_cycles, idle cycles = 4443298, 12995, 4430303 
shader 25 total_cycles, active_cycles, idle cycles = 4443298, 13394, 4429903 
shader 26 total_cycles, active_cycles, idle cycles = 4443298, 13887, 4429410 
shader 27 total_cycles, active_cycles, idle cycles = 4443298, 13669, 4429629 
shader 28 total_cycles, active_cycles, idle cycles = 4443298, 13588, 4429709 
shader 29 total_cycles, active_cycles, idle cycles = 4443298, 12832, 4430465 
shader 30 total_cycles, active_cycles, idle cycles = 4443298, 240321, 4202976 
shader 31 total_cycles, active_cycles, idle cycles = 4443298, 251610, 4191687 
shader 32 total_cycles, active_cycles, idle cycles = 4443298, 249534, 4193764 
shader 33 total_cycles, active_cycles, idle cycles = 4443298, 229466, 4213832 
shader 34 total_cycles, active_cycles, idle cycles = 4443298, 238854, 4204444 
shader 35 total_cycles, active_cycles, idle cycles = 4443298, 244048, 4199249 
shader 36 total_cycles, active_cycles, idle cycles = 4443298, 242420, 4200877 
shader 37 total_cycles, active_cycles, idle cycles = 4443298, 241943, 4201355 
shader 38 total_cycles, active_cycles, idle cycles = 4443298, 240177, 4203121 
shader 39 total_cycles, active_cycles, idle cycles = 4443298, 253291, 4190006 
shader 40 total_cycles, active_cycles, idle cycles = 4443298, 247271, 4196027 
shader 41 total_cycles, active_cycles, idle cycles = 4443298, 230603, 4212694 
shader 42 total_cycles, active_cycles, idle cycles = 4443298, 247602, 4195695 
shader 43 total_cycles, active_cycles, idle cycles = 4443298, 218314, 4224984 
shader 44 total_cycles, active_cycles, idle cycles = 4443298, 245844, 4197453 
shader 45 total_cycles, active_cycles, idle cycles = 4443298, 234124, 4209174 
shader 46 total_cycles, active_cycles, idle cycles = 4443298, 249909, 4193388 
shader 47 total_cycles, active_cycles, idle cycles = 4443298, 236935, 4206362 
shader 48 total_cycles, active_cycles, idle cycles = 4443298, 241158, 4202140 
shader 49 total_cycles, active_cycles, idle cycles = 4443298, 223891, 4219407 
shader 50 total_cycles, active_cycles, idle cycles = 4443298, 242263, 4201034 
shader 51 total_cycles, active_cycles, idle cycles = 4443298, 229746, 4213552 
shader 52 total_cycles, active_cycles, idle cycles = 4443298, 247290, 4196007 
shader 53 total_cycles, active_cycles, idle cycles = 4443298, 225938, 4217360 
shader 54 total_cycles, active_cycles, idle cycles = 4443298, 222874, 4220424 
shader 55 total_cycles, active_cycles, idle cycles = 4443298, 237026, 4206271 
shader 56 total_cycles, active_cycles, idle cycles = 4443298, 238196, 4205101 
shader 57 total_cycles, active_cycles, idle cycles = 4443298, 226727, 4216570 
shader 58 total_cycles, active_cycles, idle cycles = 4443298, 240352, 4202945 
shader 59 total_cycles, active_cycles, idle cycles = 4443298, 229735, 4213563 
warps_exctd_sm 0 = 864 
warps_exctd_sm 1 = 832 
warps_exctd_sm 2 = 832 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 896 
warps_exctd_sm 5 = 896 
warps_exctd_sm 6 = 960 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 1280 
warps_exctd_sm 10 = 960 
warps_exctd_sm 11 = 1024 
warps_exctd_sm 12 = 832 
warps_exctd_sm 13 = 1344 
warps_exctd_sm 14 = 1280 
warps_exctd_sm 15 = 960 
warps_exctd_sm 16 = 960 
warps_exctd_sm 17 = 1280 
warps_exctd_sm 18 = 1024 
warps_exctd_sm 19 = 1120 
warps_exctd_sm 20 = 1280 
warps_exctd_sm 21 = 928 
warps_exctd_sm 22 = 1024 
warps_exctd_sm 23 = 1280 
warps_exctd_sm 24 = 992 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 1344 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 960 
warps_exctd_sm 29 = 1280 
warps_exctd_sm 30 = 32992 
warps_exctd_sm 31 = 34240 
warps_exctd_sm 32 = 33696 
warps_exctd_sm 33 = 31936 
warps_exctd_sm 34 = 32640 
warps_exctd_sm 35 = 33120 
warps_exctd_sm 36 = 32960 
warps_exctd_sm 37 = 33184 
warps_exctd_sm 38 = 32640 
warps_exctd_sm 39 = 34272 
warps_exctd_sm 40 = 33472 
warps_exctd_sm 41 = 31520 
warps_exctd_sm 42 = 33568 
warps_exctd_sm 43 = 30080 
warps_exctd_sm 44 = 33184 
warps_exctd_sm 45 = 32000 
warps_exctd_sm 46 = 33376 
warps_exctd_sm 47 = 32448 
warps_exctd_sm 48 = 32928 
warps_exctd_sm 49 = 31136 
warps_exctd_sm 50 = 32736 
warps_exctd_sm 51 = 31488 
warps_exctd_sm 52 = 33376 
warps_exctd_sm 53 = 31360 
warps_exctd_sm 54 = 30560 
warps_exctd_sm 55 = 32864 
warps_exctd_sm 56 = 32288 
warps_exctd_sm 57 = 31328 
warps_exctd_sm 58 = 32640 
warps_exctd_sm 59 = 31808 
gpgpu_n_tot_thrd_icount = 482496256
gpgpu_n_tot_w_icount = 15078008
gpgpu_n_stall_shd_mem = 160185209
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3498382
gpgpu_n_mem_write_global = 66570
gpgpu_n_mem_texture = 1207828
gpgpu_n_mem_const = 4502
gpgpu_n_load_insn  = 34458208
gpgpu_n_store_insn = 975840
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15460320
gpgpu_n_const_mem_insn = 16436160
gpgpu_n_param_mem_insn = 5024896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 135535387
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238269067	W0_Idle:71607394	W0_Scoreboard:208241111	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15078188
Warp Occupancy Distribution:
Stall:214106860	W0_Idle:51579667	W0_Scoreboard:128105	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:783248
Warp Occupancy Distribution:
Stall:24162207	W0_Idle:20027727	W0_Scoreboard:208113006	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14294940
warp_utilization0: 0.028279
warp_utilization1: 0.002938
warp_utilization2: 0.053620
traffic_breakdown_coretomem[CONST_ACC_R] = 36016 {8:4502,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7999496 {8:999937,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6178800 {40:23505,72:9660,136:33405,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 100508200 {40:2489990,72:3770,136:4685,}
traffic_breakdown_coretomem[INST_ACC_R] = 33360 {8:4170,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9662624 {8:1207828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 324144 {72:4502,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 135991432 {136:999937,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 532560 {8:66570,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 100483280 {40:2489367,72:3770,136:4685,}
traffic_breakdown_memtocore[INST_ACC_R] = 567120 {136:4170,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 164264608 {136:1207828,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 943 
averagemflatency_1 = 970 
averagemflatency_2= 913 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 4443297 
mrq_lat_table:1612113 	57365 	107295 	200899 	475965 	827711 	1101633 	874185 	235869 	6039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	32542 	33496 	44299 	176491 	699262 	1994909 	1619374 	173107 	3114 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	314382 	205585 	446938 	330218 	483909 	959374 	1326183 	654232 	58707 	1632 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3083544 	1446749 	171412 	8203 	179 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	4375 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	7574 	1308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11        11        15        13        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9         9        11        10        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        16        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10        11         9 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.175842  1.157905  1.153638  1.149563  1.157190  1.149195  1.172006  1.170597  1.150067  1.141054  1.151707  1.156164  1.170228  1.163572  1.179895  1.178351 
dram[1]:  1.154170  1.153585  1.155147  1.152596  1.146887  1.153672  1.161504  1.167651  1.142023  1.149232  1.149859  1.151975  1.158546  1.166177  1.174345  1.177693 
dram[2]:  1.149443  1.162305  1.145469  1.157128  1.152294  1.200922  1.159876  1.181053  1.134318  1.143613  1.145269  1.154109  1.164957  1.180639  1.165530  1.189307 
dram[3]:  1.147213  1.151921  1.153571  1.157834  1.147344  1.158531  1.159939  1.176918  1.138622  1.149487  1.151054  1.147899  1.159036  1.159055  1.175594  1.183062 
dram[4]:  1.157947  1.154852  1.158451  1.147960  1.152277  1.159549  1.174429  1.163670  1.137758  1.137612  1.191669  1.153407  1.161888  1.158812  1.179713  1.188880 
dram[5]:  1.152150  1.156506  1.157455  1.154474  1.151409  1.157096  1.160668  1.169220  1.142481  1.147564  1.148508  1.146515  1.163365  1.158289  1.169540  1.186788 
average row locality = 5499074/4742174 = 1.159610
average row locality_1 = 4172265/3653838 = 1.141886
average row locality_2 = 1326809/1088336 = 1.219117
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     38293     35149     34999     33658     37316     35057     37170     35701     36202     33610     34140     33502     36025     34046     36660     35280 
dram[1]:     34851     33301     34573     33418     34918     34987     35455     35421     34482     34104     32952     32680     34078     34123     35384     35272 
dram[2]:     35581     36653     33779     35730     36213     40183     35232     37852     34224     34896     33113     34621     35140     36697     34685     37551 
dram[3]:     33143     33957     34434     34131     34875     36384     35065     36531     33495     34106     33617     32977     34240     33665     35678     35809 
dram[4]:     36359     34651     36306     33937     36459     36505     37461     35265     34642     33658     37846     33743     35193     34195     37064     36484 
dram[5]:     34541     34280     34853     34340     35174     35915     35176     36092     34492     33689     33178     32297     34783     33438     34842     36234 
total reads: 3364156
bank skew: 40183/32297 = 1.24
chip skew: 572150/549999 = 1.04
number of total write accesses:
dram[0]:     24352     21439     20566     19384     22520     20616     23779     22481     24525     21973     23626     22950     24608     22601     23978     22592 
dram[1]:     21012     19622     20199     19062     20292     20535     22067     22108     22835     22507     22370     22169     22634     22671     22759     22606 
dram[2]:     21613     22686     19467     21225     21632     25449     21987     24484     22577     23260     22571     24077     23699     25201     22074     24778 
dram[3]:     19451     20166     20094     19745     20427     21787     21772     23247     21851     22490     23059     22408     22827     22191     22991     23087 
dram[4]:     22467     20837     21716     19574     21822     22065     24051     22076     22990     22112     27296     23204     23731     22706     24287     23709 
dram[5]:     20792     20410     20478     19963     20583     21389     21872     22825     22820     22148     22629     21745     23306     21956     22157     23487 
total reads: 2135014
bank skew: 27296/19062 = 1.43
chip skew: 366780/345448 = 1.06
average mf latency per bank:
dram[0]:       1029       920      1029       925       924       822       818       723       750       640       756       666       831       732       946       848
dram[1]:        846       878       853       890       783       791       674       687       595       610       598       607       671       674       771       797
dram[2]:        950      1188       974      1171       865      1497       769       960       691       863       696       873       784       995       892      1104
dram[3]:        870       871       862       878       784       814       681       692       603       621       611       619       670       686       795       821
dram[4]:       1088       978      1069       970       981       887       868       766       784       686       864       705       879       787      1002       916
dram[5]:        860       877       869       877       777       803       682       704       616       628       616       619       682       689       792       817
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8862      8554     10170      8547      6494     10280      8745      7174      7468     10329      8570      8305      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      7030      9725      9002      8333     10709      6538      6853      8566
dram[2]:       7158      7996     10282      8886      9756      7464      7310      8390      8053      7766     10502      7130      7885      8490      6155      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6186      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       7978     10682      7005      6415      8241      8292      8250      7658      6539      8078      9136      8185      7988      9915      6859      7871
dram[5]:       9510      7987      8207      9993      7620      6840      6949      6620      6148      7621      8204      6610      8842      8830      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2411438 n_act=799798 n_pre=799783 n_req=573969 n_req_1=352497 n_req_2=221472 n_req_3=0 n_rd=1133584 n_write=720550 bw_util=0.3903 bw_util_1=0.2404 bw_util_2=0.1499 bw_util_3=0 blp=10.718997 blp_1= 4.005369 blp_2= 2.688446 blp_3= -nan
 n_activity=5856420 dram_eff=0.3908 dram_eff_1=0.2407 dram_eff_2=0.1501 dram_eff_3=0
bk0: 76582a 1980930i bk1: 70298a 2242266i bk2: 69998a 2248915i bk3: 67316a 2325250i bk4: 74632a 1824020i bk5: 70104a 2018086i bk6: 74340a 1609558i bk7: 71400a 1717271i bk8: 72402a 2021334i bk9: 67220a 2242702i bk10: 68278a 2002439i bk11: 67002a 2004651i bk12: 72050a 1692992i bk13: 68088a 1878644i bk14: 73316a 1602423i bk15: 70558a 1720018i 
bw_dist = 0.240	0.150	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0005
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2530215 n_act=773746 n_pre=773736 n_req=557013 n_req_1=335956 n_req_2=221057 n_req_3=0 n_rd=1099971 n_write=687485 bw_util=0.3787 bw_util_1=0.2291 bw_util_2=0.1496 bw_util_3=0 blp=10.192003 blp_1= 3.878715 blp_2= 2.652545 blp_3= -nan
 n_activity=5829247 dram_eff=0.381 dram_eff_1=0.2305 dram_eff_2=0.1505 dram_eff_3=0
bk0: 69702a 2460499i bk1: 66602a 2539673i bk2: 69141a 2381578i bk3: 66834a 2462760i bk4: 69834a 2219656i bk5: 69968a 2129669i bk6: 70908a 1934867i bk7: 70842a 1858796i bk8: 68964a 2301128i bk9: 68206a 2255087i bk10: 65902a 2229508i bk11: 65360a 2193557i bk12: 68156a 2031777i bk13: 68246a 1954572i bk14: 70766a 1870486i bk15: 70540a 1828725i 
bw_dist = 0.229	0.150	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5593
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2374964 n_act=807911 n_pre=807897 n_req=579340 n_req_1=357302 n_req_2=222038 n_req_3=0 n_rd=1144270 n_write=730111 bw_util=0.3939 bw_util_1=0.2437 bw_util_2=0.1503 bw_util_3=0 blp=10.880049 blp_1= 4.050219 blp_2= 2.698936 blp_3= -nan
 n_activity=5861308 dram_eff=0.3942 dram_eff_1=0.2438 dram_eff_2=0.1504 dram_eff_3=0
bk0: 71162a 2283380i bk1: 73304a 2082336i bk2: 67558a 2370705i bk3: 71460a 2099986i bk4: 72426a 1946084i bk5: 80362a 1392516i bk6: 70462a 1785388i bk7: 75704a 1389030i bk8: 68446a 2231909i bk9: 69788a 2073104i bk10: 66224a 2109932i bk11: 69242a 1834736i bk12: 70274a 1775296i bk13: 73390a 1500633i bk14: 69368a 1810945i bk15: 75100a 1407423i 
bw_dist = 0.244	0.150	0.000	0.605	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4969
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2514682 n_act=777261 n_pre=777247 n_req=559142 n_req_1=338125 n_req_2=221017 n_req_3=0 n_rd=1104182 n_write=691781 bw_util=0.3802 bw_util_1=0.2306 bw_util_2=0.1496 bw_util_3=0 blp=10.254650 blp_1= 3.893142 blp_2= 2.655120 blp_3= -nan
 n_activity=5833029 dram_eff=0.3823 dram_eff_1=0.2319 dram_eff_2=0.1504 dram_eff_3=0
bk0: 66286a 2644087i bk1: 67914a 2478683i bk2: 68866a 2413272i bk3: 68258a 2372529i bk4: 69750a 2203571i bk5: 72768a 1966450i bk6: 70130a 1959434i bk7: 73062a 1704104i bk8: 66988a 2386120i bk9: 68208a 2234679i bk10: 67228a 2136773i bk11: 65954a 2140620i bk12: 68474a 1991311i bk13: 67328a 2020969i bk14: 71354a 1807260i bk15: 71614a 1763455i 
bw_dist = 0.231	0.150	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7708
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2390913 n_act=804443 n_pre=804429 n_req=576992 n_req_1=355156 n_req_2=221836 n_req_3=0 n_rd=1139505 n_write=725863 bw_util=0.3923 bw_util_1=0.2422 bw_util_2=0.1501 bw_util_3=0 blp=10.817557 blp_1= 4.036898 blp_2= 2.704397 blp_3= -nan
 n_activity=5857012 dram_eff=0.3929 dram_eff_1=0.2425 dram_eff_2=0.1503 dram_eff_3=0
bk0: 72718a 2206537i bk1: 69296a 2317180i bk2: 72610a 2091515i bk3: 67874a 2294513i bk4: 72918a 1914685i bk5: 73010a 1808750i bk6: 74915a 1556255i bk7: 70528a 1728071i bk8: 69284a 2201796i bk9: 67313a 2212009i bk10: 75686a 1550947i bk11: 67485a 1940782i bk12: 70386a 1771454i bk13: 68386a 1834185i bk14: 74128a 1538547i bk15: 72968a 1558459i 
bw_dist = 0.242	0.150	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2992
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2506898 n_act=778989 n_pre=778978 n_req=560389 n_req_1=339113 n_req_2=221276 n_req_3=0 n_rd=1106628 n_write=693660 bw_util=0.381 bw_util_1=0.2313 bw_util_2=0.1497 bw_util_3=0 blp=10.298865 blp_1= 3.907259 blp_2= 2.654269 blp_3= -nan
 n_activity=5835255 dram_eff=0.383 dram_eff_1=0.2325 dram_eff_2=0.1505 dram_eff_3=0
bk0: 69082a 2477177i bk1: 68560a 2432705i bk2: 69706a 2336498i bk3: 68680a 2345176i bk4: 70348a 2159366i bk5: 71830a 1980168i bk6: 70352a 1930216i bk7: 72184a 1745416i bk8: 68980a 2274280i bk9: 67378a 2275211i bk10: 66354a 2186083i bk11: 64590a 2220523i bk12: 69562a 1916878i bk13: 66876a 2032780i bk14: 69678a 1922713i bk15: 72468a 1700448i 
bw_dist = 0.231	0.150	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.826

========= L2 cache stats =========
L2_cache_bank[0]: Access = 408316, Miss = 290826, Miss_rate = 0.712, Pending_hits = 5319, Reservation_fails = 196719
L2_cache_bank[1]: Access = 386908, Miss = 276024, Miss_rate = 0.713, Pending_hits = 4458, Reservation_fails = 114537
L2_cache_bank[2]: Access = 394271, Miss = 276703, Miss_rate = 0.702, Pending_hits = 4061, Reservation_fails = 112339
L2_cache_bank[3]: Access = 386809, Miss = 273318, Miss_rate = 0.707, Pending_hits = 4025, Reservation_fails = 118845
L2_cache_bank[4]: Access = 389179, Miss = 277980, Miss_rate = 0.714, Pending_hits = 4400, Reservation_fails = 96145
L2_cache_bank[5]: Access = 431927, Miss = 294184, Miss_rate = 0.681, Pending_hits = 5512, Reservation_fails = 214542
L2_cache_bank[6]: Access = 388958, Miss = 274562, Miss_rate = 0.706, Pending_hits = 3994, Reservation_fails = 108989
L2_cache_bank[7]: Access = 399361, Miss = 277575, Miss_rate = 0.695, Pending_hits = 4249, Reservation_fails = 130438
L2_cache_bank[8]: Access = 408939, Miss = 291333, Miss_rate = 0.712, Pending_hits = 5571, Reservation_fails = 176413
L2_cache_bank[9]: Access = 395417, Miss = 278456, Miss_rate = 0.704, Pending_hits = 4689, Reservation_fails = 107978
L2_cache_bank[10]: Access = 392734, Miss = 277057, Miss_rate = 0.705, Pending_hits = 4176, Reservation_fails = 122564
L2_cache_bank[11]: Access = 398277, Miss = 276305, Miss_rate = 0.694, Pending_hits = 4466, Reservation_fails = 150231
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 408316, Miss = 290826 (0.712), PendingHit = 5319 (0.013)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 386908, Miss = 276024 (0.713), PendingHit = 4458 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394271, Miss = 276703 (0.702), PendingHit = 4061 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 386809, Miss = 273318 (0.707), PendingHit = 4025 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 389179, Miss = 277980 (0.714), PendingHit = 4400 (0.0113)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 431927, Miss = 294184 (0.681), PendingHit = 5512 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 388958, Miss = 274562 (0.706), PendingHit = 3994 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 399361, Miss = 277575 (0.695), PendingHit = 4249 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 408939, Miss = 291333 (0.712), PendingHit = 5571 (0.0136)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395417, Miss = 278456 (0.704), PendingHit = 4689 (0.0119)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 392734, Miss = 277057 (0.705), PendingHit = 4176 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 398277, Miss = 276305 (0.694), PendingHit = 4466 (0.0112)
L2 Cache Total Miss Rate = 0.704
Stream 1: L2 Cache Miss Rate = 0.831
Stream 2: L2 Cache Miss Rate = 0.564
Stream 1: Accesses  = 2501411
Stream 1: Misses  = 2078316
Stream 2: Accesses  = 2279685
Stream 2: Misses  = 1286007
Stream 1+2: Accesses  = 4781096
Stream 1+2: Misses  = 3364323
Total Accesses  = 4781096
MPKI-CORES
CORE_L2MPKI_0	79.404
CORE_L2MPKI_1	82.867
CORE_L2MPKI_2	77.454
CORE_L2MPKI_3	82.414
CORE_L2MPKI_4	78.613
CORE_L2MPKI_5	81.452
CORE_L2MPKI_6	80.179
CORE_L2MPKI_7	83.390
CORE_L2MPKI_8	79.160
CORE_L2MPKI_9	83.696
CORE_L2MPKI_10	82.728
CORE_L2MPKI_11	84.971
CORE_L2MPKI_12	82.819
CORE_L2MPKI_13	82.538
CORE_L2MPKI_14	82.123
CORE_L2MPKI_15	87.656
CORE_L2MPKI_16	82.886
CORE_L2MPKI_17	85.482
CORE_L2MPKI_18	84.182
CORE_L2MPKI_19	87.277
CORE_L2MPKI_20	83.028
CORE_L2MPKI_21	83.847
CORE_L2MPKI_22	83.825
CORE_L2MPKI_23	86.710
CORE_L2MPKI_24	83.890
CORE_L2MPKI_25	85.502
CORE_L2MPKI_26	85.361
CORE_L2MPKI_27	83.836
CORE_L2MPKI_28	81.980
CORE_L2MPKI_29	84.087
CORE_L2MPKI_30	2.890
CORE_L2MPKI_31	2.789
CORE_L2MPKI_32	2.806
CORE_L2MPKI_33	2.831
CORE_L2MPKI_34	2.819
CORE_L2MPKI_35	2.845
CORE_L2MPKI_36	2.816
CORE_L2MPKI_37	2.741
CORE_L2MPKI_38	2.839
CORE_L2MPKI_39	2.722
CORE_L2MPKI_40	2.898
CORE_L2MPKI_41	2.931
CORE_L2MPKI_42	2.730
CORE_L2MPKI_43	3.066
CORE_L2MPKI_44	2.827
CORE_L2MPKI_45	2.813
CORE_L2MPKI_46	2.814
CORE_L2MPKI_47	2.899
CORE_L2MPKI_48	2.799
CORE_L2MPKI_49	2.934
CORE_L2MPKI_50	2.789
CORE_L2MPKI_51	2.922
CORE_L2MPKI_52	2.722
CORE_L2MPKI_53	2.793
CORE_L2MPKI_54	3.041
CORE_L2MPKI_55	2.803
CORE_L2MPKI_56	2.792
CORE_L2MPKI_57	2.963
CORE_L2MPKI_58	2.761
CORE_L2MPKI_59	2.927
Avg_MPKI_Stream1= 83.112
Avg_MPKI_Stream2= 2.844
MISSES-CORES
CORE_MISSES_0	61455
CORE_MISSES_1	66636
CORE_MISSES_2	58203
CORE_MISSES_3	69315
CORE_MISSES_4	58868
CORE_MISSES_5	67854
CORE_MISSES_6	62450
CORE_MISSES_7	70768
CORE_MISSES_8	61337
CORE_MISSES_9	71799
CORE_MISSES_10	68581
CORE_MISSES_11	70144
CORE_MISSES_12	65693
CORE_MISSES_13	72924
CORE_MISSES_14	71737
CORE_MISSES_15	76747
CORE_MISSES_16	66022
CORE_MISSES_17	73268
CORE_MISSES_18	72176
CORE_MISSES_19	73916
CORE_MISSES_20	69106
CORE_MISSES_21	71923
CORE_MISSES_22	68562
CORE_MISSES_23	77659
CORE_MISSES_24	69547
CORE_MISSES_25	73061
CORE_MISSES_26	75574
CORE_MISSES_27	73108
CORE_MISSES_28	71085
CORE_MISSES_29	68798
CORE_MISSES_30	43974
CORE_MISSES_31	44439
CORE_MISSES_32	44332
CORE_MISSES_33	41124
CORE_MISSES_34	42631
CORE_MISSES_35	43963
CORE_MISSES_36	43222
CORE_MISSES_37	41990
CORE_MISSES_38	43175
CORE_MISSES_39	43665
CORE_MISSES_40	45376
CORE_MISSES_41	42801
CORE_MISSES_42	42798
CORE_MISSES_43	42382
CORE_MISSES_44	44015
CORE_MISSES_45	41707
CORE_MISSES_46	44535
CORE_MISSES_47	43492
CORE_MISSES_48	42740
CORE_MISSES_49	41582
CORE_MISSES_50	42790
CORE_MISSES_51	42500
CORE_MISSES_52	42625
CORE_MISSES_53	39948
CORE_MISSES_54	42911
CORE_MISSES_55	42061
CORE_MISSES_56	42109
CORE_MISSES_57	42528
CORE_MISSES_58	42020
CORE_MISSES_59	42572
L2_MISSES = 3364323
L2_total_cache_accesses = 4781096
L2_total_cache_misses = 3364323
L2_total_cache_miss_rate = 0.7037
L2_total_cache_pending_hits = 54920
L2_total_cache_reservation_fails = 1649740
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3075076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1492270
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3440
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 418
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 644
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 929458
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 29255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 249115
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 119325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39231
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17878
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3653
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 257
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14167
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16153220
icnt_total_pkts_simt_to_mem=7474167
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6221
gpu_ipc_2 =     101.8527
gpu_tot_sim_cycle_stream_1 = 4443297
gpu_tot_sim_cycle_stream_2 = 4443268
gpu_sim_insn_1 = 24980800
gpu_sim_insn_2 = 452558880
gpu_sim_cycle = 4443298
gpu_sim_insn = 477539680
gpu_ipc =     107.4742
gpu_tot_sim_cycle = 4443298
gpu_tot_sim_insn = 477539680
gpu_tot_ipc =     107.4742
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18414224
gpu_stall_icnt2sh    = 3655069
gpu_total_sim_rate=87557

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7872441
	L1I_total_cache_misses = 26459
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[3]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1183
	L1D_cache_core[4]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[6]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1355
	L1D_cache_core[16]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[20]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[22]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366
	L1D_cache_core[28]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1138
	L1D_cache_core[29]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 35710, Miss = 35710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76897
	L1D_cache_core[31]: Access = 37353, Miss = 37353, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59782
	L1D_cache_core[32]: Access = 37087, Miss = 37087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69038
	L1D_cache_core[33]: Access = 34068, Miss = 34068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93953
	L1D_cache_core[34]: Access = 35549, Miss = 35549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81451
	L1D_cache_core[35]: Access = 36335, Miss = 36335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86616
	L1D_cache_core[36]: Access = 35990, Miss = 35990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75637
	L1D_cache_core[37]: Access = 35946, Miss = 35946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67348
	L1D_cache_core[38]: Access = 35694, Miss = 35694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73526
	L1D_cache_core[39]: Access = 37591, Miss = 37591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53005
	L1D_cache_core[40]: Access = 36773, Miss = 36773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62278
	L1D_cache_core[41]: Access = 34379, Miss = 34379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102737
	L1D_cache_core[42]: Access = 36810, Miss = 36810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66914
	L1D_cache_core[43]: Access = 32428, Miss = 32428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85897
	L1D_cache_core[44]: Access = 36647, Miss = 36647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78454
	L1D_cache_core[45]: Access = 34751, Miss = 34751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75239
	L1D_cache_core[46]: Access = 37251, Miss = 37251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64025
	L1D_cache_core[47]: Access = 35295, Miss = 35295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89276
	L1D_cache_core[48]: Access = 35919, Miss = 35919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76405
	L1D_cache_core[49]: Access = 33292, Miss = 33292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96404
	L1D_cache_core[50]: Access = 35970, Miss = 35970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64941
	L1D_cache_core[51]: Access = 34104, Miss = 34104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86325
	L1D_cache_core[52]: Access = 36841, Miss = 36841, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68650
	L1D_cache_core[53]: Access = 33689, Miss = 33689, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95336
	L1D_cache_core[54]: Access = 33302, Miss = 33302, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90363
	L1D_cache_core[55]: Access = 35239, Miss = 35239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60423
	L1D_cache_core[56]: Access = 35369, Miss = 35369, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71550
	L1D_cache_core[57]: Access = 33813, Miss = 33813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86956
	L1D_cache_core[58]: Access = 35907, Miss = 35907, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81001
	L1D_cache_core[59]: Access = 34233, Miss = 34233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79863
	L1D_total_cache_accesses = 1066507
	L1D_total_cache_misses = 1066507
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2352318
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 670658
	L1C_total_cache_misses = 6901
	L1C_total_cache_miss_rate = 0.0103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 3238650
	L1T_total_cache_misses = 1207828
	L1T_total_cache_miss_rate = 0.3729
	L1T_total_cache_pending_hits = 2030822
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 999937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2211872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 663757
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6901
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2030822
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1207828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 140446
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7845982
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26459
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1043, 640, 1043, 640, 1044, 642, 1044, 641, 1025, 640, 1025, 640, 1005, 631, 1006, 631, 631, 626, 631, 631, 1048, 640, 1044, 642, 631, 626, 631, 626, 631, 626, 631, 626, 
shader 0 total_cycles, active_cycles, idle cycles = 4443298, 12130, 4431167 
shader 1 total_cycles, active_cycles, idle cycles = 4443298, 12600, 4430697 
shader 2 total_cycles, active_cycles, idle cycles = 4443298, 11777, 4431520 
shader 3 total_cycles, active_cycles, idle cycles = 4443298, 13185, 4430113 
shader 4 total_cycles, active_cycles, idle cycles = 4443298, 11738, 4431559 
shader 5 total_cycles, active_cycles, idle cycles = 4443298, 13054, 4430243 
shader 6 total_cycles, active_cycles, idle cycles = 4443298, 12210, 4431088 
shader 7 total_cycles, active_cycles, idle cycles = 4443298, 13301, 4429996 
shader 8 total_cycles, active_cycles, idle cycles = 4443298, 12145, 4431153 
shader 9 total_cycles, active_cycles, idle cycles = 4443298, 13453, 4429844 
shader 10 total_cycles, active_cycles, idle cycles = 4443298, 12993, 4430305 
shader 11 total_cycles, active_cycles, idle cycles = 4443298, 12941, 4430356 
shader 12 total_cycles, active_cycles, idle cycles = 4443298, 12430, 4430868 
shader 13 total_cycles, active_cycles, idle cycles = 4443298, 13858, 4429440 
shader 14 total_cycles, active_cycles, idle cycles = 4443298, 13701, 4429596 
shader 15 total_cycles, active_cycles, idle cycles = 4443298, 13720, 4429577 
shader 16 total_cycles, active_cycles, idle cycles = 4443298, 12486, 4430812 
shader 17 total_cycles, active_cycles, idle cycles = 4443298, 13446, 4429852 
shader 18 total_cycles, active_cycles, idle cycles = 4443298, 13439, 4429858 
shader 19 total_cycles, active_cycles, idle cycles = 4443298, 13274, 4430023 
shader 20 total_cycles, active_cycles, idle cycles = 4443298, 13056, 4430242 
shader 21 total_cycles, active_cycles, idle cycles = 4443298, 13442, 4429855 
shader 22 total_cycles, active_cycles, idle cycles = 4443298, 12826, 4430471 
shader 23 total_cycles, active_cycles, idle cycles = 4443298, 14045, 4429253 
shader 24 total_cycles, active_cycles, idle cycles = 4443298, 12995, 4430303 
shader 25 total_cycles, active_cycles, idle cycles = 4443298, 13394, 4429903 
shader 26 total_cycles, active_cycles, idle cycles = 4443298, 13887, 4429410 
shader 27 total_cycles, active_cycles, idle cycles = 4443298, 13669, 4429629 
shader 28 total_cycles, active_cycles, idle cycles = 4443298, 13588, 4429709 
shader 29 total_cycles, active_cycles, idle cycles = 4443298, 12832, 4430465 
shader 30 total_cycles, active_cycles, idle cycles = 4443298, 240321, 4202976 
shader 31 total_cycles, active_cycles, idle cycles = 4443298, 251610, 4191687 
shader 32 total_cycles, active_cycles, idle cycles = 4443298, 249534, 4193764 
shader 33 total_cycles, active_cycles, idle cycles = 4443298, 229466, 4213832 
shader 34 total_cycles, active_cycles, idle cycles = 4443298, 238854, 4204444 
shader 35 total_cycles, active_cycles, idle cycles = 4443298, 244048, 4199249 
shader 36 total_cycles, active_cycles, idle cycles = 4443298, 242420, 4200877 
shader 37 total_cycles, active_cycles, idle cycles = 4443298, 241943, 4201355 
shader 38 total_cycles, active_cycles, idle cycles = 4443298, 240177, 4203121 
shader 39 total_cycles, active_cycles, idle cycles = 4443298, 253291, 4190006 
shader 40 total_cycles, active_cycles, idle cycles = 4443298, 247271, 4196027 
shader 41 total_cycles, active_cycles, idle cycles = 4443298, 230603, 4212694 
shader 42 total_cycles, active_cycles, idle cycles = 4443298, 247602, 4195695 
shader 43 total_cycles, active_cycles, idle cycles = 4443298, 218314, 4224984 
shader 44 total_cycles, active_cycles, idle cycles = 4443298, 245844, 4197453 
shader 45 total_cycles, active_cycles, idle cycles = 4443298, 234124, 4209174 
shader 46 total_cycles, active_cycles, idle cycles = 4443298, 249909, 4193388 
shader 47 total_cycles, active_cycles, idle cycles = 4443298, 236935, 4206362 
shader 48 total_cycles, active_cycles, idle cycles = 4443298, 241158, 4202140 
shader 49 total_cycles, active_cycles, idle cycles = 4443298, 223891, 4219407 
shader 50 total_cycles, active_cycles, idle cycles = 4443298, 242263, 4201034 
shader 51 total_cycles, active_cycles, idle cycles = 4443298, 229746, 4213552 
shader 52 total_cycles, active_cycles, idle cycles = 4443298, 247290, 4196007 
shader 53 total_cycles, active_cycles, idle cycles = 4443298, 225938, 4217360 
shader 54 total_cycles, active_cycles, idle cycles = 4443298, 222874, 4220424 
shader 55 total_cycles, active_cycles, idle cycles = 4443298, 237026, 4206271 
shader 56 total_cycles, active_cycles, idle cycles = 4443298, 238196, 4205101 
shader 57 total_cycles, active_cycles, idle cycles = 4443298, 226727, 4216570 
shader 58 total_cycles, active_cycles, idle cycles = 4443298, 240352, 4202945 
shader 59 total_cycles, active_cycles, idle cycles = 4443298, 229735, 4213563 
warps_exctd_sm 0 = 864 
warps_exctd_sm 1 = 832 
warps_exctd_sm 2 = 832 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 896 
warps_exctd_sm 5 = 896 
warps_exctd_sm 6 = 960 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 1280 
warps_exctd_sm 10 = 960 
warps_exctd_sm 11 = 1024 
warps_exctd_sm 12 = 832 
warps_exctd_sm 13 = 1344 
warps_exctd_sm 14 = 1280 
warps_exctd_sm 15 = 960 
warps_exctd_sm 16 = 960 
warps_exctd_sm 17 = 1280 
warps_exctd_sm 18 = 1024 
warps_exctd_sm 19 = 1120 
warps_exctd_sm 20 = 1280 
warps_exctd_sm 21 = 928 
warps_exctd_sm 22 = 1024 
warps_exctd_sm 23 = 1280 
warps_exctd_sm 24 = 992 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 1344 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 960 
warps_exctd_sm 29 = 1280 
warps_exctd_sm 30 = 32992 
warps_exctd_sm 31 = 34240 
warps_exctd_sm 32 = 33696 
warps_exctd_sm 33 = 31936 
warps_exctd_sm 34 = 32640 
warps_exctd_sm 35 = 33120 
warps_exctd_sm 36 = 32960 
warps_exctd_sm 37 = 33184 
warps_exctd_sm 38 = 32640 
warps_exctd_sm 39 = 34272 
warps_exctd_sm 40 = 33472 
warps_exctd_sm 41 = 31520 
warps_exctd_sm 42 = 33568 
warps_exctd_sm 43 = 30080 
warps_exctd_sm 44 = 33184 
warps_exctd_sm 45 = 32000 
warps_exctd_sm 46 = 33376 
warps_exctd_sm 47 = 32448 
warps_exctd_sm 48 = 32928 
warps_exctd_sm 49 = 31136 
warps_exctd_sm 50 = 32736 
warps_exctd_sm 51 = 31488 
warps_exctd_sm 52 = 33376 
warps_exctd_sm 53 = 31360 
warps_exctd_sm 54 = 30560 
warps_exctd_sm 55 = 32864 
warps_exctd_sm 56 = 32288 
warps_exctd_sm 57 = 31328 
warps_exctd_sm 58 = 32640 
warps_exctd_sm 59 = 31808 
gpgpu_n_tot_thrd_icount = 482496256
gpgpu_n_tot_w_icount = 15078008
gpgpu_n_stall_shd_mem = 160185209
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3498382
gpgpu_n_mem_write_global = 66570
gpgpu_n_mem_texture = 1207828
gpgpu_n_mem_const = 4502
gpgpu_n_load_insn  = 34458208
gpgpu_n_store_insn = 975840
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15460320
gpgpu_n_const_mem_insn = 16436160
gpgpu_n_param_mem_insn = 5024896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 135535387
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238269067	W0_Idle:71607394	W0_Scoreboard:208241111	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15078188
Warp Occupancy Distribution:
Stall:214106860	W0_Idle:51579667	W0_Scoreboard:128105	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:783248
Warp Occupancy Distribution:
Stall:24162207	W0_Idle:20027727	W0_Scoreboard:208113006	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14294940
warp_utilization0: 0.028279
warp_utilization1: 0.002938
warp_utilization2: 0.053620
traffic_breakdown_coretomem[CONST_ACC_R] = 36016 {8:4502,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7999496 {8:999937,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6178800 {40:23505,72:9660,136:33405,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 100508200 {40:2489990,72:3770,136:4685,}
traffic_breakdown_coretomem[INST_ACC_R] = 33360 {8:4170,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9662624 {8:1207828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 324144 {72:4502,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 135991432 {136:999937,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 532560 {8:66570,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 100483280 {40:2489367,72:3770,136:4685,}
traffic_breakdown_memtocore[INST_ACC_R] = 567120 {136:4170,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 164264608 {136:1207828,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 943 
averagemflatency_1 = 970 
averagemflatency_2= 913 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 4443297 
mrq_lat_table:1612113 	57365 	107295 	200899 	475965 	827711 	1101633 	874185 	235869 	6039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	32542 	33496 	44299 	176491 	699262 	1994909 	1619374 	173107 	3114 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	314382 	205585 	446938 	330218 	483909 	959374 	1326183 	654232 	58707 	1632 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3083544 	1446749 	171412 	8203 	179 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	4375 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	7574 	1308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32         8        11        11        15        13        14 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9         9        11        10        11 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        16        10        10 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10        11         9 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.175842  1.157905  1.153638  1.149563  1.157190  1.149195  1.172006  1.170597  1.150067  1.141054  1.151707  1.156164  1.170228  1.163572  1.179895  1.178351 
dram[1]:  1.154170  1.153585  1.155147  1.152596  1.146887  1.153672  1.161504  1.167651  1.142023  1.149232  1.149859  1.151975  1.158546  1.166177  1.174345  1.177693 
dram[2]:  1.149443  1.162305  1.145469  1.157128  1.152294  1.200922  1.159876  1.181053  1.134318  1.143613  1.145269  1.154109  1.164957  1.180639  1.165530  1.189307 
dram[3]:  1.147213  1.151921  1.153571  1.157834  1.147344  1.158531  1.159939  1.176918  1.138622  1.149487  1.151054  1.147899  1.159036  1.159055  1.175594  1.183062 
dram[4]:  1.157947  1.154852  1.158451  1.147960  1.152277  1.159549  1.174429  1.163670  1.137758  1.137612  1.191669  1.153407  1.161888  1.158812  1.179713  1.188880 
dram[5]:  1.152150  1.156506  1.157455  1.154474  1.151409  1.157096  1.160668  1.169220  1.142481  1.147564  1.148508  1.146515  1.163365  1.158289  1.169540  1.186788 
average row locality = 5499074/4742174 = 1.159610
average row locality_1 = 4172265/3653838 = 1.141886
average row locality_2 = 1326809/1088336 = 1.219117
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     38293     35149     34999     33658     37316     35057     37170     35701     36202     33610     34140     33502     36025     34046     36660     35280 
dram[1]:     34851     33301     34573     33418     34918     34987     35455     35421     34482     34104     32952     32680     34078     34123     35384     35272 
dram[2]:     35581     36653     33779     35730     36213     40183     35232     37852     34224     34896     33113     34621     35140     36697     34685     37551 
dram[3]:     33143     33957     34434     34131     34875     36384     35065     36531     33495     34106     33617     32977     34240     33665     35678     35809 
dram[4]:     36359     34651     36306     33937     36459     36505     37461     35265     34642     33658     37846     33743     35193     34195     37064     36484 
dram[5]:     34541     34280     34853     34340     35174     35915     35176     36092     34492     33689     33178     32297     34783     33438     34842     36234 
total reads: 3364156
bank skew: 40183/32297 = 1.24
chip skew: 572150/549999 = 1.04
number of total write accesses:
dram[0]:     24352     21439     20566     19384     22520     20616     23779     22481     24525     21973     23626     22950     24608     22601     23978     22592 
dram[1]:     21012     19622     20199     19062     20292     20535     22067     22108     22835     22507     22370     22169     22634     22671     22759     22606 
dram[2]:     21613     22686     19467     21225     21632     25449     21987     24484     22577     23260     22571     24077     23699     25201     22074     24778 
dram[3]:     19451     20166     20094     19745     20427     21787     21772     23247     21851     22490     23059     22408     22827     22191     22991     23087 
dram[4]:     22467     20837     21716     19574     21822     22065     24051     22076     22990     22112     27296     23204     23731     22706     24287     23709 
dram[5]:     20792     20410     20478     19963     20583     21389     21872     22825     22820     22148     22629     21745     23306     21956     22157     23487 
total reads: 2135014
bank skew: 27296/19062 = 1.43
chip skew: 366780/345448 = 1.06
average mf latency per bank:
dram[0]:       1029       920      1029       925       924       822       818       723       750       640       756       666       831       732       946       848
dram[1]:        846       878       853       890       783       791       674       687       595       610       598       607       671       674       771       797
dram[2]:        950      1188       974      1171       865      1497       769       960       691       863       696       873       784       995       892      1104
dram[3]:        870       871       862       878       784       814       681       692       603       621       611       619       670       686       795       821
dram[4]:       1088       978      1069       970       981       887       868       766       784       686       864       705       879       787      1002       916
dram[5]:        860       877       869       877       777       803       682       704       616       628       616       619       682       689       792       817
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8862      8554     10170      8547      6494     10280      8745      7174      7468     10329      8570      8305      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      7030      9725      9002      8333     10709      6538      6853      8566
dram[2]:       7158      7996     10282      8886      9756      7464      7310      8390      8053      7766     10502      7130      7885      8490      6155      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6186      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       7978     10682      7005      6415      8241      8292      8250      7658      6539      8078      9136      8185      7988      9915      6859      7871
dram[5]:       9510      7987      8207      9993      7620      6840      6949      6620      6148      7621      8204      6610      8842      8830      6895      6291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2411438 n_act=799798 n_pre=799783 n_req=573969 n_req_1=352497 n_req_2=221472 n_req_3=0 n_rd=1133584 n_write=720550 bw_util=0.3903 bw_util_1=0.2404 bw_util_2=0.1499 bw_util_3=0 blp=10.718997 blp_1= 4.005369 blp_2= 2.688446 blp_3= -nan
 n_activity=5856420 dram_eff=0.3908 dram_eff_1=0.2407 dram_eff_2=0.1501 dram_eff_3=0
bk0: 76582a 1980930i bk1: 70298a 2242266i bk2: 69998a 2248915i bk3: 67316a 2325250i bk4: 74632a 1824020i bk5: 70104a 2018086i bk6: 74340a 1609558i bk7: 71400a 1717271i bk8: 72402a 2021334i bk9: 67220a 2242702i bk10: 68278a 2002439i bk11: 67002a 2004651i bk12: 72050a 1692992i bk13: 68088a 1878644i bk14: 73316a 1602423i bk15: 70558a 1720018i 
bw_dist = 0.240	0.150	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0005
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2530215 n_act=773746 n_pre=773736 n_req=557013 n_req_1=335956 n_req_2=221057 n_req_3=0 n_rd=1099971 n_write=687485 bw_util=0.3787 bw_util_1=0.2291 bw_util_2=0.1496 bw_util_3=0 blp=10.192003 blp_1= 3.878715 blp_2= 2.652545 blp_3= -nan
 n_activity=5829247 dram_eff=0.381 dram_eff_1=0.2305 dram_eff_2=0.1505 dram_eff_3=0
bk0: 69702a 2460499i bk1: 66602a 2539673i bk2: 69141a 2381578i bk3: 66834a 2462760i bk4: 69834a 2219656i bk5: 69968a 2129669i bk6: 70908a 1934867i bk7: 70842a 1858796i bk8: 68964a 2301128i bk9: 68206a 2255087i bk10: 65902a 2229508i bk11: 65360a 2193557i bk12: 68156a 2031777i bk13: 68246a 1954572i bk14: 70766a 1870486i bk15: 70540a 1828725i 
bw_dist = 0.229	0.150	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5593
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2374964 n_act=807911 n_pre=807897 n_req=579340 n_req_1=357302 n_req_2=222038 n_req_3=0 n_rd=1144270 n_write=730111 bw_util=0.3939 bw_util_1=0.2437 bw_util_2=0.1503 bw_util_3=0 blp=10.880049 blp_1= 4.050219 blp_2= 2.698936 blp_3= -nan
 n_activity=5861308 dram_eff=0.3942 dram_eff_1=0.2438 dram_eff_2=0.1504 dram_eff_3=0
bk0: 71162a 2283380i bk1: 73304a 2082336i bk2: 67558a 2370705i bk3: 71460a 2099986i bk4: 72426a 1946084i bk5: 80362a 1392516i bk6: 70462a 1785388i bk7: 75704a 1389030i bk8: 68446a 2231909i bk9: 69788a 2073104i bk10: 66224a 2109932i bk11: 69242a 1834736i bk12: 70274a 1775296i bk13: 73390a 1500633i bk14: 69368a 1810945i bk15: 75100a 1407423i 
bw_dist = 0.244	0.150	0.000	0.605	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4969
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2514682 n_act=777261 n_pre=777247 n_req=559142 n_req_1=338125 n_req_2=221017 n_req_3=0 n_rd=1104182 n_write=691781 bw_util=0.3802 bw_util_1=0.2306 bw_util_2=0.1496 bw_util_3=0 blp=10.254650 blp_1= 3.893142 blp_2= 2.655120 blp_3= -nan
 n_activity=5833029 dram_eff=0.3823 dram_eff_1=0.2319 dram_eff_2=0.1504 dram_eff_3=0
bk0: 66286a 2644087i bk1: 67914a 2478683i bk2: 68866a 2413272i bk3: 68258a 2372529i bk4: 69750a 2203571i bk5: 72768a 1966450i bk6: 70130a 1959434i bk7: 73062a 1704104i bk8: 66988a 2386120i bk9: 68208a 2234679i bk10: 67228a 2136773i bk11: 65954a 2140620i bk12: 68474a 1991311i bk13: 67328a 2020969i bk14: 71354a 1807260i bk15: 71614a 1763455i 
bw_dist = 0.231	0.150	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7708
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2390913 n_act=804443 n_pre=804429 n_req=576992 n_req_1=355156 n_req_2=221836 n_req_3=0 n_rd=1139505 n_write=725863 bw_util=0.3923 bw_util_1=0.2422 bw_util_2=0.1501 bw_util_3=0 blp=10.817557 blp_1= 4.036898 blp_2= 2.704397 blp_3= -nan
 n_activity=5857012 dram_eff=0.3929 dram_eff_1=0.2425 dram_eff_2=0.1503 dram_eff_3=0
bk0: 72718a 2206537i bk1: 69296a 2317180i bk2: 72610a 2091515i bk3: 67874a 2294513i bk4: 72918a 1914685i bk5: 73010a 1808750i bk6: 74915a 1556255i bk7: 70528a 1728071i bk8: 69284a 2201796i bk9: 67313a 2212009i bk10: 75686a 1550947i bk11: 67485a 1940782i bk12: 70386a 1771454i bk13: 68386a 1834185i bk14: 74128a 1538547i bk15: 72968a 1558459i 
bw_dist = 0.242	0.150	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2992
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5865153 n_nop=2506898 n_act=778989 n_pre=778978 n_req=560389 n_req_1=339113 n_req_2=221276 n_req_3=0 n_rd=1106628 n_write=693660 bw_util=0.381 bw_util_1=0.2313 bw_util_2=0.1497 bw_util_3=0 blp=10.298865 blp_1= 3.907259 blp_2= 2.654269 blp_3= -nan
 n_activity=5835255 dram_eff=0.383 dram_eff_1=0.2325 dram_eff_2=0.1505 dram_eff_3=0
bk0: 69082a 2477177i bk1: 68560a 2432705i bk2: 69706a 2336498i bk3: 68680a 2345176i bk4: 70348a 2159366i bk5: 71830a 1980168i bk6: 70352a 1930216i bk7: 72184a 1745416i bk8: 68980a 2274280i bk9: 67378a 2275211i bk10: 66354a 2186083i bk11: 64590a 2220523i bk12: 69562a 1916878i bk13: 66876a 2032780i bk14: 69678a 1922713i bk15: 72468a 1700448i 
bw_dist = 0.231	0.150	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.826

========= L2 cache stats =========
L2_cache_bank[0]: Access = 408316, Miss = 290826, Miss_rate = 0.712, Pending_hits = 5319, Reservation_fails = 196719
L2_cache_bank[1]: Access = 386908, Miss = 276024, Miss_rate = 0.713, Pending_hits = 4458, Reservation_fails = 114537
L2_cache_bank[2]: Access = 394271, Miss = 276703, Miss_rate = 0.702, Pending_hits = 4061, Reservation_fails = 112339
L2_cache_bank[3]: Access = 386809, Miss = 273318, Miss_rate = 0.707, Pending_hits = 4025, Reservation_fails = 118845
L2_cache_bank[4]: Access = 389179, Miss = 277980, Miss_rate = 0.714, Pending_hits = 4400, Reservation_fails = 96145
L2_cache_bank[5]: Access = 431927, Miss = 294184, Miss_rate = 0.681, Pending_hits = 5512, Reservation_fails = 214542
L2_cache_bank[6]: Access = 388958, Miss = 274562, Miss_rate = 0.706, Pending_hits = 3994, Reservation_fails = 108989
L2_cache_bank[7]: Access = 399361, Miss = 277575, Miss_rate = 0.695, Pending_hits = 4249, Reservation_fails = 130438
L2_cache_bank[8]: Access = 408939, Miss = 291333, Miss_rate = 0.712, Pending_hits = 5571, Reservation_fails = 176413
L2_cache_bank[9]: Access = 395417, Miss = 278456, Miss_rate = 0.704, Pending_hits = 4689, Reservation_fails = 107978
L2_cache_bank[10]: Access = 392734, Miss = 277057, Miss_rate = 0.705, Pending_hits = 4176, Reservation_fails = 122564
L2_cache_bank[11]: Access = 398277, Miss = 276305, Miss_rate = 0.694, Pending_hits = 4466, Reservation_fails = 150231
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 408316, Miss = 290826 (0.712), PendingHit = 5319 (0.013)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 386908, Miss = 276024 (0.713), PendingHit = 4458 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394271, Miss = 276703 (0.702), PendingHit = 4061 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 386809, Miss = 273318 (0.707), PendingHit = 4025 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 389179, Miss = 277980 (0.714), PendingHit = 4400 (0.0113)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 431927, Miss = 294184 (0.681), PendingHit = 5512 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 388958, Miss = 274562 (0.706), PendingHit = 3994 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 399361, Miss = 277575 (0.695), PendingHit = 4249 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 408939, Miss = 291333 (0.712), PendingHit = 5571 (0.0136)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395417, Miss = 278456 (0.704), PendingHit = 4689 (0.0119)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 392734, Miss = 277057 (0.705), PendingHit = 4176 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 398277, Miss = 276305 (0.694), PendingHit = 4466 (0.0112)
L2 Cache Total Miss Rate = 0.704
Stream 1: L2 Cache Miss Rate = 0.831
Stream 2: L2 Cache Miss Rate = 0.564
Stream 1: Accesses  = 2501411
Stream 1: Misses  = 2078316
Stream 2: Accesses  = 2279685
Stream 2: Misses  = 1286007
Stream 1+2: Accesses  = 4781096
Stream 1+2: Misses  = 3364323
Total Accesses  = 4781096
MPKI-CORES
CORE_L2MPKI_0	79.404
CORE_L2MPKI_1	82.867
CORE_L2MPKI_2	77.454
CORE_L2MPKI_3	82.414
CORE_L2MPKI_4	78.613
CORE_L2MPKI_5	81.452
CORE_L2MPKI_6	80.179
CORE_L2MPKI_7	83.390
CORE_L2MPKI_8	79.160
CORE_L2MPKI_9	83.696
CORE_L2MPKI_10	82.728
CORE_L2MPKI_11	84.971
CORE_L2MPKI_12	82.819
CORE_L2MPKI_13	82.538
CORE_L2MPKI_14	82.123
CORE_L2MPKI_15	87.656
CORE_L2MPKI_16	82.886
CORE_L2MPKI_17	85.482
CORE_L2MPKI_18	84.182
CORE_L2MPKI_19	87.277
CORE_L2MPKI_20	83.028
CORE_L2MPKI_21	83.847
CORE_L2MPKI_22	83.825
CORE_L2MPKI_23	86.710
CORE_L2MPKI_24	83.890
CORE_L2MPKI_25	85.502
CORE_L2MPKI_26	85.361
CORE_L2MPKI_27	83.836
CORE_L2MPKI_28	81.980
CORE_L2MPKI_29	84.087
CORE_L2MPKI_30	2.890
CORE_L2MPKI_31	2.789
CORE_L2MPKI_32	2.806
CORE_L2MPKI_33	2.831
CORE_L2MPKI_34	2.819
CORE_L2MPKI_35	2.845
CORE_L2MPKI_36	2.816
CORE_L2MPKI_37	2.741
CORE_L2MPKI_38	2.839
CORE_L2MPKI_39	2.722
CORE_L2MPKI_40	2.898
CORE_L2MPKI_41	2.931
CORE_L2MPKI_42	2.730
CORE_L2MPKI_43	3.066
CORE_L2MPKI_44	2.827
CORE_L2MPKI_45	2.813
CORE_L2MPKI_46	2.814
CORE_L2MPKI_47	2.899
CORE_L2MPKI_48	2.799
CORE_L2MPKI_49	2.934
CORE_L2MPKI_50	2.789
CORE_L2MPKI_51	2.922
CORE_L2MPKI_52	2.722
CORE_L2MPKI_53	2.793
CORE_L2MPKI_54	3.041
CORE_L2MPKI_55	2.803
CORE_L2MPKI_56	2.792
CORE_L2MPKI_57	2.963
CORE_L2MPKI_58	2.761
CORE_L2MPKI_59	2.927
Avg_MPKI_Stream1= 83.112
Avg_MPKI_Stream2= 2.844
MISSES-CORES
CORE_MISSES_0	61455
CORE_MISSES_1	66636
CORE_MISSES_2	58203
CORE_MISSES_3	69315
CORE_MISSES_4	58868
CORE_MISSES_5	67854
CORE_MISSES_6	62450
CORE_MISSES_7	70768
CORE_MISSES_8	61337
CORE_MISSES_9	71799
CORE_MISSES_10	68581
CORE_MISSES_11	70144
CORE_MISSES_12	65693
CORE_MISSES_13	72924
CORE_MISSES_14	71737
CORE_MISSES_15	76747
CORE_MISSES_16	66022
CORE_MISSES_17	73268
CORE_MISSES_18	72176
CORE_MISSES_19	73916
CORE_MISSES_20	69106
CORE_MISSES_21	71923
CORE_MISSES_22	68562
CORE_MISSES_23	77659
CORE_MISSES_24	69547
CORE_MISSES_25	73061
CORE_MISSES_26	75574
CORE_MISSES_27	73108
CORE_MISSES_28	71085
CORE_MISSES_29	68798
CORE_MISSES_30	43974
CORE_MISSES_31	44439
CORE_MISSES_32	44332
CORE_MISSES_33	41124
CORE_MISSES_34	42631
CORE_MISSES_35	43963
CORE_MISSES_36	43222
CORE_MISSES_37	41990
CORE_MISSES_38	43175
CORE_MISSES_39	43665
CORE_MISSES_40	45376
CORE_MISSES_41	42801
CORE_MISSES_42	42798
CORE_MISSES_43	42382
CORE_MISSES_44	44015
CORE_MISSES_45	41707
CORE_MISSES_46	44535
CORE_MISSES_47	43492
CORE_MISSES_48	42740
CORE_MISSES_49	41582
CORE_MISSES_50	42790
CORE_MISSES_51	42500
CORE_MISSES_52	42625
CORE_MISSES_53	39948
CORE_MISSES_54	42911
CORE_MISSES_55	42061
CORE_MISSES_56	42109
CORE_MISSES_57	42528
CORE_MISSES_58	42020
CORE_MISSES_59	42572
L2_MISSES = 3364323
L2_total_cache_accesses = 4781096
L2_total_cache_misses = 3364323
L2_total_cache_miss_rate = 0.7037
L2_total_cache_pending_hits = 54920
L2_total_cache_reservation_fails = 1649740
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3075076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1492270
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3440
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 418
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 644
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 929458
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 29255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 249115
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 119325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39231
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17878
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3653
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 257
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14167
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16153220
icnt_total_pkts_simt_to_mem=7474167
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6454
gpu_ipc_2 =     101.6211
gpu_tot_sim_cycle_stream_1 = 4750320
gpu_tot_sim_cycle_stream_2 = 4750289
gpu_sim_insn_1 = 26817248
gpu_sim_insn_2 = 482729472
gpu_sim_cycle = 4750321
gpu_sim_insn = 509546720
gpu_ipc =     107.2657
gpu_tot_sim_cycle = 4750321
gpu_tot_sim_insn = 509546720
gpu_tot_ipc =     107.2657
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19833362
gpu_stall_icnt2sh    = 3878232
gpu_total_sim_rate=87490

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399865
	L1I_total_cache_misses = 28011
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1183
	L1D_cache_core[4]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 37545, Miss = 37545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87323
	L1D_cache_core[31]: Access = 40125, Miss = 40125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60210
	L1D_cache_core[32]: Access = 39418, Miss = 39418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73606
	L1D_cache_core[33]: Access = 36471, Miss = 36471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101534
	L1D_cache_core[34]: Access = 37671, Miss = 37671, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89798
	L1D_cache_core[35]: Access = 39201, Miss = 39201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87521
	L1D_cache_core[36]: Access = 38068, Miss = 38068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84007
	L1D_cache_core[37]: Access = 38218, Miss = 38218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73666
	L1D_cache_core[38]: Access = 37775, Miss = 37775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80802
	L1D_cache_core[39]: Access = 40510, Miss = 40510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54156
	L1D_cache_core[40]: Access = 39341, Miss = 39341, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65605
	L1D_cache_core[41]: Access = 36445, Miss = 36445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111818
	L1D_cache_core[42]: Access = 39290, Miss = 39290, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73840
	L1D_cache_core[43]: Access = 34549, Miss = 34549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96538
	L1D_cache_core[44]: Access = 38903, Miss = 38903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83715
	L1D_cache_core[45]: Access = 37356, Miss = 37356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80576
	L1D_cache_core[46]: Access = 39311, Miss = 39311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68253
	L1D_cache_core[47]: Access = 38218, Miss = 38218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89276
	L1D_cache_core[48]: Access = 38266, Miss = 38266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82854
	L1D_cache_core[49]: Access = 35515, Miss = 35515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100848
	L1D_cache_core[50]: Access = 38412, Miss = 38412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69027
	L1D_cache_core[51]: Access = 36572, Miss = 36572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90593
	L1D_cache_core[52]: Access = 39267, Miss = 39267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71867
	L1D_cache_core[53]: Access = 36053, Miss = 36053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102239
	L1D_cache_core[54]: Access = 35647, Miss = 35647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96945
	L1D_cache_core[55]: Access = 38159, Miss = 38159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60554
	L1D_cache_core[56]: Access = 37084, Miss = 37084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84517
	L1D_cache_core[57]: Access = 36014, Miss = 36014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94994
	L1D_cache_core[58]: Access = 38109, Miss = 38109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88869
	L1D_cache_core[59]: Access = 36711, Miss = 36711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82807
	L1D_total_cache_accesses = 1137694
	L1D_total_cache_misses = 1137694
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2521803
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 715523
	L1C_total_cache_misses = 6988
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 3454560
	L1T_total_cache_misses = 1289090
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 2165470
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1066686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2373306
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 708535
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6988
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2165470
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1289090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 71008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148497
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8371854
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28011
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1219, 640, 1219, 640, 1220, 642, 1220, 641, 1201, 640, 1201, 640, 1182, 631, 1182, 631, 631, 626, 631, 631, 1233, 640, 1219, 642, 631, 626, 631, 626, 631, 626, 631, 626, 
shader 0 total_cycles, active_cycles, idle cycles = 4750321, 13015, 4737306 
shader 1 total_cycles, active_cycles, idle cycles = 4750321, 13734, 4736587 
shader 2 total_cycles, active_cycles, idle cycles = 4750321, 12843, 4737478 
shader 3 total_cycles, active_cycles, idle cycles = 4750321, 14088, 4736233 
shader 4 total_cycles, active_cycles, idle cycles = 4750321, 12650, 4737671 
shader 5 total_cycles, active_cycles, idle cycles = 4750321, 14139, 4736182 
shader 6 total_cycles, active_cycles, idle cycles = 4750321, 13143, 4737177 
shader 7 total_cycles, active_cycles, idle cycles = 4750321, 14178, 4736143 
shader 8 total_cycles, active_cycles, idle cycles = 4750321, 13086, 4737235 
shader 9 total_cycles, active_cycles, idle cycles = 4750321, 14510, 4735811 
shader 10 total_cycles, active_cycles, idle cycles = 4750321, 13884, 4736436 
shader 11 total_cycles, active_cycles, idle cycles = 4750321, 13790, 4736531 
shader 12 total_cycles, active_cycles, idle cycles = 4750321, 13479, 4736842 
shader 13 total_cycles, active_cycles, idle cycles = 4750321, 14808, 4735512 
shader 14 total_cycles, active_cycles, idle cycles = 4750321, 14628, 4735693 
shader 15 total_cycles, active_cycles, idle cycles = 4750321, 14774, 4735547 
shader 16 total_cycles, active_cycles, idle cycles = 4750321, 13393, 4736928 
shader 17 total_cycles, active_cycles, idle cycles = 4750321, 14333, 4735988 
shader 18 total_cycles, active_cycles, idle cycles = 4750321, 14365, 4735956 
shader 19 total_cycles, active_cycles, idle cycles = 4750321, 14435, 4735886 
shader 20 total_cycles, active_cycles, idle cycles = 4750321, 13940, 4736380 
shader 21 total_cycles, active_cycles, idle cycles = 4750321, 14553, 4735767 
shader 22 total_cycles, active_cycles, idle cycles = 4750321, 13705, 4736616 
shader 23 total_cycles, active_cycles, idle cycles = 4750321, 14925, 4735395 
shader 24 total_cycles, active_cycles, idle cycles = 4750321, 13884, 4736437 
shader 25 total_cycles, active_cycles, idle cycles = 4750321, 14280, 4736041 
shader 26 total_cycles, active_cycles, idle cycles = 4750321, 14861, 4735460 
shader 27 total_cycles, active_cycles, idle cycles = 4750321, 14566, 4735754 
shader 28 total_cycles, active_cycles, idle cycles = 4750321, 14667, 4735653 
shader 29 total_cycles, active_cycles, idle cycles = 4750321, 13809, 4736512 
shader 30 total_cycles, active_cycles, idle cycles = 4750321, 252722, 4497599 
shader 31 total_cycles, active_cycles, idle cycles = 4750321, 270280, 4480041 
shader 32 total_cycles, active_cycles, idle cycles = 4750321, 265055, 4485265 
shader 33 total_cycles, active_cycles, idle cycles = 4750321, 245413, 4504908 
shader 34 total_cycles, active_cycles, idle cycles = 4750321, 253153, 4497167 
shader 35 total_cycles, active_cycles, idle cycles = 4750321, 263319, 4487001 
shader 36 total_cycles, active_cycles, idle cycles = 4750321, 256476, 4493844 
shader 37 total_cycles, active_cycles, idle cycles = 4750321, 257201, 4493120 
shader 38 total_cycles, active_cycles, idle cycles = 4750321, 254233, 4496088 
shader 39 total_cycles, active_cycles, idle cycles = 4750321, 272954, 4477367 
shader 40 total_cycles, active_cycles, idle cycles = 4750321, 264576, 4485744 
shader 41 total_cycles, active_cycles, idle cycles = 4750321, 244496, 4505825 
shader 42 total_cycles, active_cycles, idle cycles = 4750321, 264279, 4486041 
shader 43 total_cycles, active_cycles, idle cycles = 4750321, 232685, 4517635 
shader 44 total_cycles, active_cycles, idle cycles = 4750321, 261122, 4489198 
shader 45 total_cycles, active_cycles, idle cycles = 4750321, 251625, 4498695 
shader 46 total_cycles, active_cycles, idle cycles = 4750321, 263815, 4486505 
shader 47 total_cycles, active_cycles, idle cycles = 4750321, 256611, 4493709 
shader 48 total_cycles, active_cycles, idle cycles = 4750321, 256868, 4493452 
shader 49 total_cycles, active_cycles, idle cycles = 4750321, 238946, 4511375 
shader 50 total_cycles, active_cycles, idle cycles = 4750321, 258778, 4491542 
shader 51 total_cycles, active_cycles, idle cycles = 4750321, 246273, 4504047 
shader 52 total_cycles, active_cycles, idle cycles = 4750321, 263494, 4486826 
shader 53 total_cycles, active_cycles, idle cycles = 4750321, 241797, 4508523 
shader 54 total_cycles, active_cycles, idle cycles = 4750321, 238585, 4511736 
shader 55 total_cycles, active_cycles, idle cycles = 4750321, 256689, 4493632 
shader 56 total_cycles, active_cycles, idle cycles = 4750321, 249494, 4500826 
shader 57 total_cycles, active_cycles, idle cycles = 4750321, 241431, 4508890 
shader 58 total_cycles, active_cycles, idle cycles = 4750321, 255076, 4495244 
shader 59 total_cycles, active_cycles, idle cycles = 4750321, 246513, 4503808 
warps_exctd_sm 0 = 864 
warps_exctd_sm 1 = 1280 
warps_exctd_sm 2 = 1280 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 896 
warps_exctd_sm 5 = 1344 
warps_exctd_sm 6 = 960 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 1344 
warps_exctd_sm 10 = 1120 
warps_exctd_sm 11 = 1024 
warps_exctd_sm 12 = 1280 
warps_exctd_sm 13 = 1344 
warps_exctd_sm 14 = 1280 
warps_exctd_sm 15 = 1408 
warps_exctd_sm 16 = 960 
warps_exctd_sm 17 = 1280 
warps_exctd_sm 18 = 1024 
warps_exctd_sm 19 = 1344 
warps_exctd_sm 20 = 1280 
warps_exctd_sm 21 = 1408 
warps_exctd_sm 22 = 1024 
warps_exctd_sm 23 = 1280 
warps_exctd_sm 24 = 992 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 1344 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 1408 
warps_exctd_sm 29 = 1280 
warps_exctd_sm 30 = 34816 
warps_exctd_sm 31 = 36704 
warps_exctd_sm 32 = 35840 
warps_exctd_sm 33 = 34112 
warps_exctd_sm 34 = 34752 
warps_exctd_sm 35 = 35680 
warps_exctd_sm 36 = 35008 
warps_exctd_sm 37 = 35296 
warps_exctd_sm 38 = 34688 
warps_exctd_sm 39 = 36832 
warps_exctd_sm 40 = 35872 
warps_exctd_sm 41 = 33376 
warps_exctd_sm 42 = 35872 
warps_exctd_sm 43 = 31904 
warps_exctd_sm 44 = 35264 
warps_exctd_sm 45 = 34432 
warps_exctd_sm 46 = 35232 
warps_exctd_sm 47 = 35008 
warps_exctd_sm 48 = 35072 
warps_exctd_sm 49 = 33184 
warps_exctd_sm 50 = 35040 
warps_exctd_sm 51 = 33664 
warps_exctd_sm 52 = 35616 
warps_exctd_sm 53 = 33568 
warps_exctd_sm 54 = 32768 
warps_exctd_sm 55 = 35424 
warps_exctd_sm 56 = 33824 
warps_exctd_sm 57 = 33312 
warps_exctd_sm 58 = 34656 
warps_exctd_sm 59 = 34080 
gpgpu_n_tot_thrd_icount = 514837920
gpgpu_n_tot_w_icount = 16088685
gpgpu_n_stall_shd_mem = 171223682
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3745948
gpgpu_n_mem_write_global = 71008
gpgpu_n_mem_texture = 1289090
gpgpu_n_mem_const = 4563
gpgpu_n_load_insn  = 36771296
gpgpu_n_store_insn = 1040896
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 16491008
gpgpu_n_const_mem_insn = 17531904
gpgpu_n_param_mem_insn = 5364832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 144909629
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:257375343	W0_Idle:73823894	W0_Scoreboard:222750409	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16088874
Warp Occupancy Distribution:
Stall:231618053	W0_Idle:52383485	W0_Scoreboard:176784	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:840938
Warp Occupancy Distribution:
Stall:25757290	W0_Idle:21440409	W0_Scoreboard:222573625	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15247936
warp_utilization0: 0.028224
warp_utilization1: 0.002950
warp_utilization2: 0.053498
traffic_breakdown_coretomem[CONST_ACC_R] = 36504 {8:4563,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8533488 {8:1066686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6590720 {40:25072,72:10304,136:35632,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 107772784 {40:2670324,72:3996,136:4942,}
traffic_breakdown_coretomem[INST_ACC_R] = 35520 {8:4440,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10312720 {8:1289090,}
traffic_breakdown_memtocore[CONST_ACC_R] = 328536 {72:4563,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 145067664 {136:1066674,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 568064 {8:71008,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 107743224 {40:2669592,72:3994,136:4941,}
traffic_breakdown_memtocore[INST_ACC_R] = 603840 {136:4440,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 175316240 {136:1289090,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 944 
averagemflatency_1 = 970 
averagemflatency_2= 915 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 4750320 
mrq_lat_table:1723656 	61350 	114843 	215065 	508825 	885687 	1179082 	935432 	252690 	6499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	34326 	35215 	47075 	187933 	744752 	2133778 	1740173 	183238 	3307 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	331603 	217214 	472727 	353796 	521326 	1033710 	1424035 	696950 	61656 	1722 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3305384 	1543693 	180956 	8640 	180 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	8813 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	8102 	1394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9        10        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.173893  1.156464  1.154123  1.150584  1.157215  1.150081  1.171184  1.170378  1.150158  1.139895  1.152388  1.157523  1.170281  1.164362  1.181124  1.179367 
dram[1]:  1.152901  1.154144  1.154575  1.152833  1.147736  1.153736  1.161779  1.168418  1.141703  1.148480  1.151623  1.152399  1.159499  1.165946  1.174286  1.177046 
dram[2]:  1.149592  1.161375  1.145629  1.156542  1.152222  1.198248  1.158884  1.180624  1.135549  1.143578  1.145852  1.154414  1.165755  1.180815  1.164939  1.188618 
dram[3]:  1.147013  1.152517  1.152348  1.156899  1.146905  1.159008  1.159084  1.175774  1.139449  1.149206  1.151858  1.148575  1.159731  1.159506  1.176087  1.183906 
dram[4]:  1.157190  1.154787  1.157333  1.148623  1.151697  1.158847  1.174737  1.164463  1.137403  1.137802  1.189015  1.152538  1.161985  1.159447  1.179209  1.187770 
dram[5]:  1.151561  1.155960  1.157078  1.154292  1.150692  1.157122  1.161323  1.167943  1.142878  1.147365  1.148854  1.146912  1.162049  1.160454  1.170038  1.186651 
average row locality = 5883129/5073729 = 1.159528
average row locality_1 = 4467466/3912118 = 1.141956
average row locality_2 = 1415663/1161611 = 1.218707
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     40658     37564     37397     36188     39693     37449     39518     38047     38581     35833     36668     35967     38519     36558     39274     37789 
dram[1]:     37310     35818     36990     35835     37416     37393     37764     37796     36764     36422     35383     35171     36628     36641     37818     37860 
dram[2]:     38122     39062     36178     38181     38604     42654     37491     40226     36638     37200     35550     37064     37719     39252     37104     40059 
dram[3]:     35564     36516     36870     36578     37187     38883     37344     38817     35847     36397     36047     35362     36795     36089     38197     38361 
dram[4]:     38859     37205     38735     36390     38860     38880     39855     37631     36894     35979     40316     36118     37650     36660     39530     39024 
dram[5]:     37009     36678     37375     36832     37480     38253     37551     38329     36869     35996     35676     34708     37258     35958     37377     38816 
total reads: 3597421
bank skew: 42654/34708 = 1.23
chip skew: 611104/589009 = 1.04
number of total write accesses:
dram[0]:     25702     22815     21979     20889     24014     22162     25432     24128     26236     23536     25327     24605     26237     24245     25676     24182 
dram[1]:     22478     21109     21622     20459     21938     22092     23691     23790     24445     24151     23983     23833     24306     24303     24273     24268 
dram[2]:     23111     24068     20864     22667     23162     27090     23543     26179     24318     24897     24197     25700     25395     26876     23594     26362 
dram[3]:     20861     21708     21516     21202     21874     23416     23342     24834     23516     24111     24652     23990     24487     23745     24599     24695 
dram[4]:     23992     22353     23137     21009     23357     23587     25768     23742     24563     23759     28956     24751     25311     24284     25811     25310 
dram[5]:     22227     21802     21997     21454     22022     22865     23559     24377     24532     23784     24285     23312     24902     23602     23761     25156 
total reads: 2285804
bank skew: 28956/20459 = 1.42
chip skew: 392023/370741 = 1.06
average mf latency per bank:
dram[0]:       1021       920      1012       915       909       816       808       719       742       640       758       675       832       742       947       855
dram[1]:        856       886       857       892       784       792       678       691       604       618       621       630       691       695       794       816
dram[2]:        952      1178       965      1149       857      1450       766       945       691       850       707       866       795       994       907      1101
dram[3]:        870       872       856       877       775       810       678       689       604       620       624       630       680       698       805       831
dram[4]:       1078       983      1052       967       965       879       858       764       777       687       862       718       880       798      1003       922
dram[5]:        862       875       863       870       773       799       681       701       618       633       631       632       694       700       807       826
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8862      8554     10170      8547      6494     10280      8745      7174      7468     10329      8570      8305      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      7030      9725      9002      8333     10709      6538      6853      8566
dram[2]:       7158      7996     10282      8886      9756      7464      7310      8390      8053      7766     10502      7130      7885      8490      6155      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6679      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       7978     10682      7005      6415      8241      8292      9643      7658      6539      8078      9136      8185      7988      9915      6859      7871
dram[5]:       9510      7987      8207      9993      7620      6840      6949      6620      6148      7621      8204      6610      8842      8830      6895      6818

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2578618 n_act=854890 n_pre=854882 n_req=613330 n_req_1=377056 n_req_2=236274 n_req_3=0 n_rd=1211380 n_write=770653 bw_util=0.3901 bw_util_1=0.2405 bw_util_2=0.1496 bw_util_3=0 blp=10.714458 blp_1= 4.005967 blp_2= 2.684560 blp_3= -nan
 n_activity=6260943 dram_eff=0.3907 dram_eff_1=0.2409 dram_eff_2=0.1498 dram_eff_3=0
bk0: 81316a 2157812i bk1: 75126a 2406884i bk2: 74790a 2407811i bk3: 72376a 2466189i bk4: 79386a 1967212i bk5: 74898a 2148964i bk6: 79034a 1729488i bk7: 76092a 1840832i bk8: 77160a 2165937i bk9: 71664a 2398834i bk10: 73336a 2132086i bk11: 71934a 2131981i bk12: 77034a 1816250i bk13: 73110a 1993861i bk14: 78546a 1709493i bk15: 75578a 1837965i 
bw_dist = 0.241	0.150	0.000	0.608	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9839
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2696157 n_act=829225 n_pre=829212 n_req=596513 n_req_1=360663 n_req_2=235850 n_req_3=0 n_rd=1177987 n_write=737842 bw_util=0.3794 bw_util_1=0.2301 bw_util_2=0.1493 bw_util_3=0 blp=10.230326 blp_1= 3.890855 blp_2= 2.652045 blp_3= -nan
 n_activity=6233962 dram_eff=0.3816 dram_eff_1=0.2314 dram_eff_2=0.1502 dram_eff_3=0
bk0: 74617a 2622195i bk1: 71636a 2689061i bk2: 73980a 2538158i bk3: 71670a 2614655i bk4: 74832a 2338874i bk5: 74782a 2255545i bk6: 75522a 2059624i bk7: 75590a 1967057i bk8: 73528a 2458928i bk9: 72841a 2403962i bk10: 70762a 2371775i bk11: 70341a 2314040i bk12: 73256a 2151153i bk13: 73280a 2068762i bk14: 75630a 1994745i bk15: 75720a 1929017i 
bw_dist = 0.230	0.149	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6478
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2541189 n_act=863347 n_pre=863335 n_req=618766 n_req_1=381900 n_req_2=236866 n_req_3=0 n_rd=1222168 n_write=780384 bw_util=0.3935 bw_util_1=0.2436 bw_util_2=0.1499 bw_util_3=0 blp=10.873734 blp_1= 4.049318 blp_2= 2.694444 blp_3= -nan
 n_activity=6266209 dram_eff=0.3938 dram_eff_1=0.2438 dram_eff_2=0.15 dram_eff_3=0
bk0: 76242a 2438684i bk1: 78122a 2249655i bk2: 72354a 2530408i bk3: 76362a 2243873i bk4: 77206a 2081643i bk5: 85306a 1506820i bk6: 74972a 1915807i bk7: 80446a 1500137i bk8: 73274a 2370962i bk9: 74392a 2215894i bk10: 71100a 2245128i bk11: 74124a 1965200i bk12: 75438a 1891212i bk13: 78504a 1610438i bk14: 74208a 1933653i bk15: 80118a 1516982i 
bw_dist = 0.244	0.150	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4734
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2682745 n_act=832267 n_pre=832253 n_req=598351 n_req_1=362502 n_req_2=235849 n_req_3=0 n_rd=1181676 n_write=741482 bw_util=0.3805 bw_util_1=0.2312 bw_util_2=0.1493 bw_util_3=0 blp=10.274229 blp_1= 3.899819 blp_2= 2.652244 blp_3= -nan
 n_activity=6237988 dram_eff=0.3825 dram_eff_1=0.2324 dram_eff_2=0.1501 dram_eff_3=0
bk0: 71128a 2814987i bk1: 73032a 2626932i bk2: 73738a 2564820i bk3: 73154a 2521194i bk4: 74374a 2358216i bk5: 77765a 2088952i bk6: 74685a 2088559i bk7: 77628a 1829485i bk8: 71694a 2535709i bk9: 72794a 2383576i bk10: 72088a 2278095i bk11: 70718a 2277026i bk12: 73584a 2111966i bk13: 72178a 2153023i bk14: 76394a 1923922i bk15: 76722a 1880716i 
bw_dist = 0.231	0.149	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8199
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2558121 n_act=859725 n_pre=859714 n_req=616290 n_req_1=379571 n_req_2=236719 n_req_3=0 n_rd=1217148 n_write=775715 bw_util=0.392 bw_util_1=0.2421 bw_util_2=0.1498 bw_util_3=0 blp=10.809837 blp_1= 4.036691 blp_2= 2.701992 blp_3= -nan
 n_activity=6261516 dram_eff=0.3925 dram_eff_1=0.2425 dram_eff_2=0.1501 dram_eff_3=0
bk0: 77714a 2360934i bk1: 74410a 2465692i bk2: 77468a 2248600i bk3: 72778a 2446143i bk4: 77720a 2047196i bk5: 77758a 1937209i bk6: 79708a 1664906i bk7: 75261a 1842280i bk8: 73785a 2361456i bk9: 71956a 2356353i bk10: 80632a 1680298i bk11: 72236a 2084177i bk12: 75300a 1898963i bk13: 73318a 1958485i bk14: 79058a 1666374i bk15: 78046a 1668419i 
bw_dist = 0.242	0.150	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2553
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2674067 n_act=834243 n_pre=834231 n_req=599694 n_req_1=363589 n_req_2=236105 n_req_3=0 n_rd=1184303 n_write=743579 bw_util=0.3814 bw_util_1=0.2319 bw_util_2=0.1494 bw_util_3=0 blp=10.319921 blp_1= 3.914394 blp_2= 2.650866 blp_3= -nan
 n_activity=6240256 dram_eff=0.3832 dram_eff_1=0.2331 dram_eff_2=0.1502 dram_eff_3=0
bk0: 74012a 2641714i bk1: 73356a 2601316i bk2: 74750a 2483182i bk3: 73662a 2487856i bk4: 74956a 2309628i bk5: 76506a 2121301i bk6: 75102a 2048794i bk7: 76651a 1873316i bk8: 73738a 2420566i bk9: 71992a 2423794i bk10: 71352a 2320265i bk11: 69416a 2357173i bk12: 74514a 2042657i bk13: 71914a 2146246i bk14: 74754a 2039264i bk15: 77628a 1803911i 
bw_dist = 0.232	0.149	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 435731, Miss = 310321, Miss_rate = 0.712, Pending_hits = 5644, Reservation_fails = 203239
L2_cache_bank[1]: Access = 414118, Miss = 295406, Miss_rate = 0.713, Pending_hits = 4762, Reservation_fails = 120314
L2_cache_bank[2]: Access = 421878, Miss = 296087, Miss_rate = 0.702, Pending_hits = 4373, Reservation_fails = 141605
L2_cache_bank[3]: Access = 414504, Miss = 292950, Miss_rate = 0.707, Pending_hits = 4365, Reservation_fails = 151607
L2_cache_bank[4]: Access = 416673, Miss = 297420, Miss_rate = 0.714, Pending_hits = 4666, Reservation_fails = 106343
L2_cache_bank[5]: Access = 460009, Miss = 313710, Miss_rate = 0.682, Pending_hits = 5818, Reservation_fails = 222204
L2_cache_bank[6]: Access = 416528, Miss = 293869, Miss_rate = 0.706, Pending_hits = 4260, Reservation_fails = 113878
L2_cache_bank[7]: Access = 427803, Miss = 297019, Miss_rate = 0.694, Pending_hits = 4525, Reservation_fails = 136118
L2_cache_bank[8]: Access = 436029, Miss = 310708, Miss_rate = 0.713, Pending_hits = 5872, Reservation_fails = 183823
L2_cache_bank[9]: Access = 423932, Miss = 297902, Miss_rate = 0.703, Pending_hits = 4964, Reservation_fails = 117080
L2_cache_bank[10]: Access = 420421, Miss = 296610, Miss_rate = 0.706, Pending_hits = 4464, Reservation_fails = 127889
L2_cache_bank[11]: Access = 426943, Miss = 295575, Miss_rate = 0.692, Pending_hits = 4773, Reservation_fails = 156391
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 435731, Miss = 310321 (0.712), PendingHit = 5644 (0.013)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 414118, Miss = 295406 (0.713), PendingHit = 4762 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 421878, Miss = 296087 (0.702), PendingHit = 4373 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 414504, Miss = 292950 (0.707), PendingHit = 4365 (0.0105)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 416673, Miss = 297420 (0.714), PendingHit = 4666 (0.0112)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 460009, Miss = 313710 (0.682), PendingHit = 5818 (0.0126)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 416528, Miss = 293869 (0.706), PendingHit = 4260 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 427803, Miss = 297019 (0.694), PendingHit = 4525 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 436029, Miss = 310708 (0.713), PendingHit = 5872 (0.0135)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 423932, Miss = 297902 (0.703), PendingHit = 4964 (0.0117)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 420421, Miss = 296610 (0.706), PendingHit = 4464 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 426943, Miss = 295575 (0.692), PendingHit = 4773 (0.0112)
L2 Cache Total Miss Rate = 0.703
Stream 1: L2 Cache Miss Rate = 0.830
Stream 2: L2 Cache Miss Rate = 0.564
Stream 1: Accesses  = 2682402
Stream 1: Misses  = 2225437
Stream 2: Accesses  = 2432167
Stream 2: Misses  = 1372140
Stream 1+2: Accesses  = 5114569
Stream 1+2: Misses  = 3597577
Total Accesses  = 5114569
MPKI-CORES
CORE_L2MPKI_0	79.534
CORE_L2MPKI_1	82.266
CORE_L2MPKI_2	77.532
CORE_L2MPKI_3	82.088
CORE_L2MPKI_4	79.063
CORE_L2MPKI_5	80.334
CORE_L2MPKI_6	80.159
CORE_L2MPKI_7	83.549
CORE_L2MPKI_8	78.584
CORE_L2MPKI_9	83.220
CORE_L2MPKI_10	83.562
CORE_L2MPKI_11	85.479
CORE_L2MPKI_12	82.076
CORE_L2MPKI_13	82.273
CORE_L2MPKI_14	82.633
CORE_L2MPKI_15	86.601
CORE_L2MPKI_16	83.477
CORE_L2MPKI_17	85.800
CORE_L2MPKI_18	83.878
CORE_L2MPKI_19	85.883
CORE_L2MPKI_20	83.627
CORE_L2MPKI_21	82.235
CORE_L2MPKI_22	84.202
CORE_L2MPKI_23	86.815
CORE_L2MPKI_24	84.039
CORE_L2MPKI_25	85.886
CORE_L2MPKI_26	84.916
CORE_L2MPKI_27	82.897
CORE_L2MPKI_28	81.022
CORE_L2MPKI_29	83.852
CORE_L2MPKI_30	2.918
CORE_L2MPKI_31	2.785
CORE_L2MPKI_32	2.800
CORE_L2MPKI_33	2.827
CORE_L2MPKI_34	2.831
CORE_L2MPKI_35	2.839
CORE_L2MPKI_36	2.822
CORE_L2MPKI_37	2.745
CORE_L2MPKI_38	2.839
CORE_L2MPKI_39	2.720
CORE_L2MPKI_40	2.886
CORE_L2MPKI_41	2.959
CORE_L2MPKI_42	2.725
CORE_L2MPKI_43	3.068
CORE_L2MPKI_44	2.823
CORE_L2MPKI_45	2.806
CORE_L2MPKI_46	2.843
CORE_L2MPKI_47	2.887
CORE_L2MPKI_48	2.796
CORE_L2MPKI_49	2.936
CORE_L2MPKI_50	2.786
CORE_L2MPKI_51	2.924
CORE_L2MPKI_52	2.720
CORE_L2MPKI_53	2.785
CORE_L2MPKI_54	3.026
CORE_L2MPKI_55	2.789
CORE_L2MPKI_56	2.809
CORE_L2MPKI_57	2.980
CORE_L2MPKI_58	2.767
CORE_L2MPKI_59	2.908
Avg_MPKI_Stream1= 82.916
Avg_MPKI_Stream2= 2.845
MISSES-CORES
CORE_MISSES_0	66058
CORE_MISSES_1	72039
CORE_MISSES_2	63465
CORE_MISSES_3	73785
CORE_MISSES_4	63817
CORE_MISSES_5	72414
CORE_MISSES_6	67223
CORE_MISSES_7	75587
CORE_MISSES_8	65621
CORE_MISSES_9	76983
CORE_MISSES_10	74029
CORE_MISSES_11	75205
CORE_MISSES_12	70533
CORE_MISSES_13	77676
CORE_MISSES_14	77083
CORE_MISSES_15	81568
CORE_MISSES_16	71339
CORE_MISSES_17	78406
CORE_MISSES_18	76886
CORE_MISSES_19	79037
CORE_MISSES_20	74336
CORE_MISSES_21	76298
CORE_MISSES_22	73602
CORE_MISSES_23	82645
CORE_MISSES_24	74452
CORE_MISSES_25	78254
CORE_MISSES_26	80460
CORE_MISSES_27	77050
CORE_MISSES_28	75764
CORE_MISSES_29	73822
CORE_MISSES_30	46692
CORE_MISSES_31	47657
CORE_MISSES_32	46996
CORE_MISSES_33	43925
CORE_MISSES_34	45375
CORE_MISSES_35	47342
CORE_MISSES_36	45832
CORE_MISSES_37	44703
CORE_MISSES_38	45694
CORE_MISSES_39	47010
CORE_MISSES_40	48345
CORE_MISSES_41	45812
CORE_MISSES_42	45606
CORE_MISSES_43	45198
CORE_MISSES_44	46679
CORE_MISSES_45	44701
CORE_MISSES_46	47506
CORE_MISSES_47	46905
CORE_MISSES_48	45469
CORE_MISSES_49	44409
CORE_MISSES_50	45653
CORE_MISSES_51	45597
CORE_MISSES_52	45378
CORE_MISSES_53	42638
CORE_MISSES_54	45705
CORE_MISSES_55	45322
CORE_MISSES_56	44372
CORE_MISSES_57	45544
CORE_MISSES_58	44695
CORE_MISSES_59	45380
L2_MISSES = 3597577
L2_total_cache_accesses = 5114569
L2_total_cache_misses = 3597577
L2_total_cache_miss_rate = 0.7034
L2_total_cache_pending_hits = 58486
L2_total_cache_reservation_fails = 1780491
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 434054
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3288648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1610589
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3487
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 425
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 651
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6448
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 991591
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 31343
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 266156
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 128863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41845
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19382
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3889
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 274
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 277
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15209
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17261588
icnt_total_pkts_simt_to_mem=8001341
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6454
gpu_ipc_2 =     101.6211
gpu_tot_sim_cycle_stream_1 = 4750320
gpu_tot_sim_cycle_stream_2 = 4750289
gpu_sim_insn_1 = 26817248
gpu_sim_insn_2 = 482729472
gpu_sim_cycle = 4750321
gpu_sim_insn = 509546720
gpu_ipc =     107.2657
gpu_tot_sim_cycle = 4750321
gpu_tot_sim_insn = 509546720
gpu_tot_ipc =     107.2657
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19833362
gpu_stall_icnt2sh    = 3878232
gpu_total_sim_rate=87490

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399865
	L1I_total_cache_misses = 28011
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[1]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1183
	L1D_cache_core[4]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 37545, Miss = 37545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87323
	L1D_cache_core[31]: Access = 40125, Miss = 40125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60210
	L1D_cache_core[32]: Access = 39418, Miss = 39418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73606
	L1D_cache_core[33]: Access = 36471, Miss = 36471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101534
	L1D_cache_core[34]: Access = 37671, Miss = 37671, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89798
	L1D_cache_core[35]: Access = 39201, Miss = 39201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87521
	L1D_cache_core[36]: Access = 38068, Miss = 38068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84007
	L1D_cache_core[37]: Access = 38218, Miss = 38218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73666
	L1D_cache_core[38]: Access = 37775, Miss = 37775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80802
	L1D_cache_core[39]: Access = 40510, Miss = 40510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54156
	L1D_cache_core[40]: Access = 39341, Miss = 39341, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65605
	L1D_cache_core[41]: Access = 36445, Miss = 36445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111818
	L1D_cache_core[42]: Access = 39290, Miss = 39290, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73840
	L1D_cache_core[43]: Access = 34549, Miss = 34549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96538
	L1D_cache_core[44]: Access = 38903, Miss = 38903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83715
	L1D_cache_core[45]: Access = 37356, Miss = 37356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80576
	L1D_cache_core[46]: Access = 39311, Miss = 39311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68253
	L1D_cache_core[47]: Access = 38218, Miss = 38218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89276
	L1D_cache_core[48]: Access = 38266, Miss = 38266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82854
	L1D_cache_core[49]: Access = 35515, Miss = 35515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100848
	L1D_cache_core[50]: Access = 38412, Miss = 38412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69027
	L1D_cache_core[51]: Access = 36572, Miss = 36572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90593
	L1D_cache_core[52]: Access = 39267, Miss = 39267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71867
	L1D_cache_core[53]: Access = 36053, Miss = 36053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102239
	L1D_cache_core[54]: Access = 35647, Miss = 35647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96945
	L1D_cache_core[55]: Access = 38159, Miss = 38159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60554
	L1D_cache_core[56]: Access = 37084, Miss = 37084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84517
	L1D_cache_core[57]: Access = 36014, Miss = 36014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94994
	L1D_cache_core[58]: Access = 38109, Miss = 38109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88869
	L1D_cache_core[59]: Access = 36711, Miss = 36711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82807
	L1D_total_cache_accesses = 1137694
	L1D_total_cache_misses = 1137694
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2521803
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 715523
	L1C_total_cache_misses = 6988
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 3454560
	L1T_total_cache_misses = 1289090
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 2165470
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1066686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2373306
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 708535
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6988
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2165470
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1289090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 71008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148497
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8371854
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28011
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1219, 640, 1219, 640, 1220, 642, 1220, 641, 1201, 640, 1201, 640, 1182, 631, 1182, 631, 631, 626, 631, 631, 1233, 640, 1219, 642, 631, 626, 631, 626, 631, 626, 631, 626, 
shader 0 total_cycles, active_cycles, idle cycles = 4750321, 13015, 4737306 
shader 1 total_cycles, active_cycles, idle cycles = 4750321, 13734, 4736587 
shader 2 total_cycles, active_cycles, idle cycles = 4750321, 12843, 4737478 
shader 3 total_cycles, active_cycles, idle cycles = 4750321, 14088, 4736233 
shader 4 total_cycles, active_cycles, idle cycles = 4750321, 12650, 4737671 
shader 5 total_cycles, active_cycles, idle cycles = 4750321, 14139, 4736182 
shader 6 total_cycles, active_cycles, idle cycles = 4750321, 13143, 4737177 
shader 7 total_cycles, active_cycles, idle cycles = 4750321, 14178, 4736143 
shader 8 total_cycles, active_cycles, idle cycles = 4750321, 13086, 4737235 
shader 9 total_cycles, active_cycles, idle cycles = 4750321, 14510, 4735811 
shader 10 total_cycles, active_cycles, idle cycles = 4750321, 13884, 4736436 
shader 11 total_cycles, active_cycles, idle cycles = 4750321, 13790, 4736531 
shader 12 total_cycles, active_cycles, idle cycles = 4750321, 13479, 4736842 
shader 13 total_cycles, active_cycles, idle cycles = 4750321, 14808, 4735512 
shader 14 total_cycles, active_cycles, idle cycles = 4750321, 14628, 4735693 
shader 15 total_cycles, active_cycles, idle cycles = 4750321, 14774, 4735547 
shader 16 total_cycles, active_cycles, idle cycles = 4750321, 13393, 4736928 
shader 17 total_cycles, active_cycles, idle cycles = 4750321, 14333, 4735988 
shader 18 total_cycles, active_cycles, idle cycles = 4750321, 14365, 4735956 
shader 19 total_cycles, active_cycles, idle cycles = 4750321, 14435, 4735886 
shader 20 total_cycles, active_cycles, idle cycles = 4750321, 13940, 4736380 
shader 21 total_cycles, active_cycles, idle cycles = 4750321, 14553, 4735767 
shader 22 total_cycles, active_cycles, idle cycles = 4750321, 13705, 4736616 
shader 23 total_cycles, active_cycles, idle cycles = 4750321, 14925, 4735395 
shader 24 total_cycles, active_cycles, idle cycles = 4750321, 13884, 4736437 
shader 25 total_cycles, active_cycles, idle cycles = 4750321, 14280, 4736041 
shader 26 total_cycles, active_cycles, idle cycles = 4750321, 14861, 4735460 
shader 27 total_cycles, active_cycles, idle cycles = 4750321, 14566, 4735754 
shader 28 total_cycles, active_cycles, idle cycles = 4750321, 14667, 4735653 
shader 29 total_cycles, active_cycles, idle cycles = 4750321, 13809, 4736512 
shader 30 total_cycles, active_cycles, idle cycles = 4750321, 252722, 4497599 
shader 31 total_cycles, active_cycles, idle cycles = 4750321, 270280, 4480041 
shader 32 total_cycles, active_cycles, idle cycles = 4750321, 265055, 4485265 
shader 33 total_cycles, active_cycles, idle cycles = 4750321, 245413, 4504908 
shader 34 total_cycles, active_cycles, idle cycles = 4750321, 253153, 4497167 
shader 35 total_cycles, active_cycles, idle cycles = 4750321, 263319, 4487001 
shader 36 total_cycles, active_cycles, idle cycles = 4750321, 256476, 4493844 
shader 37 total_cycles, active_cycles, idle cycles = 4750321, 257201, 4493120 
shader 38 total_cycles, active_cycles, idle cycles = 4750321, 254233, 4496088 
shader 39 total_cycles, active_cycles, idle cycles = 4750321, 272954, 4477367 
shader 40 total_cycles, active_cycles, idle cycles = 4750321, 264576, 4485744 
shader 41 total_cycles, active_cycles, idle cycles = 4750321, 244496, 4505825 
shader 42 total_cycles, active_cycles, idle cycles = 4750321, 264279, 4486041 
shader 43 total_cycles, active_cycles, idle cycles = 4750321, 232685, 4517635 
shader 44 total_cycles, active_cycles, idle cycles = 4750321, 261122, 4489198 
shader 45 total_cycles, active_cycles, idle cycles = 4750321, 251625, 4498695 
shader 46 total_cycles, active_cycles, idle cycles = 4750321, 263815, 4486505 
shader 47 total_cycles, active_cycles, idle cycles = 4750321, 256611, 4493709 
shader 48 total_cycles, active_cycles, idle cycles = 4750321, 256868, 4493452 
shader 49 total_cycles, active_cycles, idle cycles = 4750321, 238946, 4511375 
shader 50 total_cycles, active_cycles, idle cycles = 4750321, 258778, 4491542 
shader 51 total_cycles, active_cycles, idle cycles = 4750321, 246273, 4504047 
shader 52 total_cycles, active_cycles, idle cycles = 4750321, 263494, 4486826 
shader 53 total_cycles, active_cycles, idle cycles = 4750321, 241797, 4508523 
shader 54 total_cycles, active_cycles, idle cycles = 4750321, 238585, 4511736 
shader 55 total_cycles, active_cycles, idle cycles = 4750321, 256689, 4493632 
shader 56 total_cycles, active_cycles, idle cycles = 4750321, 249494, 4500826 
shader 57 total_cycles, active_cycles, idle cycles = 4750321, 241431, 4508890 
shader 58 total_cycles, active_cycles, idle cycles = 4750321, 255076, 4495244 
shader 59 total_cycles, active_cycles, idle cycles = 4750321, 246513, 4503808 
warps_exctd_sm 0 = 864 
warps_exctd_sm 1 = 1280 
warps_exctd_sm 2 = 1280 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 896 
warps_exctd_sm 5 = 1344 
warps_exctd_sm 6 = 960 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 1344 
warps_exctd_sm 10 = 1120 
warps_exctd_sm 11 = 1024 
warps_exctd_sm 12 = 1280 
warps_exctd_sm 13 = 1344 
warps_exctd_sm 14 = 1280 
warps_exctd_sm 15 = 1408 
warps_exctd_sm 16 = 960 
warps_exctd_sm 17 = 1280 
warps_exctd_sm 18 = 1024 
warps_exctd_sm 19 = 1344 
warps_exctd_sm 20 = 1280 
warps_exctd_sm 21 = 1408 
warps_exctd_sm 22 = 1024 
warps_exctd_sm 23 = 1280 
warps_exctd_sm 24 = 992 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 1344 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 1408 
warps_exctd_sm 29 = 1280 
warps_exctd_sm 30 = 34816 
warps_exctd_sm 31 = 36704 
warps_exctd_sm 32 = 35840 
warps_exctd_sm 33 = 34112 
warps_exctd_sm 34 = 34752 
warps_exctd_sm 35 = 35680 
warps_exctd_sm 36 = 35008 
warps_exctd_sm 37 = 35296 
warps_exctd_sm 38 = 34688 
warps_exctd_sm 39 = 36832 
warps_exctd_sm 40 = 35872 
warps_exctd_sm 41 = 33376 
warps_exctd_sm 42 = 35872 
warps_exctd_sm 43 = 31904 
warps_exctd_sm 44 = 35264 
warps_exctd_sm 45 = 34432 
warps_exctd_sm 46 = 35232 
warps_exctd_sm 47 = 35008 
warps_exctd_sm 48 = 35072 
warps_exctd_sm 49 = 33184 
warps_exctd_sm 50 = 35040 
warps_exctd_sm 51 = 33664 
warps_exctd_sm 52 = 35616 
warps_exctd_sm 53 = 33568 
warps_exctd_sm 54 = 32768 
warps_exctd_sm 55 = 35424 
warps_exctd_sm 56 = 33824 
warps_exctd_sm 57 = 33312 
warps_exctd_sm 58 = 34656 
warps_exctd_sm 59 = 34080 
gpgpu_n_tot_thrd_icount = 514837920
gpgpu_n_tot_w_icount = 16088685
gpgpu_n_stall_shd_mem = 171223682
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3745948
gpgpu_n_mem_write_global = 71008
gpgpu_n_mem_texture = 1289090
gpgpu_n_mem_const = 4563
gpgpu_n_load_insn  = 36771296
gpgpu_n_store_insn = 1040896
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 16491008
gpgpu_n_const_mem_insn = 17531904
gpgpu_n_param_mem_insn = 5364832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 144909629
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:257375343	W0_Idle:73823894	W0_Scoreboard:222750409	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16088874
Warp Occupancy Distribution:
Stall:231618053	W0_Idle:52383485	W0_Scoreboard:176784	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:840938
Warp Occupancy Distribution:
Stall:25757290	W0_Idle:21440409	W0_Scoreboard:222573625	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15247936
warp_utilization0: 0.028224
warp_utilization1: 0.002950
warp_utilization2: 0.053498
traffic_breakdown_coretomem[CONST_ACC_R] = 36504 {8:4563,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8533488 {8:1066686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6590720 {40:25072,72:10304,136:35632,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 107772784 {40:2670324,72:3996,136:4942,}
traffic_breakdown_coretomem[INST_ACC_R] = 35520 {8:4440,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10312720 {8:1289090,}
traffic_breakdown_memtocore[CONST_ACC_R] = 328536 {72:4563,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 145067664 {136:1066674,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 568064 {8:71008,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 107743224 {40:2669592,72:3994,136:4941,}
traffic_breakdown_memtocore[INST_ACC_R] = 603840 {136:4440,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 175316240 {136:1289090,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 944 
averagemflatency_1 = 970 
averagemflatency_2= 915 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 4750320 
mrq_lat_table:1723656 	61350 	114843 	215065 	508825 	885687 	1179082 	935432 	252690 	6499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	34326 	35215 	47075 	187933 	744752 	2133778 	1740173 	183238 	3307 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	331603 	217214 	472727 	353796 	521326 	1033710 	1424035 	696950 	61656 	1722 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3305384 	1543693 	180956 	8640 	180 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	8813 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	8102 	1394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9        10        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        10        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1219      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.173893  1.156464  1.154123  1.150584  1.157215  1.150081  1.171184  1.170378  1.150158  1.139895  1.152388  1.157523  1.170281  1.164362  1.181124  1.179367 
dram[1]:  1.152901  1.154144  1.154575  1.152833  1.147736  1.153736  1.161779  1.168418  1.141703  1.148480  1.151623  1.152399  1.159499  1.165946  1.174286  1.177046 
dram[2]:  1.149592  1.161375  1.145629  1.156542  1.152222  1.198248  1.158884  1.180624  1.135549  1.143578  1.145852  1.154414  1.165755  1.180815  1.164939  1.188618 
dram[3]:  1.147013  1.152517  1.152348  1.156899  1.146905  1.159008  1.159084  1.175774  1.139449  1.149206  1.151858  1.148575  1.159731  1.159506  1.176087  1.183906 
dram[4]:  1.157190  1.154787  1.157333  1.148623  1.151697  1.158847  1.174737  1.164463  1.137403  1.137802  1.189015  1.152538  1.161985  1.159447  1.179209  1.187770 
dram[5]:  1.151561  1.155960  1.157078  1.154292  1.150692  1.157122  1.161323  1.167943  1.142878  1.147365  1.148854  1.146912  1.162049  1.160454  1.170038  1.186651 
average row locality = 5883129/5073729 = 1.159528
average row locality_1 = 4467466/3912118 = 1.141956
average row locality_2 = 1415663/1161611 = 1.218707
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     40658     37564     37397     36188     39693     37449     39518     38047     38581     35833     36668     35967     38519     36558     39274     37789 
dram[1]:     37310     35818     36990     35835     37416     37393     37764     37796     36764     36422     35383     35171     36628     36641     37818     37860 
dram[2]:     38122     39062     36178     38181     38604     42654     37491     40226     36638     37200     35550     37064     37719     39252     37104     40059 
dram[3]:     35564     36516     36870     36578     37187     38883     37344     38817     35847     36397     36047     35362     36795     36089     38197     38361 
dram[4]:     38859     37205     38735     36390     38860     38880     39855     37631     36894     35979     40316     36118     37650     36660     39530     39024 
dram[5]:     37009     36678     37375     36832     37480     38253     37551     38329     36869     35996     35676     34708     37258     35958     37377     38816 
total reads: 3597421
bank skew: 42654/34708 = 1.23
chip skew: 611104/589009 = 1.04
number of total write accesses:
dram[0]:     25702     22815     21979     20889     24014     22162     25432     24128     26236     23536     25327     24605     26237     24245     25676     24182 
dram[1]:     22478     21109     21622     20459     21938     22092     23691     23790     24445     24151     23983     23833     24306     24303     24273     24268 
dram[2]:     23111     24068     20864     22667     23162     27090     23543     26179     24318     24897     24197     25700     25395     26876     23594     26362 
dram[3]:     20861     21708     21516     21202     21874     23416     23342     24834     23516     24111     24652     23990     24487     23745     24599     24695 
dram[4]:     23992     22353     23137     21009     23357     23587     25768     23742     24563     23759     28956     24751     25311     24284     25811     25310 
dram[5]:     22227     21802     21997     21454     22022     22865     23559     24377     24532     23784     24285     23312     24902     23602     23761     25156 
total reads: 2285804
bank skew: 28956/20459 = 1.42
chip skew: 392023/370741 = 1.06
average mf latency per bank:
dram[0]:       1021       920      1012       915       909       816       808       719       742       640       758       675       832       742       947       855
dram[1]:        856       886       857       892       784       792       678       691       604       618       621       630       691       695       794       816
dram[2]:        952      1178       965      1149       857      1450       766       945       691       850       707       866       795       994       907      1101
dram[3]:        870       872       856       877       775       810       678       689       604       620       624       630       680       698       805       831
dram[4]:       1078       983      1052       967       965       879       858       764       777       687       862       718       880       798      1003       922
dram[5]:        862       875       863       870       773       799       681       701       618       633       631       632       694       700       807       826
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8862      8554     10170      8547      6494     10280      8745      7174      7468     10329      8570      8305      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      7030      9725      9002      8333     10709      6538      6853      8566
dram[2]:       7158      7996     10282      8886      9756      7464      7310      8390      8053      7766     10502      7130      7885      8490      6155      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6679      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       7978     10682      7005      6415      8241      8292      9643      7658      6539      8078      9136      8185      7988      9915      6859      7871
dram[5]:       9510      7987      8207      9993      7620      6840      6949      6620      6148      7621      8204      6610      8842      8830      6895      6818

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2578618 n_act=854890 n_pre=854882 n_req=613330 n_req_1=377056 n_req_2=236274 n_req_3=0 n_rd=1211380 n_write=770653 bw_util=0.3901 bw_util_1=0.2405 bw_util_2=0.1496 bw_util_3=0 blp=10.714458 blp_1= 4.005967 blp_2= 2.684560 blp_3= -nan
 n_activity=6260943 dram_eff=0.3907 dram_eff_1=0.2409 dram_eff_2=0.1498 dram_eff_3=0
bk0: 81316a 2157812i bk1: 75126a 2406884i bk2: 74790a 2407811i bk3: 72376a 2466189i bk4: 79386a 1967212i bk5: 74898a 2148964i bk6: 79034a 1729488i bk7: 76092a 1840832i bk8: 77160a 2165937i bk9: 71664a 2398834i bk10: 73336a 2132086i bk11: 71934a 2131981i bk12: 77034a 1816250i bk13: 73110a 1993861i bk14: 78546a 1709493i bk15: 75578a 1837965i 
bw_dist = 0.241	0.150	0.000	0.608	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9839
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2696157 n_act=829225 n_pre=829212 n_req=596513 n_req_1=360663 n_req_2=235850 n_req_3=0 n_rd=1177987 n_write=737842 bw_util=0.3794 bw_util_1=0.2301 bw_util_2=0.1493 bw_util_3=0 blp=10.230326 blp_1= 3.890855 blp_2= 2.652045 blp_3= -nan
 n_activity=6233962 dram_eff=0.3816 dram_eff_1=0.2314 dram_eff_2=0.1502 dram_eff_3=0
bk0: 74617a 2622195i bk1: 71636a 2689061i bk2: 73980a 2538158i bk3: 71670a 2614655i bk4: 74832a 2338874i bk5: 74782a 2255545i bk6: 75522a 2059624i bk7: 75590a 1967057i bk8: 73528a 2458928i bk9: 72841a 2403962i bk10: 70762a 2371775i bk11: 70341a 2314040i bk12: 73256a 2151153i bk13: 73280a 2068762i bk14: 75630a 1994745i bk15: 75720a 1929017i 
bw_dist = 0.230	0.149	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6478
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2541189 n_act=863347 n_pre=863335 n_req=618766 n_req_1=381900 n_req_2=236866 n_req_3=0 n_rd=1222168 n_write=780384 bw_util=0.3935 bw_util_1=0.2436 bw_util_2=0.1499 bw_util_3=0 blp=10.873734 blp_1= 4.049318 blp_2= 2.694444 blp_3= -nan
 n_activity=6266209 dram_eff=0.3938 dram_eff_1=0.2438 dram_eff_2=0.15 dram_eff_3=0
bk0: 76242a 2438684i bk1: 78122a 2249655i bk2: 72354a 2530408i bk3: 76362a 2243873i bk4: 77206a 2081643i bk5: 85306a 1506820i bk6: 74972a 1915807i bk7: 80446a 1500137i bk8: 73274a 2370962i bk9: 74392a 2215894i bk10: 71100a 2245128i bk11: 74124a 1965200i bk12: 75438a 1891212i bk13: 78504a 1610438i bk14: 74208a 1933653i bk15: 80118a 1516982i 
bw_dist = 0.244	0.150	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4734
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2682745 n_act=832267 n_pre=832253 n_req=598351 n_req_1=362502 n_req_2=235849 n_req_3=0 n_rd=1181676 n_write=741482 bw_util=0.3805 bw_util_1=0.2312 bw_util_2=0.1493 bw_util_3=0 blp=10.274229 blp_1= 3.899819 blp_2= 2.652244 blp_3= -nan
 n_activity=6237988 dram_eff=0.3825 dram_eff_1=0.2324 dram_eff_2=0.1501 dram_eff_3=0
bk0: 71128a 2814987i bk1: 73032a 2626932i bk2: 73738a 2564820i bk3: 73154a 2521194i bk4: 74374a 2358216i bk5: 77765a 2088952i bk6: 74685a 2088559i bk7: 77628a 1829485i bk8: 71694a 2535709i bk9: 72794a 2383576i bk10: 72088a 2278095i bk11: 70718a 2277026i bk12: 73584a 2111966i bk13: 72178a 2153023i bk14: 76394a 1923922i bk15: 76722a 1880716i 
bw_dist = 0.231	0.149	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8199
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2558121 n_act=859725 n_pre=859714 n_req=616290 n_req_1=379571 n_req_2=236719 n_req_3=0 n_rd=1217148 n_write=775715 bw_util=0.392 bw_util_1=0.2421 bw_util_2=0.1498 bw_util_3=0 blp=10.809837 blp_1= 4.036691 blp_2= 2.701992 blp_3= -nan
 n_activity=6261516 dram_eff=0.3925 dram_eff_1=0.2425 dram_eff_2=0.1501 dram_eff_3=0
bk0: 77714a 2360934i bk1: 74410a 2465692i bk2: 77468a 2248600i bk3: 72778a 2446143i bk4: 77720a 2047196i bk5: 77758a 1937209i bk6: 79708a 1664906i bk7: 75261a 1842280i bk8: 73785a 2361456i bk9: 71956a 2356353i bk10: 80632a 1680298i bk11: 72236a 2084177i bk12: 75300a 1898963i bk13: 73318a 1958485i bk14: 79058a 1666374i bk15: 78046a 1668419i 
bw_dist = 0.242	0.150	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2553
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6270423 n_nop=2674067 n_act=834243 n_pre=834231 n_req=599694 n_req_1=363589 n_req_2=236105 n_req_3=0 n_rd=1184303 n_write=743579 bw_util=0.3814 bw_util_1=0.2319 bw_util_2=0.1494 bw_util_3=0 blp=10.319921 blp_1= 3.914394 blp_2= 2.650866 blp_3= -nan
 n_activity=6240256 dram_eff=0.3832 dram_eff_1=0.2331 dram_eff_2=0.1502 dram_eff_3=0
bk0: 74012a 2641714i bk1: 73356a 2601316i bk2: 74750a 2483182i bk3: 73662a 2487856i bk4: 74956a 2309628i bk5: 76506a 2121301i bk6: 75102a 2048794i bk7: 76651a 1873316i bk8: 73738a 2420566i bk9: 71992a 2423794i bk10: 71352a 2320265i bk11: 69416a 2357173i bk12: 74514a 2042657i bk13: 71914a 2146246i bk14: 74754a 2039264i bk15: 77628a 1803911i 
bw_dist = 0.232	0.149	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 435731, Miss = 310321, Miss_rate = 0.712, Pending_hits = 5644, Reservation_fails = 203239
L2_cache_bank[1]: Access = 414118, Miss = 295406, Miss_rate = 0.713, Pending_hits = 4762, Reservation_fails = 120314
L2_cache_bank[2]: Access = 421878, Miss = 296087, Miss_rate = 0.702, Pending_hits = 4373, Reservation_fails = 141605
L2_cache_bank[3]: Access = 414504, Miss = 292950, Miss_rate = 0.707, Pending_hits = 4365, Reservation_fails = 151607
L2_cache_bank[4]: Access = 416673, Miss = 297420, Miss_rate = 0.714, Pending_hits = 4666, Reservation_fails = 106343
L2_cache_bank[5]: Access = 460009, Miss = 313710, Miss_rate = 0.682, Pending_hits = 5818, Reservation_fails = 222204
L2_cache_bank[6]: Access = 416528, Miss = 293869, Miss_rate = 0.706, Pending_hits = 4260, Reservation_fails = 113878
L2_cache_bank[7]: Access = 427803, Miss = 297019, Miss_rate = 0.694, Pending_hits = 4525, Reservation_fails = 136118
L2_cache_bank[8]: Access = 436029, Miss = 310708, Miss_rate = 0.713, Pending_hits = 5872, Reservation_fails = 183823
L2_cache_bank[9]: Access = 423932, Miss = 297902, Miss_rate = 0.703, Pending_hits = 4964, Reservation_fails = 117080
L2_cache_bank[10]: Access = 420421, Miss = 296610, Miss_rate = 0.706, Pending_hits = 4464, Reservation_fails = 127889
L2_cache_bank[11]: Access = 426943, Miss = 295575, Miss_rate = 0.692, Pending_hits = 4773, Reservation_fails = 156391
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 435731, Miss = 310321 (0.712), PendingHit = 5644 (0.013)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 414118, Miss = 295406 (0.713), PendingHit = 4762 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 421878, Miss = 296087 (0.702), PendingHit = 4373 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 414504, Miss = 292950 (0.707), PendingHit = 4365 (0.0105)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 416673, Miss = 297420 (0.714), PendingHit = 4666 (0.0112)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 460009, Miss = 313710 (0.682), PendingHit = 5818 (0.0126)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 416528, Miss = 293869 (0.706), PendingHit = 4260 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 427803, Miss = 297019 (0.694), PendingHit = 4525 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 436029, Miss = 310708 (0.713), PendingHit = 5872 (0.0135)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 423932, Miss = 297902 (0.703), PendingHit = 4964 (0.0117)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 420421, Miss = 296610 (0.706), PendingHit = 4464 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 426943, Miss = 295575 (0.692), PendingHit = 4773 (0.0112)
L2 Cache Total Miss Rate = 0.703
Stream 1: L2 Cache Miss Rate = 0.830
Stream 2: L2 Cache Miss Rate = 0.564
Stream 1: Accesses  = 2682402
Stream 1: Misses  = 2225437
Stream 2: Accesses  = 2432167
Stream 2: Misses  = 1372140
Stream 1+2: Accesses  = 5114569
Stream 1+2: Misses  = 3597577
Total Accesses  = 5114569
MPKI-CORES
CORE_L2MPKI_0	79.534
CORE_L2MPKI_1	82.266
CORE_L2MPKI_2	77.532
CORE_L2MPKI_3	82.088
CORE_L2MPKI_4	79.063
CORE_L2MPKI_5	80.334
CORE_L2MPKI_6	80.159
CORE_L2MPKI_7	83.549
CORE_L2MPKI_8	78.584
CORE_L2MPKI_9	83.220
CORE_L2MPKI_10	83.562
CORE_L2MPKI_11	85.479
CORE_L2MPKI_12	82.076
CORE_L2MPKI_13	82.273
CORE_L2MPKI_14	82.633
CORE_L2MPKI_15	86.601
CORE_L2MPKI_16	83.477
CORE_L2MPKI_17	85.800
CORE_L2MPKI_18	83.878
CORE_L2MPKI_19	85.883
CORE_L2MPKI_20	83.627
CORE_L2MPKI_21	82.235
CORE_L2MPKI_22	84.202
CORE_L2MPKI_23	86.815
CORE_L2MPKI_24	84.039
CORE_L2MPKI_25	85.886
CORE_L2MPKI_26	84.916
CORE_L2MPKI_27	82.897
CORE_L2MPKI_28	81.022
CORE_L2MPKI_29	83.852
CORE_L2MPKI_30	2.918
CORE_L2MPKI_31	2.785
CORE_L2MPKI_32	2.800
CORE_L2MPKI_33	2.827
CORE_L2MPKI_34	2.831
CORE_L2MPKI_35	2.839
CORE_L2MPKI_36	2.822
CORE_L2MPKI_37	2.745
CORE_L2MPKI_38	2.839
CORE_L2MPKI_39	2.720
CORE_L2MPKI_40	2.886
CORE_L2MPKI_41	2.959
CORE_L2MPKI_42	2.725
CORE_L2MPKI_43	3.068
CORE_L2MPKI_44	2.823
CORE_L2MPKI_45	2.806
CORE_L2MPKI_46	2.843
CORE_L2MPKI_47	2.887
CORE_L2MPKI_48	2.796
CORE_L2MPKI_49	2.936
CORE_L2MPKI_50	2.786
CORE_L2MPKI_51	2.924
CORE_L2MPKI_52	2.720
CORE_L2MPKI_53	2.785
CORE_L2MPKI_54	3.026
CORE_L2MPKI_55	2.789
CORE_L2MPKI_56	2.809
CORE_L2MPKI_57	2.980
CORE_L2MPKI_58	2.767
CORE_L2MPKI_59	2.908
Avg_MPKI_Stream1= 82.916
Avg_MPKI_Stream2= 2.845
MISSES-CORES
CORE_MISSES_0	66058
CORE_MISSES_1	72039
CORE_MISSES_2	63465
CORE_MISSES_3	73785
CORE_MISSES_4	63817
CORE_MISSES_5	72414
CORE_MISSES_6	67223
CORE_MISSES_7	75587
CORE_MISSES_8	65621
CORE_MISSES_9	76983
CORE_MISSES_10	74029
CORE_MISSES_11	75205
CORE_MISSES_12	70533
CORE_MISSES_13	77676
CORE_MISSES_14	77083
CORE_MISSES_15	81568
CORE_MISSES_16	71339
CORE_MISSES_17	78406
CORE_MISSES_18	76886
CORE_MISSES_19	79037
CORE_MISSES_20	74336
CORE_MISSES_21	76298
CORE_MISSES_22	73602
CORE_MISSES_23	82645
CORE_MISSES_24	74452
CORE_MISSES_25	78254
CORE_MISSES_26	80460
CORE_MISSES_27	77050
CORE_MISSES_28	75764
CORE_MISSES_29	73822
CORE_MISSES_30	46692
CORE_MISSES_31	47657
CORE_MISSES_32	46996
CORE_MISSES_33	43925
CORE_MISSES_34	45375
CORE_MISSES_35	47342
CORE_MISSES_36	45832
CORE_MISSES_37	44703
CORE_MISSES_38	45694
CORE_MISSES_39	47010
CORE_MISSES_40	48345
CORE_MISSES_41	45812
CORE_MISSES_42	45606
CORE_MISSES_43	45198
CORE_MISSES_44	46679
CORE_MISSES_45	44701
CORE_MISSES_46	47506
CORE_MISSES_47	46905
CORE_MISSES_48	45469
CORE_MISSES_49	44409
CORE_MISSES_50	45653
CORE_MISSES_51	45597
CORE_MISSES_52	45378
CORE_MISSES_53	42638
CORE_MISSES_54	45705
CORE_MISSES_55	45322
CORE_MISSES_56	44372
CORE_MISSES_57	45544
CORE_MISSES_58	44695
CORE_MISSES_59	45380
L2_MISSES = 3597577
L2_total_cache_accesses = 5114569
L2_total_cache_misses = 3597577
L2_total_cache_miss_rate = 0.7034
L2_total_cache_pending_hits = 58486
L2_total_cache_reservation_fails = 1780491
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 434054
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3288648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1610589
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3487
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 425
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 651
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6448
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 991591
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 31343
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 266156
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 128863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41845
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19382
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3889
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 274
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 277
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15209
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17261588
icnt_total_pkts_simt_to_mem=8001341
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6608
gpu_ipc_2 =     101.3099
gpu_tot_sim_cycle_stream_1 = 5062720
gpu_tot_sim_cycle_stream_2 = 5062687
gpu_sim_insn_1 = 28659072
gpu_sim_insn_2 = 512900064
gpu_sim_cycle = 5062721
gpu_sim_insn = 541559136
gpu_ipc =     106.9700
gpu_tot_sim_cycle = 5062721
gpu_tot_sim_insn = 541559136
gpu_tot_ipc =     106.9700
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21390578
gpu_stall_icnt2sh    = 4094963
gpu_total_sim_rate=87461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8927464
	L1I_total_cache_misses = 29729
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 39783, Miss = 39783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91090
	L1D_cache_core[31]: Access = 42139, Miss = 42139, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64733
	L1D_cache_core[32]: Access = 40987, Miss = 40987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82788
	L1D_cache_core[33]: Access = 38977, Miss = 38977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106312
	L1D_cache_core[34]: Access = 39751, Miss = 39751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96970
	L1D_cache_core[35]: Access = 41943, Miss = 41943, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91879
	L1D_cache_core[36]: Access = 40262, Miss = 40262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90920
	L1D_cache_core[37]: Access = 40626, Miss = 40626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79022
	L1D_cache_core[38]: Access = 39632, Miss = 39632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95978
	L1D_cache_core[39]: Access = 43422, Miss = 43422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54613
	L1D_cache_core[40]: Access = 41839, Miss = 41839, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73226
	L1D_cache_core[41]: Access = 38666, Miss = 38666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118482
	L1D_cache_core[42]: Access = 41587, Miss = 41587, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81002
	L1D_cache_core[43]: Access = 36926, Miss = 36926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107822
	L1D_cache_core[44]: Access = 41285, Miss = 41285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89476
	L1D_cache_core[45]: Access = 39688, Miss = 39688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90843
	L1D_cache_core[46]: Access = 41782, Miss = 41782, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75015
	L1D_cache_core[47]: Access = 41123, Miss = 41123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89766
	L1D_cache_core[48]: Access = 40753, Miss = 40753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85117
	L1D_cache_core[49]: Access = 37796, Miss = 37796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108816
	L1D_cache_core[50]: Access = 40830, Miss = 40830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76612
	L1D_cache_core[51]: Access = 39218, Miss = 39218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94402
	L1D_cache_core[52]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77862
	L1D_cache_core[53]: Access = 38541, Miss = 38541, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107622
	L1D_cache_core[54]: Access = 37829, Miss = 37829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108413
	L1D_cache_core[55]: Access = 41090, Miss = 41090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60554
	L1D_cache_core[56]: Access = 39141, Miss = 39141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89595
	L1D_cache_core[57]: Access = 38291, Miss = 38291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104437
	L1D_cache_core[58]: Access = 40362, Miss = 40362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93194
	L1D_cache_core[59]: Access = 39204, Miss = 39204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87850
	L1D_total_cache_accesses = 1208877
	L1D_total_cache_misses = 1208877
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2708886
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 760416
	L1C_total_cache_misses = 7057
	L1C_total_cache_miss_rate = 0.0093
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 3670470
	L1T_total_cache_misses = 1369114
	L1T_total_cache_miss_rate = 0.3730
	L1T_total_cache_pending_hits = 2301356
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2549698
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 753359
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2301356
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1369114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 159188
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8897735
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 29729
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 682, 1262, 669, 1262, 682, 1262, 682, 1262, 663, 1262, 663, 1262, 663, 1262, 650, 873, 650, 859, 650, 1262, 682, 1262, 682, 840, 663, 853, 658, 835, 641, 834, 641, 
shader 0 total_cycles, active_cycles, idle cycles = 5062721, 14167, 5048553 
shader 1 total_cycles, active_cycles, idle cycles = 5062721, 14736, 5047985 
shader 2 total_cycles, active_cycles, idle cycles = 5062721, 13844, 5048876 
shader 3 total_cycles, active_cycles, idle cycles = 5062721, 15130, 5047590 
shader 4 total_cycles, active_cycles, idle cycles = 5062721, 13744, 5048976 
shader 5 total_cycles, active_cycles, idle cycles = 5062721, 15030, 5047690 
shader 6 total_cycles, active_cycles, idle cycles = 5062721, 14141, 5048579 
shader 7 total_cycles, active_cycles, idle cycles = 5062721, 15220, 5047500 
shader 8 total_cycles, active_cycles, idle cycles = 5062721, 14234, 5048486 
shader 9 total_cycles, active_cycles, idle cycles = 5062721, 15440, 5047280 
shader 10 total_cycles, active_cycles, idle cycles = 5062721, 14967, 5047753 
shader 11 total_cycles, active_cycles, idle cycles = 5062721, 14702, 5048019 
shader 12 total_cycles, active_cycles, idle cycles = 5062721, 14360, 5048360 
shader 13 total_cycles, active_cycles, idle cycles = 5062721, 15673, 5047048 
shader 14 total_cycles, active_cycles, idle cycles = 5062721, 15516, 5047205 
shader 15 total_cycles, active_cycles, idle cycles = 5062721, 15701, 5047019 
shader 16 total_cycles, active_cycles, idle cycles = 5062721, 14501, 5048220 
shader 17 total_cycles, active_cycles, idle cycles = 5062721, 15251, 5047469 
shader 18 total_cycles, active_cycles, idle cycles = 5062721, 15192, 5047529 
shader 19 total_cycles, active_cycles, idle cycles = 5062721, 15335, 5047386 
shader 20 total_cycles, active_cycles, idle cycles = 5062721, 14904, 5047817 
shader 21 total_cycles, active_cycles, idle cycles = 5062721, 15402, 5047318 
shader 22 total_cycles, active_cycles, idle cycles = 5062721, 14582, 5048138 
shader 23 total_cycles, active_cycles, idle cycles = 5062721, 15832, 5046889 
shader 24 total_cycles, active_cycles, idle cycles = 5062721, 14906, 5047815 
shader 25 total_cycles, active_cycles, idle cycles = 5062721, 15177, 5047543 
shader 26 total_cycles, active_cycles, idle cycles = 5062721, 15750, 5046970 
shader 27 total_cycles, active_cycles, idle cycles = 5062721, 15580, 5047141 
shader 28 total_cycles, active_cycles, idle cycles = 5062721, 15627, 5047094 
shader 29 total_cycles, active_cycles, idle cycles = 5062721, 14783, 5047938 
shader 30 total_cycles, active_cycles, idle cycles = 5062721, 267858, 4794863 
shader 31 total_cycles, active_cycles, idle cycles = 5062721, 283814, 4778907 
shader 32 total_cycles, active_cycles, idle cycles = 5062721, 275624, 4787096 
shader 33 total_cycles, active_cycles, idle cycles = 5062721, 262292, 4800428 
shader 34 total_cycles, active_cycles, idle cycles = 5062721, 267209, 4795511 
shader 35 total_cycles, active_cycles, idle cycles = 5062721, 281718, 4781002 
shader 36 total_cycles, active_cycles, idle cycles = 5062721, 271317, 4791404 
shader 37 total_cycles, active_cycles, idle cycles = 5062721, 273392, 4789329 
shader 38 total_cycles, active_cycles, idle cycles = 5062721, 266308, 4796412 
shader 39 total_cycles, active_cycles, idle cycles = 5062721, 292555, 4770165 
shader 40 total_cycles, active_cycles, idle cycles = 5062721, 281456, 4781265 
shader 41 total_cycles, active_cycles, idle cycles = 5062721, 259375, 4803345 
shader 42 total_cycles, active_cycles, idle cycles = 5062721, 279801, 4782920 
shader 43 total_cycles, active_cycles, idle cycles = 5062721, 248348, 4814372 
shader 44 total_cycles, active_cycles, idle cycles = 5062721, 277022, 4785698 
shader 45 total_cycles, active_cycles, idle cycles = 5062721, 267126, 4795595 
shader 46 total_cycles, active_cycles, idle cycles = 5062721, 280431, 4782289 
shader 47 total_cycles, active_cycles, idle cycles = 5062721, 276233, 4786487 
shader 48 total_cycles, active_cycles, idle cycles = 5062721, 273599, 4789121 
shader 49 total_cycles, active_cycles, idle cycles = 5062721, 254366, 4808355 
shader 50 total_cycles, active_cycles, idle cycles = 5062721, 274928, 4787792 
shader 51 total_cycles, active_cycles, idle cycles = 5062721, 264071, 4798650 
shader 52 total_cycles, active_cycles, idle cycles = 5062721, 279415, 4783306 
shader 53 total_cycles, active_cycles, idle cycles = 5062721, 258596, 4804125 
shader 54 total_cycles, active_cycles, idle cycles = 5062721, 253248, 4809473 
shader 55 total_cycles, active_cycles, idle cycles = 5062721, 276432, 4786288 
shader 56 total_cycles, active_cycles, idle cycles = 5062721, 263327, 4799394 
shader 57 total_cycles, active_cycles, idle cycles = 5062721, 256851, 4805870 
shader 58 total_cycles, active_cycles, idle cycles = 5062721, 270314, 4792407 
shader 59 total_cycles, active_cycles, idle cycles = 5062721, 263433, 4799288 
warps_exctd_sm 0 = 1344 
warps_exctd_sm 1 = 1280 
warps_exctd_sm 2 = 1280 
warps_exctd_sm 3 = 1472 
warps_exctd_sm 4 = 1344 
warps_exctd_sm 5 = 1344 
warps_exctd_sm 6 = 1408 
warps_exctd_sm 7 = 1472 
warps_exctd_sm 8 = 1344 
warps_exctd_sm 9 = 1344 
warps_exctd_sm 10 = 1408 
warps_exctd_sm 11 = 1024 
warps_exctd_sm 12 = 1280 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1408 
warps_exctd_sm 16 = 1408 
warps_exctd_sm 17 = 1280 
warps_exctd_sm 18 = 1376 
warps_exctd_sm 19 = 1344 
warps_exctd_sm 20 = 1280 
warps_exctd_sm 21 = 1408 
warps_exctd_sm 22 = 1024 
warps_exctd_sm 23 = 1536 
warps_exctd_sm 24 = 1472 
warps_exctd_sm 25 = 1152 
warps_exctd_sm 26 = 1536 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1408 
warps_exctd_sm 29 = 1280 
warps_exctd_sm 30 = 36864 
warps_exctd_sm 31 = 38464 
warps_exctd_sm 32 = 37376 
warps_exctd_sm 33 = 36416 
warps_exctd_sm 34 = 36800 
warps_exctd_sm 35 = 38080 
warps_exctd_sm 36 = 37248 
warps_exctd_sm 37 = 37600 
warps_exctd_sm 38 = 36384 
warps_exctd_sm 39 = 39360 
warps_exctd_sm 40 = 38176 
warps_exctd_sm 41 = 35424 
warps_exctd_sm 42 = 38016 
warps_exctd_sm 43 = 34016 
warps_exctd_sm 44 = 37472 
warps_exctd_sm 45 = 36480 
warps_exctd_sm 46 = 37504 
warps_exctd_sm 47 = 37568 
warps_exctd_sm 48 = 37376 
warps_exctd_sm 49 = 35296 
warps_exctd_sm 50 = 37280 
warps_exctd_sm 51 = 35968 
warps_exctd_sm 52 = 37856 
warps_exctd_sm 53 = 35872 
warps_exctd_sm 54 = 34752 
warps_exctd_sm 55 = 37984 
warps_exctd_sm 56 = 35776 
warps_exctd_sm 57 = 35424 
warps_exctd_sm 58 = 36736 
warps_exctd_sm 59 = 36384 
gpgpu_n_tot_thrd_icount = 547187744
gpgpu_n_tot_w_icount = 17099617
gpgpu_n_stall_shd_mem = 182474992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3995364
gpgpu_n_mem_write_global = 75446
gpgpu_n_mem_texture = 1369114
gpgpu_n_mem_const = 4615
gpgpu_n_load_insn  = 39085536
gpgpu_n_store_insn = 1105952
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17521696
gpgpu_n_const_mem_insn = 18627648
gpgpu_n_param_mem_insn = 5705664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 154463237
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:275677762	W0_Idle:77210467	W0_Scoreboard:237538488	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17099803
Warp Occupancy Distribution:
Stall:248253423	W0_Idle:54358379	W0_Scoreboard:252587	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:898871
Warp Occupancy Distribution:
Stall:27424339	W0_Idle:22852088	W0_Scoreboard:237285901	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16200932
warp_utilization0: 0.028147
warp_utilization1: 0.002959
warp_utilization2: 0.053334
traffic_breakdown_coretomem[CONST_ACC_R] = 36920 {8:4615,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067448 {8:1133431,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7002640 {40:26639,72:10948,136:37859,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 115092552 {40:2852809,72:4073,136:5051,}
traffic_breakdown_coretomem[INST_ACC_R] = 37680 {8:4710,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10952912 {8:1369114,}
traffic_breakdown_memtocore[CONST_ACC_R] = 332280 {72:4615,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154146344 {136:1133429,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 603568 {8:75446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 115062032 {40:2852046,72:4073,136:5051,}
traffic_breakdown_memtocore[INST_ACC_R] = 640560 {136:4710,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 186199504 {136:1369114,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 946 
averagemflatency_1 = 970 
averagemflatency_2= 918 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 5062720 
mrq_lat_table:1836059 	65436 	122523 	229514 	542382 	944880 	1258131 	998716 	270532 	7043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	35837 	36827 	49745 	198927 	785628 	2274676 	1863098 	195433 	3538 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	348598 	229521 	501032 	378001 	557174 	1104651 	1519491 	743119 	65505 	1850 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3530889 	1637938 	190403 	8918 	180 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	13251 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	8561 	1560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9        10        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.172184  1.155431  1.153435  1.150711  1.156808  1.150259  1.170038  1.170826  1.149212  1.139802  1.151888  1.158584  1.170356  1.165417  1.180575  1.180459 
dram[1]:  1.152729  1.154090  1.154522  1.152964  1.148760  1.153867  1.161737  1.169701  1.142103  1.147533  1.152001  1.153870  1.160188  1.165999  1.174466  1.177569 
dram[2]:  1.148240  1.160456  1.146475  1.156169  1.152554  1.196506  1.160963  1.179638  1.135546  1.143471  1.146280  1.154520  1.165473  1.181293  1.164661  1.187999 
dram[3]:  1.146656  1.152551  1.152026  1.156609  1.146497  1.158809  1.159230  1.176119  1.139387  1.148505  1.152764  1.150146  1.160134  1.161329  1.175963  1.184154 
dram[4]:  1.156602  1.154054  1.156669  1.148898  1.151993  1.159050  1.174779  1.164035  1.137628  1.137659  1.187168  1.153136  1.161740  1.160772  1.178153  1.188085 
dram[5]:  1.150299  1.155423  1.155871  1.154134  1.151064  1.156818  1.161634  1.168105  1.141850  1.146757  1.149286  1.148636  1.162688  1.161975  1.170858  1.186118 
average row locality = 6275216/5411946 = 1.159512
average row locality_1 = 4770833/4177436 = 1.142048
average row locality_2 = 1504383/1234510 = 1.218607
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     43135     40162     39849     38642     42020     39812     41850     40463     40934     38192     39140     38433     41140     39164     41838     40388 
dram[1]:     39927     38308     39510     38305     39840     39778     40006     40202     39168     38757     37960     37704     39223     39203     40323     40472 
dram[2]:     40601     41608     38661     40672     41023     45091     39916     42651     38991     39504     38029     39581     40205     41807     39591     42675 
dram[3]:     38090     39075     39386     39060     39530     41242     39655     41248     38124     38743     38613     37952     39276     38674     40814     41005 
dram[4]:     41425     39776     41158     38906     41151     41298     42214     39948     39205     38333     42858     38634     40170     39220     42067     41708 
dram[5]:     39449     39173     39759     39305     39762     40625     39851     40678     39208     38324     38208     37271     39833     38528     39958     41342 
total reads: 3834286
bank skew: 45091/37271 = 1.21
chip skew: 650606/628686 = 1.03
number of total write accesses:
dram[0]:     27156     24402     23440     22371     25548     23726     27091     25878     27915     25231     26968     26217     27959     25957     27291     25846 
dram[1]:     24047     22591     23154     21927     23552     23672     25238     25520     26182     25817     25722     25505     26021     25999     25887     25917 
dram[2]:     24580     25594     22368     24160     24774     28733     25289     27922     26019     26546     25838     27366     27002     28552     25163     28047 
dram[3]:     22364     23241     23063     22674     23416     24999     24986     26588     25145     25780     26381     25706     26108     25436     26251     26416 
dram[4]:     25555     23924     24572     22529     24849     25228     27442     25384     26212     25445     30640     26434     26953     25965     27444     27056 
dram[5]:     23684     23288     23379     22950     23499     24447     25169     26036     26196     25438     25967     25031     26603     25290     25405     26740 
total reads: 2441008
bank skew: 30640/21927 = 1.40
chip skew: 417953/396751 = 1.05
average mf latency per bank:
dram[0]:       1013       915       996       904       896       809       800       716       737       641       765       685       837       753       951       863
dram[1]:        863       888       857       886       783       787       682       691       612       622       641       646       713       711       817       831
dram[2]:        948      1169       951      1131       846      1414       761       934       688       843       717       870       802       998       913      1097
dram[3]:        875       882       851       879       771       811       680       694       608       627       642       649       700       720       823       846
dram[4]:       1065       984      1033       960       949       872       847       763       770       689       859       730       881       812       998       928
dram[5]:        862       875       854       861       764       792       677       696       617       633       642       641       705       713       814       833
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8862      8554     10170      8547      6494     10280      8745      7174      7468     10329      8570      8305      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      7030      9725      9002      8333     10709      6538      6853      8566
dram[2]:       7158      7996     10282      8886      9756      7464      7310      8390      8053      7766     10502      7130      7885      8490      6155      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6679      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       7978     10682      7005      6415      8241      8292      9643      7658      6539      8078      9136      8185      7988      9915      6859      7871
dram[5]:       9510      7987      8207      9993      7620      6840      6949      7101      6148      7621      8204      6610      8842      8830      6895      6818

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2747848 n_act=911279 n_pre=911267 n_req=653274 n_req_1=402159 n_req_2=251115 n_req_3=0 n_rd=1290291 n_write=822106 bw_util=0.3899 bw_util_1=0.2407 bw_util_2=0.1491 bw_util_3=0 blp=10.718123 blp_1= 4.009410 blp_2= 2.680022 blp_3= -nan
 n_activity=6673101 dram_eff=0.3904 dram_eff_1=0.2411 dram_eff_2=0.1494 dram_eff_3=0
bk0: 86268a 2325833i bk1: 80320a 2553424i bk2: 79698a 2560752i bk3: 77284a 2620042i bk4: 84040a 2113129i bk5: 79624a 2285155i bk6: 83699a 1855093i bk7: 80923a 1951600i bk8: 81864a 2320716i bk9: 76383a 2546086i bk10: 78280a 2267423i bk11: 76864a 2270095i bk12: 82280a 1929512i bk13: 78325a 2103827i bk14: 83669a 1824875i bk15: 80770a 1946173i 
bw_dist = 0.241	0.149	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9862
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2864346 n_act=885745 n_pre=885732 n_req=636664 n_req_1=385975 n_req_2=250689 n_req_3=0 n_rd=1257350 n_write=789618 bw_util=0.3799 bw_util_1=0.231 bw_util_2=0.1489 bw_util_3=0 blp=10.268831 blp_1= 3.903588 blp_2= 2.649861 blp_3= -nan
 n_activity=6645581 dram_eff=0.382 dram_eff_1=0.2323 dram_eff_2=0.1497 dram_eff_3=0
bk0: 79850a 2774635i bk1: 76616a 2848183i bk2: 79018a 2689909i bk3: 76610a 2768406i bk4: 79680a 2476008i bk5: 79556a 2388825i bk6: 80008a 2198097i bk7: 80404a 2079516i bk8: 78336a 2606398i bk9: 77514a 2551481i bk10: 75918a 2502025i bk11: 75408a 2435514i bk12: 78444a 2264420i bk13: 78402a 2182931i bk14: 80642a 2111968i bk15: 80944a 2035349i 
bw_dist = 0.231	0.149	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7404
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2709971 n_act=919815 n_pre=919800 n_req=658736 n_req_1=407090 n_req_2=251646 n_req_3=0 n_rd=1301184 n_write=832021 bw_util=0.3931 bw_util_1=0.2437 bw_util_2=0.1495 bw_util_3=0 blp=10.872103 blp_1= 4.051255 blp_2= 2.690194 blp_3= -nan
 n_activity=6677910 dram_eff=0.3934 dram_eff_1=0.2438 dram_eff_2=0.1496 dram_eff_3=0
bk0: 81202a 2605443i bk1: 83216a 2402459i bk2: 77320a 2681613i bk3: 81342a 2392608i bk4: 82044a 2216565i bk5: 90178a 1630926i bk6: 79826a 2025483i bk7: 85302a 1606106i bk8: 77982a 2521605i bk9: 79006a 2363209i bk10: 76054a 2382264i bk11: 79160a 2091157i bk12: 80410a 2023409i bk13: 83614a 1729400i bk14: 79182a 2060242i bk15: 85346a 1621386i 
bw_dist = 0.244	0.149	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4471
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2850917 n_act=888835 n_pre=888824 n_req=638463 n_req_1=387818 n_req_2=250645 n_req_3=0 n_rd=1260956 n_write=793259 bw_util=0.381 bw_util_1=0.2321 bw_util_2=0.1489 bw_util_3=0 blp=10.309470 blp_1= 3.911982 blp_2= 2.650645 blp_3= -nan
 n_activity=6650204 dram_eff=0.3829 dram_eff_1=0.2333 dram_eff_2=0.1496 dram_eff_3=0
bk0: 76180a 2977755i bk1: 78148a 2777755i bk2: 78772a 2707170i bk3: 78120a 2668700i bk4: 79058a 2500192i bk5: 82482a 2224869i bk6: 79308a 2218475i bk7: 82494a 1936541i bk8: 76248a 2697131i bk9: 77486a 2528472i bk10: 77224a 2406804i bk11: 75902a 2397283i bk12: 78552a 2241472i bk13: 77348a 2268308i bk14: 81626a 2039303i bk15: 82008a 1977867i 
bw_dist = 0.232	0.149	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9066
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2726883 n_act=916211 n_pre=916197 n_req=656259 n_req_1=404773 n_req_2=251486 n_req_3=0 n_rd=1296106 n_write=827394 bw_util=0.3916 bw_util_1=0.2423 bw_util_2=0.1494 bw_util_3=0 blp=10.806230 blp_1= 4.038739 blp_2= 2.695835 blp_3= -nan
 n_activity=6673681 dram_eff=0.3922 dram_eff_1=0.2426 dram_eff_2=0.1496 dram_eff_3=0
bk0: 82848a 2517204i bk1: 79546a 2615197i bk2: 82316a 2410196i bk3: 77812a 2593854i bk4: 82302a 2200121i bk5: 82596a 2066733i bk6: 84426a 1789652i bk7: 79888a 1966914i bk8: 78410a 2520750i bk9: 76662a 2499393i bk10: 85710a 1814107i bk11: 77268a 2212190i bk12: 80340a 2022665i bk13: 78436a 2076650i bk14: 84132a 1783604i bk15: 83414a 1768075i 
bw_dist = 0.242	0.149	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2434
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2845876 n_act=890037 n_pre=890024 n_req=639278 n_req_1=388403 n_req_2=250875 n_req_3=0 n_rd=1262524 n_write=794330 bw_util=0.3815 bw_util_1=0.2325 bw_util_2=0.149 bw_util_3=0 blp=10.332497 blp_1= 3.919975 blp_2= 2.645673 blp_3= -nan
 n_activity=6652008 dram_eff=0.3832 dram_eff_1=0.2335 dram_eff_2=0.1497 dram_eff_3=0
bk0: 78898a 2814423i bk1: 78344a 2761260i bk2: 79514a 2654131i bk3: 78608a 2638024i bk4: 79518a 2461667i bk5: 81250a 2263853i bk6: 79698a 2188750i bk7: 81356a 2001628i bk8: 78414a 2579044i bk9: 76648a 2576521i bk10: 76416a 2452766i bk11: 74540a 2482581i bk12: 79666a 2163640i bk13: 77054a 2269240i bk14: 79916a 2158049i bk15: 82684a 1926723i 
bw_dist = 0.232	0.149	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 463420, Miss = 329920, Miss_rate = 0.712, Pending_hits = 5929, Reservation_fails = 212747
L2_cache_bank[1]: Access = 441399, Miss = 315273, Miss_rate = 0.714, Pending_hits = 5068, Reservation_fails = 130928
L2_cache_bank[2]: Access = 450103, Miss = 315972, Miss_rate = 0.702, Pending_hits = 4689, Reservation_fails = 149232
L2_cache_bank[3]: Access = 442116, Miss = 312744, Miss_rate = 0.707, Pending_hits = 4653, Reservation_fails = 160663
L2_cache_bank[4]: Access = 444130, Miss = 317034, Miss_rate = 0.714, Pending_hits = 4958, Reservation_fails = 112998
L2_cache_bank[5]: Access = 488157, Miss = 333606, Miss_rate = 0.683, Pending_hits = 6105, Reservation_fails = 235457
L2_cache_bank[6]: Access = 444152, Miss = 313495, Miss_rate = 0.706, Pending_hits = 4565, Reservation_fails = 119830
L2_cache_bank[7]: Access = 456533, Miss = 317007, Miss_rate = 0.694, Pending_hits = 4830, Reservation_fails = 145761
L2_cache_bank[8]: Access = 463499, Miss = 330262, Miss_rate = 0.713, Pending_hits = 6173, Reservation_fails = 188578
L2_cache_bank[9]: Access = 452187, Miss = 317841, Miss_rate = 0.703, Pending_hits = 5246, Reservation_fails = 124186
L2_cache_bank[10]: Access = 447849, Miss = 316033, Miss_rate = 0.706, Pending_hits = 4755, Reservation_fails = 135161
L2_cache_bank[11]: Access = 455198, Miss = 315253, Miss_rate = 0.693, Pending_hits = 5087, Reservation_fails = 165928
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 463420, Miss = 329920 (0.712), PendingHit = 5929 (0.0128)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 441399, Miss = 315273 (0.714), PendingHit = 5068 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 450103, Miss = 315972 (0.702), PendingHit = 4689 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 442116, Miss = 312744 (0.707), PendingHit = 4653 (0.0105)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444130, Miss = 317034 (0.714), PendingHit = 4958 (0.0112)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 488157, Miss = 333606 (0.683), PendingHit = 6105 (0.0125)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444152, Miss = 313495 (0.706), PendingHit = 4565 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 456533, Miss = 317007 (0.694), PendingHit = 4830 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 463499, Miss = 330262 (0.713), PendingHit = 6173 (0.0133)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 452187, Miss = 317841 (0.703), PendingHit = 5246 (0.0116)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447849, Miss = 316033 (0.706), PendingHit = 4755 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 455198, Miss = 315253 (0.693), PendingHit = 5087 (0.0112)
L2 Cache Total Miss Rate = 0.704
Stream 1: L2 Cache Miss Rate = 0.829
Stream 2: L2 Cache Miss Rate = 0.564
Stream 1: Accesses  = 2865341
Stream 1: Misses  = 2376372
Stream 2: Accesses  = 2583402
Stream 2: Misses  = 1458068
Stream 1+2: Accesses  = 5448743
Stream 1+2: Misses  = 3834440
Total Accesses  = 5448743
MPKI-CORES
CORE_L2MPKI_0	78.682
CORE_L2MPKI_1	82.712
CORE_L2MPKI_2	78.210
CORE_L2MPKI_3	81.379
CORE_L2MPKI_4	78.686
CORE_L2MPKI_5	80.224
CORE_L2MPKI_6	79.571
CORE_L2MPKI_7	82.994
CORE_L2MPKI_8	77.949
CORE_L2MPKI_9	83.440
CORE_L2MPKI_10	82.636
CORE_L2MPKI_11	85.943
CORE_L2MPKI_12	82.577
CORE_L2MPKI_13	82.404
CORE_L2MPKI_14	82.905
CORE_L2MPKI_15	86.507
CORE_L2MPKI_16	82.879
CORE_L2MPKI_17	86.090
CORE_L2MPKI_18	84.250
CORE_L2MPKI_19	85.769
CORE_L2MPKI_20	83.955
CORE_L2MPKI_21	82.666
CORE_L2MPKI_22	84.586
CORE_L2MPKI_23	86.730
CORE_L2MPKI_24	83.473
CORE_L2MPKI_25	86.387
CORE_L2MPKI_26	84.714
CORE_L2MPKI_27	82.117
CORE_L2MPKI_28	81.065
CORE_L2MPKI_29	84.266
CORE_L2MPKI_30	2.914
CORE_L2MPKI_31	2.813
CORE_L2MPKI_32	2.837
CORE_L2MPKI_33	2.821
CORE_L2MPKI_34	2.841
CORE_L2MPKI_35	2.841
CORE_L2MPKI_36	2.830
CORE_L2MPKI_37	2.750
CORE_L2MPKI_38	2.855
CORE_L2MPKI_39	2.715
CORE_L2MPKI_40	2.877
CORE_L2MPKI_41	2.972
CORE_L2MPKI_42	2.729
CORE_L2MPKI_43	3.057
CORE_L2MPKI_44	2.817
CORE_L2MPKI_45	2.815
CORE_L2MPKI_46	2.835
CORE_L2MPKI_47	2.870
CORE_L2MPKI_48	2.790
CORE_L2MPKI_49	2.922
CORE_L2MPKI_50	2.782
CORE_L2MPKI_51	2.919
CORE_L2MPKI_52	2.720
CORE_L2MPKI_53	2.785
CORE_L2MPKI_54	3.004
CORE_L2MPKI_55	2.780
CORE_L2MPKI_56	2.816
CORE_L2MPKI_57	2.984
CORE_L2MPKI_58	2.765
CORE_L2MPKI_59	2.896
Avg_MPKI_Stream1= 82.859
Avg_MPKI_Stream2= 2.845
MISSES-CORES
CORE_MISSES_0	71068
CORE_MISSES_1	77733
CORE_MISSES_2	69040
CORE_MISSES_3	78501
CORE_MISSES_4	68954
CORE_MISSES_5	76884
CORE_MISSES_6	71739
CORE_MISSES_7	80537
CORE_MISSES_8	70733
CORE_MISSES_9	82156
CORE_MISSES_10	78855
CORE_MISSES_11	80630
CORE_MISSES_12	75622
CORE_MISSES_13	82343
CORE_MISSES_14	82014
CORE_MISSES_15	86615
CORE_MISSES_16	76617
CORE_MISSES_17	83735
CORE_MISSES_18	81651
CORE_MISSES_19	83870
CORE_MISSES_20	79807
CORE_MISSES_21	81187
CORE_MISSES_22	78685
CORE_MISSES_23	87549
CORE_MISSES_24	79325
CORE_MISSES_25	83661
CORE_MISSES_26	85075
CORE_MISSES_27	81570
CORE_MISSES_28	80777
CORE_MISSES_29	79439
CORE_MISSES_30	49415
CORE_MISSES_31	50562
CORE_MISSES_32	49520
CORE_MISSES_33	46837
CORE_MISSES_34	48058
CORE_MISSES_35	50689
CORE_MISSES_36	48610
CORE_MISSES_37	47594
CORE_MISSES_38	48134
CORE_MISSES_39	50302
CORE_MISSES_40	51268
CORE_MISSES_41	48811
CORE_MISSES_42	48359
CORE_MISSES_43	48065
CORE_MISSES_44	49416
CORE_MISSES_45	47614
CORE_MISSES_46	50345
CORE_MISSES_47	50206
CORE_MISSES_48	48325
CORE_MISSES_49	47049
CORE_MISSES_50	48431
CORE_MISSES_51	48809
CORE_MISSES_52	48117
CORE_MISSES_53	45596
CORE_MISSES_54	48173
CORE_MISSES_55	48663
CORE_MISSES_56	46956
CORE_MISSES_57	48523
CORE_MISSES_58	47321
CORE_MISSES_59	48300
L2_MISSES = 3834440
L2_total_cache_accesses = 5448743
L2_total_cache_misses = 3834440
L2_total_cache_miss_rate = 0.7037
L2_total_cache_pending_hits = 62058
L2_total_cache_reservation_fails = 1881469
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 464945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3506034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700146
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3515
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 434
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 666
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6934
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1052607
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 33520
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 282987
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 137359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20202
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 297
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 293
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16828
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18367122
icnt_total_pkts_simt_to_mem=8530379
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6608
gpu_ipc_2 =     101.3099
gpu_tot_sim_cycle_stream_1 = 5062720
gpu_tot_sim_cycle_stream_2 = 5062687
gpu_sim_insn_1 = 28659072
gpu_sim_insn_2 = 512900064
gpu_sim_cycle = 5062721
gpu_sim_insn = 541559136
gpu_ipc =     106.9700
gpu_tot_sim_cycle = 5062721
gpu_tot_sim_insn = 541559136
gpu_tot_ipc =     106.9700
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21390578
gpu_stall_icnt2sh    = 4094963
gpu_total_sim_rate=87461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8927464
	L1I_total_cache_misses = 29729
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[12]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 39783, Miss = 39783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91090
	L1D_cache_core[31]: Access = 42139, Miss = 42139, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64733
	L1D_cache_core[32]: Access = 40987, Miss = 40987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82788
	L1D_cache_core[33]: Access = 38977, Miss = 38977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106312
	L1D_cache_core[34]: Access = 39751, Miss = 39751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96970
	L1D_cache_core[35]: Access = 41943, Miss = 41943, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91879
	L1D_cache_core[36]: Access = 40262, Miss = 40262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90920
	L1D_cache_core[37]: Access = 40626, Miss = 40626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79022
	L1D_cache_core[38]: Access = 39632, Miss = 39632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95978
	L1D_cache_core[39]: Access = 43422, Miss = 43422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54613
	L1D_cache_core[40]: Access = 41839, Miss = 41839, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73226
	L1D_cache_core[41]: Access = 38666, Miss = 38666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118482
	L1D_cache_core[42]: Access = 41587, Miss = 41587, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81002
	L1D_cache_core[43]: Access = 36926, Miss = 36926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107822
	L1D_cache_core[44]: Access = 41285, Miss = 41285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89476
	L1D_cache_core[45]: Access = 39688, Miss = 39688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90843
	L1D_cache_core[46]: Access = 41782, Miss = 41782, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75015
	L1D_cache_core[47]: Access = 41123, Miss = 41123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89766
	L1D_cache_core[48]: Access = 40753, Miss = 40753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85117
	L1D_cache_core[49]: Access = 37796, Miss = 37796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108816
	L1D_cache_core[50]: Access = 40830, Miss = 40830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76612
	L1D_cache_core[51]: Access = 39218, Miss = 39218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94402
	L1D_cache_core[52]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77862
	L1D_cache_core[53]: Access = 38541, Miss = 38541, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107622
	L1D_cache_core[54]: Access = 37829, Miss = 37829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108413
	L1D_cache_core[55]: Access = 41090, Miss = 41090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60554
	L1D_cache_core[56]: Access = 39141, Miss = 39141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89595
	L1D_cache_core[57]: Access = 38291, Miss = 38291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104437
	L1D_cache_core[58]: Access = 40362, Miss = 40362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93194
	L1D_cache_core[59]: Access = 39204, Miss = 39204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87850
	L1D_total_cache_accesses = 1208877
	L1D_total_cache_misses = 1208877
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2708886
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 760416
	L1C_total_cache_misses = 7057
	L1C_total_cache_miss_rate = 0.0093
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 3670470
	L1T_total_cache_misses = 1369114
	L1T_total_cache_miss_rate = 0.3730
	L1T_total_cache_pending_hits = 2301356
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2549698
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 753359
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2301356
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1369114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 159188
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8897735
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 29729
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 682, 1262, 669, 1262, 682, 1262, 682, 1262, 663, 1262, 663, 1262, 663, 1262, 650, 873, 650, 859, 650, 1262, 682, 1262, 682, 840, 663, 853, 658, 835, 641, 834, 641, 
shader 0 total_cycles, active_cycles, idle cycles = 5062721, 14167, 5048553 
shader 1 total_cycles, active_cycles, idle cycles = 5062721, 14736, 5047985 
shader 2 total_cycles, active_cycles, idle cycles = 5062721, 13844, 5048876 
shader 3 total_cycles, active_cycles, idle cycles = 5062721, 15130, 5047590 
shader 4 total_cycles, active_cycles, idle cycles = 5062721, 13744, 5048976 
shader 5 total_cycles, active_cycles, idle cycles = 5062721, 15030, 5047690 
shader 6 total_cycles, active_cycles, idle cycles = 5062721, 14141, 5048579 
shader 7 total_cycles, active_cycles, idle cycles = 5062721, 15220, 5047500 
shader 8 total_cycles, active_cycles, idle cycles = 5062721, 14234, 5048486 
shader 9 total_cycles, active_cycles, idle cycles = 5062721, 15440, 5047280 
shader 10 total_cycles, active_cycles, idle cycles = 5062721, 14967, 5047753 
shader 11 total_cycles, active_cycles, idle cycles = 5062721, 14702, 5048019 
shader 12 total_cycles, active_cycles, idle cycles = 5062721, 14360, 5048360 
shader 13 total_cycles, active_cycles, idle cycles = 5062721, 15673, 5047048 
shader 14 total_cycles, active_cycles, idle cycles = 5062721, 15516, 5047205 
shader 15 total_cycles, active_cycles, idle cycles = 5062721, 15701, 5047019 
shader 16 total_cycles, active_cycles, idle cycles = 5062721, 14501, 5048220 
shader 17 total_cycles, active_cycles, idle cycles = 5062721, 15251, 5047469 
shader 18 total_cycles, active_cycles, idle cycles = 5062721, 15192, 5047529 
shader 19 total_cycles, active_cycles, idle cycles = 5062721, 15335, 5047386 
shader 20 total_cycles, active_cycles, idle cycles = 5062721, 14904, 5047817 
shader 21 total_cycles, active_cycles, idle cycles = 5062721, 15402, 5047318 
shader 22 total_cycles, active_cycles, idle cycles = 5062721, 14582, 5048138 
shader 23 total_cycles, active_cycles, idle cycles = 5062721, 15832, 5046889 
shader 24 total_cycles, active_cycles, idle cycles = 5062721, 14906, 5047815 
shader 25 total_cycles, active_cycles, idle cycles = 5062721, 15177, 5047543 
shader 26 total_cycles, active_cycles, idle cycles = 5062721, 15750, 5046970 
shader 27 total_cycles, active_cycles, idle cycles = 5062721, 15580, 5047141 
shader 28 total_cycles, active_cycles, idle cycles = 5062721, 15627, 5047094 
shader 29 total_cycles, active_cycles, idle cycles = 5062721, 14783, 5047938 
shader 30 total_cycles, active_cycles, idle cycles = 5062721, 267858, 4794863 
shader 31 total_cycles, active_cycles, idle cycles = 5062721, 283814, 4778907 
shader 32 total_cycles, active_cycles, idle cycles = 5062721, 275624, 4787096 
shader 33 total_cycles, active_cycles, idle cycles = 5062721, 262292, 4800428 
shader 34 total_cycles, active_cycles, idle cycles = 5062721, 267209, 4795511 
shader 35 total_cycles, active_cycles, idle cycles = 5062721, 281718, 4781002 
shader 36 total_cycles, active_cycles, idle cycles = 5062721, 271317, 4791404 
shader 37 total_cycles, active_cycles, idle cycles = 5062721, 273392, 4789329 
shader 38 total_cycles, active_cycles, idle cycles = 5062721, 266308, 4796412 
shader 39 total_cycles, active_cycles, idle cycles = 5062721, 292555, 4770165 
shader 40 total_cycles, active_cycles, idle cycles = 5062721, 281456, 4781265 
shader 41 total_cycles, active_cycles, idle cycles = 5062721, 259375, 4803345 
shader 42 total_cycles, active_cycles, idle cycles = 5062721, 279801, 4782920 
shader 43 total_cycles, active_cycles, idle cycles = 5062721, 248348, 4814372 
shader 44 total_cycles, active_cycles, idle cycles = 5062721, 277022, 4785698 
shader 45 total_cycles, active_cycles, idle cycles = 5062721, 267126, 4795595 
shader 46 total_cycles, active_cycles, idle cycles = 5062721, 280431, 4782289 
shader 47 total_cycles, active_cycles, idle cycles = 5062721, 276233, 4786487 
shader 48 total_cycles, active_cycles, idle cycles = 5062721, 273599, 4789121 
shader 49 total_cycles, active_cycles, idle cycles = 5062721, 254366, 4808355 
shader 50 total_cycles, active_cycles, idle cycles = 5062721, 274928, 4787792 
shader 51 total_cycles, active_cycles, idle cycles = 5062721, 264071, 4798650 
shader 52 total_cycles, active_cycles, idle cycles = 5062721, 279415, 4783306 
shader 53 total_cycles, active_cycles, idle cycles = 5062721, 258596, 4804125 
shader 54 total_cycles, active_cycles, idle cycles = 5062721, 253248, 4809473 
shader 55 total_cycles, active_cycles, idle cycles = 5062721, 276432, 4786288 
shader 56 total_cycles, active_cycles, idle cycles = 5062721, 263327, 4799394 
shader 57 total_cycles, active_cycles, idle cycles = 5062721, 256851, 4805870 
shader 58 total_cycles, active_cycles, idle cycles = 5062721, 270314, 4792407 
shader 59 total_cycles, active_cycles, idle cycles = 5062721, 263433, 4799288 
warps_exctd_sm 0 = 1344 
warps_exctd_sm 1 = 1280 
warps_exctd_sm 2 = 1280 
warps_exctd_sm 3 = 1472 
warps_exctd_sm 4 = 1344 
warps_exctd_sm 5 = 1344 
warps_exctd_sm 6 = 1408 
warps_exctd_sm 7 = 1472 
warps_exctd_sm 8 = 1344 
warps_exctd_sm 9 = 1344 
warps_exctd_sm 10 = 1408 
warps_exctd_sm 11 = 1024 
warps_exctd_sm 12 = 1280 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1408 
warps_exctd_sm 16 = 1408 
warps_exctd_sm 17 = 1280 
warps_exctd_sm 18 = 1376 
warps_exctd_sm 19 = 1344 
warps_exctd_sm 20 = 1280 
warps_exctd_sm 21 = 1408 
warps_exctd_sm 22 = 1024 
warps_exctd_sm 23 = 1536 
warps_exctd_sm 24 = 1472 
warps_exctd_sm 25 = 1152 
warps_exctd_sm 26 = 1536 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1408 
warps_exctd_sm 29 = 1280 
warps_exctd_sm 30 = 36864 
warps_exctd_sm 31 = 38464 
warps_exctd_sm 32 = 37376 
warps_exctd_sm 33 = 36416 
warps_exctd_sm 34 = 36800 
warps_exctd_sm 35 = 38080 
warps_exctd_sm 36 = 37248 
warps_exctd_sm 37 = 37600 
warps_exctd_sm 38 = 36384 
warps_exctd_sm 39 = 39360 
warps_exctd_sm 40 = 38176 
warps_exctd_sm 41 = 35424 
warps_exctd_sm 42 = 38016 
warps_exctd_sm 43 = 34016 
warps_exctd_sm 44 = 37472 
warps_exctd_sm 45 = 36480 
warps_exctd_sm 46 = 37504 
warps_exctd_sm 47 = 37568 
warps_exctd_sm 48 = 37376 
warps_exctd_sm 49 = 35296 
warps_exctd_sm 50 = 37280 
warps_exctd_sm 51 = 35968 
warps_exctd_sm 52 = 37856 
warps_exctd_sm 53 = 35872 
warps_exctd_sm 54 = 34752 
warps_exctd_sm 55 = 37984 
warps_exctd_sm 56 = 35776 
warps_exctd_sm 57 = 35424 
warps_exctd_sm 58 = 36736 
warps_exctd_sm 59 = 36384 
gpgpu_n_tot_thrd_icount = 547187744
gpgpu_n_tot_w_icount = 17099617
gpgpu_n_stall_shd_mem = 182474992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3995364
gpgpu_n_mem_write_global = 75446
gpgpu_n_mem_texture = 1369114
gpgpu_n_mem_const = 4615
gpgpu_n_load_insn  = 39085536
gpgpu_n_store_insn = 1105952
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17521696
gpgpu_n_const_mem_insn = 18627648
gpgpu_n_param_mem_insn = 5705664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 154463237
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:275677762	W0_Idle:77210467	W0_Scoreboard:237538488	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17099803
Warp Occupancy Distribution:
Stall:248253423	W0_Idle:54358379	W0_Scoreboard:252587	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:898871
Warp Occupancy Distribution:
Stall:27424339	W0_Idle:22852088	W0_Scoreboard:237285901	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16200932
warp_utilization0: 0.028147
warp_utilization1: 0.002959
warp_utilization2: 0.053334
traffic_breakdown_coretomem[CONST_ACC_R] = 36920 {8:4615,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067448 {8:1133431,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7002640 {40:26639,72:10948,136:37859,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 115092552 {40:2852809,72:4073,136:5051,}
traffic_breakdown_coretomem[INST_ACC_R] = 37680 {8:4710,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10952912 {8:1369114,}
traffic_breakdown_memtocore[CONST_ACC_R] = 332280 {72:4615,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154146344 {136:1133429,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 603568 {8:75446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 115062032 {40:2852046,72:4073,136:5051,}
traffic_breakdown_memtocore[INST_ACC_R] = 640560 {136:4710,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 186199504 {136:1369114,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 946 
averagemflatency_1 = 970 
averagemflatency_2= 918 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 5062720 
mrq_lat_table:1836059 	65436 	122523 	229514 	542382 	944880 	1258131 	998716 	270532 	7043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	35837 	36827 	49745 	198927 	785628 	2274676 	1863098 	195433 	3538 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	348598 	229521 	501032 	378001 	557174 	1104651 	1519491 	743119 	65505 	1850 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3530889 	1637938 	190403 	8918 	180 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	13251 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	8561 	1560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9        10        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32         8        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.172184  1.155431  1.153435  1.150711  1.156808  1.150259  1.170038  1.170826  1.149212  1.139802  1.151888  1.158584  1.170356  1.165417  1.180575  1.180459 
dram[1]:  1.152729  1.154090  1.154522  1.152964  1.148760  1.153867  1.161737  1.169701  1.142103  1.147533  1.152001  1.153870  1.160188  1.165999  1.174466  1.177569 
dram[2]:  1.148240  1.160456  1.146475  1.156169  1.152554  1.196506  1.160963  1.179638  1.135546  1.143471  1.146280  1.154520  1.165473  1.181293  1.164661  1.187999 
dram[3]:  1.146656  1.152551  1.152026  1.156609  1.146497  1.158809  1.159230  1.176119  1.139387  1.148505  1.152764  1.150146  1.160134  1.161329  1.175963  1.184154 
dram[4]:  1.156602  1.154054  1.156669  1.148898  1.151993  1.159050  1.174779  1.164035  1.137628  1.137659  1.187168  1.153136  1.161740  1.160772  1.178153  1.188085 
dram[5]:  1.150299  1.155423  1.155871  1.154134  1.151064  1.156818  1.161634  1.168105  1.141850  1.146757  1.149286  1.148636  1.162688  1.161975  1.170858  1.186118 
average row locality = 6275216/5411946 = 1.159512
average row locality_1 = 4770833/4177436 = 1.142048
average row locality_2 = 1504383/1234510 = 1.218607
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     43135     40162     39849     38642     42020     39812     41850     40463     40934     38192     39140     38433     41140     39164     41838     40388 
dram[1]:     39927     38308     39510     38305     39840     39778     40006     40202     39168     38757     37960     37704     39223     39203     40323     40472 
dram[2]:     40601     41608     38661     40672     41023     45091     39916     42651     38991     39504     38029     39581     40205     41807     39591     42675 
dram[3]:     38090     39075     39386     39060     39530     41242     39655     41248     38124     38743     38613     37952     39276     38674     40814     41005 
dram[4]:     41425     39776     41158     38906     41151     41298     42214     39948     39205     38333     42858     38634     40170     39220     42067     41708 
dram[5]:     39449     39173     39759     39305     39762     40625     39851     40678     39208     38324     38208     37271     39833     38528     39958     41342 
total reads: 3834286
bank skew: 45091/37271 = 1.21
chip skew: 650606/628686 = 1.03
number of total write accesses:
dram[0]:     27156     24402     23440     22371     25548     23726     27091     25878     27915     25231     26968     26217     27959     25957     27291     25846 
dram[1]:     24047     22591     23154     21927     23552     23672     25238     25520     26182     25817     25722     25505     26021     25999     25887     25917 
dram[2]:     24580     25594     22368     24160     24774     28733     25289     27922     26019     26546     25838     27366     27002     28552     25163     28047 
dram[3]:     22364     23241     23063     22674     23416     24999     24986     26588     25145     25780     26381     25706     26108     25436     26251     26416 
dram[4]:     25555     23924     24572     22529     24849     25228     27442     25384     26212     25445     30640     26434     26953     25965     27444     27056 
dram[5]:     23684     23288     23379     22950     23499     24447     25169     26036     26196     25438     25967     25031     26603     25290     25405     26740 
total reads: 2441008
bank skew: 30640/21927 = 1.40
chip skew: 417953/396751 = 1.05
average mf latency per bank:
dram[0]:       1013       915       996       904       896       809       800       716       737       641       765       685       837       753       951       863
dram[1]:        863       888       857       886       783       787       682       691       612       622       641       646       713       711       817       831
dram[2]:        948      1169       951      1131       846      1414       761       934       688       843       717       870       802       998       913      1097
dram[3]:        875       882       851       879       771       811       680       694       608       627       642       649       700       720       823       846
dram[4]:       1065       984      1033       960       949       872       847       763       770       689       859       730       881       812       998       928
dram[5]:        862       875       854       861       764       792       677       696       617       633       642       641       705       713       814       833
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8862      8554     10170      8547      6494     10280      8745      7174      7468     10329      8570      8305      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      7030      9725      9002      8333     10709      6538      6853      8566
dram[2]:       7158      7996     10282      8886      9756      7464      7310      8390      8053      7766     10502      7130      7885      8490      6155      6874
dram[3]:       6543      8340      8682      7034      9689      7766      6904      6679      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       7978     10682      7005      6415      8241      8292      9643      7658      6539      8078      9136      8185      7988      9915      6859      7871
dram[5]:       9510      7987      8207      9993      7620      6840      6949      7101      6148      7621      8204      6610      8842      8830      6895      6818

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2747848 n_act=911279 n_pre=911267 n_req=653274 n_req_1=402159 n_req_2=251115 n_req_3=0 n_rd=1290291 n_write=822106 bw_util=0.3899 bw_util_1=0.2407 bw_util_2=0.1491 bw_util_3=0 blp=10.718123 blp_1= 4.009410 blp_2= 2.680022 blp_3= -nan
 n_activity=6673101 dram_eff=0.3904 dram_eff_1=0.2411 dram_eff_2=0.1494 dram_eff_3=0
bk0: 86268a 2325833i bk1: 80320a 2553424i bk2: 79698a 2560752i bk3: 77284a 2620042i bk4: 84040a 2113129i bk5: 79624a 2285155i bk6: 83699a 1855093i bk7: 80923a 1951600i bk8: 81864a 2320716i bk9: 76383a 2546086i bk10: 78280a 2267423i bk11: 76864a 2270095i bk12: 82280a 1929512i bk13: 78325a 2103827i bk14: 83669a 1824875i bk15: 80770a 1946173i 
bw_dist = 0.241	0.149	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9862
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2864346 n_act=885745 n_pre=885732 n_req=636664 n_req_1=385975 n_req_2=250689 n_req_3=0 n_rd=1257350 n_write=789618 bw_util=0.3799 bw_util_1=0.231 bw_util_2=0.1489 bw_util_3=0 blp=10.268831 blp_1= 3.903588 blp_2= 2.649861 blp_3= -nan
 n_activity=6645581 dram_eff=0.382 dram_eff_1=0.2323 dram_eff_2=0.1497 dram_eff_3=0
bk0: 79850a 2774635i bk1: 76616a 2848183i bk2: 79018a 2689909i bk3: 76610a 2768406i bk4: 79680a 2476008i bk5: 79556a 2388825i bk6: 80008a 2198097i bk7: 80404a 2079516i bk8: 78336a 2606398i bk9: 77514a 2551481i bk10: 75918a 2502025i bk11: 75408a 2435514i bk12: 78444a 2264420i bk13: 78402a 2182931i bk14: 80642a 2111968i bk15: 80944a 2035349i 
bw_dist = 0.231	0.149	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7404
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2709971 n_act=919815 n_pre=919800 n_req=658736 n_req_1=407090 n_req_2=251646 n_req_3=0 n_rd=1301184 n_write=832021 bw_util=0.3931 bw_util_1=0.2437 bw_util_2=0.1495 bw_util_3=0 blp=10.872103 blp_1= 4.051255 blp_2= 2.690194 blp_3= -nan
 n_activity=6677910 dram_eff=0.3934 dram_eff_1=0.2438 dram_eff_2=0.1496 dram_eff_3=0
bk0: 81202a 2605443i bk1: 83216a 2402459i bk2: 77320a 2681613i bk3: 81342a 2392608i bk4: 82044a 2216565i bk5: 90178a 1630926i bk6: 79826a 2025483i bk7: 85302a 1606106i bk8: 77982a 2521605i bk9: 79006a 2363209i bk10: 76054a 2382264i bk11: 79160a 2091157i bk12: 80410a 2023409i bk13: 83614a 1729400i bk14: 79182a 2060242i bk15: 85346a 1621386i 
bw_dist = 0.244	0.149	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4471
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2850917 n_act=888835 n_pre=888824 n_req=638463 n_req_1=387818 n_req_2=250645 n_req_3=0 n_rd=1260956 n_write=793259 bw_util=0.381 bw_util_1=0.2321 bw_util_2=0.1489 bw_util_3=0 blp=10.309470 blp_1= 3.911982 blp_2= 2.650645 blp_3= -nan
 n_activity=6650204 dram_eff=0.3829 dram_eff_1=0.2333 dram_eff_2=0.1496 dram_eff_3=0
bk0: 76180a 2977755i bk1: 78148a 2777755i bk2: 78772a 2707170i bk3: 78120a 2668700i bk4: 79058a 2500192i bk5: 82482a 2224869i bk6: 79308a 2218475i bk7: 82494a 1936541i bk8: 76248a 2697131i bk9: 77486a 2528472i bk10: 77224a 2406804i bk11: 75902a 2397283i bk12: 78552a 2241472i bk13: 77348a 2268308i bk14: 81626a 2039303i bk15: 82008a 1977867i 
bw_dist = 0.232	0.149	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9066
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2726883 n_act=916211 n_pre=916197 n_req=656259 n_req_1=404773 n_req_2=251486 n_req_3=0 n_rd=1296106 n_write=827394 bw_util=0.3916 bw_util_1=0.2423 bw_util_2=0.1494 bw_util_3=0 blp=10.806230 blp_1= 4.038739 blp_2= 2.695835 blp_3= -nan
 n_activity=6673681 dram_eff=0.3922 dram_eff_1=0.2426 dram_eff_2=0.1496 dram_eff_3=0
bk0: 82848a 2517204i bk1: 79546a 2615197i bk2: 82316a 2410196i bk3: 77812a 2593854i bk4: 82302a 2200121i bk5: 82596a 2066733i bk6: 84426a 1789652i bk7: 79888a 1966914i bk8: 78410a 2520750i bk9: 76662a 2499393i bk10: 85710a 1814107i bk11: 77268a 2212190i bk12: 80340a 2022665i bk13: 78436a 2076650i bk14: 84132a 1783604i bk15: 83414a 1768075i 
bw_dist = 0.242	0.149	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2434
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6682791 n_nop=2845876 n_act=890037 n_pre=890024 n_req=639278 n_req_1=388403 n_req_2=250875 n_req_3=0 n_rd=1262524 n_write=794330 bw_util=0.3815 bw_util_1=0.2325 bw_util_2=0.149 bw_util_3=0 blp=10.332497 blp_1= 3.919975 blp_2= 2.645673 blp_3= -nan
 n_activity=6652008 dram_eff=0.3832 dram_eff_1=0.2335 dram_eff_2=0.1497 dram_eff_3=0
bk0: 78898a 2814423i bk1: 78344a 2761260i bk2: 79514a 2654131i bk3: 78608a 2638024i bk4: 79518a 2461667i bk5: 81250a 2263853i bk6: 79698a 2188750i bk7: 81356a 2001628i bk8: 78414a 2579044i bk9: 76648a 2576521i bk10: 76416a 2452766i bk11: 74540a 2482581i bk12: 79666a 2163640i bk13: 77054a 2269240i bk14: 79916a 2158049i bk15: 82684a 1926723i 
bw_dist = 0.232	0.149	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 463420, Miss = 329920, Miss_rate = 0.712, Pending_hits = 5929, Reservation_fails = 212747
L2_cache_bank[1]: Access = 441399, Miss = 315273, Miss_rate = 0.714, Pending_hits = 5068, Reservation_fails = 130928
L2_cache_bank[2]: Access = 450103, Miss = 315972, Miss_rate = 0.702, Pending_hits = 4689, Reservation_fails = 149232
L2_cache_bank[3]: Access = 442116, Miss = 312744, Miss_rate = 0.707, Pending_hits = 4653, Reservation_fails = 160663
L2_cache_bank[4]: Access = 444130, Miss = 317034, Miss_rate = 0.714, Pending_hits = 4958, Reservation_fails = 112998
L2_cache_bank[5]: Access = 488157, Miss = 333606, Miss_rate = 0.683, Pending_hits = 6105, Reservation_fails = 235457
L2_cache_bank[6]: Access = 444152, Miss = 313495, Miss_rate = 0.706, Pending_hits = 4565, Reservation_fails = 119830
L2_cache_bank[7]: Access = 456533, Miss = 317007, Miss_rate = 0.694, Pending_hits = 4830, Reservation_fails = 145761
L2_cache_bank[8]: Access = 463499, Miss = 330262, Miss_rate = 0.713, Pending_hits = 6173, Reservation_fails = 188578
L2_cache_bank[9]: Access = 452187, Miss = 317841, Miss_rate = 0.703, Pending_hits = 5246, Reservation_fails = 124186
L2_cache_bank[10]: Access = 447849, Miss = 316033, Miss_rate = 0.706, Pending_hits = 4755, Reservation_fails = 135161
L2_cache_bank[11]: Access = 455198, Miss = 315253, Miss_rate = 0.693, Pending_hits = 5087, Reservation_fails = 165928
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 463420, Miss = 329920 (0.712), PendingHit = 5929 (0.0128)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 441399, Miss = 315273 (0.714), PendingHit = 5068 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 450103, Miss = 315972 (0.702), PendingHit = 4689 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 442116, Miss = 312744 (0.707), PendingHit = 4653 (0.0105)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444130, Miss = 317034 (0.714), PendingHit = 4958 (0.0112)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 488157, Miss = 333606 (0.683), PendingHit = 6105 (0.0125)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444152, Miss = 313495 (0.706), PendingHit = 4565 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 456533, Miss = 317007 (0.694), PendingHit = 4830 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 463499, Miss = 330262 (0.713), PendingHit = 6173 (0.0133)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 452187, Miss = 317841 (0.703), PendingHit = 5246 (0.0116)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447849, Miss = 316033 (0.706), PendingHit = 4755 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 455198, Miss = 315253 (0.693), PendingHit = 5087 (0.0112)
L2 Cache Total Miss Rate = 0.704
Stream 1: L2 Cache Miss Rate = 0.829
Stream 2: L2 Cache Miss Rate = 0.564
Stream 1: Accesses  = 2865341
Stream 1: Misses  = 2376372
Stream 2: Accesses  = 2583402
Stream 2: Misses  = 1458068
Stream 1+2: Accesses  = 5448743
Stream 1+2: Misses  = 3834440
Total Accesses  = 5448743
MPKI-CORES
CORE_L2MPKI_0	78.682
CORE_L2MPKI_1	82.712
CORE_L2MPKI_2	78.210
CORE_L2MPKI_3	81.379
CORE_L2MPKI_4	78.686
CORE_L2MPKI_5	80.224
CORE_L2MPKI_6	79.571
CORE_L2MPKI_7	82.994
CORE_L2MPKI_8	77.949
CORE_L2MPKI_9	83.440
CORE_L2MPKI_10	82.636
CORE_L2MPKI_11	85.943
CORE_L2MPKI_12	82.577
CORE_L2MPKI_13	82.404
CORE_L2MPKI_14	82.905
CORE_L2MPKI_15	86.507
CORE_L2MPKI_16	82.879
CORE_L2MPKI_17	86.090
CORE_L2MPKI_18	84.250
CORE_L2MPKI_19	85.769
CORE_L2MPKI_20	83.955
CORE_L2MPKI_21	82.666
CORE_L2MPKI_22	84.586
CORE_L2MPKI_23	86.730
CORE_L2MPKI_24	83.473
CORE_L2MPKI_25	86.387
CORE_L2MPKI_26	84.714
CORE_L2MPKI_27	82.117
CORE_L2MPKI_28	81.065
CORE_L2MPKI_29	84.266
CORE_L2MPKI_30	2.914
CORE_L2MPKI_31	2.813
CORE_L2MPKI_32	2.837
CORE_L2MPKI_33	2.821
CORE_L2MPKI_34	2.841
CORE_L2MPKI_35	2.841
CORE_L2MPKI_36	2.830
CORE_L2MPKI_37	2.750
CORE_L2MPKI_38	2.855
CORE_L2MPKI_39	2.715
CORE_L2MPKI_40	2.877
CORE_L2MPKI_41	2.972
CORE_L2MPKI_42	2.729
CORE_L2MPKI_43	3.057
CORE_L2MPKI_44	2.817
CORE_L2MPKI_45	2.815
CORE_L2MPKI_46	2.835
CORE_L2MPKI_47	2.870
CORE_L2MPKI_48	2.790
CORE_L2MPKI_49	2.922
CORE_L2MPKI_50	2.782
CORE_L2MPKI_51	2.919
CORE_L2MPKI_52	2.720
CORE_L2MPKI_53	2.785
CORE_L2MPKI_54	3.004
CORE_L2MPKI_55	2.780
CORE_L2MPKI_56	2.816
CORE_L2MPKI_57	2.984
CORE_L2MPKI_58	2.765
CORE_L2MPKI_59	2.896
Avg_MPKI_Stream1= 82.859
Avg_MPKI_Stream2= 2.845
MISSES-CORES
CORE_MISSES_0	71068
CORE_MISSES_1	77733
CORE_MISSES_2	69040
CORE_MISSES_3	78501
CORE_MISSES_4	68954
CORE_MISSES_5	76884
CORE_MISSES_6	71739
CORE_MISSES_7	80537
CORE_MISSES_8	70733
CORE_MISSES_9	82156
CORE_MISSES_10	78855
CORE_MISSES_11	80630
CORE_MISSES_12	75622
CORE_MISSES_13	82343
CORE_MISSES_14	82014
CORE_MISSES_15	86615
CORE_MISSES_16	76617
CORE_MISSES_17	83735
CORE_MISSES_18	81651
CORE_MISSES_19	83870
CORE_MISSES_20	79807
CORE_MISSES_21	81187
CORE_MISSES_22	78685
CORE_MISSES_23	87549
CORE_MISSES_24	79325
CORE_MISSES_25	83661
CORE_MISSES_26	85075
CORE_MISSES_27	81570
CORE_MISSES_28	80777
CORE_MISSES_29	79439
CORE_MISSES_30	49415
CORE_MISSES_31	50562
CORE_MISSES_32	49520
CORE_MISSES_33	46837
CORE_MISSES_34	48058
CORE_MISSES_35	50689
CORE_MISSES_36	48610
CORE_MISSES_37	47594
CORE_MISSES_38	48134
CORE_MISSES_39	50302
CORE_MISSES_40	51268
CORE_MISSES_41	48811
CORE_MISSES_42	48359
CORE_MISSES_43	48065
CORE_MISSES_44	49416
CORE_MISSES_45	47614
CORE_MISSES_46	50345
CORE_MISSES_47	50206
CORE_MISSES_48	48325
CORE_MISSES_49	47049
CORE_MISSES_50	48431
CORE_MISSES_51	48809
CORE_MISSES_52	48117
CORE_MISSES_53	45596
CORE_MISSES_54	48173
CORE_MISSES_55	48663
CORE_MISSES_56	46956
CORE_MISSES_57	48523
CORE_MISSES_58	47321
CORE_MISSES_59	48300
L2_MISSES = 3834440
L2_total_cache_accesses = 5448743
L2_total_cache_misses = 3834440
L2_total_cache_miss_rate = 0.7037
L2_total_cache_pending_hits = 62058
L2_total_cache_reservation_fails = 1881469
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 464945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3506034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700146
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3515
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 434
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 666
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6934
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1052607
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 33520
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 282987
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 137359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20202
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 297
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 293
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16828
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18367122
icnt_total_pkts_simt_to_mem=8530379
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6519
gpu_ipc_2 =     100.9504
gpu_tot_sim_cycle_stream_1 = 5379615
gpu_tot_sim_cycle_stream_2 = 5379580
gpu_sim_insn_1 = 30404896
gpu_sim_insn_2 = 543070656
gpu_sim_cycle = 5379616
gpu_sim_insn = 573475552
gpu_ipc =     106.6016
gpu_tot_sim_cycle = 5379616
gpu_tot_sim_insn = 573475552
gpu_tot_ipc =     106.6016
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22827308
gpu_stall_icnt2sh    = 4306920
gpu_total_sim_rate=87300

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9453424
	L1I_total_cache_misses = 31412
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 41384, Miss = 41384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104942
	L1D_cache_core[31]: Access = 44997, Miss = 44997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68122
	L1D_cache_core[32]: Access = 43288, Miss = 43288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90741
	L1D_cache_core[33]: Access = 41406, Miss = 41406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112117
	L1D_cache_core[34]: Access = 41964, Miss = 41964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101565
	L1D_cache_core[35]: Access = 44769, Miss = 44769, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94460
	L1D_cache_core[36]: Access = 42424, Miss = 42424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97910
	L1D_cache_core[37]: Access = 43130, Miss = 43130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84344
	L1D_cache_core[38]: Access = 41865, Miss = 41865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102407
	L1D_cache_core[39]: Access = 46355, Miss = 46355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56417
	L1D_cache_core[40]: Access = 44332, Miss = 44332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77343
	L1D_cache_core[41]: Access = 41154, Miss = 41154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121962
	L1D_cache_core[42]: Access = 44221, Miss = 44221, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84842
	L1D_cache_core[43]: Access = 39488, Miss = 39488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109792
	L1D_cache_core[44]: Access = 43253, Miss = 43253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95185
	L1D_cache_core[45]: Access = 42209, Miss = 42209, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96326
	L1D_cache_core[46]: Access = 44278, Miss = 44278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78883
	L1D_cache_core[47]: Access = 43866, Miss = 43866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92236
	L1D_cache_core[48]: Access = 43084, Miss = 43084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93303
	L1D_cache_core[49]: Access = 40302, Miss = 40302, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114782
	L1D_cache_core[50]: Access = 43240, Miss = 43240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84171
	L1D_cache_core[51]: Access = 41222, Miss = 41222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105409
	L1D_cache_core[52]: Access = 44024, Miss = 44024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80594
	L1D_cache_core[53]: Access = 40780, Miss = 40780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112924
	L1D_cache_core[54]: Access = 39370, Miss = 39370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119861
	L1D_cache_core[55]: Access = 44039, Miss = 44039, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60781
	L1D_cache_core[56]: Access = 41153, Miss = 41153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95712
	L1D_cache_core[57]: Access = 40340, Miss = 40340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111693
	L1D_cache_core[58]: Access = 42624, Miss = 42624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99114
	L1D_cache_core[59]: Access = 41441, Miss = 41441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95776
	L1D_total_cache_accesses = 1279832
	L1D_total_cache_misses = 1279832
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2878246
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 805052
	L1C_total_cache_misses = 7122
	L1C_total_cache_miss_rate = 0.0088
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 3886380
	L1T_total_cache_misses = 1449856
	L1T_total_cache_miss_rate = 0.3731
	L1T_total_cache_pending_hits = 2436524
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1199948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2710602
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 797930
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7122
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2436524
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1449856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 167644
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9422012
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 31412
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 701, 1262, 687, 1262, 701, 1262, 687, 1262, 668, 1262, 669, 1262, 668, 1262, 664, 1125, 664, 1124, 664, 1262, 701, 1262, 701, 1106, 668, 1106, 668, 1087, 650, 1087, 650, 
shader 0 total_cycles, active_cycles, idle cycles = 5379616, 15033, 5364583 
shader 1 total_cycles, active_cycles, idle cycles = 5379616, 15750, 5363866 
shader 2 total_cycles, active_cycles, idle cycles = 5379616, 14713, 5364903 
shader 3 total_cycles, active_cycles, idle cycles = 5379616, 16025, 5363590 
shader 4 total_cycles, active_cycles, idle cycles = 5379616, 14719, 5364897 
shader 5 total_cycles, active_cycles, idle cycles = 5379616, 15929, 5363686 
shader 6 total_cycles, active_cycles, idle cycles = 5379616, 15085, 5364530 
shader 7 total_cycles, active_cycles, idle cycles = 5379616, 16121, 5363494 
shader 8 total_cycles, active_cycles, idle cycles = 5379616, 15179, 5364436 
shader 9 total_cycles, active_cycles, idle cycles = 5379616, 16320, 5363295 
shader 10 total_cycles, active_cycles, idle cycles = 5379616, 15846, 5363770 
shader 11 total_cycles, active_cycles, idle cycles = 5379616, 15720, 5363896 
shader 12 total_cycles, active_cycles, idle cycles = 5379616, 15220, 5364396 
shader 13 total_cycles, active_cycles, idle cycles = 5379616, 16449, 5363166 
shader 14 total_cycles, active_cycles, idle cycles = 5379616, 16384, 5363232 
shader 15 total_cycles, active_cycles, idle cycles = 5379616, 16589, 5363026 
shader 16 total_cycles, active_cycles, idle cycles = 5379616, 15484, 5364132 
shader 17 total_cycles, active_cycles, idle cycles = 5379616, 16207, 5363409 
shader 18 total_cycles, active_cycles, idle cycles = 5379616, 16161, 5363455 
shader 19 total_cycles, active_cycles, idle cycles = 5379616, 16211, 5363405 
shader 20 total_cycles, active_cycles, idle cycles = 5379616, 16004, 5363611 
shader 21 total_cycles, active_cycles, idle cycles = 5379616, 16232, 5363384 
shader 22 total_cycles, active_cycles, idle cycles = 5379616, 15593, 5364022 
shader 23 total_cycles, active_cycles, idle cycles = 5379616, 16743, 5362873 
shader 24 total_cycles, active_cycles, idle cycles = 5379616, 15812, 5363804 
shader 25 total_cycles, active_cycles, idle cycles = 5379616, 16179, 5363437 
shader 26 total_cycles, active_cycles, idle cycles = 5379616, 16565, 5363051 
shader 27 total_cycles, active_cycles, idle cycles = 5379616, 16422, 5363193 
shader 28 total_cycles, active_cycles, idle cycles = 5379616, 16415, 5363200 
shader 29 total_cycles, active_cycles, idle cycles = 5379616, 15693, 5363922 
shader 30 total_cycles, active_cycles, idle cycles = 5379616, 278440, 5101175 
shader 31 total_cycles, active_cycles, idle cycles = 5379616, 303010, 5076606 
shader 32 total_cycles, active_cycles, idle cycles = 5379616, 290970, 5088645 
shader 33 total_cycles, active_cycles, idle cycles = 5379616, 278381, 5101234 
shader 34 total_cycles, active_cycles, idle cycles = 5379616, 282151, 5097464 
shader 35 total_cycles, active_cycles, idle cycles = 5379616, 300536, 5079079 
shader 36 total_cycles, active_cycles, idle cycles = 5379616, 285860, 5093756 
shader 37 total_cycles, active_cycles, idle cycles = 5379616, 290312, 5089304 
shader 38 total_cycles, active_cycles, idle cycles = 5379616, 281269, 5098347 
shader 39 total_cycles, active_cycles, idle cycles = 5379616, 312272, 5067344 
shader 40 total_cycles, active_cycles, idle cycles = 5379616, 298335, 5081280 
shader 41 total_cycles, active_cycles, idle cycles = 5379616, 276214, 5103401 
shader 42 total_cycles, active_cycles, idle cycles = 5379616, 297519, 5082097 
shader 43 total_cycles, active_cycles, idle cycles = 5379616, 265606, 5114010 
shader 44 total_cycles, active_cycles, idle cycles = 5379616, 290374, 5089241 
shader 45 total_cycles, active_cycles, idle cycles = 5379616, 284188, 5095428 
shader 46 total_cycles, active_cycles, idle cycles = 5379616, 297351, 5082264 
shader 47 total_cycles, active_cycles, idle cycles = 5379616, 294544, 5085071 
shader 48 total_cycles, active_cycles, idle cycles = 5379616, 289384, 5090231 
shader 49 total_cycles, active_cycles, idle cycles = 5379616, 271245, 5108370 
shader 50 total_cycles, active_cycles, idle cycles = 5379616, 291058, 5088557 
shader 51 total_cycles, active_cycles, idle cycles = 5379616, 277517, 5102098 
shader 52 total_cycles, active_cycles, idle cycles = 5379616, 295430, 5084186 
shader 53 total_cycles, active_cycles, idle cycles = 5379616, 273732, 5105884 
shader 54 total_cycles, active_cycles, idle cycles = 5379616, 263736, 5115880 
shader 55 total_cycles, active_cycles, idle cycles = 5379616, 296358, 5083257 
shader 56 total_cycles, active_cycles, idle cycles = 5379616, 276625, 5102991 
shader 57 total_cycles, active_cycles, idle cycles = 5379616, 270500, 5109116 
shader 58 total_cycles, active_cycles, idle cycles = 5379616, 285592, 5094024 
shader 59 total_cycles, active_cycles, idle cycles = 5379616, 278447, 5101168 
warps_exctd_sm 0 = 1344 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1280 
warps_exctd_sm 3 = 1472 
warps_exctd_sm 4 = 1344 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1408 
warps_exctd_sm 7 = 1472 
warps_exctd_sm 8 = 1344 
warps_exctd_sm 9 = 1536 
warps_exctd_sm 10 = 1408 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1280 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1536 
warps_exctd_sm 16 = 1408 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1536 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1536 
warps_exctd_sm 24 = 1472 
warps_exctd_sm 25 = 1536 
warps_exctd_sm 26 = 1536 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1536 
warps_exctd_sm 29 = 1536 
warps_exctd_sm 30 = 38400 
warps_exctd_sm 31 = 40928 
warps_exctd_sm 32 = 39520 
warps_exctd_sm 33 = 38624 
warps_exctd_sm 34 = 39072 
warps_exctd_sm 35 = 40544 
warps_exctd_sm 36 = 39424 
warps_exctd_sm 37 = 39904 
warps_exctd_sm 38 = 38432 
warps_exctd_sm 39 = 41920 
warps_exctd_sm 40 = 40480 
warps_exctd_sm 41 = 37728 
warps_exctd_sm 42 = 40512 
warps_exctd_sm 43 = 36320 
warps_exctd_sm 44 = 39264 
warps_exctd_sm 45 = 38816 
warps_exctd_sm 46 = 39808 
warps_exctd_sm 47 = 39936 
warps_exctd_sm 48 = 39552 
warps_exctd_sm 49 = 37600 
warps_exctd_sm 50 = 39552 
warps_exctd_sm 51 = 37760 
warps_exctd_sm 52 = 40096 
warps_exctd_sm 53 = 37920 
warps_exctd_sm 54 = 36288 
warps_exctd_sm 55 = 40576 
warps_exctd_sm 56 = 37568 
warps_exctd_sm 57 = 37216 
warps_exctd_sm 58 = 38816 
warps_exctd_sm 59 = 38432 
gpgpu_n_tot_thrd_icount = 579435968
gpgpu_n_tot_w_icount = 18107374
gpgpu_n_stall_shd_mem = 193931272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4240086
gpgpu_n_mem_write_global = 79884
gpgpu_n_mem_texture = 1449856
gpgpu_n_mem_const = 4661
gpgpu_n_load_insn  = 41391328
gpgpu_n_store_insn = 1171008
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 18552384
gpgpu_n_const_mem_insn = 19723392
gpgpu_n_param_mem_insn = 6038272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 164135748
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:290189430	W0_Idle:85021902	W0_Scoreboard:252235041	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18107547
Warp Occupancy Distribution:
Stall:261003782	W0_Idle:60525803	W0_Scoreboard:293756	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:953619
Warp Occupancy Distribution:
Stall:29185648	W0_Idle:24496099	W0_Scoreboard:251941285	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17153928
warp_utilization0: 0.028050
warp_utilization1: 0.002954
warp_utilization2: 0.053145
traffic_breakdown_coretomem[CONST_ACC_R] = 37288 {8:4661,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9599584 {8:1199948,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7414560 {40:28206,72:11592,136:40086,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122227120 {40:3030925,72:4107,136:5106,}
traffic_breakdown_coretomem[INST_ACC_R] = 39840 {8:4980,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11598848 {8:1449856,}
traffic_breakdown_memtocore[CONST_ACC_R] = 335592 {72:4661,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163192928 {136:1199948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 639072 {8:79884,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122208328 {40:3030457,72:4106,136:5106,}
traffic_breakdown_memtocore[INST_ACC_R] = 677280 {136:4980,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 197180416 {136:1449856,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 948 
averagemflatency_1 = 972 
averagemflatency_2= 921 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 5379615 
mrq_lat_table:1950940 	69507 	130202 	243910 	576326 	1004123 	1337878 	1061978 	288002 	7546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	37709 	38633 	52292 	209482 	828167 	2410164 	1984902 	208802 	3797 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	366459 	242260 	529575 	400300 	590584 	1172058 	1615198 	790896 	69839 	2012 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3754580 	1730600 	199486 	9283 	183 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	17689 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	9016 	1739 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9        13        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.170374  1.154469  1.152774  1.150852  1.157224  1.149812  1.170558  1.170617  1.148699  1.140231  1.152328  1.160174  1.171126  1.166003  1.180800  1.180814 
dram[1]:  1.153124  1.152772  1.154036  1.151983  1.149277  1.154455  1.162015  1.169619  1.142495  1.146947  1.153206  1.154373  1.160485  1.166981  1.174811  1.177077 
dram[2]:  1.147617  1.159393  1.145665  1.156362  1.152200  1.194426  1.161298  1.178648  1.134997  1.143500  1.147371  1.155196  1.167342  1.181871  1.165120  1.188047 
dram[3]:  1.145521  1.152165  1.151221  1.156169  1.146324  1.158946  1.158659  1.175984  1.138648  1.147646  1.152953  1.151127  1.161732  1.162898  1.175513  1.183292 
dram[4]:  1.155526  1.153961  1.155579  1.149017  1.152660  1.158817  1.174540  1.165142  1.137955  1.137906  1.186110  1.153846  1.161675  1.160820  1.177354  1.187380 
dram[5]:  1.149129  1.155324  1.155150  1.153837  1.151576  1.157700  1.161879  1.168575  1.141176  1.146694  1.149804  1.148661  1.163117  1.162444  1.170571  1.185794 
average row locality = 6670412/5752970 = 1.159473
average row locality_1 = 5076882/4445314 = 1.142075
average row locality_2 = 1593530/1307656 = 1.218616
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     45677     42680     42282     41149     44439     42134     44370     42824     43357     40585     41693     41123     43849     41754     44541     43101 
dram[1]:     42502     40753     41947     40636     42124     42060     42446     42585     41581     41089     40580     40247     41776     41718     42968     43067 
dram[2]:     43011     44168     41164     43151     43368     47513     42355     45027     41322     41916     40632     42155     42896     44446     42215     45344 
dram[3]:     40504     41681     41846     41604     41775     43695     41983     43695     40450     41121     41091     40501     41855     41265     43332     43550 
dram[4]:     43990     42315     43612     41379     43522     43705     44647     42341     41611     40721     45514     41201     42777     41736     44739     44336 
dram[5]:     41914     41756     42246     41790     42142     42972     42265     42970     41657     40705     40726     39701     42376     41115     42520     43911 
total reads: 4073180
bank skew: 47513/39701 = 1.20
chip skew: 690683/668079 = 1.03
number of total write accesses:
dram[0]:     28672     25907     24889     23898     27214     25299     28923     27557     29654     26905     28652     28028     29777     27654     29050     27580 
dram[1]:     25590     24027     24597     23291     25080     25190     27003     27213     27909     27456     27473     27173     27661     27583     27574     27530 
dram[2]:     25947     27110     23881     25679     26362     30404     27051     29605     27637     28266     27572     29079     28808     30279     26823     29756 
dram[3]:     23762     24793     24517     24224     24917     26704     26627     28355     26765     27454     28002     27389     27792     27139     27824     27980 
dram[4]:     27091     25426     26045     24038     26456     26889     29194     27091     27930     27138     32431     28118     28640     27590     29160     28714 
dram[5]:     25140     24841     24890     24431     25128     26057     26897     27647     27957     27139     27608     26594     28245     26969     26993     28329 
total reads: 2597328
bank skew: 32431/23291 = 1.39
chip skew: 444259/422350 = 1.05
average mf latency per bank:
dram[0]:       1014       919       990       900       892       807       800       719       741       651       778       704       852       772       959       877
dram[1]:        862       884       849       875       774       777       679       685       612       622       649       652       724       722       824       834
dram[2]:        947      1156       938      1110       837      1378       756       923       691       837       725       873       815      1000       921      1092
dram[3]:        871       881       843       872       762       804       676       692       611       632       649       658       712       734       829       855
dram[4]:       1054       985      1016       951       933       863       837       763       766       694       857       741       885       827       996       934
dram[5]:        864       874       847       853       758       785       675       693       620       635       652       651       721       727       823       839
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8862      8554     10170      8547      7165     10280      8745      7174      7468     10329      8570      8305      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      7030      9725      9002      8333     10709      6538      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7468      8390      8053      7766     10502      7130      7885      8490      6155      6874
dram[3]:       8080      8340      8682      7034      9689      7766      7607      6679      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       8400     10682      7005      6415      8241      8292      9643      7658      8211      8078      9136      8185      7988      9915      6859      7871
dram[5]:       9510      7987      8207      9993      7620      6840      6949      7252      6169      7621      8204      6610      8842      8830      6895      6818

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=2916840 n_act=968985 n_pre=968972 n_req=694139 n_req_1=428155 n_req_2=265984 n_req_3=0 n_rd=1371086 n_write=875209 bw_util=0.3898 bw_util_1=0.2412 bw_util_2=0.1487 bw_util_3=0 blp=10.730641 blp_1= 4.016767 blp_2= 2.676497 blp_3= -nan
 n_activity=7091335 dram_eff=0.3904 dram_eff_1=0.2415 dram_eff_2=0.1489 dram_eff_3=0
bk0: 91350a 2491404i bk1: 85360a 2712883i bk2: 84562a 2724836i bk3: 82296a 2767046i bk4: 88878a 2247305i bk5: 84268a 2425697i bk6: 88740a 1964093i bk7: 85646a 2072041i bk8: 86712a 2470910i bk9: 81168a 2695801i bk10: 83386a 2405393i bk11: 82244a 2383409i bk12: 87696a 2034603i bk13: 83500a 2223902i bk14: 89082a 1928412i bk15: 86198a 2048492i 
bw_dist = 0.241	0.149	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0176
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=3040788 n_act=941797 n_pre=941783 n_req=676511 n_req_1=410976 n_req_2=265535 n_req_3=0 n_rd=1336142 n_write=840582 bw_util=0.3799 bw_util_1=0.2315 bw_util_2=0.1484 bw_util_3=0 blp=10.280137 blp_1= 3.908890 blp_2= 2.645542 blp_3= -nan
 n_activity=7061768 dram_eff=0.382 dram_eff_1=0.2328 dram_eff_2=0.1492 dram_eff_3=0
bk0: 85004a 2939517i bk1: 81504a 3023604i bk2: 83894a 2861992i bk3: 81272a 2945061i bk4: 84248a 2634270i bk5: 84118a 2543726i bk6: 84892a 2321325i bk7: 85170a 2208360i bk8: 83162a 2764581i bk9: 82178a 2712632i bk10: 81160a 2633605i bk11: 80494a 2570242i bk12: 83548a 2397520i bk13: 83436a 2314838i bk14: 85932a 2231531i bk15: 86130a 2160805i 
bw_dist = 0.231	0.148	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7707
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=2881292 n_act=977044 n_pre=977030 n_req=699293 n_req_1=432751 n_req_2=266542 n_req_3=0 n_rd=1381339 n_write=884387 bw_util=0.3927 bw_util_1=0.2438 bw_util_2=0.149 bw_util_3=0 blp=10.865969 blp_1= 4.054645 blp_2= 2.685079 blp_3= -nan
 n_activity=7095649 dram_eff=0.393 dram_eff_1=0.2439 dram_eff_2=0.1491 dram_eff_3=0
bk0: 86022a 2790899i bk1: 88334a 2564881i bk2: 82324a 2839074i bk3: 86298a 2543619i bk4: 86736a 2362133i bk5: 95018a 1762945i bk6: 84708a 2143638i bk7: 90054a 1733126i bk8: 82644a 2688619i bk9: 83830a 2510161i bk10: 81261a 2513046i bk11: 84310a 2221368i bk12: 85792a 2133230i bk13: 88890a 1842055i bk14: 84430a 2172490i bk15: 90688a 1731771i 
bw_dist = 0.244	0.149	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4204
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=3026408 n_act=945209 n_pre=945195 n_req=678390 n_req_1=412868 n_req_2=265522 n_req_3=0 n_rd=1339866 n_write=844414 bw_util=0.381 bw_util_1=0.2326 bw_util_2=0.1484 bw_util_3=0 blp=10.320717 blp_1= 3.917384 blp_2= 2.647171 blp_3= -nan
 n_activity=7066841 dram_eff=0.3828 dram_eff_1=0.2337 dram_eff_2=0.1491 dram_eff_3=0
bk0: 81008a 3163317i bk1: 83360a 2935980i bk2: 83688a 2874572i bk3: 83202a 2816560i bk4: 83550a 2660900i bk5: 87390a 2356073i bk6: 83966a 2355067i bk7: 87386a 2055780i bk8: 80894a 2862808i bk9: 82240a 2682613i bk10: 82182a 2556212i bk11: 81002a 2534467i bk12: 83710a 2370142i bk13: 82528a 2392171i bk14: 86660a 2170104i bk15: 87100a 2107143i 
bw_dist = 0.233	0.148	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9323
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=2898009 n_act=973524 n_pre=973512 n_req=696806 n_req_1=430453 n_req_2=266353 n_req_3=0 n_rd=1376265 n_write=879782 bw_util=0.3913 bw_util_1=0.2425 bw_util_2=0.1489 bw_util_3=0 blp=10.805587 blp_1= 4.041146 blp_2= 2.691270 blp_3= -nan
 n_activity=7091569 dram_eff=0.3919 dram_eff_1=0.2428 dram_eff_2=0.1491 dram_eff_3=0
bk0: 87980a 2677941i bk1: 84629a 2776396i bk2: 87220a 2574496i bk3: 82758a 2743755i bk4: 87044a 2346907i bk5: 87410a 2200444i bk6: 89294a 1906085i bk7: 84682a 2081840i bk8: 83218a 2676539i bk9: 81442a 2650622i bk10: 91028a 1936978i bk11: 82396a 2342990i bk12: 85550a 2147887i bk13: 83466a 2201289i bk14: 89478a 1895249i bk15: 88670a 1881913i 
bw_dist = 0.242	0.149	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2351
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=3021245 n_act=946389 n_pre=946379 n_req=679239 n_req_1=413504 n_req_2=265735 n_req_3=0 n_rd=1341507 n_write=845572 bw_util=0.3814 bw_util_1=0.2329 bw_util_2=0.1485 bw_util_3=0 blp=10.348217 blp_1= 3.928073 blp_2= 2.641756 blp_3= -nan
 n_activity=7068554 dram_eff=0.3832 dram_eff_1=0.234 dram_eff_2=0.1492 dram_eff_3=0
bk0: 83828a 2990278i bk1: 83508a 2917766i bk2: 84490a 2813116i bk3: 83578a 2793248i bk4: 84280a 2602529i bk5: 85942a 2402344i bk6: 84530a 2310376i bk7: 85938a 2134743i bk8: 83314a 2728378i bk9: 81410a 2728210i bk10: 81452a 2601021i bk11: 79402a 2630267i bk12: 84752a 2294750i bk13: 82228a 2392154i bk14: 85038a 2287187i bk15: 87817a 2054189i 
bw_dist = 0.233	0.149	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9617

========= L2 cache stats =========
L2_cache_bank[0]: Access = 491098, Miss = 350230, Miss_rate = 0.713, Pending_hits = 6196, Reservation_fails = 218780
L2_cache_bank[1]: Access = 469055, Miss = 335368, Miss_rate = 0.715, Pending_hits = 5332, Reservation_fails = 136843
L2_cache_bank[2]: Access = 477645, Miss = 335927, Miss_rate = 0.703, Pending_hits = 4943, Reservation_fails = 155840
L2_cache_bank[3]: Access = 469293, Miss = 332158, Miss_rate = 0.708, Pending_hits = 4895, Reservation_fails = 166033
L2_cache_bank[4]: Access = 471731, Miss = 336976, Miss_rate = 0.714, Pending_hits = 5220, Reservation_fails = 121459
L2_cache_bank[5]: Access = 515677, Miss = 353737, Miss_rate = 0.686, Pending_hits = 6385, Reservation_fails = 245811
L2_cache_bank[6]: Access = 471419, Miss = 332842, Miss_rate = 0.706, Pending_hits = 4829, Reservation_fails = 125058
L2_cache_bank[7]: Access = 484367, Miss = 337113, Miss_rate = 0.696, Pending_hits = 5107, Reservation_fails = 156670
L2_cache_bank[8]: Access = 491230, Miss = 350420, Miss_rate = 0.713, Pending_hits = 6446, Reservation_fails = 195661
L2_cache_bank[9]: Access = 479594, Miss = 337742, Miss_rate = 0.704, Pending_hits = 5528, Reservation_fails = 133410
L2_cache_bank[10]: Access = 475329, Miss = 335852, Miss_rate = 0.707, Pending_hits = 5025, Reservation_fails = 141789
L2_cache_bank[11]: Access = 482765, Miss = 334923, Miss_rate = 0.694, Pending_hits = 5346, Reservation_fails = 173471
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 491098, Miss = 350230 (0.713), PendingHit = 6196 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469055, Miss = 335368 (0.715), PendingHit = 5332 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 477645, Miss = 335927 (0.703), PendingHit = 4943 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469293, Miss = 332158 (0.708), PendingHit = 4895 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 471731, Miss = 336976 (0.714), PendingHit = 5220 (0.0111)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 515677, Miss = 353737 (0.686), PendingHit = 6385 (0.0124)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 471419, Miss = 332842 (0.706), PendingHit = 4829 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 484367, Miss = 337113 (0.696), PendingHit = 5107 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 491230, Miss = 350420 (0.713), PendingHit = 6446 (0.0131)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 479594, Miss = 337742 (0.704), PendingHit = 5528 (0.0115)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 475329, Miss = 335852 (0.707), PendingHit = 5025 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 482765, Miss = 334923 (0.694), PendingHit = 5346 (0.0111)
L2 Cache Total Miss Rate = 0.705
Stream 1: L2 Cache Miss Rate = 0.831
Stream 2: L2 Cache Miss Rate = 0.565
Stream 1: Accesses  = 3043854
Stream 1: Misses  = 2528815
Stream 2: Accesses  = 2735349
Stream 2: Misses  = 1544473
Stream 1+2: Accesses  = 5779203
Stream 1+2: Misses  = 4073288
Total Accesses  = 5779203
MPKI-CORES
CORE_L2MPKI_0	79.247
CORE_L2MPKI_1	82.879
CORE_L2MPKI_2	78.819
CORE_L2MPKI_3	81.862
CORE_L2MPKI_4	78.724
CORE_L2MPKI_5	80.437
CORE_L2MPKI_6	79.877
CORE_L2MPKI_7	83.496
CORE_L2MPKI_8	78.417
CORE_L2MPKI_9	83.915
CORE_L2MPKI_10	82.977
CORE_L2MPKI_11	85.628
CORE_L2MPKI_12	82.907
CORE_L2MPKI_13	82.820
CORE_L2MPKI_14	83.378
CORE_L2MPKI_15	86.790
CORE_L2MPKI_16	83.084
CORE_L2MPKI_17	86.132
CORE_L2MPKI_18	83.893
CORE_L2MPKI_19	86.151
CORE_L2MPKI_20	84.037
CORE_L2MPKI_21	82.848
CORE_L2MPKI_22	84.625
CORE_L2MPKI_23	86.998
CORE_L2MPKI_24	83.804
CORE_L2MPKI_25	86.263
CORE_L2MPKI_26	85.122
CORE_L2MPKI_27	82.552
CORE_L2MPKI_28	81.336
CORE_L2MPKI_29	84.380
CORE_L2MPKI_30	2.956
CORE_L2MPKI_31	2.806
CORE_L2MPKI_32	2.837
CORE_L2MPKI_33	2.816
CORE_L2MPKI_34	2.844
CORE_L2MPKI_35	2.835
CORE_L2MPKI_36	2.836
CORE_L2MPKI_37	2.748
CORE_L2MPKI_38	2.850
CORE_L2MPKI_39	2.713
CORE_L2MPKI_40	2.863
CORE_L2MPKI_41	2.957
CORE_L2MPKI_42	2.731
CORE_L2MPKI_43	3.041
CORE_L2MPKI_44	2.852
CORE_L2MPKI_45	2.805
CORE_L2MPKI_46	2.820
CORE_L2MPKI_47	2.860
CORE_L2MPKI_48	2.786
CORE_L2MPKI_49	2.910
CORE_L2MPKI_50	2.786
CORE_L2MPKI_51	2.953
CORE_L2MPKI_52	2.721
CORE_L2MPKI_53	2.781
CORE_L2MPKI_54	3.052
CORE_L2MPKI_55	2.770
CORE_L2MPKI_56	2.819
CORE_L2MPKI_57	3.001
CORE_L2MPKI_58	2.763
CORE_L2MPKI_59	2.887
Avg_MPKI_Stream1= 83.113
Avg_MPKI_Stream2= 2.847
MISSES-CORES
CORE_MISSES_0	75960
CORE_MISSES_1	83232
CORE_MISSES_2	73961
CORE_MISSES_3	83656
CORE_MISSES_4	73877
CORE_MISSES_5	81701
CORE_MISSES_6	76828
CORE_MISSES_7	85839
CORE_MISSES_8	75900
CORE_MISSES_9	87336
CORE_MISSES_10	83848
CORE_MISSES_11	85825
CORE_MISSES_12	80485
CORE_MISSES_13	86878
CORE_MISSES_14	87116
CORE_MISSES_15	91820
CORE_MISSES_16	82034
CORE_MISSES_17	89015
CORE_MISSES_18	86454
CORE_MISSES_19	89057
CORE_MISSES_20	85763
CORE_MISSES_21	85756
CORE_MISSES_22	84135
CORE_MISSES_23	92897
CORE_MISSES_24	84496
CORE_MISSES_25	88996
CORE_MISSES_26	89921
CORE_MISSES_27	86454
CORE_MISSES_28	85144
CORE_MISSES_29	84431
CORE_MISSES_30	52105
CORE_MISSES_31	53837
CORE_MISSES_32	52274
CORE_MISSES_33	49622
CORE_MISSES_34	50800
CORE_MISSES_35	53948
CORE_MISSES_36	51322
CORE_MISSES_37	50514
CORE_MISSES_38	50754
CORE_MISSES_39	53654
CORE_MISSES_40	54083
CORE_MISSES_41	51707
CORE_MISSES_42	51445
CORE_MISSES_43	51149
CORE_MISSES_44	52449
CORE_MISSES_45	50476
CORE_MISSES_46	53100
CORE_MISSES_47	53348
CORE_MISSES_48	51047
CORE_MISSES_49	49977
CORE_MISSES_50	51337
CORE_MISSES_51	51884
CORE_MISSES_52	50903
CORE_MISSES_53	48187
CORE_MISSES_54	50953
CORE_MISSES_55	51969
CORE_MISSES_56	49380
CORE_MISSES_57	51391
CORE_MISSES_58	49959
CORE_MISSES_59	50899
L2_MISSES = 4073288
L2_total_cache_accesses = 5779203
L2_total_cache_misses = 4073288
L2_total_cache_miss_rate = 0.7048
L2_total_cache_pending_hits = 65252
L2_total_cache_reservation_fails = 1970825
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 490014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3724928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1781142
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3546
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 440
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 675
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7280
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1114063
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 35489
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 300304
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 143325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21143
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4354
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 315
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 311
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17935
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19466549
icnt_total_pkts_simt_to_mem=9050764
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6519
gpu_ipc_2 =     100.9504
gpu_tot_sim_cycle_stream_1 = 5379615
gpu_tot_sim_cycle_stream_2 = 5379580
gpu_sim_insn_1 = 30404896
gpu_sim_insn_2 = 543070656
gpu_sim_cycle = 5379616
gpu_sim_insn = 573475552
gpu_ipc =     106.6016
gpu_tot_sim_cycle = 5379616
gpu_tot_sim_insn = 573475552
gpu_tot_ipc =     106.6016
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22827308
gpu_stall_icnt2sh    = 4306920
gpu_total_sim_rate=87300

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9453424
	L1I_total_cache_misses = 31412
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 41384, Miss = 41384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104942
	L1D_cache_core[31]: Access = 44997, Miss = 44997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68122
	L1D_cache_core[32]: Access = 43288, Miss = 43288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90741
	L1D_cache_core[33]: Access = 41406, Miss = 41406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112117
	L1D_cache_core[34]: Access = 41964, Miss = 41964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101565
	L1D_cache_core[35]: Access = 44769, Miss = 44769, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94460
	L1D_cache_core[36]: Access = 42424, Miss = 42424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97910
	L1D_cache_core[37]: Access = 43130, Miss = 43130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84344
	L1D_cache_core[38]: Access = 41865, Miss = 41865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102407
	L1D_cache_core[39]: Access = 46355, Miss = 46355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56417
	L1D_cache_core[40]: Access = 44332, Miss = 44332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77343
	L1D_cache_core[41]: Access = 41154, Miss = 41154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121962
	L1D_cache_core[42]: Access = 44221, Miss = 44221, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84842
	L1D_cache_core[43]: Access = 39488, Miss = 39488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109792
	L1D_cache_core[44]: Access = 43253, Miss = 43253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95185
	L1D_cache_core[45]: Access = 42209, Miss = 42209, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96326
	L1D_cache_core[46]: Access = 44278, Miss = 44278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78883
	L1D_cache_core[47]: Access = 43866, Miss = 43866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92236
	L1D_cache_core[48]: Access = 43084, Miss = 43084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93303
	L1D_cache_core[49]: Access = 40302, Miss = 40302, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114782
	L1D_cache_core[50]: Access = 43240, Miss = 43240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84171
	L1D_cache_core[51]: Access = 41222, Miss = 41222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105409
	L1D_cache_core[52]: Access = 44024, Miss = 44024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80594
	L1D_cache_core[53]: Access = 40780, Miss = 40780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112924
	L1D_cache_core[54]: Access = 39370, Miss = 39370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119861
	L1D_cache_core[55]: Access = 44039, Miss = 44039, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60781
	L1D_cache_core[56]: Access = 41153, Miss = 41153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95712
	L1D_cache_core[57]: Access = 40340, Miss = 40340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111693
	L1D_cache_core[58]: Access = 42624, Miss = 42624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99114
	L1D_cache_core[59]: Access = 41441, Miss = 41441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95776
	L1D_total_cache_accesses = 1279832
	L1D_total_cache_misses = 1279832
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2878246
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 805052
	L1C_total_cache_misses = 7122
	L1C_total_cache_miss_rate = 0.0088
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 3886380
	L1T_total_cache_misses = 1449856
	L1T_total_cache_miss_rate = 0.3731
	L1T_total_cache_pending_hits = 2436524
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1199948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2710602
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 797930
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7122
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2436524
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1449856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 167644
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9422012
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 31412
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 701, 1262, 687, 1262, 701, 1262, 687, 1262, 668, 1262, 669, 1262, 668, 1262, 664, 1125, 664, 1124, 664, 1262, 701, 1262, 701, 1106, 668, 1106, 668, 1087, 650, 1087, 650, 
shader 0 total_cycles, active_cycles, idle cycles = 5379616, 15033, 5364583 
shader 1 total_cycles, active_cycles, idle cycles = 5379616, 15750, 5363866 
shader 2 total_cycles, active_cycles, idle cycles = 5379616, 14713, 5364903 
shader 3 total_cycles, active_cycles, idle cycles = 5379616, 16025, 5363590 
shader 4 total_cycles, active_cycles, idle cycles = 5379616, 14719, 5364897 
shader 5 total_cycles, active_cycles, idle cycles = 5379616, 15929, 5363686 
shader 6 total_cycles, active_cycles, idle cycles = 5379616, 15085, 5364530 
shader 7 total_cycles, active_cycles, idle cycles = 5379616, 16121, 5363494 
shader 8 total_cycles, active_cycles, idle cycles = 5379616, 15179, 5364436 
shader 9 total_cycles, active_cycles, idle cycles = 5379616, 16320, 5363295 
shader 10 total_cycles, active_cycles, idle cycles = 5379616, 15846, 5363770 
shader 11 total_cycles, active_cycles, idle cycles = 5379616, 15720, 5363896 
shader 12 total_cycles, active_cycles, idle cycles = 5379616, 15220, 5364396 
shader 13 total_cycles, active_cycles, idle cycles = 5379616, 16449, 5363166 
shader 14 total_cycles, active_cycles, idle cycles = 5379616, 16384, 5363232 
shader 15 total_cycles, active_cycles, idle cycles = 5379616, 16589, 5363026 
shader 16 total_cycles, active_cycles, idle cycles = 5379616, 15484, 5364132 
shader 17 total_cycles, active_cycles, idle cycles = 5379616, 16207, 5363409 
shader 18 total_cycles, active_cycles, idle cycles = 5379616, 16161, 5363455 
shader 19 total_cycles, active_cycles, idle cycles = 5379616, 16211, 5363405 
shader 20 total_cycles, active_cycles, idle cycles = 5379616, 16004, 5363611 
shader 21 total_cycles, active_cycles, idle cycles = 5379616, 16232, 5363384 
shader 22 total_cycles, active_cycles, idle cycles = 5379616, 15593, 5364022 
shader 23 total_cycles, active_cycles, idle cycles = 5379616, 16743, 5362873 
shader 24 total_cycles, active_cycles, idle cycles = 5379616, 15812, 5363804 
shader 25 total_cycles, active_cycles, idle cycles = 5379616, 16179, 5363437 
shader 26 total_cycles, active_cycles, idle cycles = 5379616, 16565, 5363051 
shader 27 total_cycles, active_cycles, idle cycles = 5379616, 16422, 5363193 
shader 28 total_cycles, active_cycles, idle cycles = 5379616, 16415, 5363200 
shader 29 total_cycles, active_cycles, idle cycles = 5379616, 15693, 5363922 
shader 30 total_cycles, active_cycles, idle cycles = 5379616, 278440, 5101175 
shader 31 total_cycles, active_cycles, idle cycles = 5379616, 303010, 5076606 
shader 32 total_cycles, active_cycles, idle cycles = 5379616, 290970, 5088645 
shader 33 total_cycles, active_cycles, idle cycles = 5379616, 278381, 5101234 
shader 34 total_cycles, active_cycles, idle cycles = 5379616, 282151, 5097464 
shader 35 total_cycles, active_cycles, idle cycles = 5379616, 300536, 5079079 
shader 36 total_cycles, active_cycles, idle cycles = 5379616, 285860, 5093756 
shader 37 total_cycles, active_cycles, idle cycles = 5379616, 290312, 5089304 
shader 38 total_cycles, active_cycles, idle cycles = 5379616, 281269, 5098347 
shader 39 total_cycles, active_cycles, idle cycles = 5379616, 312272, 5067344 
shader 40 total_cycles, active_cycles, idle cycles = 5379616, 298335, 5081280 
shader 41 total_cycles, active_cycles, idle cycles = 5379616, 276214, 5103401 
shader 42 total_cycles, active_cycles, idle cycles = 5379616, 297519, 5082097 
shader 43 total_cycles, active_cycles, idle cycles = 5379616, 265606, 5114010 
shader 44 total_cycles, active_cycles, idle cycles = 5379616, 290374, 5089241 
shader 45 total_cycles, active_cycles, idle cycles = 5379616, 284188, 5095428 
shader 46 total_cycles, active_cycles, idle cycles = 5379616, 297351, 5082264 
shader 47 total_cycles, active_cycles, idle cycles = 5379616, 294544, 5085071 
shader 48 total_cycles, active_cycles, idle cycles = 5379616, 289384, 5090231 
shader 49 total_cycles, active_cycles, idle cycles = 5379616, 271245, 5108370 
shader 50 total_cycles, active_cycles, idle cycles = 5379616, 291058, 5088557 
shader 51 total_cycles, active_cycles, idle cycles = 5379616, 277517, 5102098 
shader 52 total_cycles, active_cycles, idle cycles = 5379616, 295430, 5084186 
shader 53 total_cycles, active_cycles, idle cycles = 5379616, 273732, 5105884 
shader 54 total_cycles, active_cycles, idle cycles = 5379616, 263736, 5115880 
shader 55 total_cycles, active_cycles, idle cycles = 5379616, 296358, 5083257 
shader 56 total_cycles, active_cycles, idle cycles = 5379616, 276625, 5102991 
shader 57 total_cycles, active_cycles, idle cycles = 5379616, 270500, 5109116 
shader 58 total_cycles, active_cycles, idle cycles = 5379616, 285592, 5094024 
shader 59 total_cycles, active_cycles, idle cycles = 5379616, 278447, 5101168 
warps_exctd_sm 0 = 1344 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1280 
warps_exctd_sm 3 = 1472 
warps_exctd_sm 4 = 1344 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1408 
warps_exctd_sm 7 = 1472 
warps_exctd_sm 8 = 1344 
warps_exctd_sm 9 = 1536 
warps_exctd_sm 10 = 1408 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1280 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1536 
warps_exctd_sm 16 = 1408 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1536 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1536 
warps_exctd_sm 24 = 1472 
warps_exctd_sm 25 = 1536 
warps_exctd_sm 26 = 1536 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1536 
warps_exctd_sm 29 = 1536 
warps_exctd_sm 30 = 38400 
warps_exctd_sm 31 = 40928 
warps_exctd_sm 32 = 39520 
warps_exctd_sm 33 = 38624 
warps_exctd_sm 34 = 39072 
warps_exctd_sm 35 = 40544 
warps_exctd_sm 36 = 39424 
warps_exctd_sm 37 = 39904 
warps_exctd_sm 38 = 38432 
warps_exctd_sm 39 = 41920 
warps_exctd_sm 40 = 40480 
warps_exctd_sm 41 = 37728 
warps_exctd_sm 42 = 40512 
warps_exctd_sm 43 = 36320 
warps_exctd_sm 44 = 39264 
warps_exctd_sm 45 = 38816 
warps_exctd_sm 46 = 39808 
warps_exctd_sm 47 = 39936 
warps_exctd_sm 48 = 39552 
warps_exctd_sm 49 = 37600 
warps_exctd_sm 50 = 39552 
warps_exctd_sm 51 = 37760 
warps_exctd_sm 52 = 40096 
warps_exctd_sm 53 = 37920 
warps_exctd_sm 54 = 36288 
warps_exctd_sm 55 = 40576 
warps_exctd_sm 56 = 37568 
warps_exctd_sm 57 = 37216 
warps_exctd_sm 58 = 38816 
warps_exctd_sm 59 = 38432 
gpgpu_n_tot_thrd_icount = 579435968
gpgpu_n_tot_w_icount = 18107374
gpgpu_n_stall_shd_mem = 193931272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4240086
gpgpu_n_mem_write_global = 79884
gpgpu_n_mem_texture = 1449856
gpgpu_n_mem_const = 4661
gpgpu_n_load_insn  = 41391328
gpgpu_n_store_insn = 1171008
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 18552384
gpgpu_n_const_mem_insn = 19723392
gpgpu_n_param_mem_insn = 6038272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 164135748
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:290189430	W0_Idle:85021902	W0_Scoreboard:252235041	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18107547
Warp Occupancy Distribution:
Stall:261003782	W0_Idle:60525803	W0_Scoreboard:293756	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:953619
Warp Occupancy Distribution:
Stall:29185648	W0_Idle:24496099	W0_Scoreboard:251941285	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17153928
warp_utilization0: 0.028050
warp_utilization1: 0.002954
warp_utilization2: 0.053145
traffic_breakdown_coretomem[CONST_ACC_R] = 37288 {8:4661,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9599584 {8:1199948,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7414560 {40:28206,72:11592,136:40086,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122227120 {40:3030925,72:4107,136:5106,}
traffic_breakdown_coretomem[INST_ACC_R] = 39840 {8:4980,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11598848 {8:1449856,}
traffic_breakdown_memtocore[CONST_ACC_R] = 335592 {72:4661,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163192928 {136:1199948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 639072 {8:79884,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122208328 {40:3030457,72:4106,136:5106,}
traffic_breakdown_memtocore[INST_ACC_R] = 677280 {136:4980,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 197180416 {136:1449856,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 10709 
averagemflatency = 948 
averagemflatency_1 = 972 
averagemflatency_2= 921 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 10200 
max_icnt2sh_latency = 5379615 
mrq_lat_table:1950940 	69507 	130202 	243910 	576326 	1004123 	1337878 	1061978 	288002 	7546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	37709 	38633 	52292 	209482 	828167 	2410164 	1984902 	208802 	3797 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	366459 	242260 	529575 	400300 	590584 	1172058 	1615198 	790896 	69839 	2012 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3754580 	1730600 	199486 	9283 	183 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	17689 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	9016 	1739 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9        13        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.170374  1.154469  1.152774  1.150852  1.157224  1.149812  1.170558  1.170617  1.148699  1.140231  1.152328  1.160174  1.171126  1.166003  1.180800  1.180814 
dram[1]:  1.153124  1.152772  1.154036  1.151983  1.149277  1.154455  1.162015  1.169619  1.142495  1.146947  1.153206  1.154373  1.160485  1.166981  1.174811  1.177077 
dram[2]:  1.147617  1.159393  1.145665  1.156362  1.152200  1.194426  1.161298  1.178648  1.134997  1.143500  1.147371  1.155196  1.167342  1.181871  1.165120  1.188047 
dram[3]:  1.145521  1.152165  1.151221  1.156169  1.146324  1.158946  1.158659  1.175984  1.138648  1.147646  1.152953  1.151127  1.161732  1.162898  1.175513  1.183292 
dram[4]:  1.155526  1.153961  1.155579  1.149017  1.152660  1.158817  1.174540  1.165142  1.137955  1.137906  1.186110  1.153846  1.161675  1.160820  1.177354  1.187380 
dram[5]:  1.149129  1.155324  1.155150  1.153837  1.151576  1.157700  1.161879  1.168575  1.141176  1.146694  1.149804  1.148661  1.163117  1.162444  1.170571  1.185794 
average row locality = 6670412/5752970 = 1.159473
average row locality_1 = 5076882/4445314 = 1.142075
average row locality_2 = 1593530/1307656 = 1.218616
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     45677     42680     42282     41149     44439     42134     44370     42824     43357     40585     41693     41123     43849     41754     44541     43101 
dram[1]:     42502     40753     41947     40636     42124     42060     42446     42585     41581     41089     40580     40247     41776     41718     42968     43067 
dram[2]:     43011     44168     41164     43151     43368     47513     42355     45027     41322     41916     40632     42155     42896     44446     42215     45344 
dram[3]:     40504     41681     41846     41604     41775     43695     41983     43695     40450     41121     41091     40501     41855     41265     43332     43550 
dram[4]:     43990     42315     43612     41379     43522     43705     44647     42341     41611     40721     45514     41201     42777     41736     44739     44336 
dram[5]:     41914     41756     42246     41790     42142     42972     42265     42970     41657     40705     40726     39701     42376     41115     42520     43911 
total reads: 4073180
bank skew: 47513/39701 = 1.20
chip skew: 690683/668079 = 1.03
number of total write accesses:
dram[0]:     28672     25907     24889     23898     27214     25299     28923     27557     29654     26905     28652     28028     29777     27654     29050     27580 
dram[1]:     25590     24027     24597     23291     25080     25190     27003     27213     27909     27456     27473     27173     27661     27583     27574     27530 
dram[2]:     25947     27110     23881     25679     26362     30404     27051     29605     27637     28266     27572     29079     28808     30279     26823     29756 
dram[3]:     23762     24793     24517     24224     24917     26704     26627     28355     26765     27454     28002     27389     27792     27139     27824     27980 
dram[4]:     27091     25426     26045     24038     26456     26889     29194     27091     27930     27138     32431     28118     28640     27590     29160     28714 
dram[5]:     25140     24841     24890     24431     25128     26057     26897     27647     27957     27139     27608     26594     28245     26969     26993     28329 
total reads: 2597328
bank skew: 32431/23291 = 1.39
chip skew: 444259/422350 = 1.05
average mf latency per bank:
dram[0]:       1014       919       990       900       892       807       800       719       741       651       778       704       852       772       959       877
dram[1]:        862       884       849       875       774       777       679       685       612       622       649       652       724       722       824       834
dram[2]:        947      1156       938      1110       837      1378       756       923       691       837       725       873       815      1000       921      1092
dram[3]:        871       881       843       872       762       804       676       692       611       632       649       658       712       734       829       855
dram[4]:       1054       985      1016       951       933       863       837       763       766       694       857       741       885       827       996       934
dram[5]:        864       874       847       853       758       785       675       693       620       635       652       651       721       727       823       839
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8862      8554     10170      8547      7165     10280      8745      7174      7468     10329      8570      8305      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      7030      9725      9002      8333     10709      6538      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7468      8390      8053      7766     10502      7130      7885      8490      6155      6874
dram[3]:       8080      8340      8682      7034      9689      7766      7607      6679      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       8400     10682      7005      6415      8241      8292      9643      7658      8211      8078      9136      8185      7988      9915      6859      7871
dram[5]:       9510      7987      8207      9993      7620      6840      6949      7252      6169      7621      8204      6610      8842      8830      6895      6818

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=2916840 n_act=968985 n_pre=968972 n_req=694139 n_req_1=428155 n_req_2=265984 n_req_3=0 n_rd=1371086 n_write=875209 bw_util=0.3898 bw_util_1=0.2412 bw_util_2=0.1487 bw_util_3=0 blp=10.730641 blp_1= 4.016767 blp_2= 2.676497 blp_3= -nan
 n_activity=7091335 dram_eff=0.3904 dram_eff_1=0.2415 dram_eff_2=0.1489 dram_eff_3=0
bk0: 91350a 2491404i bk1: 85360a 2712883i bk2: 84562a 2724836i bk3: 82296a 2767046i bk4: 88878a 2247305i bk5: 84268a 2425697i bk6: 88740a 1964093i bk7: 85646a 2072041i bk8: 86712a 2470910i bk9: 81168a 2695801i bk10: 83386a 2405393i bk11: 82244a 2383409i bk12: 87696a 2034603i bk13: 83500a 2223902i bk14: 89082a 1928412i bk15: 86198a 2048492i 
bw_dist = 0.241	0.149	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0176
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=3040788 n_act=941797 n_pre=941783 n_req=676511 n_req_1=410976 n_req_2=265535 n_req_3=0 n_rd=1336142 n_write=840582 bw_util=0.3799 bw_util_1=0.2315 bw_util_2=0.1484 bw_util_3=0 blp=10.280137 blp_1= 3.908890 blp_2= 2.645542 blp_3= -nan
 n_activity=7061768 dram_eff=0.382 dram_eff_1=0.2328 dram_eff_2=0.1492 dram_eff_3=0
bk0: 85004a 2939517i bk1: 81504a 3023604i bk2: 83894a 2861992i bk3: 81272a 2945061i bk4: 84248a 2634270i bk5: 84118a 2543726i bk6: 84892a 2321325i bk7: 85170a 2208360i bk8: 83162a 2764581i bk9: 82178a 2712632i bk10: 81160a 2633605i bk11: 80494a 2570242i bk12: 83548a 2397520i bk13: 83436a 2314838i bk14: 85932a 2231531i bk15: 86130a 2160805i 
bw_dist = 0.231	0.148	0.000	0.615	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7707
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=2881292 n_act=977044 n_pre=977030 n_req=699293 n_req_1=432751 n_req_2=266542 n_req_3=0 n_rd=1381339 n_write=884387 bw_util=0.3927 bw_util_1=0.2438 bw_util_2=0.149 bw_util_3=0 blp=10.865969 blp_1= 4.054645 blp_2= 2.685079 blp_3= -nan
 n_activity=7095649 dram_eff=0.393 dram_eff_1=0.2439 dram_eff_2=0.1491 dram_eff_3=0
bk0: 86022a 2790899i bk1: 88334a 2564881i bk2: 82324a 2839074i bk3: 86298a 2543619i bk4: 86736a 2362133i bk5: 95018a 1762945i bk6: 84708a 2143638i bk7: 90054a 1733126i bk8: 82644a 2688619i bk9: 83830a 2510161i bk10: 81261a 2513046i bk11: 84310a 2221368i bk12: 85792a 2133230i bk13: 88890a 1842055i bk14: 84430a 2172490i bk15: 90688a 1731771i 
bw_dist = 0.244	0.149	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4204
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=3026408 n_act=945209 n_pre=945195 n_req=678390 n_req_1=412868 n_req_2=265522 n_req_3=0 n_rd=1339866 n_write=844414 bw_util=0.381 bw_util_1=0.2326 bw_util_2=0.1484 bw_util_3=0 blp=10.320717 blp_1= 3.917384 blp_2= 2.647171 blp_3= -nan
 n_activity=7066841 dram_eff=0.3828 dram_eff_1=0.2337 dram_eff_2=0.1491 dram_eff_3=0
bk0: 81008a 3163317i bk1: 83360a 2935980i bk2: 83688a 2874572i bk3: 83202a 2816560i bk4: 83550a 2660900i bk5: 87390a 2356073i bk6: 83966a 2355067i bk7: 87386a 2055780i bk8: 80894a 2862808i bk9: 82240a 2682613i bk10: 82182a 2556212i bk11: 81002a 2534467i bk12: 83710a 2370142i bk13: 82528a 2392171i bk14: 86660a 2170104i bk15: 87100a 2107143i 
bw_dist = 0.233	0.148	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9323
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=2898009 n_act=973524 n_pre=973512 n_req=696806 n_req_1=430453 n_req_2=266353 n_req_3=0 n_rd=1376265 n_write=879782 bw_util=0.3913 bw_util_1=0.2425 bw_util_2=0.1489 bw_util_3=0 blp=10.805587 blp_1= 4.041146 blp_2= 2.691270 blp_3= -nan
 n_activity=7091569 dram_eff=0.3919 dram_eff_1=0.2428 dram_eff_2=0.1491 dram_eff_3=0
bk0: 87980a 2677941i bk1: 84629a 2776396i bk2: 87220a 2574496i bk3: 82758a 2743755i bk4: 87044a 2346907i bk5: 87410a 2200444i bk6: 89294a 1906085i bk7: 84682a 2081840i bk8: 83218a 2676539i bk9: 81442a 2650622i bk10: 91028a 1936978i bk11: 82396a 2342990i bk12: 85550a 2147887i bk13: 83466a 2201289i bk14: 89478a 1895249i bk15: 88670a 1881913i 
bw_dist = 0.242	0.149	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2351
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7101092 n_nop=3021245 n_act=946389 n_pre=946379 n_req=679239 n_req_1=413504 n_req_2=265735 n_req_3=0 n_rd=1341507 n_write=845572 bw_util=0.3814 bw_util_1=0.2329 bw_util_2=0.1485 bw_util_3=0 blp=10.348217 blp_1= 3.928073 blp_2= 2.641756 blp_3= -nan
 n_activity=7068554 dram_eff=0.3832 dram_eff_1=0.234 dram_eff_2=0.1492 dram_eff_3=0
bk0: 83828a 2990278i bk1: 83508a 2917766i bk2: 84490a 2813116i bk3: 83578a 2793248i bk4: 84280a 2602529i bk5: 85942a 2402344i bk6: 84530a 2310376i bk7: 85938a 2134743i bk8: 83314a 2728378i bk9: 81410a 2728210i bk10: 81452a 2601021i bk11: 79402a 2630267i bk12: 84752a 2294750i bk13: 82228a 2392154i bk14: 85038a 2287187i bk15: 87817a 2054189i 
bw_dist = 0.233	0.149	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9617

========= L2 cache stats =========
L2_cache_bank[0]: Access = 491098, Miss = 350230, Miss_rate = 0.713, Pending_hits = 6196, Reservation_fails = 218780
L2_cache_bank[1]: Access = 469055, Miss = 335368, Miss_rate = 0.715, Pending_hits = 5332, Reservation_fails = 136843
L2_cache_bank[2]: Access = 477645, Miss = 335927, Miss_rate = 0.703, Pending_hits = 4943, Reservation_fails = 155840
L2_cache_bank[3]: Access = 469293, Miss = 332158, Miss_rate = 0.708, Pending_hits = 4895, Reservation_fails = 166033
L2_cache_bank[4]: Access = 471731, Miss = 336976, Miss_rate = 0.714, Pending_hits = 5220, Reservation_fails = 121459
L2_cache_bank[5]: Access = 515677, Miss = 353737, Miss_rate = 0.686, Pending_hits = 6385, Reservation_fails = 245811
L2_cache_bank[6]: Access = 471419, Miss = 332842, Miss_rate = 0.706, Pending_hits = 4829, Reservation_fails = 125058
L2_cache_bank[7]: Access = 484367, Miss = 337113, Miss_rate = 0.696, Pending_hits = 5107, Reservation_fails = 156670
L2_cache_bank[8]: Access = 491230, Miss = 350420, Miss_rate = 0.713, Pending_hits = 6446, Reservation_fails = 195661
L2_cache_bank[9]: Access = 479594, Miss = 337742, Miss_rate = 0.704, Pending_hits = 5528, Reservation_fails = 133410
L2_cache_bank[10]: Access = 475329, Miss = 335852, Miss_rate = 0.707, Pending_hits = 5025, Reservation_fails = 141789
L2_cache_bank[11]: Access = 482765, Miss = 334923, Miss_rate = 0.694, Pending_hits = 5346, Reservation_fails = 173471
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 491098, Miss = 350230 (0.713), PendingHit = 6196 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469055, Miss = 335368 (0.715), PendingHit = 5332 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 477645, Miss = 335927 (0.703), PendingHit = 4943 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469293, Miss = 332158 (0.708), PendingHit = 4895 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 471731, Miss = 336976 (0.714), PendingHit = 5220 (0.0111)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 515677, Miss = 353737 (0.686), PendingHit = 6385 (0.0124)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 471419, Miss = 332842 (0.706), PendingHit = 4829 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 484367, Miss = 337113 (0.696), PendingHit = 5107 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 491230, Miss = 350420 (0.713), PendingHit = 6446 (0.0131)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 479594, Miss = 337742 (0.704), PendingHit = 5528 (0.0115)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 475329, Miss = 335852 (0.707), PendingHit = 5025 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 482765, Miss = 334923 (0.694), PendingHit = 5346 (0.0111)
L2 Cache Total Miss Rate = 0.705
Stream 1: L2 Cache Miss Rate = 0.831
Stream 2: L2 Cache Miss Rate = 0.565
Stream 1: Accesses  = 3043854
Stream 1: Misses  = 2528815
Stream 2: Accesses  = 2735349
Stream 2: Misses  = 1544473
Stream 1+2: Accesses  = 5779203
Stream 1+2: Misses  = 4073288
Total Accesses  = 5779203
MPKI-CORES
CORE_L2MPKI_0	79.247
CORE_L2MPKI_1	82.879
CORE_L2MPKI_2	78.819
CORE_L2MPKI_3	81.862
CORE_L2MPKI_4	78.724
CORE_L2MPKI_5	80.437
CORE_L2MPKI_6	79.877
CORE_L2MPKI_7	83.496
CORE_L2MPKI_8	78.417
CORE_L2MPKI_9	83.915
CORE_L2MPKI_10	82.977
CORE_L2MPKI_11	85.628
CORE_L2MPKI_12	82.907
CORE_L2MPKI_13	82.820
CORE_L2MPKI_14	83.378
CORE_L2MPKI_15	86.790
CORE_L2MPKI_16	83.084
CORE_L2MPKI_17	86.132
CORE_L2MPKI_18	83.893
CORE_L2MPKI_19	86.151
CORE_L2MPKI_20	84.037
CORE_L2MPKI_21	82.848
CORE_L2MPKI_22	84.625
CORE_L2MPKI_23	86.998
CORE_L2MPKI_24	83.804
CORE_L2MPKI_25	86.263
CORE_L2MPKI_26	85.122
CORE_L2MPKI_27	82.552
CORE_L2MPKI_28	81.336
CORE_L2MPKI_29	84.380
CORE_L2MPKI_30	2.956
CORE_L2MPKI_31	2.806
CORE_L2MPKI_32	2.837
CORE_L2MPKI_33	2.816
CORE_L2MPKI_34	2.844
CORE_L2MPKI_35	2.835
CORE_L2MPKI_36	2.836
CORE_L2MPKI_37	2.748
CORE_L2MPKI_38	2.850
CORE_L2MPKI_39	2.713
CORE_L2MPKI_40	2.863
CORE_L2MPKI_41	2.957
CORE_L2MPKI_42	2.731
CORE_L2MPKI_43	3.041
CORE_L2MPKI_44	2.852
CORE_L2MPKI_45	2.805
CORE_L2MPKI_46	2.820
CORE_L2MPKI_47	2.860
CORE_L2MPKI_48	2.786
CORE_L2MPKI_49	2.910
CORE_L2MPKI_50	2.786
CORE_L2MPKI_51	2.953
CORE_L2MPKI_52	2.721
CORE_L2MPKI_53	2.781
CORE_L2MPKI_54	3.052
CORE_L2MPKI_55	2.770
CORE_L2MPKI_56	2.819
CORE_L2MPKI_57	3.001
CORE_L2MPKI_58	2.763
CORE_L2MPKI_59	2.887
Avg_MPKI_Stream1= 83.113
Avg_MPKI_Stream2= 2.847
MISSES-CORES
CORE_MISSES_0	75960
CORE_MISSES_1	83232
CORE_MISSES_2	73961
CORE_MISSES_3	83656
CORE_MISSES_4	73877
CORE_MISSES_5	81701
CORE_MISSES_6	76828
CORE_MISSES_7	85839
CORE_MISSES_8	75900
CORE_MISSES_9	87336
CORE_MISSES_10	83848
CORE_MISSES_11	85825
CORE_MISSES_12	80485
CORE_MISSES_13	86878
CORE_MISSES_14	87116
CORE_MISSES_15	91820
CORE_MISSES_16	82034
CORE_MISSES_17	89015
CORE_MISSES_18	86454
CORE_MISSES_19	89057
CORE_MISSES_20	85763
CORE_MISSES_21	85756
CORE_MISSES_22	84135
CORE_MISSES_23	92897
CORE_MISSES_24	84496
CORE_MISSES_25	88996
CORE_MISSES_26	89921
CORE_MISSES_27	86454
CORE_MISSES_28	85144
CORE_MISSES_29	84431
CORE_MISSES_30	52105
CORE_MISSES_31	53837
CORE_MISSES_32	52274
CORE_MISSES_33	49622
CORE_MISSES_34	50800
CORE_MISSES_35	53948
CORE_MISSES_36	51322
CORE_MISSES_37	50514
CORE_MISSES_38	50754
CORE_MISSES_39	53654
CORE_MISSES_40	54083
CORE_MISSES_41	51707
CORE_MISSES_42	51445
CORE_MISSES_43	51149
CORE_MISSES_44	52449
CORE_MISSES_45	50476
CORE_MISSES_46	53100
CORE_MISSES_47	53348
CORE_MISSES_48	51047
CORE_MISSES_49	49977
CORE_MISSES_50	51337
CORE_MISSES_51	51884
CORE_MISSES_52	50903
CORE_MISSES_53	48187
CORE_MISSES_54	50953
CORE_MISSES_55	51969
CORE_MISSES_56	49380
CORE_MISSES_57	51391
CORE_MISSES_58	49959
CORE_MISSES_59	50899
L2_MISSES = 4073288
L2_total_cache_accesses = 5779203
L2_total_cache_misses = 4073288
L2_total_cache_miss_rate = 0.7048
L2_total_cache_pending_hits = 65252
L2_total_cache_reservation_fails = 1970825
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 490014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3724928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1781142
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3546
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 440
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 675
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7280
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1114063
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 35489
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 300304
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 143325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21143
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4354
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 315
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 311
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17935
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19466549
icnt_total_pkts_simt_to_mem=9050764
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6314
gpu_ipc_2 =     100.6208
gpu_tot_sim_cycle_stream_1 = 5697083
gpu_tot_sim_cycle_stream_2 = 5697046
gpu_sim_insn_1 = 32082272
gpu_sim_insn_2 = 573241248
gpu_sim_cycle = 5697084
gpu_sim_insn = 605323520
gpu_ipc =     106.2515
gpu_tot_sim_cycle = 5697084
gpu_tot_sim_insn = 605323520
gpu_tot_ipc =     106.2515
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24331527
gpu_stall_icnt2sh    = 4525187
gpu_total_sim_rate=87285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9978407
	L1I_total_cache_misses = 33157
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 44313, Miss = 44313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105064
	L1D_cache_core[31]: Access = 47402, Miss = 47402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71784
	L1D_cache_core[32]: Access = 45821, Miss = 45821, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93659
	L1D_cache_core[33]: Access = 43630, Miss = 43630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119897
	L1D_cache_core[34]: Access = 44608, Miss = 44608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105163
	L1D_cache_core[35]: Access = 46427, Miss = 46427, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104483
	L1D_cache_core[36]: Access = 45223, Miss = 45223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104447
	L1D_cache_core[37]: Access = 44938, Miss = 44938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94886
	L1D_cache_core[38]: Access = 44186, Miss = 44186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104689
	L1D_cache_core[39]: Access = 48169, Miss = 48169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64750
	L1D_cache_core[40]: Access = 47260, Miss = 47260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77483
	L1D_cache_core[41]: Access = 43303, Miss = 43303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127521
	L1D_cache_core[42]: Access = 46771, Miss = 46771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88666
	L1D_cache_core[43]: Access = 41628, Miss = 41628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116355
	L1D_cache_core[44]: Access = 46095, Miss = 46095, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96731
	L1D_cache_core[45]: Access = 44608, Miss = 44608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99618
	L1D_cache_core[46]: Access = 46512, Miss = 46512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85146
	L1D_cache_core[47]: Access = 45971, Miss = 45971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100808
	L1D_cache_core[48]: Access = 45319, Miss = 45319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100420
	L1D_cache_core[49]: Access = 41931, Miss = 41931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127876
	L1D_cache_core[50]: Access = 45491, Miss = 45491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91634
	L1D_cache_core[51]: Access = 43722, Miss = 43722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109077
	L1D_cache_core[52]: Access = 46905, Miss = 46905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80896
	L1D_cache_core[53]: Access = 43163, Miss = 43163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117837
	L1D_cache_core[54]: Access = 41874, Miss = 41874, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122137
	L1D_cache_core[55]: Access = 46455, Miss = 46455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66228
	L1D_cache_core[56]: Access = 43820, Miss = 43820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98593
	L1D_cache_core[57]: Access = 42579, Miss = 42579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118234
	L1D_cache_core[58]: Access = 45121, Miss = 45121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105436
	L1D_cache_core[59]: Access = 43646, Miss = 43646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104226
	L1D_total_cache_accesses = 1350731
	L1D_total_cache_misses = 1350731
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3038276
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 849493
	L1C_total_cache_misses = 7200
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 4102290
	L1T_total_cache_misses = 1529832
	L1T_total_cache_miss_rate = 0.3729
	L1T_total_cache_pending_hits = 2572458
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1266409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2860289
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 842293
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2572458
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1529832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 177987
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9945250
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33157
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 745, 1262, 740, 1262, 745, 1262, 744, 1262, 725, 1262, 725, 1262, 721, 1262, 720, 1262, 720, 1262, 720, 1262, 744, 1262, 745, 1262, 725, 1262, 721, 1262, 701, 1262, 701, 
shader 0 total_cycles, active_cycles, idle cycles = 5697084, 15917, 5681167 
shader 1 total_cycles, active_cycles, idle cycles = 5697084, 16679, 5680404 
shader 2 total_cycles, active_cycles, idle cycles = 5697084, 15750, 5681334 
shader 3 total_cycles, active_cycles, idle cycles = 5697084, 16843, 5680241 
shader 4 total_cycles, active_cycles, idle cycles = 5697084, 15557, 5681527 
shader 5 total_cycles, active_cycles, idle cycles = 5697084, 16807, 5680277 
shader 6 total_cycles, active_cycles, idle cycles = 5697084, 15921, 5681163 
shader 7 total_cycles, active_cycles, idle cycles = 5697084, 17047, 5680036 
shader 8 total_cycles, active_cycles, idle cycles = 5697084, 16104, 5680979 
shader 9 total_cycles, active_cycles, idle cycles = 5697084, 17261, 5679823 
shader 10 total_cycles, active_cycles, idle cycles = 5697084, 16691, 5680392 
shader 11 total_cycles, active_cycles, idle cycles = 5697084, 16611, 5680472 
shader 12 total_cycles, active_cycles, idle cycles = 5697084, 16107, 5680976 
shader 13 total_cycles, active_cycles, idle cycles = 5697084, 17320, 5679764 
shader 14 total_cycles, active_cycles, idle cycles = 5697084, 17221, 5679862 
shader 15 total_cycles, active_cycles, idle cycles = 5697084, 17494, 5679590 
shader 16 total_cycles, active_cycles, idle cycles = 5697084, 16435, 5680648 
shader 17 total_cycles, active_cycles, idle cycles = 5697084, 17075, 5680008 
shader 18 total_cycles, active_cycles, idle cycles = 5697084, 16946, 5680138 
shader 19 total_cycles, active_cycles, idle cycles = 5697084, 17140, 5679944 
shader 20 total_cycles, active_cycles, idle cycles = 5697084, 16886, 5680197 
shader 21 total_cycles, active_cycles, idle cycles = 5697084, 16959, 5680125 
shader 22 total_cycles, active_cycles, idle cycles = 5697084, 16449, 5680634 
shader 23 total_cycles, active_cycles, idle cycles = 5697084, 17627, 5679456 
shader 24 total_cycles, active_cycles, idle cycles = 5697084, 16691, 5680393 
shader 25 total_cycles, active_cycles, idle cycles = 5697084, 17088, 5679995 
shader 26 total_cycles, active_cycles, idle cycles = 5697084, 17380, 5679703 
shader 27 total_cycles, active_cycles, idle cycles = 5697084, 17280, 5679804 
shader 28 total_cycles, active_cycles, idle cycles = 5697084, 17185, 5679899 
shader 29 total_cycles, active_cycles, idle cycles = 5697084, 16577, 5680506 
shader 30 total_cycles, active_cycles, idle cycles = 5697084, 298184, 5398900 
shader 31 total_cycles, active_cycles, idle cycles = 5697084, 319228, 5377856 
shader 32 total_cycles, active_cycles, idle cycles = 5697084, 308107, 5388977 
shader 33 total_cycles, active_cycles, idle cycles = 5697084, 293382, 5403701 
shader 34 total_cycles, active_cycles, idle cycles = 5697084, 299928, 5397155 
shader 35 total_cycles, active_cycles, idle cycles = 5697084, 311653, 5385431 
shader 36 total_cycles, active_cycles, idle cycles = 5697084, 304529, 5392555 
shader 37 total_cycles, active_cycles, idle cycles = 5697084, 302584, 5394500 
shader 38 total_cycles, active_cycles, idle cycles = 5697084, 296973, 5400111 
shader 39 total_cycles, active_cycles, idle cycles = 5697084, 324544, 5372540 
shader 40 total_cycles, active_cycles, idle cycles = 5697084, 318119, 5378964 
shader 41 total_cycles, active_cycles, idle cycles = 5697084, 290669, 5406414 
shader 42 total_cycles, active_cycles, idle cycles = 5697084, 314682, 5382401 
shader 43 total_cycles, active_cycles, idle cycles = 5697084, 279743, 5417341 
shader 44 total_cycles, active_cycles, idle cycles = 5697084, 309422, 5387661 
shader 45 total_cycles, active_cycles, idle cycles = 5697084, 300195, 5396888 
shader 46 total_cycles, active_cycles, idle cycles = 5697084, 312487, 5384596 
shader 47 total_cycles, active_cycles, idle cycles = 5697084, 308566, 5388518 
shader 48 total_cycles, active_cycles, idle cycles = 5697084, 304439, 5392644 
shader 49 total_cycles, active_cycles, idle cycles = 5697084, 281875, 5415209 
shader 50 total_cycles, active_cycles, idle cycles = 5697084, 306154, 5390930 
shader 51 total_cycles, active_cycles, idle cycles = 5697084, 294437, 5402646 
shader 52 total_cycles, active_cycles, idle cycles = 5697084, 314809, 5382275 
shader 53 total_cycles, active_cycles, idle cycles = 5697084, 289544, 5407539 
shader 54 total_cycles, active_cycles, idle cycles = 5697084, 280656, 5416428 
shader 55 total_cycles, active_cycles, idle cycles = 5697084, 312630, 5384454 
shader 56 total_cycles, active_cycles, idle cycles = 5697084, 294584, 5402499 
shader 57 total_cycles, active_cycles, idle cycles = 5697084, 285636, 5411448 
shader 58 total_cycles, active_cycles, idle cycles = 5697084, 302512, 5394572 
shader 59 total_cycles, active_cycles, idle cycles = 5697084, 293185, 5403899 
warps_exctd_sm 0 = 1536 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 1536 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1408 
warps_exctd_sm 7 = 1536 
warps_exctd_sm 8 = 1536 
warps_exctd_sm 9 = 1536 
warps_exctd_sm 10 = 1536 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1536 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1536 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1536 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1536 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 1536 
warps_exctd_sm 26 = 1536 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1536 
warps_exctd_sm 29 = 1536 
warps_exctd_sm 30 = 40960 
warps_exctd_sm 31 = 43232 
warps_exctd_sm 32 = 41888 
warps_exctd_sm 33 = 40672 
warps_exctd_sm 34 = 41344 
warps_exctd_sm 35 = 42176 
warps_exctd_sm 36 = 41824 
warps_exctd_sm 37 = 41696 
warps_exctd_sm 38 = 40608 
warps_exctd_sm 39 = 43712 
warps_exctd_sm 40 = 43040 
warps_exctd_sm 41 = 39872 
warps_exctd_sm 42 = 42880 
warps_exctd_sm 43 = 38368 
warps_exctd_sm 44 = 41792 
warps_exctd_sm 45 = 40960 
warps_exctd_sm 46 = 41856 
warps_exctd_sm 47 = 41888 
warps_exctd_sm 48 = 41600 
warps_exctd_sm 49 = 39104 
warps_exctd_sm 50 = 41600 
warps_exctd_sm 51 = 40064 
warps_exctd_sm 52 = 42656 
warps_exctd_sm 53 = 40160 
warps_exctd_sm 54 = 38592 
warps_exctd_sm 55 = 42816 
warps_exctd_sm 56 = 39872 
warps_exctd_sm 57 = 39264 
warps_exctd_sm 58 = 41120 
warps_exctd_sm 59 = 40448 
gpgpu_n_tot_thrd_icount = 611611232
gpgpu_n_tot_w_icount = 19112851
gpgpu_n_stall_shd_mem = 205367145
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4482997
gpgpu_n_mem_write_global = 84322
gpgpu_n_mem_texture = 1529832
gpgpu_n_mem_const = 4723
gpgpu_n_load_insn  = 43694624
gpgpu_n_store_insn = 1236064
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 19583072
gpgpu_n_const_mem_insn = 20819136
gpgpu_n_param_mem_insn = 6364640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 173816662
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:302462281	W0_Idle:94984799	W0_Scoreboard:267089965	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19113035
Warp Occupancy Distribution:
Stall:271516354	W0_Idle:68989406	W0_Scoreboard:313169	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1006111
Warp Occupancy Distribution:
Stall:30945927	W0_Idle:25995393	W0_Scoreboard:266776796	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18106924
warp_utilization0: 0.027957
warp_utilization1: 0.002943
warp_utilization2: 0.052971
traffic_breakdown_coretomem[CONST_ACC_R] = 37784 {8:4723,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10131272 {8:1266409,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7826480 {40:29773,72:12236,136:42313,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 129294176 {40:3207244,72:4162,136:5182,}
traffic_breakdown_coretomem[INST_ACC_R] = 42000 {8:5250,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12238656 {8:1529832,}
traffic_breakdown_memtocore[CONST_ACC_R] = 340056 {72:4723,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 172231624 {136:1266409,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 674576 {8:84322,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 129263720 {40:3206486,72:4162,136:5181,}
traffic_breakdown_memtocore[INST_ACC_R] = 714000 {136:5250,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 208057152 {136:1529832,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 951 
averagemflatency_1 = 974 
averagemflatency_2= 925 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 5697083 
mrq_lat_table:2064821 	73637 	138135 	258500 	610049 	1064470 	1418794 	1126409 	305553 	8088 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	39502 	40523 	55139 	219531 	867447 	2543638 	2107645 	223526 	4090 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	385273 	255987 	560071 	422683 	623465 	1234727 	1707740 	840028 	74657 	2175 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3976922 	1819929 	209870 	9860 	212 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	22127 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	9387 	2003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9        13        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.168647  1.154100  1.153358  1.150875  1.157981  1.149646  1.171335  1.169963  1.148882  1.139750  1.153101  1.160718  1.170934  1.166321  1.181406  1.180435 
dram[1]:  1.152408  1.151887  1.153741  1.152016  1.149616  1.153856  1.161613  1.169958  1.142875  1.147451  1.153363  1.154740  1.161977  1.167494  1.173894  1.176091 
dram[2]:  1.147033  1.158901  1.145907  1.156301  1.152218  1.193754  1.161411  1.178018  1.135375  1.144141  1.147649  1.155394  1.168424  1.182696  1.165372  1.187669 
dram[3]:  1.144186  1.152262  1.150976  1.156389  1.146341  1.159264  1.159082  1.174774  1.139190  1.147135  1.153459  1.150623  1.162407  1.164535  1.176083  1.183560 
dram[4]:  1.154654  1.153875  1.154655  1.149003  1.152973  1.159743  1.173905  1.165023  1.137698  1.138514  1.184382  1.154257  1.163244  1.161856  1.177496  1.187068 
dram[5]:  1.148636  1.154669  1.154181  1.152958  1.152344  1.157166  1.162294  1.168666  1.141180  1.145415  1.149563  1.148822  1.163924  1.163497  1.169899  1.185094 
average row locality = 7068456/6096338 = 1.159459
average row locality_1 = 5385792/4715572 = 1.142129
average row locality_2 = 1682664/1380766 = 1.218645
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     48254     45194     44928     43657     46916     44349     46839     45125     45877     42955     44320     43729     46497     44364     47243     45673 
dram[1]:     45056     43162     44469     43114     44416     44342     44876     45026     44025     43610     43090     42744     44380     44221     45501     45719 
dram[2]:     45489     46774     43584     45697     45644     49994     44638     47502     43646     44426     43187     44744     45553     47086     44799     48012 
dram[3]:     42996     44197     44371     44212     44011     46021     44424     46051     42892     43591     43547     43024     44526     43989     45959     46207 
dram[4]:     46506     44829     46128     43826     45893     46028     47064     44642     44105     43186     48152     43831     45470     44370     47428     46886 
dram[5]:     44564     44245     44753     44216     44476     45209     44655     45263     44149     43038     43235     42192     45034     43673     45037     46519 
total reads: 4313066
bank skew: 49994/42192 = 1.18
chip skew: 730775/707751 = 1.03
number of total write accesses:
dram[0]:     30231     27422     26558     25430     28988     26821     30702     29184     31460     28578     30409     29771     31522     29345     30770     29189 
dram[1]:     27149     25464     26118     24773     26682     26784     28754     28988     29649     29252     29114     28806     29384     29198     29107     29219 
dram[2]:     27413     28711     25332     27239     27947     32190     28663     31405     29261     30045     29257     30800     30564     32034     28441     31431 
dram[3]:     25267     26318     26051     25827     26451     28340     28400     30026     28509     29197     29595     29043     29560     28940     29483     29646 
dram[4]:     28596     26959     27569     25506     28130     28513     30949     28717     29703     28900     34206     29884     30441     29337     30861     30296 
dram[5]:     26764     26333     26393     25872     26772     27609     28617     29258     29733     28729     29254     28217     30003     28641     28545     29967 
total reads: 2755481
bank skew: 34206/24773 = 1.38
chip skew: 470733/448441 = 1.05
average mf latency per bank:
dram[0]:       1017       915       985       890       889       799       803       716       749       655       791       711       873       786       973       882
dram[1]:        862       882       844       867       769       770       679       684       618       628       657       660       740       740       829       840
dram[2]:        941      1149       925      1097       827      1348       750       919       689       840       727       877       823      1011       921      1096
dram[3]:        868       879       834       865       755       796       673       690       613       637       655       666       723       748       832       860
dram[4]:       1047       981      1005       943       923       857       833       762       770       699       860       748       896       840       999       940
dram[5]:        856       868       836       844       747       775       669       688       620       635       654       653       730       737       824       842
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8862      8554     10170      8547      7165     10280      8745      7174      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8390      8053      7924     10502      7130      7885      9987      6155      6874
dram[3]:       8080      8340      8682      7034      9689      9569      7607      6679      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       8400     10682      7005      6415      8241      8292      9643      8260      8211      8078      9136      8185      7988      9915      6859      7871
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      6895      6818

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3086455 n_act=1026732 n_pre=1026719 n_req=734982 n_req_1=454101 n_req_2=280881 n_req_3=0 n_rd=1451816 n_write=928428 bw_util=0.3898 bw_util_1=0.2415 bw_util_2=0.1483 bw_util_3=0 blp=10.744343 blp_1= 4.023834 blp_2= 2.672789 blp_3= -nan
 n_activity=7510092 dram_eff=0.3903 dram_eff_1=0.2419 dram_eff_2=0.1485 dram_eff_3=0
bk0: 96504a 2653749i bk1: 90388a 2874010i bk2: 89854a 2861036i bk3: 87314a 2913850i bk4: 93830a 2366182i bk5: 88698a 2573341i bk6: 93674a 2076894i bk7: 90250a 2202543i bk8: 91754a 2613446i bk9: 85908a 2845251i bk10: 88640a 2531051i bk11: 87456a 2507814i bk12: 92990a 2151702i bk13: 88726a 2338926i bk14: 94484a 2031881i bk15: 91346a 2165256i 
bw_dist = 0.242	0.148	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0449
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3214898 n_act=998630 n_pre=998617 n_req=716664 n_req_1=436291 n_req_2=280373 n_req_3=0 n_rd=1415479 n_write=892526 bw_util=0.38 bw_util_1=0.2321 bw_util_2=0.148 bw_util_3=0 blp=10.300650 blp_1= 3.917094 blp_2= 2.642836 blp_3= -nan
 n_activity=7479620 dram_eff=0.3821 dram_eff_1=0.2333 dram_eff_2=0.1488 dram_eff_3=0
bk0: 90110a 3107255i bk1: 86324a 3196481i bk2: 88938a 3021476i bk3: 86226a 3107009i bk4: 88831a 2784515i bk5: 88684a 2688582i bk6: 89752a 2441947i bk7: 90044a 2321147i bk8: 88049a 2917284i bk9: 87220a 2848483i bk10: 86180a 2778587i bk11: 85486a 2712039i bk12: 88755a 2520673i bk13: 88442a 2446507i bk14: 91002a 2366388i bk15: 91436a 2269783i 
bw_dist = 0.232	0.148	0.000	0.615	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8229
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3052928 n_act=1034295 n_pre=1034280 n_req=739869 n_req_1=458434 n_req_2=281435 n_req_3=0 n_rd=1461528 n_write=937119 bw_util=0.3924 bw_util_1=0.2438 bw_util_2=0.1485 bw_util_3=0 blp=10.863202 blp_1= 4.056520 blp_2= 2.680530 blp_3= -nan
 n_activity=7514407 dram_eff=0.3927 dram_eff_1=0.244 dram_eff_2=0.1487 dram_eff_3=0
bk0: 90978a 2965081i bk1: 93548a 2714142i bk2: 87168a 3006944i bk3: 91394a 2689024i bk4: 91288a 2511984i bk5: 99988a 1875665i bk6: 89272a 2283291i bk7: 95002a 1841139i bk8: 87292a 2855162i bk9: 88852a 2648741i bk10: 86364a 2648302i bk11: 89486a 2351292i bk12: 91106a 2249588i bk13: 94172a 1954779i bk14: 89598a 2295013i bk15: 96020a 1841807i 
bw_dist = 0.244	0.149	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4095
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3198034 n_act=1002561 n_pre=1002545 n_req=718934 n_req_1=438532 n_req_2=280402 n_req_3=0 n_rd=1420010 n_write=897000 bw_util=0.3813 bw_util_1=0.2333 bw_util_2=0.148 bw_util_3=0 blp=10.348109 blp_1= 3.927668 blp_2= 2.644569 blp_3= -nan
 n_activity=7484936 dram_eff=0.3831 dram_eff_1=0.2343 dram_eff_2=0.1487 dram_eff_3=0
bk0: 85990a 3333749i bk1: 88392a 3100734i bk2: 88738a 3028289i bk3: 88424a 2958856i bk4: 88020a 2817546i bk5: 92042a 2494748i bk6: 88838a 2475256i bk7: 92100a 2180188i bk8: 85784a 3008446i bk9: 87182a 2825246i bk10: 87094a 2704946i bk11: 86048a 2669237i bk12: 89050a 2481429i bk13: 87978a 2495612i bk14: 91916a 2289061i bk15: 92414a 2220603i 
bw_dist = 0.233	0.148	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9933
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3068518 n_act=1031099 n_pre=1031088 n_req=737482 n_req_1=456272 n_req_2=281210 n_req_3=0 n_rd=1456654 n_write=932791 bw_util=0.3911 bw_util_1=0.2427 bw_util_2=0.1484 bw_util_3=0 blp=10.812254 blp_1= 4.047229 blp_2= 2.685827 blp_3= -nan
 n_activity=7510019 dram_eff=0.3916 dram_eff_1=0.243 dram_eff_2=0.1486 dram_eff_3=0
bk0: 93012a 2844027i bk1: 89654a 2936073i bk2: 92254a 2732404i bk3: 87650a 2896393i bk4: 91782a 2481702i bk5: 92054a 2336696i bk6: 94128a 2026160i bk7: 89284a 2209625i bk8: 88206a 2820390i bk9: 86370a 2791972i bk10: 96300a 2062234i bk11: 87656a 2463873i bk12: 90940a 2256732i bk13: 88740a 2314802i bk14: 94854a 2003415i bk15: 93770a 2002481i 
bw_dist = 0.243	0.148	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2359
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3196667 n_act=1002999 n_pre=1002985 n_req=719212 n_req_1=438580 n_req_2=280632 n_req_3=0 n_rd=1420476 n_write=897023 bw_util=0.3814 bw_util_1=0.2333 bw_util_2=0.1481 bw_util_3=0 blp=10.357380 blp_1= 3.933827 blp_2= 2.637180 blp_3= -nan
 n_activity=7486333 dram_eff=0.3831 dram_eff_1=0.2343 dram_eff_2=0.1488 dram_eff_3=0
bk0: 89126a 3145307i bk1: 88490a 3081458i bk2: 89506a 2975697i bk3: 88428a 2957156i bk4: 88946a 2750188i bk5: 90416a 2555301i bk6: 89306a 2440289i bk7: 90524a 2270820i bk8: 88296a 2878598i bk9: 86072a 2893318i bk10: 86468a 2748750i bk11: 84384a 2774299i bk12: 90066a 2415084i bk13: 87338a 2519732i bk14: 90072a 2422992i bk15: 93038a 2173032i 
bw_dist = 0.233	0.148	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 518879, Miss = 370895, Miss_rate = 0.715, Pending_hits = 6496, Reservation_fails = 229525
L2_cache_bank[1]: Access = 495910, Miss = 355059, Miss_rate = 0.716, Pending_hits = 5630, Reservation_fails = 145995
L2_cache_bank[2]: Access = 505100, Miss = 355828, Miss_rate = 0.704, Pending_hits = 5169, Reservation_fails = 166634
L2_cache_bank[3]: Access = 496491, Miss = 351953, Miss_rate = 0.709, Pending_hits = 5175, Reservation_fails = 181438
L2_cache_bank[4]: Access = 498306, Miss = 356554, Miss_rate = 0.716, Pending_hits = 5471, Reservation_fails = 125541
L2_cache_bank[5]: Access = 543538, Miss = 374250, Miss_rate = 0.689, Pending_hits = 6663, Reservation_fails = 260071
L2_cache_bank[6]: Access = 498536, Miss = 352741, Miss_rate = 0.708, Pending_hits = 5127, Reservation_fails = 137520
L2_cache_bank[7]: Access = 512022, Miss = 357307, Miss_rate = 0.698, Pending_hits = 5390, Reservation_fails = 175920
L2_cache_bank[8]: Access = 518984, Miss = 370759, Miss_rate = 0.714, Pending_hits = 6730, Reservation_fails = 209778
L2_cache_bank[9]: Access = 506424, Miss = 357611, Miss_rate = 0.706, Pending_hits = 5810, Reservation_fails = 145073
L2_cache_bank[10]: Access = 502881, Miss = 355918, Miss_rate = 0.708, Pending_hits = 5288, Reservation_fails = 151637
L2_cache_bank[11]: Access = 509568, Miss = 354369, Miss_rate = 0.695, Pending_hits = 5579, Reservation_fails = 184650
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 518879, Miss = 370895 (0.715), PendingHit = 6496 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 495910, Miss = 355059 (0.716), PendingHit = 5630 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 505100, Miss = 355828 (0.704), PendingHit = 5169 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 496491, Miss = 351953 (0.709), PendingHit = 5175 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 498306, Miss = 356554 (0.716), PendingHit = 5471 (0.011)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 543538, Miss = 374250 (0.689), PendingHit = 6663 (0.0123)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 498536, Miss = 352741 (0.708), PendingHit = 5127 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 512022, Miss = 357307 (0.698), PendingHit = 5390 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 518984, Miss = 370759 (0.714), PendingHit = 6730 (0.013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 506424, Miss = 357611 (0.706), PendingHit = 5810 (0.0115)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 502881, Miss = 355918 (0.708), PendingHit = 5288 (0.0105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 509568, Miss = 354369 (0.695), PendingHit = 5579 (0.0109)
L2 Cache Total Miss Rate = 0.706
Stream 1: L2 Cache Miss Rate = 0.833
Stream 2: L2 Cache Miss Rate = 0.565
Stream 1: Accesses  = 3220093
Stream 1: Misses  = 2682388
Stream 2: Accesses  = 2886546
Stream 2: Misses  = 1630856
Stream 1+2: Accesses  = 6106639
Stream 1+2: Misses  = 4313244
Total Accesses  = 6106639
MPKI-CORES
CORE_L2MPKI_0	79.773
CORE_L2MPKI_1	83.487
CORE_L2MPKI_2	79.124
CORE_L2MPKI_3	82.323
CORE_L2MPKI_4	79.386
CORE_L2MPKI_5	80.917
CORE_L2MPKI_6	80.432
CORE_L2MPKI_7	83.963
CORE_L2MPKI_8	79.075
CORE_L2MPKI_9	84.378
CORE_L2MPKI_10	83.452
CORE_L2MPKI_11	86.094
CORE_L2MPKI_12	83.220
CORE_L2MPKI_13	83.147
CORE_L2MPKI_14	83.854
CORE_L2MPKI_15	87.090
CORE_L2MPKI_16	83.589
CORE_L2MPKI_17	86.468
CORE_L2MPKI_18	84.378
CORE_L2MPKI_19	86.606
CORE_L2MPKI_20	84.460
CORE_L2MPKI_21	83.096
CORE_L2MPKI_22	85.142
CORE_L2MPKI_23	87.309
CORE_L2MPKI_24	84.176
CORE_L2MPKI_25	86.568
CORE_L2MPKI_26	85.537
CORE_L2MPKI_27	82.992
CORE_L2MPKI_28	81.780
CORE_L2MPKI_29	84.870
CORE_L2MPKI_30	2.943
CORE_L2MPKI_31	2.807
CORE_L2MPKI_32	2.828
CORE_L2MPKI_33	2.813
CORE_L2MPKI_34	2.838
CORE_L2MPKI_35	2.859
CORE_L2MPKI_36	2.829
CORE_L2MPKI_37	2.774
CORE_L2MPKI_38	2.844
CORE_L2MPKI_39	2.732
CORE_L2MPKI_40	2.853
CORE_L2MPKI_41	2.952
CORE_L2MPKI_42	2.733
CORE_L2MPKI_43	3.040
CORE_L2MPKI_44	2.845
CORE_L2MPKI_45	2.800
CORE_L2MPKI_46	2.829
CORE_L2MPKI_47	2.887
CORE_L2MPKI_48	2.799
CORE_L2MPKI_49	2.939
CORE_L2MPKI_50	2.812
CORE_L2MPKI_51	2.932
CORE_L2MPKI_52	2.717
CORE_L2MPKI_53	2.787
CORE_L2MPKI_54	3.022
CORE_L2MPKI_55	2.767
CORE_L2MPKI_56	2.815
CORE_L2MPKI_57	2.984
CORE_L2MPKI_58	2.755
CORE_L2MPKI_59	2.883
Avg_MPKI_Stream1= 83.556
Avg_MPKI_Stream2= 2.847
MISSES-CORES
CORE_MISSES_0	80963
CORE_MISSES_1	88806
CORE_MISSES_2	79458
CORE_MISSES_3	88429
CORE_MISSES_4	78736
CORE_MISSES_5	86733
CORE_MISSES_6	81657
CORE_MISSES_7	91290
CORE_MISSES_8	81206
CORE_MISSES_9	92894
CORE_MISSES_10	88833
CORE_MISSES_11	91202
CORE_MISSES_12	85476
CORE_MISSES_13	91856
CORE_MISSES_14	92103
CORE_MISSES_15	97178
CORE_MISSES_16	87609
CORE_MISSES_17	94169
CORE_MISSES_18	91193
CORE_MISSES_19	94676
CORE_MISSES_20	90960
CORE_MISSES_21	89877
CORE_MISSES_22	89313
CORE_MISSES_23	98166
CORE_MISSES_24	89601
CORE_MISSES_25	94349
CORE_MISSES_26	94824
CORE_MISSES_27	91469
CORE_MISSES_28	89639
CORE_MISSES_29	89723
CORE_MISSES_30	55555
CORE_MISSES_31	56737
CORE_MISSES_32	55178
CORE_MISSES_33	52247
CORE_MISSES_34	53894
CORE_MISSES_35	56427
CORE_MISSES_36	54549
CORE_MISSES_37	53137
CORE_MISSES_38	53480
CORE_MISSES_39	56146
CORE_MISSES_40	57466
CORE_MISSES_41	54333
CORE_MISSES_42	54456
CORE_MISSES_43	53848
CORE_MISSES_44	55748
CORE_MISSES_45	53230
CORE_MISSES_46	55992
CORE_MISSES_47	56400
CORE_MISSES_48	53947
CORE_MISSES_49	52447
CORE_MISSES_50	54505
CORE_MISSES_51	54665
CORE_MISSES_52	54161
CORE_MISSES_53	51077
CORE_MISSES_54	53691
CORE_MISSES_55	54773
CORE_MISSES_56	52507
CORE_MISSES_57	53963
CORE_MISSES_58	52779
CORE_MISSES_59	53518
L2_MISSES = 4313244
L2_total_cache_accesses = 6106639
L2_total_cache_misses = 4313244
L2_total_cache_miss_rate = 0.7063
L2_total_cache_pending_hits = 68528
L2_total_cache_reservation_fails = 2113782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 511635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3944952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1912104
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3588
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 447
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7745
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1174812
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 37463
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 317557
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 151901
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22742
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4587
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 335
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 328
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19290
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20557309
icnt_total_pkts_simt_to_mem=9566917
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6314
gpu_ipc_2 =     100.6208
gpu_tot_sim_cycle_stream_1 = 5697083
gpu_tot_sim_cycle_stream_2 = 5697046
gpu_sim_insn_1 = 32082272
gpu_sim_insn_2 = 573241248
gpu_sim_cycle = 5697084
gpu_sim_insn = 605323520
gpu_ipc =     106.2515
gpu_tot_sim_cycle = 5697084
gpu_tot_sim_insn = 605323520
gpu_tot_ipc =     106.2515
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24331527
gpu_stall_icnt2sh    = 4525187
gpu_total_sim_rate=87285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9978407
	L1I_total_cache_misses = 33157
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 44313, Miss = 44313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105064
	L1D_cache_core[31]: Access = 47402, Miss = 47402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71784
	L1D_cache_core[32]: Access = 45821, Miss = 45821, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93659
	L1D_cache_core[33]: Access = 43630, Miss = 43630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119897
	L1D_cache_core[34]: Access = 44608, Miss = 44608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105163
	L1D_cache_core[35]: Access = 46427, Miss = 46427, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104483
	L1D_cache_core[36]: Access = 45223, Miss = 45223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104447
	L1D_cache_core[37]: Access = 44938, Miss = 44938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94886
	L1D_cache_core[38]: Access = 44186, Miss = 44186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104689
	L1D_cache_core[39]: Access = 48169, Miss = 48169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64750
	L1D_cache_core[40]: Access = 47260, Miss = 47260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77483
	L1D_cache_core[41]: Access = 43303, Miss = 43303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127521
	L1D_cache_core[42]: Access = 46771, Miss = 46771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88666
	L1D_cache_core[43]: Access = 41628, Miss = 41628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116355
	L1D_cache_core[44]: Access = 46095, Miss = 46095, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96731
	L1D_cache_core[45]: Access = 44608, Miss = 44608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99618
	L1D_cache_core[46]: Access = 46512, Miss = 46512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85146
	L1D_cache_core[47]: Access = 45971, Miss = 45971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100808
	L1D_cache_core[48]: Access = 45319, Miss = 45319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100420
	L1D_cache_core[49]: Access = 41931, Miss = 41931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127876
	L1D_cache_core[50]: Access = 45491, Miss = 45491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91634
	L1D_cache_core[51]: Access = 43722, Miss = 43722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109077
	L1D_cache_core[52]: Access = 46905, Miss = 46905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80896
	L1D_cache_core[53]: Access = 43163, Miss = 43163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117837
	L1D_cache_core[54]: Access = 41874, Miss = 41874, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122137
	L1D_cache_core[55]: Access = 46455, Miss = 46455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66228
	L1D_cache_core[56]: Access = 43820, Miss = 43820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98593
	L1D_cache_core[57]: Access = 42579, Miss = 42579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118234
	L1D_cache_core[58]: Access = 45121, Miss = 45121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105436
	L1D_cache_core[59]: Access = 43646, Miss = 43646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104226
	L1D_total_cache_accesses = 1350731
	L1D_total_cache_misses = 1350731
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3038276
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 849493
	L1C_total_cache_misses = 7200
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 4102290
	L1T_total_cache_misses = 1529832
	L1T_total_cache_miss_rate = 0.3729
	L1T_total_cache_pending_hits = 2572458
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1266409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2860289
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 842293
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2572458
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1529832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 177987
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9945250
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33157
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 745, 1262, 740, 1262, 745, 1262, 744, 1262, 725, 1262, 725, 1262, 721, 1262, 720, 1262, 720, 1262, 720, 1262, 744, 1262, 745, 1262, 725, 1262, 721, 1262, 701, 1262, 701, 
shader 0 total_cycles, active_cycles, idle cycles = 5697084, 15917, 5681167 
shader 1 total_cycles, active_cycles, idle cycles = 5697084, 16679, 5680404 
shader 2 total_cycles, active_cycles, idle cycles = 5697084, 15750, 5681334 
shader 3 total_cycles, active_cycles, idle cycles = 5697084, 16843, 5680241 
shader 4 total_cycles, active_cycles, idle cycles = 5697084, 15557, 5681527 
shader 5 total_cycles, active_cycles, idle cycles = 5697084, 16807, 5680277 
shader 6 total_cycles, active_cycles, idle cycles = 5697084, 15921, 5681163 
shader 7 total_cycles, active_cycles, idle cycles = 5697084, 17047, 5680036 
shader 8 total_cycles, active_cycles, idle cycles = 5697084, 16104, 5680979 
shader 9 total_cycles, active_cycles, idle cycles = 5697084, 17261, 5679823 
shader 10 total_cycles, active_cycles, idle cycles = 5697084, 16691, 5680392 
shader 11 total_cycles, active_cycles, idle cycles = 5697084, 16611, 5680472 
shader 12 total_cycles, active_cycles, idle cycles = 5697084, 16107, 5680976 
shader 13 total_cycles, active_cycles, idle cycles = 5697084, 17320, 5679764 
shader 14 total_cycles, active_cycles, idle cycles = 5697084, 17221, 5679862 
shader 15 total_cycles, active_cycles, idle cycles = 5697084, 17494, 5679590 
shader 16 total_cycles, active_cycles, idle cycles = 5697084, 16435, 5680648 
shader 17 total_cycles, active_cycles, idle cycles = 5697084, 17075, 5680008 
shader 18 total_cycles, active_cycles, idle cycles = 5697084, 16946, 5680138 
shader 19 total_cycles, active_cycles, idle cycles = 5697084, 17140, 5679944 
shader 20 total_cycles, active_cycles, idle cycles = 5697084, 16886, 5680197 
shader 21 total_cycles, active_cycles, idle cycles = 5697084, 16959, 5680125 
shader 22 total_cycles, active_cycles, idle cycles = 5697084, 16449, 5680634 
shader 23 total_cycles, active_cycles, idle cycles = 5697084, 17627, 5679456 
shader 24 total_cycles, active_cycles, idle cycles = 5697084, 16691, 5680393 
shader 25 total_cycles, active_cycles, idle cycles = 5697084, 17088, 5679995 
shader 26 total_cycles, active_cycles, idle cycles = 5697084, 17380, 5679703 
shader 27 total_cycles, active_cycles, idle cycles = 5697084, 17280, 5679804 
shader 28 total_cycles, active_cycles, idle cycles = 5697084, 17185, 5679899 
shader 29 total_cycles, active_cycles, idle cycles = 5697084, 16577, 5680506 
shader 30 total_cycles, active_cycles, idle cycles = 5697084, 298184, 5398900 
shader 31 total_cycles, active_cycles, idle cycles = 5697084, 319228, 5377856 
shader 32 total_cycles, active_cycles, idle cycles = 5697084, 308107, 5388977 
shader 33 total_cycles, active_cycles, idle cycles = 5697084, 293382, 5403701 
shader 34 total_cycles, active_cycles, idle cycles = 5697084, 299928, 5397155 
shader 35 total_cycles, active_cycles, idle cycles = 5697084, 311653, 5385431 
shader 36 total_cycles, active_cycles, idle cycles = 5697084, 304529, 5392555 
shader 37 total_cycles, active_cycles, idle cycles = 5697084, 302584, 5394500 
shader 38 total_cycles, active_cycles, idle cycles = 5697084, 296973, 5400111 
shader 39 total_cycles, active_cycles, idle cycles = 5697084, 324544, 5372540 
shader 40 total_cycles, active_cycles, idle cycles = 5697084, 318119, 5378964 
shader 41 total_cycles, active_cycles, idle cycles = 5697084, 290669, 5406414 
shader 42 total_cycles, active_cycles, idle cycles = 5697084, 314682, 5382401 
shader 43 total_cycles, active_cycles, idle cycles = 5697084, 279743, 5417341 
shader 44 total_cycles, active_cycles, idle cycles = 5697084, 309422, 5387661 
shader 45 total_cycles, active_cycles, idle cycles = 5697084, 300195, 5396888 
shader 46 total_cycles, active_cycles, idle cycles = 5697084, 312487, 5384596 
shader 47 total_cycles, active_cycles, idle cycles = 5697084, 308566, 5388518 
shader 48 total_cycles, active_cycles, idle cycles = 5697084, 304439, 5392644 
shader 49 total_cycles, active_cycles, idle cycles = 5697084, 281875, 5415209 
shader 50 total_cycles, active_cycles, idle cycles = 5697084, 306154, 5390930 
shader 51 total_cycles, active_cycles, idle cycles = 5697084, 294437, 5402646 
shader 52 total_cycles, active_cycles, idle cycles = 5697084, 314809, 5382275 
shader 53 total_cycles, active_cycles, idle cycles = 5697084, 289544, 5407539 
shader 54 total_cycles, active_cycles, idle cycles = 5697084, 280656, 5416428 
shader 55 total_cycles, active_cycles, idle cycles = 5697084, 312630, 5384454 
shader 56 total_cycles, active_cycles, idle cycles = 5697084, 294584, 5402499 
shader 57 total_cycles, active_cycles, idle cycles = 5697084, 285636, 5411448 
shader 58 total_cycles, active_cycles, idle cycles = 5697084, 302512, 5394572 
shader 59 total_cycles, active_cycles, idle cycles = 5697084, 293185, 5403899 
warps_exctd_sm 0 = 1536 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 1536 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1408 
warps_exctd_sm 7 = 1536 
warps_exctd_sm 8 = 1536 
warps_exctd_sm 9 = 1536 
warps_exctd_sm 10 = 1536 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1536 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1536 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1536 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1536 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 1536 
warps_exctd_sm 26 = 1536 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1536 
warps_exctd_sm 29 = 1536 
warps_exctd_sm 30 = 40960 
warps_exctd_sm 31 = 43232 
warps_exctd_sm 32 = 41888 
warps_exctd_sm 33 = 40672 
warps_exctd_sm 34 = 41344 
warps_exctd_sm 35 = 42176 
warps_exctd_sm 36 = 41824 
warps_exctd_sm 37 = 41696 
warps_exctd_sm 38 = 40608 
warps_exctd_sm 39 = 43712 
warps_exctd_sm 40 = 43040 
warps_exctd_sm 41 = 39872 
warps_exctd_sm 42 = 42880 
warps_exctd_sm 43 = 38368 
warps_exctd_sm 44 = 41792 
warps_exctd_sm 45 = 40960 
warps_exctd_sm 46 = 41856 
warps_exctd_sm 47 = 41888 
warps_exctd_sm 48 = 41600 
warps_exctd_sm 49 = 39104 
warps_exctd_sm 50 = 41600 
warps_exctd_sm 51 = 40064 
warps_exctd_sm 52 = 42656 
warps_exctd_sm 53 = 40160 
warps_exctd_sm 54 = 38592 
warps_exctd_sm 55 = 42816 
warps_exctd_sm 56 = 39872 
warps_exctd_sm 57 = 39264 
warps_exctd_sm 58 = 41120 
warps_exctd_sm 59 = 40448 
gpgpu_n_tot_thrd_icount = 611611232
gpgpu_n_tot_w_icount = 19112851
gpgpu_n_stall_shd_mem = 205367145
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4482997
gpgpu_n_mem_write_global = 84322
gpgpu_n_mem_texture = 1529832
gpgpu_n_mem_const = 4723
gpgpu_n_load_insn  = 43694624
gpgpu_n_store_insn = 1236064
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 19583072
gpgpu_n_const_mem_insn = 20819136
gpgpu_n_param_mem_insn = 6364640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 173816662
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:302462281	W0_Idle:94984799	W0_Scoreboard:267089965	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19113035
Warp Occupancy Distribution:
Stall:271516354	W0_Idle:68989406	W0_Scoreboard:313169	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1006111
Warp Occupancy Distribution:
Stall:30945927	W0_Idle:25995393	W0_Scoreboard:266776796	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18106924
warp_utilization0: 0.027957
warp_utilization1: 0.002943
warp_utilization2: 0.052971
traffic_breakdown_coretomem[CONST_ACC_R] = 37784 {8:4723,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10131272 {8:1266409,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7826480 {40:29773,72:12236,136:42313,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 129294176 {40:3207244,72:4162,136:5182,}
traffic_breakdown_coretomem[INST_ACC_R] = 42000 {8:5250,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12238656 {8:1529832,}
traffic_breakdown_memtocore[CONST_ACC_R] = 340056 {72:4723,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 172231624 {136:1266409,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 674576 {8:84322,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 129263720 {40:3206486,72:4162,136:5181,}
traffic_breakdown_memtocore[INST_ACC_R] = 714000 {136:5250,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 208057152 {136:1529832,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 951 
averagemflatency_1 = 974 
averagemflatency_2= 925 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 5697083 
mrq_lat_table:2064821 	73637 	138135 	258500 	610049 	1064470 	1418794 	1126409 	305553 	8088 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	39502 	40523 	55139 	219531 	867447 	2543638 	2107645 	223526 	4090 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	385273 	255987 	560071 	422683 	623465 	1234727 	1707740 	840028 	74657 	2175 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3976922 	1819929 	209870 	9860 	212 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	22127 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	9387 	2003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11         9         9        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9        13        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1209      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.168647  1.154100  1.153358  1.150875  1.157981  1.149646  1.171335  1.169963  1.148882  1.139750  1.153101  1.160718  1.170934  1.166321  1.181406  1.180435 
dram[1]:  1.152408  1.151887  1.153741  1.152016  1.149616  1.153856  1.161613  1.169958  1.142875  1.147451  1.153363  1.154740  1.161977  1.167494  1.173894  1.176091 
dram[2]:  1.147033  1.158901  1.145907  1.156301  1.152218  1.193754  1.161411  1.178018  1.135375  1.144141  1.147649  1.155394  1.168424  1.182696  1.165372  1.187669 
dram[3]:  1.144186  1.152262  1.150976  1.156389  1.146341  1.159264  1.159082  1.174774  1.139190  1.147135  1.153459  1.150623  1.162407  1.164535  1.176083  1.183560 
dram[4]:  1.154654  1.153875  1.154655  1.149003  1.152973  1.159743  1.173905  1.165023  1.137698  1.138514  1.184382  1.154257  1.163244  1.161856  1.177496  1.187068 
dram[5]:  1.148636  1.154669  1.154181  1.152958  1.152344  1.157166  1.162294  1.168666  1.141180  1.145415  1.149563  1.148822  1.163924  1.163497  1.169899  1.185094 
average row locality = 7068456/6096338 = 1.159459
average row locality_1 = 5385792/4715572 = 1.142129
average row locality_2 = 1682664/1380766 = 1.218645
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     48254     45194     44928     43657     46916     44349     46839     45125     45877     42955     44320     43729     46497     44364     47243     45673 
dram[1]:     45056     43162     44469     43114     44416     44342     44876     45026     44025     43610     43090     42744     44380     44221     45501     45719 
dram[2]:     45489     46774     43584     45697     45644     49994     44638     47502     43646     44426     43187     44744     45553     47086     44799     48012 
dram[3]:     42996     44197     44371     44212     44011     46021     44424     46051     42892     43591     43547     43024     44526     43989     45959     46207 
dram[4]:     46506     44829     46128     43826     45893     46028     47064     44642     44105     43186     48152     43831     45470     44370     47428     46886 
dram[5]:     44564     44245     44753     44216     44476     45209     44655     45263     44149     43038     43235     42192     45034     43673     45037     46519 
total reads: 4313066
bank skew: 49994/42192 = 1.18
chip skew: 730775/707751 = 1.03
number of total write accesses:
dram[0]:     30231     27422     26558     25430     28988     26821     30702     29184     31460     28578     30409     29771     31522     29345     30770     29189 
dram[1]:     27149     25464     26118     24773     26682     26784     28754     28988     29649     29252     29114     28806     29384     29198     29107     29219 
dram[2]:     27413     28711     25332     27239     27947     32190     28663     31405     29261     30045     29257     30800     30564     32034     28441     31431 
dram[3]:     25267     26318     26051     25827     26451     28340     28400     30026     28509     29197     29595     29043     29560     28940     29483     29646 
dram[4]:     28596     26959     27569     25506     28130     28513     30949     28717     29703     28900     34206     29884     30441     29337     30861     30296 
dram[5]:     26764     26333     26393     25872     26772     27609     28617     29258     29733     28729     29254     28217     30003     28641     28545     29967 
total reads: 2755481
bank skew: 34206/24773 = 1.38
chip skew: 470733/448441 = 1.05
average mf latency per bank:
dram[0]:       1017       915       985       890       889       799       803       716       749       655       791       711       873       786       973       882
dram[1]:        862       882       844       867       769       770       679       684       618       628       657       660       740       740       829       840
dram[2]:        941      1149       925      1097       827      1348       750       919       689       840       727       877       823      1011       921      1096
dram[3]:        868       879       834       865       755       796       673       690       613       637       655       666       723       748       832       860
dram[4]:       1047       981      1005       943       923       857       833       762       770       699       860       748       896       840       999       940
dram[5]:        856       868       836       844       747       775       669       688       620       635       654       653       730       737       824       842
maximum mf latency per bank:
dram[0]:       7824      7236      8854      8862      8554     10170      8547      7165     10280      8745      7174      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      6944      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8390      8053      7924     10502      7130      7885      9987      6155      6874
dram[3]:       8080      8340      8682      7034      9689      9569      7607      6679      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       8400     10682      7005      6415      8241      8292      9643      8260      8211      8078      9136      8185      7988      9915      6859      7871
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      6895      6818

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3086455 n_act=1026732 n_pre=1026719 n_req=734982 n_req_1=454101 n_req_2=280881 n_req_3=0 n_rd=1451816 n_write=928428 bw_util=0.3898 bw_util_1=0.2415 bw_util_2=0.1483 bw_util_3=0 blp=10.744343 blp_1= 4.023834 blp_2= 2.672789 blp_3= -nan
 n_activity=7510092 dram_eff=0.3903 dram_eff_1=0.2419 dram_eff_2=0.1485 dram_eff_3=0
bk0: 96504a 2653749i bk1: 90388a 2874010i bk2: 89854a 2861036i bk3: 87314a 2913850i bk4: 93830a 2366182i bk5: 88698a 2573341i bk6: 93674a 2076894i bk7: 90250a 2202543i bk8: 91754a 2613446i bk9: 85908a 2845251i bk10: 88640a 2531051i bk11: 87456a 2507814i bk12: 92990a 2151702i bk13: 88726a 2338926i bk14: 94484a 2031881i bk15: 91346a 2165256i 
bw_dist = 0.242	0.148	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0449
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3214898 n_act=998630 n_pre=998617 n_req=716664 n_req_1=436291 n_req_2=280373 n_req_3=0 n_rd=1415479 n_write=892526 bw_util=0.38 bw_util_1=0.2321 bw_util_2=0.148 bw_util_3=0 blp=10.300650 blp_1= 3.917094 blp_2= 2.642836 blp_3= -nan
 n_activity=7479620 dram_eff=0.3821 dram_eff_1=0.2333 dram_eff_2=0.1488 dram_eff_3=0
bk0: 90110a 3107255i bk1: 86324a 3196481i bk2: 88938a 3021476i bk3: 86226a 3107009i bk4: 88831a 2784515i bk5: 88684a 2688582i bk6: 89752a 2441947i bk7: 90044a 2321147i bk8: 88049a 2917284i bk9: 87220a 2848483i bk10: 86180a 2778587i bk11: 85486a 2712039i bk12: 88755a 2520673i bk13: 88442a 2446507i bk14: 91002a 2366388i bk15: 91436a 2269783i 
bw_dist = 0.232	0.148	0.000	0.615	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8229
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3052928 n_act=1034295 n_pre=1034280 n_req=739869 n_req_1=458434 n_req_2=281435 n_req_3=0 n_rd=1461528 n_write=937119 bw_util=0.3924 bw_util_1=0.2438 bw_util_2=0.1485 bw_util_3=0 blp=10.863202 blp_1= 4.056520 blp_2= 2.680530 blp_3= -nan
 n_activity=7514407 dram_eff=0.3927 dram_eff_1=0.244 dram_eff_2=0.1487 dram_eff_3=0
bk0: 90978a 2965081i bk1: 93548a 2714142i bk2: 87168a 3006944i bk3: 91394a 2689024i bk4: 91288a 2511984i bk5: 99988a 1875665i bk6: 89272a 2283291i bk7: 95002a 1841139i bk8: 87292a 2855162i bk9: 88852a 2648741i bk10: 86364a 2648302i bk11: 89486a 2351292i bk12: 91106a 2249588i bk13: 94172a 1954779i bk14: 89598a 2295013i bk15: 96020a 1841807i 
bw_dist = 0.244	0.149	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4095
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3198034 n_act=1002561 n_pre=1002545 n_req=718934 n_req_1=438532 n_req_2=280402 n_req_3=0 n_rd=1420010 n_write=897000 bw_util=0.3813 bw_util_1=0.2333 bw_util_2=0.148 bw_util_3=0 blp=10.348109 blp_1= 3.927668 blp_2= 2.644569 blp_3= -nan
 n_activity=7484936 dram_eff=0.3831 dram_eff_1=0.2343 dram_eff_2=0.1487 dram_eff_3=0
bk0: 85990a 3333749i bk1: 88392a 3100734i bk2: 88738a 3028289i bk3: 88424a 2958856i bk4: 88020a 2817546i bk5: 92042a 2494748i bk6: 88838a 2475256i bk7: 92100a 2180188i bk8: 85784a 3008446i bk9: 87182a 2825246i bk10: 87094a 2704946i bk11: 86048a 2669237i bk12: 89050a 2481429i bk13: 87978a 2495612i bk14: 91916a 2289061i bk15: 92414a 2220603i 
bw_dist = 0.233	0.148	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9933
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3068518 n_act=1031099 n_pre=1031088 n_req=737482 n_req_1=456272 n_req_2=281210 n_req_3=0 n_rd=1456654 n_write=932791 bw_util=0.3911 bw_util_1=0.2427 bw_util_2=0.1484 bw_util_3=0 blp=10.812254 blp_1= 4.047229 blp_2= 2.685827 blp_3= -nan
 n_activity=7510019 dram_eff=0.3916 dram_eff_1=0.243 dram_eff_2=0.1486 dram_eff_3=0
bk0: 93012a 2844027i bk1: 89654a 2936073i bk2: 92254a 2732404i bk3: 87650a 2896393i bk4: 91782a 2481702i bk5: 92054a 2336696i bk6: 94128a 2026160i bk7: 89284a 2209625i bk8: 88206a 2820390i bk9: 86370a 2791972i bk10: 96300a 2062234i bk11: 87656a 2463873i bk12: 90940a 2256732i bk13: 88740a 2314802i bk14: 94854a 2003415i bk15: 93770a 2002481i 
bw_dist = 0.243	0.148	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2359
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7520150 n_nop=3196667 n_act=1002999 n_pre=1002985 n_req=719212 n_req_1=438580 n_req_2=280632 n_req_3=0 n_rd=1420476 n_write=897023 bw_util=0.3814 bw_util_1=0.2333 bw_util_2=0.1481 bw_util_3=0 blp=10.357380 blp_1= 3.933827 blp_2= 2.637180 blp_3= -nan
 n_activity=7486333 dram_eff=0.3831 dram_eff_1=0.2343 dram_eff_2=0.1488 dram_eff_3=0
bk0: 89126a 3145307i bk1: 88490a 3081458i bk2: 89506a 2975697i bk3: 88428a 2957156i bk4: 88946a 2750188i bk5: 90416a 2555301i bk6: 89306a 2440289i bk7: 90524a 2270820i bk8: 88296a 2878598i bk9: 86072a 2893318i bk10: 86468a 2748750i bk11: 84384a 2774299i bk12: 90066a 2415084i bk13: 87338a 2519732i bk14: 90072a 2422992i bk15: 93038a 2173032i 
bw_dist = 0.233	0.148	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 518879, Miss = 370895, Miss_rate = 0.715, Pending_hits = 6496, Reservation_fails = 229525
L2_cache_bank[1]: Access = 495910, Miss = 355059, Miss_rate = 0.716, Pending_hits = 5630, Reservation_fails = 145995
L2_cache_bank[2]: Access = 505100, Miss = 355828, Miss_rate = 0.704, Pending_hits = 5169, Reservation_fails = 166634
L2_cache_bank[3]: Access = 496491, Miss = 351953, Miss_rate = 0.709, Pending_hits = 5175, Reservation_fails = 181438
L2_cache_bank[4]: Access = 498306, Miss = 356554, Miss_rate = 0.716, Pending_hits = 5471, Reservation_fails = 125541
L2_cache_bank[5]: Access = 543538, Miss = 374250, Miss_rate = 0.689, Pending_hits = 6663, Reservation_fails = 260071
L2_cache_bank[6]: Access = 498536, Miss = 352741, Miss_rate = 0.708, Pending_hits = 5127, Reservation_fails = 137520
L2_cache_bank[7]: Access = 512022, Miss = 357307, Miss_rate = 0.698, Pending_hits = 5390, Reservation_fails = 175920
L2_cache_bank[8]: Access = 518984, Miss = 370759, Miss_rate = 0.714, Pending_hits = 6730, Reservation_fails = 209778
L2_cache_bank[9]: Access = 506424, Miss = 357611, Miss_rate = 0.706, Pending_hits = 5810, Reservation_fails = 145073
L2_cache_bank[10]: Access = 502881, Miss = 355918, Miss_rate = 0.708, Pending_hits = 5288, Reservation_fails = 151637
L2_cache_bank[11]: Access = 509568, Miss = 354369, Miss_rate = 0.695, Pending_hits = 5579, Reservation_fails = 184650
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 518879, Miss = 370895 (0.715), PendingHit = 6496 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 495910, Miss = 355059 (0.716), PendingHit = 5630 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 505100, Miss = 355828 (0.704), PendingHit = 5169 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 496491, Miss = 351953 (0.709), PendingHit = 5175 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 498306, Miss = 356554 (0.716), PendingHit = 5471 (0.011)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 543538, Miss = 374250 (0.689), PendingHit = 6663 (0.0123)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 498536, Miss = 352741 (0.708), PendingHit = 5127 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 512022, Miss = 357307 (0.698), PendingHit = 5390 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 518984, Miss = 370759 (0.714), PendingHit = 6730 (0.013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 506424, Miss = 357611 (0.706), PendingHit = 5810 (0.0115)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 502881, Miss = 355918 (0.708), PendingHit = 5288 (0.0105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 509568, Miss = 354369 (0.695), PendingHit = 5579 (0.0109)
L2 Cache Total Miss Rate = 0.706
Stream 1: L2 Cache Miss Rate = 0.833
Stream 2: L2 Cache Miss Rate = 0.565
Stream 1: Accesses  = 3220093
Stream 1: Misses  = 2682388
Stream 2: Accesses  = 2886546
Stream 2: Misses  = 1630856
Stream 1+2: Accesses  = 6106639
Stream 1+2: Misses  = 4313244
Total Accesses  = 6106639
MPKI-CORES
CORE_L2MPKI_0	79.773
CORE_L2MPKI_1	83.487
CORE_L2MPKI_2	79.124
CORE_L2MPKI_3	82.323
CORE_L2MPKI_4	79.386
CORE_L2MPKI_5	80.917
CORE_L2MPKI_6	80.432
CORE_L2MPKI_7	83.963
CORE_L2MPKI_8	79.075
CORE_L2MPKI_9	84.378
CORE_L2MPKI_10	83.452
CORE_L2MPKI_11	86.094
CORE_L2MPKI_12	83.220
CORE_L2MPKI_13	83.147
CORE_L2MPKI_14	83.854
CORE_L2MPKI_15	87.090
CORE_L2MPKI_16	83.589
CORE_L2MPKI_17	86.468
CORE_L2MPKI_18	84.378
CORE_L2MPKI_19	86.606
CORE_L2MPKI_20	84.460
CORE_L2MPKI_21	83.096
CORE_L2MPKI_22	85.142
CORE_L2MPKI_23	87.309
CORE_L2MPKI_24	84.176
CORE_L2MPKI_25	86.568
CORE_L2MPKI_26	85.537
CORE_L2MPKI_27	82.992
CORE_L2MPKI_28	81.780
CORE_L2MPKI_29	84.870
CORE_L2MPKI_30	2.943
CORE_L2MPKI_31	2.807
CORE_L2MPKI_32	2.828
CORE_L2MPKI_33	2.813
CORE_L2MPKI_34	2.838
CORE_L2MPKI_35	2.859
CORE_L2MPKI_36	2.829
CORE_L2MPKI_37	2.774
CORE_L2MPKI_38	2.844
CORE_L2MPKI_39	2.732
CORE_L2MPKI_40	2.853
CORE_L2MPKI_41	2.952
CORE_L2MPKI_42	2.733
CORE_L2MPKI_43	3.040
CORE_L2MPKI_44	2.845
CORE_L2MPKI_45	2.800
CORE_L2MPKI_46	2.829
CORE_L2MPKI_47	2.887
CORE_L2MPKI_48	2.799
CORE_L2MPKI_49	2.939
CORE_L2MPKI_50	2.812
CORE_L2MPKI_51	2.932
CORE_L2MPKI_52	2.717
CORE_L2MPKI_53	2.787
CORE_L2MPKI_54	3.022
CORE_L2MPKI_55	2.767
CORE_L2MPKI_56	2.815
CORE_L2MPKI_57	2.984
CORE_L2MPKI_58	2.755
CORE_L2MPKI_59	2.883
Avg_MPKI_Stream1= 83.556
Avg_MPKI_Stream2= 2.847
MISSES-CORES
CORE_MISSES_0	80963
CORE_MISSES_1	88806
CORE_MISSES_2	79458
CORE_MISSES_3	88429
CORE_MISSES_4	78736
CORE_MISSES_5	86733
CORE_MISSES_6	81657
CORE_MISSES_7	91290
CORE_MISSES_8	81206
CORE_MISSES_9	92894
CORE_MISSES_10	88833
CORE_MISSES_11	91202
CORE_MISSES_12	85476
CORE_MISSES_13	91856
CORE_MISSES_14	92103
CORE_MISSES_15	97178
CORE_MISSES_16	87609
CORE_MISSES_17	94169
CORE_MISSES_18	91193
CORE_MISSES_19	94676
CORE_MISSES_20	90960
CORE_MISSES_21	89877
CORE_MISSES_22	89313
CORE_MISSES_23	98166
CORE_MISSES_24	89601
CORE_MISSES_25	94349
CORE_MISSES_26	94824
CORE_MISSES_27	91469
CORE_MISSES_28	89639
CORE_MISSES_29	89723
CORE_MISSES_30	55555
CORE_MISSES_31	56737
CORE_MISSES_32	55178
CORE_MISSES_33	52247
CORE_MISSES_34	53894
CORE_MISSES_35	56427
CORE_MISSES_36	54549
CORE_MISSES_37	53137
CORE_MISSES_38	53480
CORE_MISSES_39	56146
CORE_MISSES_40	57466
CORE_MISSES_41	54333
CORE_MISSES_42	54456
CORE_MISSES_43	53848
CORE_MISSES_44	55748
CORE_MISSES_45	53230
CORE_MISSES_46	55992
CORE_MISSES_47	56400
CORE_MISSES_48	53947
CORE_MISSES_49	52447
CORE_MISSES_50	54505
CORE_MISSES_51	54665
CORE_MISSES_52	54161
CORE_MISSES_53	51077
CORE_MISSES_54	53691
CORE_MISSES_55	54773
CORE_MISSES_56	52507
CORE_MISSES_57	53963
CORE_MISSES_58	52779
CORE_MISSES_59	53518
L2_MISSES = 4313244
L2_total_cache_accesses = 6106639
L2_total_cache_misses = 4313244
L2_total_cache_miss_rate = 0.7063
L2_total_cache_pending_hits = 68528
L2_total_cache_reservation_fails = 2113782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 511635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3944952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1912104
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3588
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 447
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7745
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1174812
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 37463
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 317557
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 151901
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22742
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4587
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 335
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 328
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19290
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20557309
icnt_total_pkts_simt_to_mem=9566917
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6190
gpu_ipc_2 =     100.3186
gpu_tot_sim_cycle_stream_1 = 6014994
gpu_tot_sim_cycle_stream_2 = 6014955
gpu_sim_insn_1 = 33797952
gpu_sim_insn_2 = 603411840
gpu_sim_cycle = 6014995
gpu_sim_insn = 637209792
gpu_ipc =     105.9369
gpu_tot_sim_cycle = 6014995
gpu_tot_sim_insn = 637209792
gpu_tot_ipc =     105.9369
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26079024
gpu_stall_icnt2sh    = 4706937
gpu_total_sim_rate=87253

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10504011
	L1I_total_cache_misses = 34898
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 46895, Miss = 46895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108757
	L1D_cache_core[31]: Access = 49033, Miss = 49033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82317
	L1D_cache_core[32]: Access = 47899, Miss = 47899, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106608
	L1D_cache_core[33]: Access = 45866, Miss = 45866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125391
	L1D_cache_core[34]: Access = 47377, Miss = 47377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106524
	L1D_cache_core[35]: Access = 48504, Miss = 48504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112012
	L1D_cache_core[36]: Access = 47617, Miss = 47617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109943
	L1D_cache_core[37]: Access = 46350, Miss = 46350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107159
	L1D_cache_core[38]: Access = 46813, Miss = 46813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105525
	L1D_cache_core[39]: Access = 50246, Miss = 50246, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70803
	L1D_cache_core[40]: Access = 49574, Miss = 49574, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80971
	L1D_cache_core[41]: Access = 45385, Miss = 45385, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135445
	L1D_cache_core[42]: Access = 49702, Miss = 49702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90373
	L1D_cache_core[43]: Access = 44092, Miss = 44092, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119897
	L1D_cache_core[44]: Access = 48592, Miss = 48592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100971
	L1D_cache_core[45]: Access = 47087, Miss = 47087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 103322
	L1D_cache_core[46]: Access = 49161, Miss = 49161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87180
	L1D_cache_core[47]: Access = 48308, Miss = 48308, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107581
	L1D_cache_core[48]: Access = 47289, Miss = 47289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107991
	L1D_cache_core[49]: Access = 44395, Miss = 44395, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131593
	L1D_cache_core[50]: Access = 48361, Miss = 48361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94109
	L1D_cache_core[51]: Access = 46156, Miss = 46156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115790
	L1D_cache_core[52]: Access = 49407, Miss = 49407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86718
	L1D_cache_core[53]: Access = 45399, Miss = 45399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122755
	L1D_cache_core[54]: Access = 44504, Miss = 44504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125517
	L1D_cache_core[55]: Access = 48693, Miss = 48693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72196
	L1D_cache_core[56]: Access = 45917, Miss = 45917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105610
	L1D_cache_core[57]: Access = 45062, Miss = 45062, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122646
	L1D_cache_core[58]: Access = 48230, Miss = 48230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106517
	L1D_cache_core[59]: Access = 45866, Miss = 45866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111371
	L1D_total_cache_accesses = 1421620
	L1D_total_cache_misses = 1421620
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3198124
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 893900
	L1C_total_cache_misses = 7260
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 4318200
	L1T_total_cache_misses = 1609537
	L1T_total_cache_miss_rate = 0.3727
	L1T_total_cache_pending_hits = 2708663
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1332860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3008913
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 886640
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7260
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2708663
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1609537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 88760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 189211
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10469113
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 34898
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 858, 1262, 853, 1262, 858, 1262, 854, 1262, 835, 1262, 835, 1262, 834, 1262, 821, 1262, 821, 1262, 834, 1262, 858, 1262, 858, 1262, 834, 1262, 834, 1262, 815, 1262, 802, 
shader 0 total_cycles, active_cycles, idle cycles = 6014995, 16798, 5998197 
shader 1 total_cycles, active_cycles, idle cycles = 6014995, 17543, 5997452 
shader 2 total_cycles, active_cycles, idle cycles = 6014995, 16685, 5998309 
shader 3 total_cycles, active_cycles, idle cycles = 6014995, 17774, 5997221 
shader 4 total_cycles, active_cycles, idle cycles = 6014995, 16507, 5998487 
shader 5 total_cycles, active_cycles, idle cycles = 6014995, 17712, 5997283 
shader 6 total_cycles, active_cycles, idle cycles = 6014995, 16789, 5998205 
shader 7 total_cycles, active_cycles, idle cycles = 6014995, 17939, 5997056 
shader 8 total_cycles, active_cycles, idle cycles = 6014995, 17012, 5997983 
shader 9 total_cycles, active_cycles, idle cycles = 6014995, 18192, 5996803 
shader 10 total_cycles, active_cycles, idle cycles = 6014995, 17588, 5997406 
shader 11 total_cycles, active_cycles, idle cycles = 6014995, 17485, 5997510 
shader 12 total_cycles, active_cycles, idle cycles = 6014995, 16981, 5998013 
shader 13 total_cycles, active_cycles, idle cycles = 6014995, 18144, 5996850 
shader 14 total_cycles, active_cycles, idle cycles = 6014995, 18138, 5996857 
shader 15 total_cycles, active_cycles, idle cycles = 6014995, 18396, 5996598 
shader 16 total_cycles, active_cycles, idle cycles = 6014995, 17325, 5997669 
shader 17 total_cycles, active_cycles, idle cycles = 6014995, 17957, 5997038 
shader 18 total_cycles, active_cycles, idle cycles = 6014995, 17849, 5997146 
shader 19 total_cycles, active_cycles, idle cycles = 6014995, 18042, 5996952 
shader 20 total_cycles, active_cycles, idle cycles = 6014995, 17743, 5997252 
shader 21 total_cycles, active_cycles, idle cycles = 6014995, 17809, 5997185 
shader 22 total_cycles, active_cycles, idle cycles = 6014995, 17403, 5997591 
shader 23 total_cycles, active_cycles, idle cycles = 6014995, 18541, 5996453 
shader 24 total_cycles, active_cycles, idle cycles = 6014995, 17539, 5997455 
shader 25 total_cycles, active_cycles, idle cycles = 6014995, 17987, 5997007 
shader 26 total_cycles, active_cycles, idle cycles = 6014995, 18283, 5996712 
shader 27 total_cycles, active_cycles, idle cycles = 6014995, 18121, 5996873 
shader 28 total_cycles, active_cycles, idle cycles = 6014995, 18061, 5996934 
shader 29 total_cycles, active_cycles, idle cycles = 6014995, 17510, 5997484 
shader 30 total_cycles, active_cycles, idle cycles = 6014995, 315631, 5699363 
shader 31 total_cycles, active_cycles, idle cycles = 6014995, 330128, 5684867 
shader 32 total_cycles, active_cycles, idle cycles = 6014995, 321932, 5693063 
shader 33 total_cycles, active_cycles, idle cycles = 6014995, 308518, 5706476 
shader 34 total_cycles, active_cycles, idle cycles = 6014995, 318638, 5696356 
shader 35 total_cycles, active_cycles, idle cycles = 6014995, 325709, 5689286 
shader 36 total_cycles, active_cycles, idle cycles = 6014995, 320672, 5694322 
shader 37 total_cycles, active_cycles, idle cycles = 6014995, 311808, 5703187 
shader 38 total_cycles, active_cycles, idle cycles = 6014995, 314635, 5700359 
shader 39 total_cycles, active_cycles, idle cycles = 6014995, 338600, 5676395 
shader 40 total_cycles, active_cycles, idle cycles = 6014995, 333722, 5681273 
shader 41 total_cycles, active_cycles, idle cycles = 6014995, 304536, 5710458 
shader 42 total_cycles, active_cycles, idle cycles = 6014995, 334331, 5680663 
shader 43 total_cycles, active_cycles, idle cycles = 6014995, 296312, 5718683 
shader 44 total_cycles, active_cycles, idle cycles = 6014995, 326221, 5688774 
shader 45 total_cycles, active_cycles, idle cycles = 6014995, 316973, 5698021 
shader 46 total_cycles, active_cycles, idle cycles = 6014995, 330352, 5684642 
shader 47 total_cycles, active_cycles, idle cycles = 6014995, 324297, 5690698 
shader 48 total_cycles, active_cycles, idle cycles = 6014995, 317751, 5697244 
shader 49 total_cycles, active_cycles, idle cycles = 6014995, 298450, 5716544 
shader 50 total_cycles, active_cycles, idle cycles = 6014995, 325438, 5689557 
shader 51 total_cycles, active_cycles, idle cycles = 6014995, 310682, 5704312 
shader 52 total_cycles, active_cycles, idle cycles = 6014995, 331688, 5683306 
shader 53 total_cycles, active_cycles, idle cycles = 6014995, 304680, 5710314 
shader 54 total_cycles, active_cycles, idle cycles = 6014995, 298257, 5716737 
shader 55 total_cycles, active_cycles, idle cycles = 6014995, 327766, 5687229 
shader 56 total_cycles, active_cycles, idle cycles = 6014995, 308707, 5706287 
shader 57 total_cycles, active_cycles, idle cycles = 6014995, 302333, 5712662 
shader 58 total_cycles, active_cycles, idle cycles = 6014995, 323283, 5691712 
shader 59 total_cycles, active_cycles, idle cycles = 6014995, 307902, 5707092 
warps_exctd_sm 0 = 1536 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 1536 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1536 
warps_exctd_sm 7 = 1536 
warps_exctd_sm 8 = 1536 
warps_exctd_sm 9 = 1536 
warps_exctd_sm 10 = 1536 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1536 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1536 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1536 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1536 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 1536 
warps_exctd_sm 26 = 1536 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1536 
warps_exctd_sm 29 = 1536 
warps_exctd_sm 30 = 43392 
warps_exctd_sm 31 = 44800 
warps_exctd_sm 32 = 43744 
warps_exctd_sm 33 = 42720 
warps_exctd_sm 34 = 43808 
warps_exctd_sm 35 = 44224 
warps_exctd_sm 36 = 44096 
warps_exctd_sm 37 = 43008 
warps_exctd_sm 38 = 42912 
warps_exctd_sm 39 = 45760 
warps_exctd_sm 40 = 45184 
warps_exctd_sm 41 = 41920 
warps_exctd_sm 42 = 45440 
warps_exctd_sm 43 = 40672 
warps_exctd_sm 44 = 44096 
warps_exctd_sm 45 = 43232 
warps_exctd_sm 46 = 44160 
warps_exctd_sm 47 = 44064 
warps_exctd_sm 48 = 43392 
warps_exctd_sm 49 = 41376 
warps_exctd_sm 50 = 44096 
warps_exctd_sm 51 = 42368 
warps_exctd_sm 52 = 44960 
warps_exctd_sm 53 = 42208 
warps_exctd_sm 54 = 40864 
warps_exctd_sm 55 = 44864 
warps_exctd_sm 56 = 41856 
warps_exctd_sm 57 = 41536 
warps_exctd_sm 58 = 43872 
warps_exctd_sm 59 = 42496 
gpgpu_n_tot_thrd_icount = 643822912
gpgpu_n_tot_w_icount = 20119466
gpgpu_n_stall_shd_mem = 216815960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4729151
gpgpu_n_mem_write_global = 88760
gpgpu_n_mem_texture = 1609537
gpgpu_n_mem_const = 4762
gpgpu_n_load_insn  = 46001024
gpgpu_n_store_insn = 1301120
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 20613760
gpgpu_n_const_mem_insn = 21914880
gpgpu_n_param_mem_insn = 6689920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 183510621
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:313722317	W0_Idle:106059327	W0_Scoreboard:281898114	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20119642
Warp Occupancy Distribution:
Stall:281027469	W0_Idle:78498844	W0_Scoreboard:313665	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1059722
Warp Occupancy Distribution:
Stall:32694848	W0_Idle:27560483	W0_Scoreboard:281584449	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19059920
warp_utilization0: 0.027874
warp_utilization1: 0.002936
warp_utilization2: 0.052812
traffic_breakdown_coretomem[CONST_ACC_R] = 38096 {8:4762,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10662880 {8:1332860,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8238400 {40:31340,72:12880,136:44540,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 136496888 {40:3386747,72:4234,136:5310,}
traffic_breakdown_coretomem[INST_ACC_R] = 44160 {8:5520,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12876296 {8:1609537,}
traffic_breakdown_memtocore[CONST_ACC_R] = 342864 {72:4762,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181268960 {136:1332860,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 710080 {8:88760,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 136472808 {40:3386145,72:4234,136:5310,}
traffic_breakdown_memtocore[INST_ACC_R] = 750720 {136:5520,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 218897032 {136:1609537,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 954 
averagemflatency_1 = 978 
averagemflatency_2= 928 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 6014994 
mrq_lat_table:2177786 	77665 	146042 	273242 	644379 	1125823 	1501705 	1192795 	323726 	8522 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	40805 	41989 	57553 	227270 	900413 	2681044 	2243168 	235029 	4259 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	399818 	265539 	581458 	445579 	660275 	1309712 	1809542 	885358 	77873 	2269 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4207014 	1909486 	216042 	10092 	214 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	26565 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	9718 	2307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        11        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11        10        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9        13        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1328      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.166963  1.153589  1.152246  1.150003  1.158575  1.150099  1.170985  1.169519  1.148580  1.139962  1.154071  1.160752  1.171698  1.167702  1.181028  1.179917 
dram[1]:  1.152102  1.151194  1.152979  1.151526  1.150595  1.154141  1.162245  1.170729  1.142640  1.147135  1.153768  1.155064  1.164538  1.167403  1.173821  1.175492 
dram[2]:  1.147168  1.157844  1.145895  1.155328  1.151663  1.192821  1.162395  1.177371  1.135839  1.144713  1.148382  1.156288  1.168672  1.182500  1.165478  1.186609 
dram[3]:  1.144071  1.151848  1.151521  1.155702  1.146168  1.159090  1.159362  1.174862  1.139738  1.147327  1.153278  1.150882  1.163687  1.165334  1.176088  1.183145 
dram[4]:  1.154270  1.153307  1.153690  1.149141  1.154031  1.160034  1.173805  1.165129  1.137445  1.138402  1.184056  1.154770  1.163818  1.163276  1.177201  1.186559 
dram[5]:  1.148523  1.153756  1.153030  1.152771  1.152307  1.157432  1.162470  1.169438  1.141338  1.146220  1.149413  1.149765  1.165225  1.164407  1.169513  1.184306 
average row locality = 7471685/6443974 = 1.159484
average row locality_1 = 5699945/4989948 = 1.142285
average row locality_2 = 1771740/1454026 = 1.218506
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     50903     47692     47321     46083     49308     46711     49301     47467     48426     45399     46999     46382     49153     47065     50001     48328 
dram[1]:     47691     45622     46878     45584     46789     46654     47195     47500     46625     46178     45650     45305     47166     46831     48135     48272 
dram[2]:     48044     49407     46069     48135     47923     52545     47125     49847     46236     46953     45870     47371     48122     49771     47399     50591 
dram[3]:     45456     46684     47022     46550     46320     48419     46858     48535     45354     46113     46202     45551     47155     46528     48600     48795 
dram[4]:     49162     47293     48665     46352     48359     48387     49452     47015     46526     45636     50940     46482     48109     47004     50057     49579 
dram[5]:     47130     46832     47253     46678     46770     47583     47000     47757     46643     45574     45818     44728     47706     46243     47585     49128 
total reads: 4555610
bank skew: 52545/44728 = 1.17
chip skew: 771408/748075 = 1.03
number of total write accesses:
dram[0]:     31859     28920     28014     26933     30702     28494     32506     30844     33262     30258     32213     31559     33242     31129     32524     30868 
dram[1]:     28774     26933     27601     26315     28369     28409     30386     30790     31479     31054     30816     30488     31239     30909     30754     30784 
dram[2]:     28970     30358     26881     28759     29540     34055     30473     33087     31101     31817     31068     32547     32217     33814     30026     33021 
dram[3]:     26744     27821     27767     27268     28068     30035     30148     31842     30231     30963     31364     30690     31275     30563     31108     31272 
dram[4]:     30248     28434     29171     27108     29928     30196     32658     30426     31389     30584     36126     31644     32164     31056     32506     31991 
dram[5]:     28359     27921     27960     27406     28381     29289     30275     31076     31478     30481     30996     29886     31756     30290     30087     31555 
total reads: 2916145
bank skew: 36126/26315 = 1.37
chip skew: 497734/475100 = 1.05
average mf latency per bank:
dram[0]:       1014       911       977       881       883       793       802       715       755       664       799       719       886       799       980       888
dram[1]:        862       879       841       858       766       764       680       683       627       635       670       670       758       754       839       844
dram[2]:        940      1135       919      1083       823      1318       750       911       697       840       738       882       838      1015       927      1093
dram[3]:        864       873       826       855       748       787       671       687       618       640       661       672       736       760       835       862
dram[4]:       1041       977       995       933       914       850       831       759       774       707       864       755       907       853      1002       942
dram[5]:        851       865       827       837       740       768       668       686       623       640       660       663       742       752       827       847
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      7165     10280      8745      7174      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8390      8053      7924     10502      7130      7885      9987      6155      6874
dram[3]:       8080      8340      8682      7034      9689      9569      7607      8354      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       8400     10682      7005      6415      8241      8292      9643      8260      8211      8078      9136      8185      7988      9915      6859      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      6895      6818

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3254601 n_act=1085022 n_pre=1085008 n_req=776074 n_req_1=480288 n_req_2=295786 n_req_3=0 n_rd=1533057 n_write=982105 bw_util=0.3898 bw_util_1=0.242 bw_util_2=0.1479 bw_util_3=0 blp=10.763344 blp_1= 4.032672 blp_2= 2.670934 blp_3= -nan
 n_activity=7929074 dram_eff=0.3904 dram_eff_1=0.2423 dram_eff_2=0.1481 dram_eff_3=0
bk0: 101805a 2804380i bk1: 95382a 3035480i bk2: 94642a 3027806i bk3: 92164a 3066069i bk4: 98616a 2500595i bk5: 93422a 2705295i bk6: 98600a 2185474i bk7: 94932a 2323363i bk8: 96849a 2755248i bk9: 90798a 2988396i bk10: 93998a 2649864i bk11: 92764a 2622127i bk12: 98304a 2268359i bk13: 94130a 2443037i bk14: 99995a 2126753i bk15: 96656a 2267604i 
bw_dist = 0.242	0.148	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0741
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3385393 n_act=1056346 n_pre=1056335 n_req=757464 n_req_1=462201 n_req_2=295263 n_req_3=0 n_rd=1496112 n_write=945607 bw_util=0.3804 bw_util_1=0.2328 bw_util_2=0.1476 bw_util_3=0 blp=10.333845 blp_1= 3.928497 blp_2= 2.640524 blp_3= -nan
 n_activity=7899004 dram_eff=0.3824 dram_eff_1=0.234 dram_eff_2=0.1484 dram_eff_3=0
bk0: 95380a 3261307i bk1: 91242a 3364392i bk2: 93756a 3184825i bk3: 91168a 3254655i bk4: 93576a 2921095i bk5: 93306a 2824399i bk6: 94388a 2576672i bk7: 94998a 2429889i bk8: 93248a 3052771i bk9: 92356a 2975608i bk10: 91298a 2916170i bk11: 90608a 2840725i bk12: 94324a 2623673i bk13: 93658a 2561403i bk14: 96268a 2483970i bk15: 96538a 2391175i 
bw_dist = 0.233	0.148	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9013
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3220836 n_act=1092631 n_pre=1092620 n_req=780973 n_req_1=484697 n_req_2=296276 n_req_3=0 n_rd=1542800 n_write=990906 bw_util=0.3923 bw_util_1=0.2442 bw_util_2=0.1481 bw_util_3=0 blp=10.881464 blp_1= 4.066039 blp_2= 2.678978 blp_3= -nan
 n_activity=7933123 dram_eff=0.3926 dram_eff_1=0.2444 dram_eff_2=0.1482 dram_eff_3=0
bk0: 96086a 3126347i bk1: 98814a 2857771i bk2: 92138a 3157233i bk3: 96268a 2835353i bk4: 95844a 2657670i bk5: 105088a 1977549i bk6: 94250a 2385824i bk7: 99694a 1960936i bk8: 92472a 2986585i bk9: 93906a 2778906i bk10: 91736a 2765050i bk11: 94740a 2469479i bk12: 96242a 2370250i bk13: 99542a 2056697i bk14: 94798a 2415116i bk15: 101182a 1953943i 
bw_dist = 0.244	0.148	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4152
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3369747 n_act=1060012 n_pre=1060000 n_req=759543 n_req_1=464307 n_req_2=295236 n_req_3=0 n_rd=1500248 n_write=949786 bw_util=0.3815 bw_util_1=0.2339 bw_util_2=0.1476 bw_util_3=0 blp=10.371684 blp_1= 3.936677 blp_2= 2.642450 blp_3= -nan
 n_activity=7903711 dram_eff=0.3832 dram_eff_1=0.235 dram_eff_2=0.1483 dram_eff_3=0
bk0: 90912a 3507589i bk1: 93368a 3262885i bk2: 94044a 3162552i bk3: 93098a 3122283i bk4: 92636a 2965604i bk5: 96836a 2625440i bk6: 93716a 2595580i bk7: 97070a 2289641i bk8: 90704a 3162279i bk9: 92220a 2966932i bk10: 92404a 2835080i bk11: 91096a 2807446i bk12: 94306a 2603649i bk13: 93050a 2627798i bk14: 97198a 2414357i bk15: 97590a 2334478i 
bw_dist = 0.234	0.148	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.038
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3236248 n_act=1089430 n_pre=1089415 n_req=778640 n_req_1=482568 n_req_2=296072 n_req_3=0 n_rd=1538000 n_write=986700 bw_util=0.3911 bw_util_1=0.2431 bw_util_2=0.148 bw_util_3=0 blp=10.831076 blp_1= 4.055943 blp_2= 2.682552 blp_3= -nan
 n_activity=7929187 dram_eff=0.3916 dram_eff_1=0.2434 dram_eff_2=0.1482 dram_eff_3=0
bk0: 98322a 2992572i bk1: 94582a 3097582i bk2: 97328a 2876470i bk3: 92704a 3037551i bk4: 96715a 2600810i bk5: 96774a 2463859i bk6: 98902a 2142498i bk7: 94025a 2330238i bk8: 93052a 2975237i bk9: 91266a 2935694i bk10: 101878a 2167315i bk11: 92964a 2575643i bk12: 96214a 2370050i bk13: 94002a 2424240i bk14: 100114a 2118435i bk15: 99158a 2105198i 
bw_dist = 0.243	0.148	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2558
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3368177 n_act=1060507 n_pre=1060494 n_req=759844 n_req_1=464335 n_req_2=295509 n_req_3=0 n_rd=1500827 n_write=949788 bw_util=0.3816 bw_util_1=0.2339 bw_util_2=0.1477 bw_util_3=0 blp=10.382696 blp_1= 3.942798 blp_2= 2.635456 blp_3= -nan
 n_activity=7904910 dram_eff=0.3833 dram_eff_1=0.235 dram_eff_2=0.1484 dram_eff_3=0
bk0: 94258a 3306921i bk1: 93664a 3230575i bk2: 94500a 3127290i bk3: 93356a 3107843i bk4: 93537a 2901598i bk5: 95166a 2685568i bk6: 93998a 2574977i bk7: 95514a 2378096i bk8: 93284a 3027751i bk9: 91144a 3034565i bk10: 91636a 2877962i bk11: 89456a 2907213i bk12: 95408a 2533769i bk13: 92484a 2643710i bk14: 95170a 2554483i bk15: 98252a 2291780i 
bw_dist = 0.234	0.148	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0253

========= L2 cache stats =========
L2_cache_bank[0]: Access = 546605, Miss = 391419, Miss_rate = 0.716, Pending_hits = 6788, Reservation_fails = 237780
L2_cache_bank[1]: Access = 523406, Miss = 375134, Miss_rate = 0.717, Pending_hits = 5929, Reservation_fails = 152869
L2_cache_bank[2]: Access = 532903, Miss = 376144, Miss_rate = 0.706, Pending_hits = 5464, Reservation_fails = 175967
L2_cache_bank[3]: Access = 523972, Miss = 371961, Miss_rate = 0.710, Pending_hits = 5421, Reservation_fails = 193173
L2_cache_bank[4]: Access = 525730, Miss = 376794, Miss_rate = 0.717, Pending_hits = 5753, Reservation_fails = 129493
L2_cache_bank[5]: Access = 571158, Miss = 394628, Miss_rate = 0.691, Pending_hits = 6973, Reservation_fails = 264851
L2_cache_bank[6]: Access = 526176, Miss = 372981, Miss_rate = 0.709, Pending_hits = 5394, Reservation_fails = 146580
L2_cache_bank[7]: Access = 539333, Miss = 377189, Miss_rate = 0.699, Pending_hits = 5707, Reservation_fails = 185571
L2_cache_bank[8]: Access = 546625, Miss = 391287, Miss_rate = 0.716, Pending_hits = 7054, Reservation_fails = 219868
L2_cache_bank[9]: Access = 533889, Miss = 377766, Miss_rate = 0.708, Pending_hits = 6095, Reservation_fails = 155328
L2_cache_bank[10]: Access = 530185, Miss = 375921, Miss_rate = 0.709, Pending_hits = 5538, Reservation_fails = 156333
L2_cache_bank[11]: Access = 537387, Miss = 374530, Miss_rate = 0.697, Pending_hits = 5886, Reservation_fails = 194379
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 546605, Miss = 391419 (0.716), PendingHit = 6788 (0.0124)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 523406, Miss = 375134 (0.717), PendingHit = 5929 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 532903, Miss = 376144 (0.706), PendingHit = 5464 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 523972, Miss = 371961 (0.71), PendingHit = 5421 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 525730, Miss = 376794 (0.717), PendingHit = 5753 (0.0109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 571158, Miss = 394628 (0.691), PendingHit = 6973 (0.0122)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 526176, Miss = 372981 (0.709), PendingHit = 5394 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 539333, Miss = 377189 (0.699), PendingHit = 5707 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 546625, Miss = 391287 (0.716), PendingHit = 7054 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 533889, Miss = 377766 (0.708), PendingHit = 6095 (0.0114)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 530185, Miss = 375921 (0.709), PendingHit = 5538 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 537387, Miss = 374530 (0.697), PendingHit = 5886 (0.011)
L2 Cache Total Miss Rate = 0.708
Stream 1: L2 Cache Miss Rate = 0.835
Stream 2: L2 Cache Miss Rate = 0.565
Stream 1: Accesses  = 3399920
Stream 1: Misses  = 2838540
Stream 2: Accesses  = 3037449
Stream 2: Misses  = 1717214
Stream 1+2: Accesses  = 6437369
Stream 1+2: Misses  = 4555754
Total Accesses  = 6437369
MPKI-CORES
CORE_L2MPKI_0	80.459
CORE_L2MPKI_1	83.824
CORE_L2MPKI_2	79.919
CORE_L2MPKI_3	82.821
CORE_L2MPKI_4	80.066
CORE_L2MPKI_5	81.357
CORE_L2MPKI_6	80.998
CORE_L2MPKI_7	84.245
CORE_L2MPKI_8	79.822
CORE_L2MPKI_9	84.764
CORE_L2MPKI_10	83.820
CORE_L2MPKI_11	86.451
CORE_L2MPKI_12	83.639
CORE_L2MPKI_13	83.429
CORE_L2MPKI_14	84.205
CORE_L2MPKI_15	87.191
CORE_L2MPKI_16	84.027
CORE_L2MPKI_17	86.852
CORE_L2MPKI_18	84.638
CORE_L2MPKI_19	86.857
CORE_L2MPKI_20	84.812
CORE_L2MPKI_21	83.260
CORE_L2MPKI_22	85.493
CORE_L2MPKI_23	87.603
CORE_L2MPKI_24	84.630
CORE_L2MPKI_25	86.748
CORE_L2MPKI_26	85.702
CORE_L2MPKI_27	83.384
CORE_L2MPKI_28	81.944
CORE_L2MPKI_29	85.216
CORE_L2MPKI_30	2.929
CORE_L2MPKI_31	2.835
CORE_L2MPKI_32	2.862
CORE_L2MPKI_33	2.814
CORE_L2MPKI_34	2.835
CORE_L2MPKI_35	2.857
CORE_L2MPKI_36	2.826
CORE_L2MPKI_37	2.823
CORE_L2MPKI_38	2.839
CORE_L2MPKI_39	2.745
CORE_L2MPKI_40	2.843
CORE_L2MPKI_41	2.950
CORE_L2MPKI_42	2.732
CORE_L2MPKI_43	3.019
CORE_L2MPKI_44	2.837
CORE_L2MPKI_45	2.794
CORE_L2MPKI_46	2.826
CORE_L2MPKI_47	2.879
CORE_L2MPKI_48	2.838
CORE_L2MPKI_49	2.922
CORE_L2MPKI_50	2.803
CORE_L2MPKI_51	2.924
CORE_L2MPKI_52	2.714
CORE_L2MPKI_53	2.779
CORE_L2MPKI_54	3.004
CORE_L2MPKI_55	2.765
CORE_L2MPKI_56	2.836
CORE_L2MPKI_57	2.971
CORE_L2MPKI_58	2.750
CORE_L2MPKI_59	2.884
Avg_MPKI_Stream1= 83.939
Avg_MPKI_Stream2= 2.848
MISSES-CORES
CORE_MISSES_0	86195
CORE_MISSES_1	93800
CORE_MISSES_2	85044
CORE_MISSES_3	93902
CORE_MISSES_4	84283
CORE_MISSES_5	91917
CORE_MISSES_6	86726
CORE_MISSES_7	96406
CORE_MISSES_8	86606
CORE_MISSES_9	98370
CORE_MISSES_10	94037
CORE_MISSES_11	96416
CORE_MISSES_12	90584
CORE_MISSES_13	96569
CORE_MISSES_14	97430
CORE_MISSES_15	102324
CORE_MISSES_16	92854
CORE_MISSES_17	99486
CORE_MISSES_18	96363
CORE_MISSES_19	99968
CORE_MISSES_20	95988
CORE_MISSES_21	94589
CORE_MISSES_22	94901
CORE_MISSES_23	103624
CORE_MISSES_24	94680
CORE_MISSES_25	99540
CORE_MISSES_26	99957
CORE_MISSES_27	96394
CORE_MISSES_28	94410
CORE_MISSES_29	95177
CORE_MISSES_30	58532
CORE_MISSES_31	59269
CORE_MISSES_32	58338
CORE_MISSES_33	54966
CORE_MISSES_34	57194
CORE_MISSES_35	58925
CORE_MISSES_36	57373
CORE_MISSES_37	55733
CORE_MISSES_38	56567
CORE_MISSES_39	58847
CORE_MISSES_40	60074
CORE_MISSES_41	56884
CORE_MISSES_42	57841
CORE_MISSES_43	56630
CORE_MISSES_44	58602
CORE_MISSES_45	56070
CORE_MISSES_46	59134
CORE_MISSES_47	59110
CORE_MISSES_48	57094
CORE_MISSES_49	55213
CORE_MISSES_50	57765
CORE_MISSES_51	57516
CORE_MISSES_52	57002
CORE_MISSES_53	53604
CORE_MISSES_54	56721
CORE_MISSES_55	57391
CORE_MISSES_56	55443
CORE_MISSES_57	56862
CORE_MISSES_58	56293
CORE_MISSES_59	56221
L2_MISSES = 4555754
L2_total_cache_accesses = 6437369
L2_total_cache_misses = 4555754
L2_total_cache_miss_rate = 0.7077
L2_total_cache_pending_hits = 72002
L2_total_cache_reservation_fails = 2212192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 534164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4167555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2000130
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3613
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 452
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 697
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7829
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1235176
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 39512
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 334849
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 160236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52310
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23941
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4828
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 349
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 343
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20056
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21654173
icnt_total_pkts_simt_to_mem=10089445
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6190
gpu_ipc_2 =     100.3186
gpu_tot_sim_cycle_stream_1 = 6014994
gpu_tot_sim_cycle_stream_2 = 6014955
gpu_sim_insn_1 = 33797952
gpu_sim_insn_2 = 603411840
gpu_sim_cycle = 6014995
gpu_sim_insn = 637209792
gpu_ipc =     105.9369
gpu_tot_sim_cycle = 6014995
gpu_tot_sim_insn = 637209792
gpu_tot_ipc =     105.9369
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26079024
gpu_stall_icnt2sh    = 4706937
gpu_total_sim_rate=87253

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10504011
	L1I_total_cache_misses = 34898
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 46895, Miss = 46895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108757
	L1D_cache_core[31]: Access = 49033, Miss = 49033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82317
	L1D_cache_core[32]: Access = 47899, Miss = 47899, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106608
	L1D_cache_core[33]: Access = 45866, Miss = 45866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125391
	L1D_cache_core[34]: Access = 47377, Miss = 47377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106524
	L1D_cache_core[35]: Access = 48504, Miss = 48504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112012
	L1D_cache_core[36]: Access = 47617, Miss = 47617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109943
	L1D_cache_core[37]: Access = 46350, Miss = 46350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107159
	L1D_cache_core[38]: Access = 46813, Miss = 46813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105525
	L1D_cache_core[39]: Access = 50246, Miss = 50246, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70803
	L1D_cache_core[40]: Access = 49574, Miss = 49574, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80971
	L1D_cache_core[41]: Access = 45385, Miss = 45385, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135445
	L1D_cache_core[42]: Access = 49702, Miss = 49702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90373
	L1D_cache_core[43]: Access = 44092, Miss = 44092, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119897
	L1D_cache_core[44]: Access = 48592, Miss = 48592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100971
	L1D_cache_core[45]: Access = 47087, Miss = 47087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 103322
	L1D_cache_core[46]: Access = 49161, Miss = 49161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87180
	L1D_cache_core[47]: Access = 48308, Miss = 48308, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107581
	L1D_cache_core[48]: Access = 47289, Miss = 47289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107991
	L1D_cache_core[49]: Access = 44395, Miss = 44395, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131593
	L1D_cache_core[50]: Access = 48361, Miss = 48361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94109
	L1D_cache_core[51]: Access = 46156, Miss = 46156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115790
	L1D_cache_core[52]: Access = 49407, Miss = 49407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86718
	L1D_cache_core[53]: Access = 45399, Miss = 45399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122755
	L1D_cache_core[54]: Access = 44504, Miss = 44504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125517
	L1D_cache_core[55]: Access = 48693, Miss = 48693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72196
	L1D_cache_core[56]: Access = 45917, Miss = 45917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105610
	L1D_cache_core[57]: Access = 45062, Miss = 45062, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122646
	L1D_cache_core[58]: Access = 48230, Miss = 48230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106517
	L1D_cache_core[59]: Access = 45866, Miss = 45866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111371
	L1D_total_cache_accesses = 1421620
	L1D_total_cache_misses = 1421620
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3198124
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 893900
	L1C_total_cache_misses = 7260
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 4318200
	L1T_total_cache_misses = 1609537
	L1T_total_cache_miss_rate = 0.3727
	L1T_total_cache_pending_hits = 2708663
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1332860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3008913
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 886640
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7260
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2708663
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1609537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 88760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 189211
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10469113
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 34898
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 858, 1262, 853, 1262, 858, 1262, 854, 1262, 835, 1262, 835, 1262, 834, 1262, 821, 1262, 821, 1262, 834, 1262, 858, 1262, 858, 1262, 834, 1262, 834, 1262, 815, 1262, 802, 
shader 0 total_cycles, active_cycles, idle cycles = 6014995, 16798, 5998197 
shader 1 total_cycles, active_cycles, idle cycles = 6014995, 17543, 5997452 
shader 2 total_cycles, active_cycles, idle cycles = 6014995, 16685, 5998309 
shader 3 total_cycles, active_cycles, idle cycles = 6014995, 17774, 5997221 
shader 4 total_cycles, active_cycles, idle cycles = 6014995, 16507, 5998487 
shader 5 total_cycles, active_cycles, idle cycles = 6014995, 17712, 5997283 
shader 6 total_cycles, active_cycles, idle cycles = 6014995, 16789, 5998205 
shader 7 total_cycles, active_cycles, idle cycles = 6014995, 17939, 5997056 
shader 8 total_cycles, active_cycles, idle cycles = 6014995, 17012, 5997983 
shader 9 total_cycles, active_cycles, idle cycles = 6014995, 18192, 5996803 
shader 10 total_cycles, active_cycles, idle cycles = 6014995, 17588, 5997406 
shader 11 total_cycles, active_cycles, idle cycles = 6014995, 17485, 5997510 
shader 12 total_cycles, active_cycles, idle cycles = 6014995, 16981, 5998013 
shader 13 total_cycles, active_cycles, idle cycles = 6014995, 18144, 5996850 
shader 14 total_cycles, active_cycles, idle cycles = 6014995, 18138, 5996857 
shader 15 total_cycles, active_cycles, idle cycles = 6014995, 18396, 5996598 
shader 16 total_cycles, active_cycles, idle cycles = 6014995, 17325, 5997669 
shader 17 total_cycles, active_cycles, idle cycles = 6014995, 17957, 5997038 
shader 18 total_cycles, active_cycles, idle cycles = 6014995, 17849, 5997146 
shader 19 total_cycles, active_cycles, idle cycles = 6014995, 18042, 5996952 
shader 20 total_cycles, active_cycles, idle cycles = 6014995, 17743, 5997252 
shader 21 total_cycles, active_cycles, idle cycles = 6014995, 17809, 5997185 
shader 22 total_cycles, active_cycles, idle cycles = 6014995, 17403, 5997591 
shader 23 total_cycles, active_cycles, idle cycles = 6014995, 18541, 5996453 
shader 24 total_cycles, active_cycles, idle cycles = 6014995, 17539, 5997455 
shader 25 total_cycles, active_cycles, idle cycles = 6014995, 17987, 5997007 
shader 26 total_cycles, active_cycles, idle cycles = 6014995, 18283, 5996712 
shader 27 total_cycles, active_cycles, idle cycles = 6014995, 18121, 5996873 
shader 28 total_cycles, active_cycles, idle cycles = 6014995, 18061, 5996934 
shader 29 total_cycles, active_cycles, idle cycles = 6014995, 17510, 5997484 
shader 30 total_cycles, active_cycles, idle cycles = 6014995, 315631, 5699363 
shader 31 total_cycles, active_cycles, idle cycles = 6014995, 330128, 5684867 
shader 32 total_cycles, active_cycles, idle cycles = 6014995, 321932, 5693063 
shader 33 total_cycles, active_cycles, idle cycles = 6014995, 308518, 5706476 
shader 34 total_cycles, active_cycles, idle cycles = 6014995, 318638, 5696356 
shader 35 total_cycles, active_cycles, idle cycles = 6014995, 325709, 5689286 
shader 36 total_cycles, active_cycles, idle cycles = 6014995, 320672, 5694322 
shader 37 total_cycles, active_cycles, idle cycles = 6014995, 311808, 5703187 
shader 38 total_cycles, active_cycles, idle cycles = 6014995, 314635, 5700359 
shader 39 total_cycles, active_cycles, idle cycles = 6014995, 338600, 5676395 
shader 40 total_cycles, active_cycles, idle cycles = 6014995, 333722, 5681273 
shader 41 total_cycles, active_cycles, idle cycles = 6014995, 304536, 5710458 
shader 42 total_cycles, active_cycles, idle cycles = 6014995, 334331, 5680663 
shader 43 total_cycles, active_cycles, idle cycles = 6014995, 296312, 5718683 
shader 44 total_cycles, active_cycles, idle cycles = 6014995, 326221, 5688774 
shader 45 total_cycles, active_cycles, idle cycles = 6014995, 316973, 5698021 
shader 46 total_cycles, active_cycles, idle cycles = 6014995, 330352, 5684642 
shader 47 total_cycles, active_cycles, idle cycles = 6014995, 324297, 5690698 
shader 48 total_cycles, active_cycles, idle cycles = 6014995, 317751, 5697244 
shader 49 total_cycles, active_cycles, idle cycles = 6014995, 298450, 5716544 
shader 50 total_cycles, active_cycles, idle cycles = 6014995, 325438, 5689557 
shader 51 total_cycles, active_cycles, idle cycles = 6014995, 310682, 5704312 
shader 52 total_cycles, active_cycles, idle cycles = 6014995, 331688, 5683306 
shader 53 total_cycles, active_cycles, idle cycles = 6014995, 304680, 5710314 
shader 54 total_cycles, active_cycles, idle cycles = 6014995, 298257, 5716737 
shader 55 total_cycles, active_cycles, idle cycles = 6014995, 327766, 5687229 
shader 56 total_cycles, active_cycles, idle cycles = 6014995, 308707, 5706287 
shader 57 total_cycles, active_cycles, idle cycles = 6014995, 302333, 5712662 
shader 58 total_cycles, active_cycles, idle cycles = 6014995, 323283, 5691712 
shader 59 total_cycles, active_cycles, idle cycles = 6014995, 307902, 5707092 
warps_exctd_sm 0 = 1536 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 1536 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1536 
warps_exctd_sm 7 = 1536 
warps_exctd_sm 8 = 1536 
warps_exctd_sm 9 = 1536 
warps_exctd_sm 10 = 1536 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1536 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1536 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1536 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1536 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 1536 
warps_exctd_sm 26 = 1536 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1536 
warps_exctd_sm 29 = 1536 
warps_exctd_sm 30 = 43392 
warps_exctd_sm 31 = 44800 
warps_exctd_sm 32 = 43744 
warps_exctd_sm 33 = 42720 
warps_exctd_sm 34 = 43808 
warps_exctd_sm 35 = 44224 
warps_exctd_sm 36 = 44096 
warps_exctd_sm 37 = 43008 
warps_exctd_sm 38 = 42912 
warps_exctd_sm 39 = 45760 
warps_exctd_sm 40 = 45184 
warps_exctd_sm 41 = 41920 
warps_exctd_sm 42 = 45440 
warps_exctd_sm 43 = 40672 
warps_exctd_sm 44 = 44096 
warps_exctd_sm 45 = 43232 
warps_exctd_sm 46 = 44160 
warps_exctd_sm 47 = 44064 
warps_exctd_sm 48 = 43392 
warps_exctd_sm 49 = 41376 
warps_exctd_sm 50 = 44096 
warps_exctd_sm 51 = 42368 
warps_exctd_sm 52 = 44960 
warps_exctd_sm 53 = 42208 
warps_exctd_sm 54 = 40864 
warps_exctd_sm 55 = 44864 
warps_exctd_sm 56 = 41856 
warps_exctd_sm 57 = 41536 
warps_exctd_sm 58 = 43872 
warps_exctd_sm 59 = 42496 
gpgpu_n_tot_thrd_icount = 643822912
gpgpu_n_tot_w_icount = 20119466
gpgpu_n_stall_shd_mem = 216815960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4729151
gpgpu_n_mem_write_global = 88760
gpgpu_n_mem_texture = 1609537
gpgpu_n_mem_const = 4762
gpgpu_n_load_insn  = 46001024
gpgpu_n_store_insn = 1301120
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 20613760
gpgpu_n_const_mem_insn = 21914880
gpgpu_n_param_mem_insn = 6689920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 183510621
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:313722317	W0_Idle:106059327	W0_Scoreboard:281898114	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20119642
Warp Occupancy Distribution:
Stall:281027469	W0_Idle:78498844	W0_Scoreboard:313665	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1059722
Warp Occupancy Distribution:
Stall:32694848	W0_Idle:27560483	W0_Scoreboard:281584449	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19059920
warp_utilization0: 0.027874
warp_utilization1: 0.002936
warp_utilization2: 0.052812
traffic_breakdown_coretomem[CONST_ACC_R] = 38096 {8:4762,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10662880 {8:1332860,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8238400 {40:31340,72:12880,136:44540,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 136496888 {40:3386747,72:4234,136:5310,}
traffic_breakdown_coretomem[INST_ACC_R] = 44160 {8:5520,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12876296 {8:1609537,}
traffic_breakdown_memtocore[CONST_ACC_R] = 342864 {72:4762,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181268960 {136:1332860,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 710080 {8:88760,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 136472808 {40:3386145,72:4234,136:5310,}
traffic_breakdown_memtocore[INST_ACC_R] = 750720 {136:5520,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 218897032 {136:1609537,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 954 
averagemflatency_1 = 978 
averagemflatency_2= 928 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 6014994 
mrq_lat_table:2177786 	77665 	146042 	273242 	644379 	1125823 	1501705 	1192795 	323726 	8522 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	40805 	41989 	57553 	227270 	900413 	2681044 	2243168 	235029 	4259 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	399818 	265539 	581458 	445579 	660275 	1309712 	1809542 	885358 	77873 	2269 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4207014 	1909486 	216042 	10092 	214 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	26565 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	9718 	2307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        11        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11        10        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9         9        13        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1328      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.166963  1.153589  1.152246  1.150003  1.158575  1.150099  1.170985  1.169519  1.148580  1.139962  1.154071  1.160752  1.171698  1.167702  1.181028  1.179917 
dram[1]:  1.152102  1.151194  1.152979  1.151526  1.150595  1.154141  1.162245  1.170729  1.142640  1.147135  1.153768  1.155064  1.164538  1.167403  1.173821  1.175492 
dram[2]:  1.147168  1.157844  1.145895  1.155328  1.151663  1.192821  1.162395  1.177371  1.135839  1.144713  1.148382  1.156288  1.168672  1.182500  1.165478  1.186609 
dram[3]:  1.144071  1.151848  1.151521  1.155702  1.146168  1.159090  1.159362  1.174862  1.139738  1.147327  1.153278  1.150882  1.163687  1.165334  1.176088  1.183145 
dram[4]:  1.154270  1.153307  1.153690  1.149141  1.154031  1.160034  1.173805  1.165129  1.137445  1.138402  1.184056  1.154770  1.163818  1.163276  1.177201  1.186559 
dram[5]:  1.148523  1.153756  1.153030  1.152771  1.152307  1.157432  1.162470  1.169438  1.141338  1.146220  1.149413  1.149765  1.165225  1.164407  1.169513  1.184306 
average row locality = 7471685/6443974 = 1.159484
average row locality_1 = 5699945/4989948 = 1.142285
average row locality_2 = 1771740/1454026 = 1.218506
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     50903     47692     47321     46083     49308     46711     49301     47467     48426     45399     46999     46382     49153     47065     50001     48328 
dram[1]:     47691     45622     46878     45584     46789     46654     47195     47500     46625     46178     45650     45305     47166     46831     48135     48272 
dram[2]:     48044     49407     46069     48135     47923     52545     47125     49847     46236     46953     45870     47371     48122     49771     47399     50591 
dram[3]:     45456     46684     47022     46550     46320     48419     46858     48535     45354     46113     46202     45551     47155     46528     48600     48795 
dram[4]:     49162     47293     48665     46352     48359     48387     49452     47015     46526     45636     50940     46482     48109     47004     50057     49579 
dram[5]:     47130     46832     47253     46678     46770     47583     47000     47757     46643     45574     45818     44728     47706     46243     47585     49128 
total reads: 4555610
bank skew: 52545/44728 = 1.17
chip skew: 771408/748075 = 1.03
number of total write accesses:
dram[0]:     31859     28920     28014     26933     30702     28494     32506     30844     33262     30258     32213     31559     33242     31129     32524     30868 
dram[1]:     28774     26933     27601     26315     28369     28409     30386     30790     31479     31054     30816     30488     31239     30909     30754     30784 
dram[2]:     28970     30358     26881     28759     29540     34055     30473     33087     31101     31817     31068     32547     32217     33814     30026     33021 
dram[3]:     26744     27821     27767     27268     28068     30035     30148     31842     30231     30963     31364     30690     31275     30563     31108     31272 
dram[4]:     30248     28434     29171     27108     29928     30196     32658     30426     31389     30584     36126     31644     32164     31056     32506     31991 
dram[5]:     28359     27921     27960     27406     28381     29289     30275     31076     31478     30481     30996     29886     31756     30290     30087     31555 
total reads: 2916145
bank skew: 36126/26315 = 1.37
chip skew: 497734/475100 = 1.05
average mf latency per bank:
dram[0]:       1014       911       977       881       883       793       802       715       755       664       799       719       886       799       980       888
dram[1]:        862       879       841       858       766       764       680       683       627       635       670       670       758       754       839       844
dram[2]:        940      1135       919      1083       823      1318       750       911       697       840       738       882       838      1015       927      1093
dram[3]:        864       873       826       855       748       787       671       687       618       640       661       672       736       760       835       862
dram[4]:       1041       977       995       933       914       850       831       759       774       707       864       755       907       853      1002       942
dram[5]:        851       865       827       837       740       768       668       686       623       640       660       663       742       752       827       847
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      7165     10280      8745      7174      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8390      8053      7924     10502      7130      7885      9987      6155      6874
dram[3]:       8080      8340      8682      7034      9689      9569      7607      8354      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       8400     10682      7005      6415      8241      8292      9643      8260      8211      8078      9136      8185      7988      9915      6859      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      6895      6818

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3254601 n_act=1085022 n_pre=1085008 n_req=776074 n_req_1=480288 n_req_2=295786 n_req_3=0 n_rd=1533057 n_write=982105 bw_util=0.3898 bw_util_1=0.242 bw_util_2=0.1479 bw_util_3=0 blp=10.763344 blp_1= 4.032672 blp_2= 2.670934 blp_3= -nan
 n_activity=7929074 dram_eff=0.3904 dram_eff_1=0.2423 dram_eff_2=0.1481 dram_eff_3=0
bk0: 101805a 2804380i bk1: 95382a 3035480i bk2: 94642a 3027806i bk3: 92164a 3066069i bk4: 98616a 2500595i bk5: 93422a 2705295i bk6: 98600a 2185474i bk7: 94932a 2323363i bk8: 96849a 2755248i bk9: 90798a 2988396i bk10: 93998a 2649864i bk11: 92764a 2622127i bk12: 98304a 2268359i bk13: 94130a 2443037i bk14: 99995a 2126753i bk15: 96656a 2267604i 
bw_dist = 0.242	0.148	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0741
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3385393 n_act=1056346 n_pre=1056335 n_req=757464 n_req_1=462201 n_req_2=295263 n_req_3=0 n_rd=1496112 n_write=945607 bw_util=0.3804 bw_util_1=0.2328 bw_util_2=0.1476 bw_util_3=0 blp=10.333845 blp_1= 3.928497 blp_2= 2.640524 blp_3= -nan
 n_activity=7899004 dram_eff=0.3824 dram_eff_1=0.234 dram_eff_2=0.1484 dram_eff_3=0
bk0: 95380a 3261307i bk1: 91242a 3364392i bk2: 93756a 3184825i bk3: 91168a 3254655i bk4: 93576a 2921095i bk5: 93306a 2824399i bk6: 94388a 2576672i bk7: 94998a 2429889i bk8: 93248a 3052771i bk9: 92356a 2975608i bk10: 91298a 2916170i bk11: 90608a 2840725i bk12: 94324a 2623673i bk13: 93658a 2561403i bk14: 96268a 2483970i bk15: 96538a 2391175i 
bw_dist = 0.233	0.148	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9013
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3220836 n_act=1092631 n_pre=1092620 n_req=780973 n_req_1=484697 n_req_2=296276 n_req_3=0 n_rd=1542800 n_write=990906 bw_util=0.3923 bw_util_1=0.2442 bw_util_2=0.1481 bw_util_3=0 blp=10.881464 blp_1= 4.066039 blp_2= 2.678978 blp_3= -nan
 n_activity=7933123 dram_eff=0.3926 dram_eff_1=0.2444 dram_eff_2=0.1482 dram_eff_3=0
bk0: 96086a 3126347i bk1: 98814a 2857771i bk2: 92138a 3157233i bk3: 96268a 2835353i bk4: 95844a 2657670i bk5: 105088a 1977549i bk6: 94250a 2385824i bk7: 99694a 1960936i bk8: 92472a 2986585i bk9: 93906a 2778906i bk10: 91736a 2765050i bk11: 94740a 2469479i bk12: 96242a 2370250i bk13: 99542a 2056697i bk14: 94798a 2415116i bk15: 101182a 1953943i 
bw_dist = 0.244	0.148	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4152
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3369747 n_act=1060012 n_pre=1060000 n_req=759543 n_req_1=464307 n_req_2=295236 n_req_3=0 n_rd=1500248 n_write=949786 bw_util=0.3815 bw_util_1=0.2339 bw_util_2=0.1476 bw_util_3=0 blp=10.371684 blp_1= 3.936677 blp_2= 2.642450 blp_3= -nan
 n_activity=7903711 dram_eff=0.3832 dram_eff_1=0.235 dram_eff_2=0.1483 dram_eff_3=0
bk0: 90912a 3507589i bk1: 93368a 3262885i bk2: 94044a 3162552i bk3: 93098a 3122283i bk4: 92636a 2965604i bk5: 96836a 2625440i bk6: 93716a 2595580i bk7: 97070a 2289641i bk8: 90704a 3162279i bk9: 92220a 2966932i bk10: 92404a 2835080i bk11: 91096a 2807446i bk12: 94306a 2603649i bk13: 93050a 2627798i bk14: 97198a 2414357i bk15: 97590a 2334478i 
bw_dist = 0.234	0.148	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.038
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3236248 n_act=1089430 n_pre=1089415 n_req=778640 n_req_1=482568 n_req_2=296072 n_req_3=0 n_rd=1538000 n_write=986700 bw_util=0.3911 bw_util_1=0.2431 bw_util_2=0.148 bw_util_3=0 blp=10.831076 blp_1= 4.055943 blp_2= 2.682552 blp_3= -nan
 n_activity=7929187 dram_eff=0.3916 dram_eff_1=0.2434 dram_eff_2=0.1482 dram_eff_3=0
bk0: 98322a 2992572i bk1: 94582a 3097582i bk2: 97328a 2876470i bk3: 92704a 3037551i bk4: 96715a 2600810i bk5: 96774a 2463859i bk6: 98902a 2142498i bk7: 94025a 2330238i bk8: 93052a 2975237i bk9: 91266a 2935694i bk10: 101878a 2167315i bk11: 92964a 2575643i bk12: 96214a 2370050i bk13: 94002a 2424240i bk14: 100114a 2118435i bk15: 99158a 2105198i 
bw_dist = 0.243	0.148	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2558
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7939793 n_nop=3368177 n_act=1060507 n_pre=1060494 n_req=759844 n_req_1=464335 n_req_2=295509 n_req_3=0 n_rd=1500827 n_write=949788 bw_util=0.3816 bw_util_1=0.2339 bw_util_2=0.1477 bw_util_3=0 blp=10.382696 blp_1= 3.942798 blp_2= 2.635456 blp_3= -nan
 n_activity=7904910 dram_eff=0.3833 dram_eff_1=0.235 dram_eff_2=0.1484 dram_eff_3=0
bk0: 94258a 3306921i bk1: 93664a 3230575i bk2: 94500a 3127290i bk3: 93356a 3107843i bk4: 93537a 2901598i bk5: 95166a 2685568i bk6: 93998a 2574977i bk7: 95514a 2378096i bk8: 93284a 3027751i bk9: 91144a 3034565i bk10: 91636a 2877962i bk11: 89456a 2907213i bk12: 95408a 2533769i bk13: 92484a 2643710i bk14: 95170a 2554483i bk15: 98252a 2291780i 
bw_dist = 0.234	0.148	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0253

========= L2 cache stats =========
L2_cache_bank[0]: Access = 546605, Miss = 391419, Miss_rate = 0.716, Pending_hits = 6788, Reservation_fails = 237780
L2_cache_bank[1]: Access = 523406, Miss = 375134, Miss_rate = 0.717, Pending_hits = 5929, Reservation_fails = 152869
L2_cache_bank[2]: Access = 532903, Miss = 376144, Miss_rate = 0.706, Pending_hits = 5464, Reservation_fails = 175967
L2_cache_bank[3]: Access = 523972, Miss = 371961, Miss_rate = 0.710, Pending_hits = 5421, Reservation_fails = 193173
L2_cache_bank[4]: Access = 525730, Miss = 376794, Miss_rate = 0.717, Pending_hits = 5753, Reservation_fails = 129493
L2_cache_bank[5]: Access = 571158, Miss = 394628, Miss_rate = 0.691, Pending_hits = 6973, Reservation_fails = 264851
L2_cache_bank[6]: Access = 526176, Miss = 372981, Miss_rate = 0.709, Pending_hits = 5394, Reservation_fails = 146580
L2_cache_bank[7]: Access = 539333, Miss = 377189, Miss_rate = 0.699, Pending_hits = 5707, Reservation_fails = 185571
L2_cache_bank[8]: Access = 546625, Miss = 391287, Miss_rate = 0.716, Pending_hits = 7054, Reservation_fails = 219868
L2_cache_bank[9]: Access = 533889, Miss = 377766, Miss_rate = 0.708, Pending_hits = 6095, Reservation_fails = 155328
L2_cache_bank[10]: Access = 530185, Miss = 375921, Miss_rate = 0.709, Pending_hits = 5538, Reservation_fails = 156333
L2_cache_bank[11]: Access = 537387, Miss = 374530, Miss_rate = 0.697, Pending_hits = 5886, Reservation_fails = 194379
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 546605, Miss = 391419 (0.716), PendingHit = 6788 (0.0124)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 523406, Miss = 375134 (0.717), PendingHit = 5929 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 532903, Miss = 376144 (0.706), PendingHit = 5464 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 523972, Miss = 371961 (0.71), PendingHit = 5421 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 525730, Miss = 376794 (0.717), PendingHit = 5753 (0.0109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 571158, Miss = 394628 (0.691), PendingHit = 6973 (0.0122)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 526176, Miss = 372981 (0.709), PendingHit = 5394 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 539333, Miss = 377189 (0.699), PendingHit = 5707 (0.0106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 546625, Miss = 391287 (0.716), PendingHit = 7054 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 533889, Miss = 377766 (0.708), PendingHit = 6095 (0.0114)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 530185, Miss = 375921 (0.709), PendingHit = 5538 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 537387, Miss = 374530 (0.697), PendingHit = 5886 (0.011)
L2 Cache Total Miss Rate = 0.708
Stream 1: L2 Cache Miss Rate = 0.835
Stream 2: L2 Cache Miss Rate = 0.565
Stream 1: Accesses  = 3399920
Stream 1: Misses  = 2838540
Stream 2: Accesses  = 3037449
Stream 2: Misses  = 1717214
Stream 1+2: Accesses  = 6437369
Stream 1+2: Misses  = 4555754
Total Accesses  = 6437369
MPKI-CORES
CORE_L2MPKI_0	80.459
CORE_L2MPKI_1	83.824
CORE_L2MPKI_2	79.919
CORE_L2MPKI_3	82.821
CORE_L2MPKI_4	80.066
CORE_L2MPKI_5	81.357
CORE_L2MPKI_6	80.998
CORE_L2MPKI_7	84.245
CORE_L2MPKI_8	79.822
CORE_L2MPKI_9	84.764
CORE_L2MPKI_10	83.820
CORE_L2MPKI_11	86.451
CORE_L2MPKI_12	83.639
CORE_L2MPKI_13	83.429
CORE_L2MPKI_14	84.205
CORE_L2MPKI_15	87.191
CORE_L2MPKI_16	84.027
CORE_L2MPKI_17	86.852
CORE_L2MPKI_18	84.638
CORE_L2MPKI_19	86.857
CORE_L2MPKI_20	84.812
CORE_L2MPKI_21	83.260
CORE_L2MPKI_22	85.493
CORE_L2MPKI_23	87.603
CORE_L2MPKI_24	84.630
CORE_L2MPKI_25	86.748
CORE_L2MPKI_26	85.702
CORE_L2MPKI_27	83.384
CORE_L2MPKI_28	81.944
CORE_L2MPKI_29	85.216
CORE_L2MPKI_30	2.929
CORE_L2MPKI_31	2.835
CORE_L2MPKI_32	2.862
CORE_L2MPKI_33	2.814
CORE_L2MPKI_34	2.835
CORE_L2MPKI_35	2.857
CORE_L2MPKI_36	2.826
CORE_L2MPKI_37	2.823
CORE_L2MPKI_38	2.839
CORE_L2MPKI_39	2.745
CORE_L2MPKI_40	2.843
CORE_L2MPKI_41	2.950
CORE_L2MPKI_42	2.732
CORE_L2MPKI_43	3.019
CORE_L2MPKI_44	2.837
CORE_L2MPKI_45	2.794
CORE_L2MPKI_46	2.826
CORE_L2MPKI_47	2.879
CORE_L2MPKI_48	2.838
CORE_L2MPKI_49	2.922
CORE_L2MPKI_50	2.803
CORE_L2MPKI_51	2.924
CORE_L2MPKI_52	2.714
CORE_L2MPKI_53	2.779
CORE_L2MPKI_54	3.004
CORE_L2MPKI_55	2.765
CORE_L2MPKI_56	2.836
CORE_L2MPKI_57	2.971
CORE_L2MPKI_58	2.750
CORE_L2MPKI_59	2.884
Avg_MPKI_Stream1= 83.939
Avg_MPKI_Stream2= 2.848
MISSES-CORES
CORE_MISSES_0	86195
CORE_MISSES_1	93800
CORE_MISSES_2	85044
CORE_MISSES_3	93902
CORE_MISSES_4	84283
CORE_MISSES_5	91917
CORE_MISSES_6	86726
CORE_MISSES_7	96406
CORE_MISSES_8	86606
CORE_MISSES_9	98370
CORE_MISSES_10	94037
CORE_MISSES_11	96416
CORE_MISSES_12	90584
CORE_MISSES_13	96569
CORE_MISSES_14	97430
CORE_MISSES_15	102324
CORE_MISSES_16	92854
CORE_MISSES_17	99486
CORE_MISSES_18	96363
CORE_MISSES_19	99968
CORE_MISSES_20	95988
CORE_MISSES_21	94589
CORE_MISSES_22	94901
CORE_MISSES_23	103624
CORE_MISSES_24	94680
CORE_MISSES_25	99540
CORE_MISSES_26	99957
CORE_MISSES_27	96394
CORE_MISSES_28	94410
CORE_MISSES_29	95177
CORE_MISSES_30	58532
CORE_MISSES_31	59269
CORE_MISSES_32	58338
CORE_MISSES_33	54966
CORE_MISSES_34	57194
CORE_MISSES_35	58925
CORE_MISSES_36	57373
CORE_MISSES_37	55733
CORE_MISSES_38	56567
CORE_MISSES_39	58847
CORE_MISSES_40	60074
CORE_MISSES_41	56884
CORE_MISSES_42	57841
CORE_MISSES_43	56630
CORE_MISSES_44	58602
CORE_MISSES_45	56070
CORE_MISSES_46	59134
CORE_MISSES_47	59110
CORE_MISSES_48	57094
CORE_MISSES_49	55213
CORE_MISSES_50	57765
CORE_MISSES_51	57516
CORE_MISSES_52	57002
CORE_MISSES_53	53604
CORE_MISSES_54	56721
CORE_MISSES_55	57391
CORE_MISSES_56	55443
CORE_MISSES_57	56862
CORE_MISSES_58	56293
CORE_MISSES_59	56221
L2_MISSES = 4555754
L2_total_cache_accesses = 6437369
L2_total_cache_misses = 4555754
L2_total_cache_miss_rate = 0.7077
L2_total_cache_pending_hits = 72002
L2_total_cache_reservation_fails = 2212192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 534164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4167555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2000130
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3613
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 452
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 697
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7829
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1235176
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 39512
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 334849
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 160236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52310
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23941
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4828
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 349
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 343
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20056
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21654173
icnt_total_pkts_simt_to_mem=10089445
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6076
gpu_ipc_2 =     100.0334
gpu_tot_sim_cycle_stream_1 = 6333751
gpu_tot_sim_cycle_stream_2 = 6333710
gpu_sim_insn_1 = 35517312
gpu_sim_insn_2 = 633582432
gpu_sim_cycle = 6333752
gpu_sim_insn = 669099744
gpu_ipc =     105.6404
gpu_tot_sim_cycle = 6333752
gpu_tot_sim_insn = 669099744
gpu_tot_ipc =     105.6404
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 27753158
gpu_stall_icnt2sh    = 4900808
gpu_total_sim_rate=87475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11029545
	L1I_total_cache_misses = 36475
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 48933, Miss = 48933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117820
	L1D_cache_core[31]: Access = 51721, Miss = 51721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82336
	L1D_cache_core[32]: Access = 49728, Miss = 49728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113259
	L1D_cache_core[33]: Access = 48104, Miss = 48104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133256
	L1D_cache_core[34]: Access = 49559, Miss = 49559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113850
	L1D_cache_core[35]: Access = 50512, Miss = 50512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120267
	L1D_cache_core[36]: Access = 49580, Miss = 49580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121414
	L1D_cache_core[37]: Access = 48785, Miss = 48785, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113425
	L1D_cache_core[38]: Access = 48912, Miss = 48912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112932
	L1D_cache_core[39]: Access = 53177, Miss = 53177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72868
	L1D_cache_core[40]: Access = 52095, Miss = 52095, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86052
	L1D_cache_core[41]: Access = 47201, Miss = 47201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 144346
	L1D_cache_core[42]: Access = 52090, Miss = 52090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92734
	L1D_cache_core[43]: Access = 46847, Miss = 46847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122936
	L1D_cache_core[44]: Access = 51033, Miss = 51033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108958
	L1D_cache_core[45]: Access = 49647, Miss = 49647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107850
	L1D_cache_core[46]: Access = 51660, Miss = 51660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92754
	L1D_cache_core[47]: Access = 51129, Miss = 51129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107901
	L1D_cache_core[48]: Access = 49698, Miss = 49698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115082
	L1D_cache_core[49]: Access = 46660, Miss = 46660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137670
	L1D_cache_core[50]: Access = 50597, Miss = 50597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100313
	L1D_cache_core[51]: Access = 48288, Miss = 48288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125970
	L1D_cache_core[52]: Access = 51641, Miss = 51641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98999
	L1D_cache_core[53]: Access = 47900, Miss = 47900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128063
	L1D_cache_core[54]: Access = 46860, Miss = 46860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131530
	L1D_cache_core[55]: Access = 51620, Miss = 51620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72196
	L1D_cache_core[56]: Access = 48154, Miss = 48154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112039
	L1D_cache_core[57]: Access = 47543, Miss = 47543, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126901
	L1D_cache_core[58]: Access = 50479, Miss = 50479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113393
	L1D_cache_core[59]: Access = 48516, Miss = 48516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117047
	L1D_total_cache_accesses = 1492509
	L1D_total_cache_misses = 1492509
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3378693
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 938307
	L1C_total_cache_misses = 7317
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 4534110
	L1T_total_cache_misses = 1689938
	L1T_total_cache_miss_rate = 0.3727
	L1T_total_cache_pending_hits = 2844172
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1399311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3177311
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 930990
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7317
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2844172
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1689938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 201382
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10993070
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36475
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 972, 1262, 967, 1262, 972, 1262, 968, 1262, 949, 1262, 949, 1262, 948, 1262, 935, 1262, 935, 1262, 948, 1262, 972, 1262, 972, 1262, 948, 1262, 948, 1262, 929, 1262, 916, 
shader 0 total_cycles, active_cycles, idle cycles = 6333752, 17710, 6316042 
shader 1 total_cycles, active_cycles, idle cycles = 6333752, 18476, 6315275 
shader 2 total_cycles, active_cycles, idle cycles = 6333752, 17582, 6316170 
shader 3 total_cycles, active_cycles, idle cycles = 6333752, 18664, 6315088 
shader 4 total_cycles, active_cycles, idle cycles = 6333752, 17400, 6316351 
shader 5 total_cycles, active_cycles, idle cycles = 6333752, 18612, 6315140 
shader 6 total_cycles, active_cycles, idle cycles = 6333752, 17682, 6316069 
shader 7 total_cycles, active_cycles, idle cycles = 6333752, 18859, 6314893 
shader 8 total_cycles, active_cycles, idle cycles = 6333752, 17926, 6315825 
shader 9 total_cycles, active_cycles, idle cycles = 6333752, 19111, 6314640 
shader 10 total_cycles, active_cycles, idle cycles = 6333752, 18480, 6315272 
shader 11 total_cycles, active_cycles, idle cycles = 6333752, 18382, 6315370 
shader 12 total_cycles, active_cycles, idle cycles = 6333752, 17888, 6315863 
shader 13 total_cycles, active_cycles, idle cycles = 6333752, 19019, 6314733 
shader 14 total_cycles, active_cycles, idle cycles = 6333752, 19031, 6314721 
shader 15 total_cycles, active_cycles, idle cycles = 6333752, 19305, 6314446 
shader 16 total_cycles, active_cycles, idle cycles = 6333752, 18180, 6315572 
shader 17 total_cycles, active_cycles, idle cycles = 6333752, 18842, 6314910 
shader 18 total_cycles, active_cycles, idle cycles = 6333752, 18734, 6315018 
shader 19 total_cycles, active_cycles, idle cycles = 6333752, 18911, 6314840 
shader 20 total_cycles, active_cycles, idle cycles = 6333752, 18609, 6315142 
shader 21 total_cycles, active_cycles, idle cycles = 6333752, 18722, 6315030 
shader 22 total_cycles, active_cycles, idle cycles = 6333752, 18271, 6315481 
shader 23 total_cycles, active_cycles, idle cycles = 6333752, 19432, 6314320 
shader 24 total_cycles, active_cycles, idle cycles = 6333752, 18402, 6315349 
shader 25 total_cycles, active_cycles, idle cycles = 6333752, 18845, 6314907 
shader 26 total_cycles, active_cycles, idle cycles = 6333752, 19185, 6314567 
shader 27 total_cycles, active_cycles, idle cycles = 6333752, 19111, 6314641 
shader 28 total_cycles, active_cycles, idle cycles = 6333752, 18952, 6314800 
shader 29 total_cycles, active_cycles, idle cycles = 6333752, 18401, 6315350 
shader 30 total_cycles, active_cycles, idle cycles = 6333752, 329316, 6004436 
shader 31 total_cycles, active_cycles, idle cycles = 6333752, 348270, 5985482 
shader 32 total_cycles, active_cycles, idle cycles = 6333752, 334346, 5999406 
shader 33 total_cycles, active_cycles, idle cycles = 6333752, 323587, 6010165 
shader 34 total_cycles, active_cycles, idle cycles = 6333752, 333309, 6000442 
shader 35 total_cycles, active_cycles, idle cycles = 6333752, 339182, 5994569 
shader 36 total_cycles, active_cycles, idle cycles = 6333752, 333546, 6000206 
shader 37 total_cycles, active_cycles, idle cycles = 6333752, 328005, 6005746 
shader 38 total_cycles, active_cycles, idle cycles = 6333752, 328793, 6004959 
shader 39 total_cycles, active_cycles, idle cycles = 6333752, 358384, 5975368 
shader 40 total_cycles, active_cycles, idle cycles = 6333752, 350743, 5983008 
shader 41 total_cycles, active_cycles, idle cycles = 6333752, 316828, 6016924 
shader 42 total_cycles, active_cycles, idle cycles = 6333752, 350373, 5983378 
shader 43 total_cycles, active_cycles, idle cycles = 6333752, 314893, 6018858 
shader 44 total_cycles, active_cycles, idle cycles = 6333752, 342594, 5991158 
shader 45 total_cycles, active_cycles, idle cycles = 6333752, 333866, 5999886 
shader 46 total_cycles, active_cycles, idle cycles = 6333752, 347272, 5986479 
shader 47 total_cycles, active_cycles, idle cycles = 6333752, 343297, 5990455 
shader 48 total_cycles, active_cycles, idle cycles = 6333752, 333880, 5999871 
shader 49 total_cycles, active_cycles, idle cycles = 6333752, 313762, 6019989 
shader 50 total_cycles, active_cycles, idle cycles = 6333752, 340574, 5993178 
shader 51 total_cycles, active_cycles, idle cycles = 6333752, 324981, 6008771 
shader 52 total_cycles, active_cycles, idle cycles = 6333752, 346689, 5987062 
shader 53 total_cycles, active_cycles, idle cycles = 6333752, 321560, 6012192 
shader 54 total_cycles, active_cycles, idle cycles = 6333752, 314144, 6019608 
shader 55 total_cycles, active_cycles, idle cycles = 6333752, 347550, 5986202 
shader 56 total_cycles, active_cycles, idle cycles = 6333752, 323843, 6009908 
shader 57 total_cycles, active_cycles, idle cycles = 6333752, 318989, 6014762 
shader 58 total_cycles, active_cycles, idle cycles = 6333752, 338230, 5995522 
shader 59 total_cycles, active_cycles, idle cycles = 6333752, 325646, 6008106 
warps_exctd_sm 0 = 1536 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 1536 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1536 
warps_exctd_sm 7 = 1536 
warps_exctd_sm 8 = 1536 
warps_exctd_sm 9 = 1536 
warps_exctd_sm 10 = 1536 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1536 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1536 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1536 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1536 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 1536 
warps_exctd_sm 26 = 1536 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1536 
warps_exctd_sm 29 = 1536 
warps_exctd_sm 30 = 45408 
warps_exctd_sm 31 = 47136 
warps_exctd_sm 32 = 45568 
warps_exctd_sm 33 = 44768 
warps_exctd_sm 34 = 45952 
warps_exctd_sm 35 = 46016 
warps_exctd_sm 36 = 45984 
warps_exctd_sm 37 = 45280 
warps_exctd_sm 38 = 44992 
warps_exctd_sm 39 = 48320 
warps_exctd_sm 40 = 47520 
warps_exctd_sm 41 = 43616 
warps_exctd_sm 42 = 47680 
warps_exctd_sm 43 = 43104 
warps_exctd_sm 44 = 46368 
warps_exctd_sm 45 = 45472 
warps_exctd_sm 46 = 46464 
warps_exctd_sm 47 = 46496 
warps_exctd_sm 48 = 45600 
warps_exctd_sm 49 = 43488 
warps_exctd_sm 50 = 46144 
warps_exctd_sm 51 = 44352 
warps_exctd_sm 52 = 47008 
warps_exctd_sm 53 = 44512 
warps_exctd_sm 54 = 43072 
warps_exctd_sm 55 = 47424 
warps_exctd_sm 56 = 43904 
warps_exctd_sm 57 = 43808 
warps_exctd_sm 58 = 45920 
warps_exctd_sm 59 = 44800 
gpgpu_n_tot_thrd_icount = 676038144
gpgpu_n_tot_w_icount = 21126192
gpgpu_n_stall_shd_mem = 228302684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4976030
gpgpu_n_mem_write_global = 93198
gpgpu_n_mem_texture = 1689938
gpgpu_n_mem_const = 4812
gpgpu_n_load_insn  = 48308320
gpgpu_n_store_insn = 1366176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 21644448
gpgpu_n_const_mem_insn = 23010624
gpgpu_n_param_mem_insn = 7015200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 193250653
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:324994451	W0_Idle:117088848	W0_Scoreboard:296840566	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21126375
Warp Occupancy Distribution:
Stall:290536442	W0_Idle:88061554	W0_Scoreboard:313665	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1113459
Warp Occupancy Distribution:
Stall:34458009	W0_Idle:29027294	W0_Scoreboard:296526901	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20012916
warp_utilization0: 0.027796
warp_utilization1: 0.002930
warp_utilization2: 0.052662
traffic_breakdown_coretomem[CONST_ACC_R] = 38496 {8:4812,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11194488 {8:1399311,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8650320 {40:32907,72:13524,136:46767,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 143727544 {40:3566972,72:4327,136:5420,}
traffic_breakdown_coretomem[INST_ACC_R] = 46320 {8:5790,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13519504 {8:1689938,}
traffic_breakdown_memtocore[CONST_ACC_R] = 346464 {72:4812,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 190306296 {136:1399311,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 745584 {8:93198,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 143697064 {40:3566210,72:4327,136:5420,}
traffic_breakdown_memtocore[INST_ACC_R] = 787440 {136:5790,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 229831568 {136:1689938,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 957 
averagemflatency_1 = 980 
averagemflatency_2= 931 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 6333751 
mrq_lat_table:2292191 	81680 	153890 	287932 	678506 	1186687 	1582992 	1258443 	341651 	8998 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	42155 	43288 	59819 	235534 	935744 	2819148 	2376616 	246363 	4468 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	414613 	275821 	603763 	468868 	695385 	1382945 	1912316 	932134 	81230 	2386 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4435845 	2000213 	223227 	10502 	229 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	31003 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	10093 	2570 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        11        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11        10        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9        12        14        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1328      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.165944  1.153071  1.151510  1.150270  1.158338  1.150466  1.171458  1.168993  1.148722  1.140530  1.154742  1.160539  1.171696  1.167690  1.180614  1.178819 
dram[1]:  1.150743  1.150050  1.152077  1.151169  1.150866  1.154783  1.162777  1.171177  1.143269  1.147048  1.154306  1.154513  1.164934  1.168245  1.173431  1.175703 
dram[2]:  1.146308  1.156854  1.145426  1.154738  1.150774  1.191357  1.162496  1.176674  1.136001  1.145235  1.148764  1.156662  1.169242  1.182811  1.165922  1.185427 
dram[3]:  1.143803  1.150604  1.151224  1.154559  1.145845  1.159776  1.159577  1.173993  1.139243  1.146828  1.153530  1.151708  1.164265  1.165311  1.176902  1.182233 
dram[4]:  1.152921  1.153146  1.152225  1.148520  1.153723  1.160277  1.172441  1.166267  1.137990  1.138839  1.182372  1.155059  1.163541  1.163965  1.176083  1.186715 
dram[5]:  1.147812  1.152758  1.152797  1.152035  1.152035  1.157326  1.162758  1.169693  1.142054  1.146476  1.149748  1.150873  1.164592  1.164663  1.169328  1.183735 
average row locality = 7872970/6791055 = 1.159315
average row locality_1 = 6011999/5263071 = 1.142299
average row locality_2 = 1860971/1527984 = 1.217926
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     53456     50107     49658     48524     51695     48982     51810     49889     50962     47949     49589     49019     51779     49663     52671     50921 
dram[1]:     50225     48021     49308     47959     49145     49015     49644     49875     49219     48643     48256     47816     49759     49510     50737     50910 
dram[2]:     50534     51988     48449     50555     50220     54910     49622     52207     48758     49550     48484     50023     50813     52513     50041     53244 
dram[3]:     47932     49155     49429     48950     48611     50883     49232     50956     47837     48615     48879     48101     49808     49124     51380     51451 
dram[4]:     51608     49933     51022     48746     50691     50828     51933     49526     48985     48169     53581     49093     50693     49622     52696     52341 
dram[5]:     49720     49368     49685     49106     49121     49895     49404     50246     49326     48060     48428     47345     50292     48886     50229     51844 
total reads: 4797392
bank skew: 54910/47345 = 1.16
chip skew: 811911/788042 = 1.03
number of total write accesses:
dram[0]:     33436     30338     29447     28505     32405     30078     34339     32602     34999     32022     33900     33299     34927     32840     34195     32451 
dram[1]:     30305     28363     29130     27798     30038     30083     32163     32492     33277     32733     32505     32119     32921     32662     32334     32447 
dram[2]:     30463     31951     28362     30294     31157     35735     32289     34781     32833     33617     32806     34300     33950     35624     31667     34659 
dram[3]:     28219     29307     29271     28768     29672     31818     31863     33596     31902     32673     33144     32355     33019     32248     32846     32925 
dram[4]:     31709     30080     30635     28616     31567     31957     34463     32269     33057     32326     37892     33384     33822     32747     34128     33735 
dram[5]:     29937     29476     29514     28949     30035     30914     32010     32908     33361     32177     32681     31621     33449     32002     31721     33265 
total reads: 3075674
bank skew: 37892/27798 = 1.36
chip skew: 524488/501370 = 1.05
average mf latency per bank:
dram[0]:       1002       905       964       869       872       786       795       712       756       668       800       724       890       808       977       888
dram[1]:        856       872       830       846       757       757       676       680       631       638       677       676       766       763       841       845
dram[2]:        937      1126       911      1071       818      1297       749       906       706       849       749       889       849      1022       930      1092
dram[3]:        861       874       821       851       744       784       672       688       626       653       670       685       753       776       840       867
dram[4]:       1032       971       983       925       904       844       824       758       776       716       864       764       914       865      1000       944
dram[5]:        852       863       824       832       740       765       671       687       635       651       673       676       762       770       837       853
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      7165     10280      8745      7174      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8390      8053      7924     10502      7130      7885      9987      6545      6874
dram[3]:       8080      8340      8682      7034      9689      9569      7607      8354      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       8400     10682      7005      6415      8241      8292      9643      8260      8211      8078      9136      8185      7988      9915      6859      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      6895      7113

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3427474 n_act=1142503 n_pre=1142492 n_req=816696 n_req_1=506039 n_req_2=310657 n_req_3=0 n_rd=1613318 n_write=1034765 bw_util=0.3896 bw_util_1=0.2421 bw_util_2=0.1475 bw_util_3=0 blp=10.762115 blp_1= 4.035676 blp_2= 2.665497 blp_3= -nan
 n_activity=8349073 dram_eff=0.3901 dram_eff_1=0.2424 dram_eff_2=0.1477 dram_eff_3=0
bk0: 106912a 2967948i bk1: 100212a 3210903i bk2: 99312a 3203852i bk3: 97046a 3222077i bk4: 103390a 2637590i bk5: 97964a 2853103i bk6: 103620a 2299566i bk7: 99778a 2439083i bk8: 101922a 2905418i bk9: 95888a 3129084i bk10: 99178a 2786102i bk11: 98036a 2745673i bk12: 103554a 2394662i bk13: 99322a 2565896i bk14: 105342a 2243465i bk15: 101842a 2391126i 
bw_dist = 0.242	0.147	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.066
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3559474 n_act=1113564 n_pre=1113550 n_req=797915 n_req_1=487762 n_req_2=310153 n_req_3=0 n_rd=1576050 n_write=997914 bw_util=0.3806 bw_util_1=0.2334 bw_util_2=0.1472 bw_util_3=0 blp=10.348624 blp_1= 3.934391 blp_2= 2.636803 blp_3= -nan
 n_activity=8319011 dram_eff=0.3825 dram_eff_1=0.2345 dram_eff_2=0.148 dram_eff_3=0
bk0: 100446a 3429146i bk1: 96042a 3543395i bk2: 98616a 3348113i bk3: 95916a 3421913i bk4: 98290a 3060243i bk5: 98028a 2965479i bk6: 99286a 2700892i bk7: 99744a 2557018i bk8: 98438a 3195990i bk9: 97282a 3127856i bk10: 96512a 3056371i bk11: 95630a 2977562i bk12: 99518a 2753938i bk13: 99020a 2677242i bk14: 101464a 2615682i bk15: 101818a 2506591i 
bw_dist = 0.233	0.147	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9314
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3390979 n_act=1150813 n_pre=1150800 n_req=821954 n_req_1=510740 n_req_2=311214 n_req_3=0 n_rd=1623797 n_write=1044163 bw_util=0.3921 bw_util_1=0.2444 bw_util_2=0.1477 bw_util_3=0 blp=10.890475 blp_1= 4.070735 blp_2= 2.677741 blp_3= -nan
 n_activity=8353303 dram_eff=0.3924 dram_eff_1=0.2446 dram_eff_2=0.1479 dram_eff_3=0
bk0: 101068a 3295034i bk1: 103974a 3007952i bk2: 96896a 3320535i bk3: 101110a 2987690i bk4: 100440a 2803289i bk5: 109817a 2104375i bk6: 99236a 2493892i bk7: 104412a 2083486i bk8: 97516a 3134785i bk9: 99100a 2908764i bk10: 96968a 2888832i bk11: 100046a 2585378i bk12: 101626a 2482135i bk13: 105024a 2154553i bk14: 100076a 2528068i bk15: 106488a 2063649i 
bw_dist = 0.244	0.148	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4104
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3541924 n_act=1117754 n_pre=1117739 n_req=800227 n_req_1=490040 n_req_2=310187 n_req_3=0 n_rd=1580666 n_write=1002469 bw_util=0.3817 bw_util_1=0.2344 bw_util_2=0.1473 bw_util_3=0 blp=10.394629 blp_1= 3.944811 blp_2= 2.640503 blp_3= -nan
 n_activity=8323783 dram_eff=0.3834 dram_eff_1=0.2355 dram_eff_2=0.1479 dram_eff_3=0
bk0: 95864a 3679065i bk1: 98310a 3430845i bk2: 98858a 3324471i bk3: 97898a 3278022i bk4: 97222a 3116043i bk5: 101764a 2746910i bk6: 98464a 2722912i bk7: 101912a 2404918i bk8: 95674a 3319471i bk9: 97224a 3107771i bk10: 97752a 2959830i bk11: 96202a 2941930i bk12: 99616a 2723273i bk13: 98246a 2750174i bk14: 102758a 2517274i bk15: 102902a 2449967i 
bw_dist = 0.234	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0928
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3406395 n_act=1147637 n_pre=1147624 n_req=819553 n_req_1=508629 n_req_2=310924 n_req_3=0 n_rd=1618896 n_write=1040000 bw_util=0.391 bw_util_1=0.2433 bw_util_2=0.1476 bw_util_3=0 blp=10.835432 blp_1= 4.059045 blp_2= 2.679486 blp_3= -nan
 n_activity=8349860 dram_eff=0.3915 dram_eff_1=0.2436 dram_eff_2=0.1478 dram_eff_3=0
bk0: 103216a 3167746i bk1: 99862a 3243897i bk2: 102042a 3040549i bk3: 97490a 3194368i bk4: 101378a 2747382i bk5: 101648a 2591257i bk6: 103864a 2254622i bk7: 99052a 2433159i bk8: 97966a 3132787i bk9: 96334a 3081762i bk10: 107160a 2292015i bk11: 98186a 2699365i bk12: 101386a 2497692i bk13: 99242a 2541566i bk14: 105390a 2233457i bk15: 104680a 2202722i 
bw_dist = 0.243	0.148	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2631
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3537956 n_act=1118760 n_pre=1118749 n_req=800833 n_req_1=490470 n_req_2=310363 n_req_3=0 n_rd=1581883 n_write=1003204 bw_util=0.382 bw_util_1=0.2347 bw_util_2=0.1473 bw_util_3=0 blp=10.417157 blp_1= 3.955166 blp_2= 2.634965 blp_3= -nan
 n_activity=8325308 dram_eff=0.3836 dram_eff_1=0.2356 dram_eff_2=0.148 dram_eff_3=0
bk0: 99440a 3466567i bk1: 98734a 3386412i bk2: 99368a 3280743i bk3: 98212a 3254471i bk4: 98240a 3038811i bk5: 99788a 2819521i bk6: 98808a 2694781i bk7: 100487a 2482081i bk8: 98650a 3156216i bk9: 96116a 3179695i bk10: 96856a 3012230i bk11: 94690a 3027284i bk12: 100582a 2654435i bk13: 97770a 2753783i bk14: 100456a 2670221i bk15: 103686a 2389553i 
bw_dist = 0.235	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0939

========= L2 cache stats =========
L2_cache_bank[0]: Access = 574296, Miss = 411634, Miss_rate = 0.717, Pending_hits = 7059, Reservation_fails = 243782
L2_cache_bank[1]: Access = 550493, Miss = 395068, Miss_rate = 0.718, Pending_hits = 6221, Reservation_fails = 156818
L2_cache_bank[2]: Access = 560722, Miss = 396309, Miss_rate = 0.707, Pending_hits = 5736, Reservation_fails = 186423
L2_cache_bank[3]: Access = 551095, Miss = 391762, Miss_rate = 0.711, Pending_hits = 5699, Reservation_fails = 200534
L2_cache_bank[4]: Access = 552995, Miss = 396943, Miss_rate = 0.718, Pending_hits = 6054, Reservation_fails = 132257
L2_cache_bank[5]: Access = 599366, Miss = 415000, Miss_rate = 0.692, Pending_hits = 7273, Reservation_fails = 270319
L2_cache_bank[6]: Access = 553622, Miss = 393120, Miss_rate = 0.710, Pending_hits = 5661, Reservation_fails = 153825
L2_cache_bank[7]: Access = 567295, Miss = 397248, Miss_rate = 0.700, Pending_hits = 5964, Reservation_fails = 195011
L2_cache_bank[8]: Access = 573815, Miss = 411222, Miss_rate = 0.717, Pending_hits = 7339, Reservation_fails = 224499
L2_cache_bank[9]: Access = 561970, Miss = 398273, Miss_rate = 0.709, Pending_hits = 6401, Reservation_fails = 163645
L2_cache_bank[10]: Access = 558361, Miss = 396219, Miss_rate = 0.710, Pending_hits = 5825, Reservation_fails = 164552
L2_cache_bank[11]: Access = 565251, Miss = 394765, Miss_rate = 0.698, Pending_hits = 6220, Reservation_fails = 202635
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 574296, Miss = 411634 (0.717), PendingHit = 7059 (0.0123)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 550493, Miss = 395068 (0.718), PendingHit = 6221 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 560722, Miss = 396309 (0.707), PendingHit = 5736 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 551095, Miss = 391762 (0.711), PendingHit = 5699 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 552995, Miss = 396943 (0.718), PendingHit = 6054 (0.0109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 599366, Miss = 415000 (0.692), PendingHit = 7273 (0.0121)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 553622, Miss = 393120 (0.71), PendingHit = 5661 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 567295, Miss = 397248 (0.7), PendingHit = 5964 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573815, Miss = 411222 (0.717), PendingHit = 7339 (0.0128)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 561970, Miss = 398273 (0.709), PendingHit = 6401 (0.0114)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 558361, Miss = 396219 (0.71), PendingHit = 5825 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 565251, Miss = 394765 (0.698), PendingHit = 6220 (0.011)
L2 Cache Total Miss Rate = 0.709
Stream 1: L2 Cache Miss Rate = 0.836
Stream 2: L2 Cache Miss Rate = 0.566
Stream 1: Accesses  = 3580222
Stream 1: Misses  = 2993851
Stream 2: Accesses  = 3189059
Stream 2: Misses  = 1803712
Stream 1+2: Accesses  = 6769281
Stream 1+2: Misses  = 4797563
Total Accesses  = 6769281
MPKI-CORES
CORE_L2MPKI_0	81.044
CORE_L2MPKI_1	84.216
CORE_L2MPKI_2	80.610
CORE_L2MPKI_3	82.945
CORE_L2MPKI_4	80.761
CORE_L2MPKI_5	81.756
CORE_L2MPKI_6	81.649
CORE_L2MPKI_7	84.679
CORE_L2MPKI_8	80.465
CORE_L2MPKI_9	85.082
CORE_L2MPKI_10	84.201
CORE_L2MPKI_11	86.646
CORE_L2MPKI_12	84.088
CORE_L2MPKI_13	83.627
CORE_L2MPKI_14	84.624
CORE_L2MPKI_15	87.325
CORE_L2MPKI_16	84.332
CORE_L2MPKI_17	87.193
CORE_L2MPKI_18	84.708
CORE_L2MPKI_19	87.098
CORE_L2MPKI_20	85.067
CORE_L2MPKI_21	83.263
CORE_L2MPKI_22	85.869
CORE_L2MPKI_23	87.816
CORE_L2MPKI_24	84.833
CORE_L2MPKI_25	86.807
CORE_L2MPKI_26	85.818
CORE_L2MPKI_27	83.451
CORE_L2MPKI_28	82.024
CORE_L2MPKI_29	85.612
CORE_L2MPKI_30	2.942
CORE_L2MPKI_31	2.825
CORE_L2MPKI_32	2.882
CORE_L2MPKI_33	2.813
CORE_L2MPKI_34	2.834
CORE_L2MPKI_35	2.888
CORE_L2MPKI_36	2.847
CORE_L2MPKI_37	2.826
CORE_L2MPKI_38	2.839
CORE_L2MPKI_39	2.740
CORE_L2MPKI_40	2.839
CORE_L2MPKI_41	2.998
CORE_L2MPKI_42	2.732
CORE_L2MPKI_43	3.002
CORE_L2MPKI_44	2.832
CORE_L2MPKI_45	2.799
CORE_L2MPKI_46	2.821
CORE_L2MPKI_47	2.868
CORE_L2MPKI_48	2.831
CORE_L2MPKI_49	2.910
CORE_L2MPKI_50	2.801
CORE_L2MPKI_51	2.944
CORE_L2MPKI_52	2.715
CORE_L2MPKI_53	2.782
CORE_L2MPKI_54	2.986
CORE_L2MPKI_55	2.757
CORE_L2MPKI_56	2.827
CORE_L2MPKI_57	2.954
CORE_L2MPKI_58	2.753
CORE_L2MPKI_59	2.876
Avg_MPKI_Stream1= 84.254
Avg_MPKI_Stream2= 2.849
MISSES-CORES
CORE_MISSES_0	91552
CORE_MISSES_1	99267
CORE_MISSES_2	90399
CORE_MISSES_3	98767
CORE_MISSES_4	89633
CORE_MISSES_5	97077
CORE_MISSES_6	92090
CORE_MISSES_7	101886
CORE_MISSES_8	92013
CORE_MISSES_9	103743
CORE_MISSES_10	99266
CORE_MISSES_11	101607
CORE_MISSES_12	95952
CORE_MISSES_13	101476
CORE_MISSES_14	102751
CORE_MISSES_15	107565
CORE_MISSES_16	97804
CORE_MISSES_17	104810
CORE_MISSES_18	101243
CORE_MISSES_19	105089
CORE_MISSES_20	100997
CORE_MISSES_21	99452
CORE_MISSES_22	100086
CORE_MISSES_23	108880
CORE_MISSES_24	99595
CORE_MISSES_25	104369
CORE_MISSES_26	105047
CORE_MISSES_27	101754
CORE_MISSES_28	99179
CORE_MISSES_29	100502
CORE_MISSES_30	61336
CORE_MISSES_31	62296
CORE_MISSES_32	61011
CORE_MISSES_33	57634
CORE_MISSES_34	59812
CORE_MISSES_35	62026
CORE_MISSES_36	60123
CORE_MISSES_37	58691
CORE_MISSES_38	59111
CORE_MISSES_39	62181
CORE_MISSES_40	63044
CORE_MISSES_41	60134
CORE_MISSES_42	60616
CORE_MISSES_43	59851
CORE_MISSES_44	61445
CORE_MISSES_45	59175
CORE_MISSES_46	62044
CORE_MISSES_47	62342
CORE_MISSES_48	59854
CORE_MISSES_49	57797
CORE_MISSES_50	60415
CORE_MISSES_51	60577
CORE_MISSES_52	59610
CORE_MISSES_53	56626
CORE_MISSES_54	59393
CORE_MISSES_55	60674
CORE_MISSES_56	57970
CORE_MISSES_57	59666
CORE_MISSES_58	58964
CORE_MISSES_59	59294
L2_MISSES = 4797563
L2_total_cache_accesses = 6769281
L2_total_cache_misses = 4797563
L2_total_cache_miss_rate = 0.7087
L2_total_cache_pending_hits = 75452
L2_total_cache_reservation_fails = 2294300
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 558071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4389317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2072813
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3648
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 458
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 706
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7918
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1296076
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 41592
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 352270
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 167835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24674
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5059
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 364
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21060
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22755330
icnt_total_pkts_simt_to_mem=10614097
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6076
gpu_ipc_2 =     100.0334
gpu_tot_sim_cycle_stream_1 = 6333751
gpu_tot_sim_cycle_stream_2 = 6333710
gpu_sim_insn_1 = 35517312
gpu_sim_insn_2 = 633582432
gpu_sim_cycle = 6333752
gpu_sim_insn = 669099744
gpu_ipc =     105.6404
gpu_tot_sim_cycle = 6333752
gpu_tot_sim_insn = 669099744
gpu_tot_ipc =     105.6404
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 27753158
gpu_stall_icnt2sh    = 4900808
gpu_total_sim_rate=87475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11029545
	L1I_total_cache_misses = 36475
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 48933, Miss = 48933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117820
	L1D_cache_core[31]: Access = 51721, Miss = 51721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82336
	L1D_cache_core[32]: Access = 49728, Miss = 49728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113259
	L1D_cache_core[33]: Access = 48104, Miss = 48104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133256
	L1D_cache_core[34]: Access = 49559, Miss = 49559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113850
	L1D_cache_core[35]: Access = 50512, Miss = 50512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120267
	L1D_cache_core[36]: Access = 49580, Miss = 49580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121414
	L1D_cache_core[37]: Access = 48785, Miss = 48785, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113425
	L1D_cache_core[38]: Access = 48912, Miss = 48912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112932
	L1D_cache_core[39]: Access = 53177, Miss = 53177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72868
	L1D_cache_core[40]: Access = 52095, Miss = 52095, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86052
	L1D_cache_core[41]: Access = 47201, Miss = 47201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 144346
	L1D_cache_core[42]: Access = 52090, Miss = 52090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92734
	L1D_cache_core[43]: Access = 46847, Miss = 46847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122936
	L1D_cache_core[44]: Access = 51033, Miss = 51033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108958
	L1D_cache_core[45]: Access = 49647, Miss = 49647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107850
	L1D_cache_core[46]: Access = 51660, Miss = 51660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92754
	L1D_cache_core[47]: Access = 51129, Miss = 51129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107901
	L1D_cache_core[48]: Access = 49698, Miss = 49698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115082
	L1D_cache_core[49]: Access = 46660, Miss = 46660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137670
	L1D_cache_core[50]: Access = 50597, Miss = 50597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100313
	L1D_cache_core[51]: Access = 48288, Miss = 48288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125970
	L1D_cache_core[52]: Access = 51641, Miss = 51641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98999
	L1D_cache_core[53]: Access = 47900, Miss = 47900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128063
	L1D_cache_core[54]: Access = 46860, Miss = 46860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131530
	L1D_cache_core[55]: Access = 51620, Miss = 51620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72196
	L1D_cache_core[56]: Access = 48154, Miss = 48154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112039
	L1D_cache_core[57]: Access = 47543, Miss = 47543, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126901
	L1D_cache_core[58]: Access = 50479, Miss = 50479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113393
	L1D_cache_core[59]: Access = 48516, Miss = 48516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117047
	L1D_total_cache_accesses = 1492509
	L1D_total_cache_misses = 1492509
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3378693
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 938307
	L1C_total_cache_misses = 7317
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 4534110
	L1T_total_cache_misses = 1689938
	L1T_total_cache_miss_rate = 0.3727
	L1T_total_cache_pending_hits = 2844172
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1399311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3177311
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 930990
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7317
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2844172
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1689938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 201382
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10993070
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36475
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 972, 1262, 967, 1262, 972, 1262, 968, 1262, 949, 1262, 949, 1262, 948, 1262, 935, 1262, 935, 1262, 948, 1262, 972, 1262, 972, 1262, 948, 1262, 948, 1262, 929, 1262, 916, 
shader 0 total_cycles, active_cycles, idle cycles = 6333752, 17710, 6316042 
shader 1 total_cycles, active_cycles, idle cycles = 6333752, 18476, 6315275 
shader 2 total_cycles, active_cycles, idle cycles = 6333752, 17582, 6316170 
shader 3 total_cycles, active_cycles, idle cycles = 6333752, 18664, 6315088 
shader 4 total_cycles, active_cycles, idle cycles = 6333752, 17400, 6316351 
shader 5 total_cycles, active_cycles, idle cycles = 6333752, 18612, 6315140 
shader 6 total_cycles, active_cycles, idle cycles = 6333752, 17682, 6316069 
shader 7 total_cycles, active_cycles, idle cycles = 6333752, 18859, 6314893 
shader 8 total_cycles, active_cycles, idle cycles = 6333752, 17926, 6315825 
shader 9 total_cycles, active_cycles, idle cycles = 6333752, 19111, 6314640 
shader 10 total_cycles, active_cycles, idle cycles = 6333752, 18480, 6315272 
shader 11 total_cycles, active_cycles, idle cycles = 6333752, 18382, 6315370 
shader 12 total_cycles, active_cycles, idle cycles = 6333752, 17888, 6315863 
shader 13 total_cycles, active_cycles, idle cycles = 6333752, 19019, 6314733 
shader 14 total_cycles, active_cycles, idle cycles = 6333752, 19031, 6314721 
shader 15 total_cycles, active_cycles, idle cycles = 6333752, 19305, 6314446 
shader 16 total_cycles, active_cycles, idle cycles = 6333752, 18180, 6315572 
shader 17 total_cycles, active_cycles, idle cycles = 6333752, 18842, 6314910 
shader 18 total_cycles, active_cycles, idle cycles = 6333752, 18734, 6315018 
shader 19 total_cycles, active_cycles, idle cycles = 6333752, 18911, 6314840 
shader 20 total_cycles, active_cycles, idle cycles = 6333752, 18609, 6315142 
shader 21 total_cycles, active_cycles, idle cycles = 6333752, 18722, 6315030 
shader 22 total_cycles, active_cycles, idle cycles = 6333752, 18271, 6315481 
shader 23 total_cycles, active_cycles, idle cycles = 6333752, 19432, 6314320 
shader 24 total_cycles, active_cycles, idle cycles = 6333752, 18402, 6315349 
shader 25 total_cycles, active_cycles, idle cycles = 6333752, 18845, 6314907 
shader 26 total_cycles, active_cycles, idle cycles = 6333752, 19185, 6314567 
shader 27 total_cycles, active_cycles, idle cycles = 6333752, 19111, 6314641 
shader 28 total_cycles, active_cycles, idle cycles = 6333752, 18952, 6314800 
shader 29 total_cycles, active_cycles, idle cycles = 6333752, 18401, 6315350 
shader 30 total_cycles, active_cycles, idle cycles = 6333752, 329316, 6004436 
shader 31 total_cycles, active_cycles, idle cycles = 6333752, 348270, 5985482 
shader 32 total_cycles, active_cycles, idle cycles = 6333752, 334346, 5999406 
shader 33 total_cycles, active_cycles, idle cycles = 6333752, 323587, 6010165 
shader 34 total_cycles, active_cycles, idle cycles = 6333752, 333309, 6000442 
shader 35 total_cycles, active_cycles, idle cycles = 6333752, 339182, 5994569 
shader 36 total_cycles, active_cycles, idle cycles = 6333752, 333546, 6000206 
shader 37 total_cycles, active_cycles, idle cycles = 6333752, 328005, 6005746 
shader 38 total_cycles, active_cycles, idle cycles = 6333752, 328793, 6004959 
shader 39 total_cycles, active_cycles, idle cycles = 6333752, 358384, 5975368 
shader 40 total_cycles, active_cycles, idle cycles = 6333752, 350743, 5983008 
shader 41 total_cycles, active_cycles, idle cycles = 6333752, 316828, 6016924 
shader 42 total_cycles, active_cycles, idle cycles = 6333752, 350373, 5983378 
shader 43 total_cycles, active_cycles, idle cycles = 6333752, 314893, 6018858 
shader 44 total_cycles, active_cycles, idle cycles = 6333752, 342594, 5991158 
shader 45 total_cycles, active_cycles, idle cycles = 6333752, 333866, 5999886 
shader 46 total_cycles, active_cycles, idle cycles = 6333752, 347272, 5986479 
shader 47 total_cycles, active_cycles, idle cycles = 6333752, 343297, 5990455 
shader 48 total_cycles, active_cycles, idle cycles = 6333752, 333880, 5999871 
shader 49 total_cycles, active_cycles, idle cycles = 6333752, 313762, 6019989 
shader 50 total_cycles, active_cycles, idle cycles = 6333752, 340574, 5993178 
shader 51 total_cycles, active_cycles, idle cycles = 6333752, 324981, 6008771 
shader 52 total_cycles, active_cycles, idle cycles = 6333752, 346689, 5987062 
shader 53 total_cycles, active_cycles, idle cycles = 6333752, 321560, 6012192 
shader 54 total_cycles, active_cycles, idle cycles = 6333752, 314144, 6019608 
shader 55 total_cycles, active_cycles, idle cycles = 6333752, 347550, 5986202 
shader 56 total_cycles, active_cycles, idle cycles = 6333752, 323843, 6009908 
shader 57 total_cycles, active_cycles, idle cycles = 6333752, 318989, 6014762 
shader 58 total_cycles, active_cycles, idle cycles = 6333752, 338230, 5995522 
shader 59 total_cycles, active_cycles, idle cycles = 6333752, 325646, 6008106 
warps_exctd_sm 0 = 1536 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 1536 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1536 
warps_exctd_sm 7 = 1536 
warps_exctd_sm 8 = 1536 
warps_exctd_sm 9 = 1536 
warps_exctd_sm 10 = 1536 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1536 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1536 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1536 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1536 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 1536 
warps_exctd_sm 26 = 1536 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1536 
warps_exctd_sm 29 = 1536 
warps_exctd_sm 30 = 45408 
warps_exctd_sm 31 = 47136 
warps_exctd_sm 32 = 45568 
warps_exctd_sm 33 = 44768 
warps_exctd_sm 34 = 45952 
warps_exctd_sm 35 = 46016 
warps_exctd_sm 36 = 45984 
warps_exctd_sm 37 = 45280 
warps_exctd_sm 38 = 44992 
warps_exctd_sm 39 = 48320 
warps_exctd_sm 40 = 47520 
warps_exctd_sm 41 = 43616 
warps_exctd_sm 42 = 47680 
warps_exctd_sm 43 = 43104 
warps_exctd_sm 44 = 46368 
warps_exctd_sm 45 = 45472 
warps_exctd_sm 46 = 46464 
warps_exctd_sm 47 = 46496 
warps_exctd_sm 48 = 45600 
warps_exctd_sm 49 = 43488 
warps_exctd_sm 50 = 46144 
warps_exctd_sm 51 = 44352 
warps_exctd_sm 52 = 47008 
warps_exctd_sm 53 = 44512 
warps_exctd_sm 54 = 43072 
warps_exctd_sm 55 = 47424 
warps_exctd_sm 56 = 43904 
warps_exctd_sm 57 = 43808 
warps_exctd_sm 58 = 45920 
warps_exctd_sm 59 = 44800 
gpgpu_n_tot_thrd_icount = 676038144
gpgpu_n_tot_w_icount = 21126192
gpgpu_n_stall_shd_mem = 228302684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4976030
gpgpu_n_mem_write_global = 93198
gpgpu_n_mem_texture = 1689938
gpgpu_n_mem_const = 4812
gpgpu_n_load_insn  = 48308320
gpgpu_n_store_insn = 1366176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 21644448
gpgpu_n_const_mem_insn = 23010624
gpgpu_n_param_mem_insn = 7015200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 193250653
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:324994451	W0_Idle:117088848	W0_Scoreboard:296840566	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21126375
Warp Occupancy Distribution:
Stall:290536442	W0_Idle:88061554	W0_Scoreboard:313665	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1113459
Warp Occupancy Distribution:
Stall:34458009	W0_Idle:29027294	W0_Scoreboard:296526901	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20012916
warp_utilization0: 0.027796
warp_utilization1: 0.002930
warp_utilization2: 0.052662
traffic_breakdown_coretomem[CONST_ACC_R] = 38496 {8:4812,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11194488 {8:1399311,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8650320 {40:32907,72:13524,136:46767,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 143727544 {40:3566972,72:4327,136:5420,}
traffic_breakdown_coretomem[INST_ACC_R] = 46320 {8:5790,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13519504 {8:1689938,}
traffic_breakdown_memtocore[CONST_ACC_R] = 346464 {72:4812,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 190306296 {136:1399311,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 745584 {8:93198,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 143697064 {40:3566210,72:4327,136:5420,}
traffic_breakdown_memtocore[INST_ACC_R] = 787440 {136:5790,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 229831568 {136:1689938,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 957 
averagemflatency_1 = 980 
averagemflatency_2= 931 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 6333751 
mrq_lat_table:2292191 	81680 	153890 	287932 	678506 	1186687 	1582992 	1258443 	341651 	8998 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	42155 	43288 	59819 	235534 	935744 	2819148 	2376616 	246363 	4468 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	414613 	275821 	603763 	468868 	695385 	1382945 	1912316 	932134 	81230 	2386 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4435845 	2000213 	223227 	10502 	229 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	31003 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	10093 	2570 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        11        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11        10        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9        12        14        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1328      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.165944  1.153071  1.151510  1.150270  1.158338  1.150466  1.171458  1.168993  1.148722  1.140530  1.154742  1.160539  1.171696  1.167690  1.180614  1.178819 
dram[1]:  1.150743  1.150050  1.152077  1.151169  1.150866  1.154783  1.162777  1.171177  1.143269  1.147048  1.154306  1.154513  1.164934  1.168245  1.173431  1.175703 
dram[2]:  1.146308  1.156854  1.145426  1.154738  1.150774  1.191357  1.162496  1.176674  1.136001  1.145235  1.148764  1.156662  1.169242  1.182811  1.165922  1.185427 
dram[3]:  1.143803  1.150604  1.151224  1.154559  1.145845  1.159776  1.159577  1.173993  1.139243  1.146828  1.153530  1.151708  1.164265  1.165311  1.176902  1.182233 
dram[4]:  1.152921  1.153146  1.152225  1.148520  1.153723  1.160277  1.172441  1.166267  1.137990  1.138839  1.182372  1.155059  1.163541  1.163965  1.176083  1.186715 
dram[5]:  1.147812  1.152758  1.152797  1.152035  1.152035  1.157326  1.162758  1.169693  1.142054  1.146476  1.149748  1.150873  1.164592  1.164663  1.169328  1.183735 
average row locality = 7872970/6791055 = 1.159315
average row locality_1 = 6011999/5263071 = 1.142299
average row locality_2 = 1860971/1527984 = 1.217926
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     53456     50107     49658     48524     51695     48982     51810     49889     50962     47949     49589     49019     51779     49663     52671     50921 
dram[1]:     50225     48021     49308     47959     49145     49015     49644     49875     49219     48643     48256     47816     49759     49510     50737     50910 
dram[2]:     50534     51988     48449     50555     50220     54910     49622     52207     48758     49550     48484     50023     50813     52513     50041     53244 
dram[3]:     47932     49155     49429     48950     48611     50883     49232     50956     47837     48615     48879     48101     49808     49124     51380     51451 
dram[4]:     51608     49933     51022     48746     50691     50828     51933     49526     48985     48169     53581     49093     50693     49622     52696     52341 
dram[5]:     49720     49368     49685     49106     49121     49895     49404     50246     49326     48060     48428     47345     50292     48886     50229     51844 
total reads: 4797392
bank skew: 54910/47345 = 1.16
chip skew: 811911/788042 = 1.03
number of total write accesses:
dram[0]:     33436     30338     29447     28505     32405     30078     34339     32602     34999     32022     33900     33299     34927     32840     34195     32451 
dram[1]:     30305     28363     29130     27798     30038     30083     32163     32492     33277     32733     32505     32119     32921     32662     32334     32447 
dram[2]:     30463     31951     28362     30294     31157     35735     32289     34781     32833     33617     32806     34300     33950     35624     31667     34659 
dram[3]:     28219     29307     29271     28768     29672     31818     31863     33596     31902     32673     33144     32355     33019     32248     32846     32925 
dram[4]:     31709     30080     30635     28616     31567     31957     34463     32269     33057     32326     37892     33384     33822     32747     34128     33735 
dram[5]:     29937     29476     29514     28949     30035     30914     32010     32908     33361     32177     32681     31621     33449     32002     31721     33265 
total reads: 3075674
bank skew: 37892/27798 = 1.36
chip skew: 524488/501370 = 1.05
average mf latency per bank:
dram[0]:       1002       905       964       869       872       786       795       712       756       668       800       724       890       808       977       888
dram[1]:        856       872       830       846       757       757       676       680       631       638       677       676       766       763       841       845
dram[2]:        937      1126       911      1071       818      1297       749       906       706       849       749       889       849      1022       930      1092
dram[3]:        861       874       821       851       744       784       672       688       626       653       670       685       753       776       840       867
dram[4]:       1032       971       983       925       904       844       824       758       776       716       864       764       914       865      1000       944
dram[5]:        852       863       824       832       740       765       671       687       635       651       673       676       762       770       837       853
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      7165     10280      8745      7174      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8390      8053      7924     10502      7130      7885      9987      6545      6874
dram[3]:       8080      8340      8682      7034      9689      9569      7607      8354      7622     10565      9555      6798      8340      8950      7326      7919
dram[4]:       8400     10682      7005      6415      8241      8292      9643      8260      8211      8078      9136      8185      7988      9915      6859      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      6895      7113

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3427474 n_act=1142503 n_pre=1142492 n_req=816696 n_req_1=506039 n_req_2=310657 n_req_3=0 n_rd=1613318 n_write=1034765 bw_util=0.3896 bw_util_1=0.2421 bw_util_2=0.1475 bw_util_3=0 blp=10.762115 blp_1= 4.035676 blp_2= 2.665497 blp_3= -nan
 n_activity=8349073 dram_eff=0.3901 dram_eff_1=0.2424 dram_eff_2=0.1477 dram_eff_3=0
bk0: 106912a 2967948i bk1: 100212a 3210903i bk2: 99312a 3203852i bk3: 97046a 3222077i bk4: 103390a 2637590i bk5: 97964a 2853103i bk6: 103620a 2299566i bk7: 99778a 2439083i bk8: 101922a 2905418i bk9: 95888a 3129084i bk10: 99178a 2786102i bk11: 98036a 2745673i bk12: 103554a 2394662i bk13: 99322a 2565896i bk14: 105342a 2243465i bk15: 101842a 2391126i 
bw_dist = 0.242	0.147	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.066
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3559474 n_act=1113564 n_pre=1113550 n_req=797915 n_req_1=487762 n_req_2=310153 n_req_3=0 n_rd=1576050 n_write=997914 bw_util=0.3806 bw_util_1=0.2334 bw_util_2=0.1472 bw_util_3=0 blp=10.348624 blp_1= 3.934391 blp_2= 2.636803 blp_3= -nan
 n_activity=8319011 dram_eff=0.3825 dram_eff_1=0.2345 dram_eff_2=0.148 dram_eff_3=0
bk0: 100446a 3429146i bk1: 96042a 3543395i bk2: 98616a 3348113i bk3: 95916a 3421913i bk4: 98290a 3060243i bk5: 98028a 2965479i bk6: 99286a 2700892i bk7: 99744a 2557018i bk8: 98438a 3195990i bk9: 97282a 3127856i bk10: 96512a 3056371i bk11: 95630a 2977562i bk12: 99518a 2753938i bk13: 99020a 2677242i bk14: 101464a 2615682i bk15: 101818a 2506591i 
bw_dist = 0.233	0.147	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9314
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3390979 n_act=1150813 n_pre=1150800 n_req=821954 n_req_1=510740 n_req_2=311214 n_req_3=0 n_rd=1623797 n_write=1044163 bw_util=0.3921 bw_util_1=0.2444 bw_util_2=0.1477 bw_util_3=0 blp=10.890475 blp_1= 4.070735 blp_2= 2.677741 blp_3= -nan
 n_activity=8353303 dram_eff=0.3924 dram_eff_1=0.2446 dram_eff_2=0.1479 dram_eff_3=0
bk0: 101068a 3295034i bk1: 103974a 3007952i bk2: 96896a 3320535i bk3: 101110a 2987690i bk4: 100440a 2803289i bk5: 109817a 2104375i bk6: 99236a 2493892i bk7: 104412a 2083486i bk8: 97516a 3134785i bk9: 99100a 2908764i bk10: 96968a 2888832i bk11: 100046a 2585378i bk12: 101626a 2482135i bk13: 105024a 2154553i bk14: 100076a 2528068i bk15: 106488a 2063649i 
bw_dist = 0.244	0.148	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4104
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3541924 n_act=1117754 n_pre=1117739 n_req=800227 n_req_1=490040 n_req_2=310187 n_req_3=0 n_rd=1580666 n_write=1002469 bw_util=0.3817 bw_util_1=0.2344 bw_util_2=0.1473 bw_util_3=0 blp=10.394629 blp_1= 3.944811 blp_2= 2.640503 blp_3= -nan
 n_activity=8323783 dram_eff=0.3834 dram_eff_1=0.2355 dram_eff_2=0.1479 dram_eff_3=0
bk0: 95864a 3679065i bk1: 98310a 3430845i bk2: 98858a 3324471i bk3: 97898a 3278022i bk4: 97222a 3116043i bk5: 101764a 2746910i bk6: 98464a 2722912i bk7: 101912a 2404918i bk8: 95674a 3319471i bk9: 97224a 3107771i bk10: 97752a 2959830i bk11: 96202a 2941930i bk12: 99616a 2723273i bk13: 98246a 2750174i bk14: 102758a 2517274i bk15: 102902a 2449967i 
bw_dist = 0.234	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0928
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3406395 n_act=1147637 n_pre=1147624 n_req=819553 n_req_1=508629 n_req_2=310924 n_req_3=0 n_rd=1618896 n_write=1040000 bw_util=0.391 bw_util_1=0.2433 bw_util_2=0.1476 bw_util_3=0 blp=10.835432 blp_1= 4.059045 blp_2= 2.679486 blp_3= -nan
 n_activity=8349860 dram_eff=0.3915 dram_eff_1=0.2436 dram_eff_2=0.1478 dram_eff_3=0
bk0: 103216a 3167746i bk1: 99862a 3243897i bk2: 102042a 3040549i bk3: 97490a 3194368i bk4: 101378a 2747382i bk5: 101648a 2591257i bk6: 103864a 2254622i bk7: 99052a 2433159i bk8: 97966a 3132787i bk9: 96334a 3081762i bk10: 107160a 2292015i bk11: 98186a 2699365i bk12: 101386a 2497692i bk13: 99242a 2541566i bk14: 105390a 2233457i bk15: 104680a 2202722i 
bw_dist = 0.243	0.148	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2631
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8360552 n_nop=3537956 n_act=1118760 n_pre=1118749 n_req=800833 n_req_1=490470 n_req_2=310363 n_req_3=0 n_rd=1581883 n_write=1003204 bw_util=0.382 bw_util_1=0.2347 bw_util_2=0.1473 bw_util_3=0 blp=10.417157 blp_1= 3.955166 blp_2= 2.634965 blp_3= -nan
 n_activity=8325308 dram_eff=0.3836 dram_eff_1=0.2356 dram_eff_2=0.148 dram_eff_3=0
bk0: 99440a 3466567i bk1: 98734a 3386412i bk2: 99368a 3280743i bk3: 98212a 3254471i bk4: 98240a 3038811i bk5: 99788a 2819521i bk6: 98808a 2694781i bk7: 100487a 2482081i bk8: 98650a 3156216i bk9: 96116a 3179695i bk10: 96856a 3012230i bk11: 94690a 3027284i bk12: 100582a 2654435i bk13: 97770a 2753783i bk14: 100456a 2670221i bk15: 103686a 2389553i 
bw_dist = 0.235	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0939

========= L2 cache stats =========
L2_cache_bank[0]: Access = 574296, Miss = 411634, Miss_rate = 0.717, Pending_hits = 7059, Reservation_fails = 243782
L2_cache_bank[1]: Access = 550493, Miss = 395068, Miss_rate = 0.718, Pending_hits = 6221, Reservation_fails = 156818
L2_cache_bank[2]: Access = 560722, Miss = 396309, Miss_rate = 0.707, Pending_hits = 5736, Reservation_fails = 186423
L2_cache_bank[3]: Access = 551095, Miss = 391762, Miss_rate = 0.711, Pending_hits = 5699, Reservation_fails = 200534
L2_cache_bank[4]: Access = 552995, Miss = 396943, Miss_rate = 0.718, Pending_hits = 6054, Reservation_fails = 132257
L2_cache_bank[5]: Access = 599366, Miss = 415000, Miss_rate = 0.692, Pending_hits = 7273, Reservation_fails = 270319
L2_cache_bank[6]: Access = 553622, Miss = 393120, Miss_rate = 0.710, Pending_hits = 5661, Reservation_fails = 153825
L2_cache_bank[7]: Access = 567295, Miss = 397248, Miss_rate = 0.700, Pending_hits = 5964, Reservation_fails = 195011
L2_cache_bank[8]: Access = 573815, Miss = 411222, Miss_rate = 0.717, Pending_hits = 7339, Reservation_fails = 224499
L2_cache_bank[9]: Access = 561970, Miss = 398273, Miss_rate = 0.709, Pending_hits = 6401, Reservation_fails = 163645
L2_cache_bank[10]: Access = 558361, Miss = 396219, Miss_rate = 0.710, Pending_hits = 5825, Reservation_fails = 164552
L2_cache_bank[11]: Access = 565251, Miss = 394765, Miss_rate = 0.698, Pending_hits = 6220, Reservation_fails = 202635
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 574296, Miss = 411634 (0.717), PendingHit = 7059 (0.0123)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 550493, Miss = 395068 (0.718), PendingHit = 6221 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 560722, Miss = 396309 (0.707), PendingHit = 5736 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 551095, Miss = 391762 (0.711), PendingHit = 5699 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 552995, Miss = 396943 (0.718), PendingHit = 6054 (0.0109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 599366, Miss = 415000 (0.692), PendingHit = 7273 (0.0121)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 553622, Miss = 393120 (0.71), PendingHit = 5661 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 567295, Miss = 397248 (0.7), PendingHit = 5964 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573815, Miss = 411222 (0.717), PendingHit = 7339 (0.0128)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 561970, Miss = 398273 (0.709), PendingHit = 6401 (0.0114)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 558361, Miss = 396219 (0.71), PendingHit = 5825 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 565251, Miss = 394765 (0.698), PendingHit = 6220 (0.011)
L2 Cache Total Miss Rate = 0.709
Stream 1: L2 Cache Miss Rate = 0.836
Stream 2: L2 Cache Miss Rate = 0.566
Stream 1: Accesses  = 3580222
Stream 1: Misses  = 2993851
Stream 2: Accesses  = 3189059
Stream 2: Misses  = 1803712
Stream 1+2: Accesses  = 6769281
Stream 1+2: Misses  = 4797563
Total Accesses  = 6769281
MPKI-CORES
CORE_L2MPKI_0	81.044
CORE_L2MPKI_1	84.216
CORE_L2MPKI_2	80.610
CORE_L2MPKI_3	82.945
CORE_L2MPKI_4	80.761
CORE_L2MPKI_5	81.756
CORE_L2MPKI_6	81.649
CORE_L2MPKI_7	84.679
CORE_L2MPKI_8	80.465
CORE_L2MPKI_9	85.082
CORE_L2MPKI_10	84.201
CORE_L2MPKI_11	86.646
CORE_L2MPKI_12	84.088
CORE_L2MPKI_13	83.627
CORE_L2MPKI_14	84.624
CORE_L2MPKI_15	87.325
CORE_L2MPKI_16	84.332
CORE_L2MPKI_17	87.193
CORE_L2MPKI_18	84.708
CORE_L2MPKI_19	87.098
CORE_L2MPKI_20	85.067
CORE_L2MPKI_21	83.263
CORE_L2MPKI_22	85.869
CORE_L2MPKI_23	87.816
CORE_L2MPKI_24	84.833
CORE_L2MPKI_25	86.807
CORE_L2MPKI_26	85.818
CORE_L2MPKI_27	83.451
CORE_L2MPKI_28	82.024
CORE_L2MPKI_29	85.612
CORE_L2MPKI_30	2.942
CORE_L2MPKI_31	2.825
CORE_L2MPKI_32	2.882
CORE_L2MPKI_33	2.813
CORE_L2MPKI_34	2.834
CORE_L2MPKI_35	2.888
CORE_L2MPKI_36	2.847
CORE_L2MPKI_37	2.826
CORE_L2MPKI_38	2.839
CORE_L2MPKI_39	2.740
CORE_L2MPKI_40	2.839
CORE_L2MPKI_41	2.998
CORE_L2MPKI_42	2.732
CORE_L2MPKI_43	3.002
CORE_L2MPKI_44	2.832
CORE_L2MPKI_45	2.799
CORE_L2MPKI_46	2.821
CORE_L2MPKI_47	2.868
CORE_L2MPKI_48	2.831
CORE_L2MPKI_49	2.910
CORE_L2MPKI_50	2.801
CORE_L2MPKI_51	2.944
CORE_L2MPKI_52	2.715
CORE_L2MPKI_53	2.782
CORE_L2MPKI_54	2.986
CORE_L2MPKI_55	2.757
CORE_L2MPKI_56	2.827
CORE_L2MPKI_57	2.954
CORE_L2MPKI_58	2.753
CORE_L2MPKI_59	2.876
Avg_MPKI_Stream1= 84.254
Avg_MPKI_Stream2= 2.849
MISSES-CORES
CORE_MISSES_0	91552
CORE_MISSES_1	99267
CORE_MISSES_2	90399
CORE_MISSES_3	98767
CORE_MISSES_4	89633
CORE_MISSES_5	97077
CORE_MISSES_6	92090
CORE_MISSES_7	101886
CORE_MISSES_8	92013
CORE_MISSES_9	103743
CORE_MISSES_10	99266
CORE_MISSES_11	101607
CORE_MISSES_12	95952
CORE_MISSES_13	101476
CORE_MISSES_14	102751
CORE_MISSES_15	107565
CORE_MISSES_16	97804
CORE_MISSES_17	104810
CORE_MISSES_18	101243
CORE_MISSES_19	105089
CORE_MISSES_20	100997
CORE_MISSES_21	99452
CORE_MISSES_22	100086
CORE_MISSES_23	108880
CORE_MISSES_24	99595
CORE_MISSES_25	104369
CORE_MISSES_26	105047
CORE_MISSES_27	101754
CORE_MISSES_28	99179
CORE_MISSES_29	100502
CORE_MISSES_30	61336
CORE_MISSES_31	62296
CORE_MISSES_32	61011
CORE_MISSES_33	57634
CORE_MISSES_34	59812
CORE_MISSES_35	62026
CORE_MISSES_36	60123
CORE_MISSES_37	58691
CORE_MISSES_38	59111
CORE_MISSES_39	62181
CORE_MISSES_40	63044
CORE_MISSES_41	60134
CORE_MISSES_42	60616
CORE_MISSES_43	59851
CORE_MISSES_44	61445
CORE_MISSES_45	59175
CORE_MISSES_46	62044
CORE_MISSES_47	62342
CORE_MISSES_48	59854
CORE_MISSES_49	57797
CORE_MISSES_50	60415
CORE_MISSES_51	60577
CORE_MISSES_52	59610
CORE_MISSES_53	56626
CORE_MISSES_54	59393
CORE_MISSES_55	60674
CORE_MISSES_56	57970
CORE_MISSES_57	59666
CORE_MISSES_58	58964
CORE_MISSES_59	59294
L2_MISSES = 4797563
L2_total_cache_accesses = 6769281
L2_total_cache_misses = 4797563
L2_total_cache_miss_rate = 0.7087
L2_total_cache_pending_hits = 75452
L2_total_cache_reservation_fails = 2294300
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 558071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4389317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2072813
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3648
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 458
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 706
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7918
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1296076
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 41592
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 352270
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 167835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24674
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5059
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 364
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21060
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22755330
icnt_total_pkts_simt_to_mem=10614097
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5926
gpu_ipc_2 =      99.7921
gpu_tot_sim_cycle_stream_1 = 6651399
gpu_tot_sim_cycle_stream_2 = 6651356
gpu_sim_insn_1 = 37198944
gpu_sim_insn_2 = 663753024
gpu_sim_cycle = 6651400
gpu_sim_insn = 700951968
gpu_ipc =     105.3841
gpu_tot_sim_cycle = 6651400
gpu_tot_sim_insn = 700951968
gpu_tot_ipc =     105.3841
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29269851
gpu_stall_icnt2sh    = 5090009
gpu_total_sim_rate=87728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11554457
	L1I_total_cache_misses = 38092
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 51506, Miss = 51506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123697
	L1D_cache_core[31]: Access = 54022, Miss = 54022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89869
	L1D_cache_core[32]: Access = 52228, Miss = 52228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116830
	L1D_cache_core[33]: Access = 50831, Miss = 50831, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135698
	L1D_cache_core[34]: Access = 51930, Miss = 51930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119667
	L1D_cache_core[35]: Access = 53010, Miss = 53010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126675
	L1D_cache_core[36]: Access = 52082, Miss = 52082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123919
	L1D_cache_core[37]: Access = 51704, Miss = 51704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115714
	L1D_cache_core[38]: Access = 51402, Miss = 51402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118899
	L1D_cache_core[39]: Access = 55739, Miss = 55739, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76951
	L1D_cache_core[40]: Access = 54342, Miss = 54342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92372
	L1D_cache_core[41]: Access = 49774, Miss = 49774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147849
	L1D_cache_core[42]: Access = 54588, Miss = 54588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99207
	L1D_cache_core[43]: Access = 49346, Miss = 49346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126333
	L1D_cache_core[44]: Access = 53287, Miss = 53287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112040
	L1D_cache_core[45]: Access = 52576, Miss = 52576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108917
	L1D_cache_core[46]: Access = 53117, Miss = 53117, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102167
	L1D_cache_core[47]: Access = 53633, Miss = 53633, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111464
	L1D_cache_core[48]: Access = 51941, Miss = 51941, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121344
	L1D_cache_core[49]: Access = 48896, Miss = 48896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143847
	L1D_cache_core[50]: Access = 52043, Miss = 52043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114275
	L1D_cache_core[51]: Access = 51081, Miss = 51081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127329
	L1D_cache_core[52]: Access = 53721, Miss = 53721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107023
	L1D_cache_core[53]: Access = 50350, Miss = 50350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137212
	L1D_cache_core[54]: Access = 48637, Miss = 48637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143385
	L1D_cache_core[55]: Access = 54242, Miss = 54242, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72493
	L1D_cache_core[56]: Access = 50045, Miss = 50045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121739
	L1D_cache_core[57]: Access = 49869, Miss = 49869, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130990
	L1D_cache_core[58]: Access = 52452, Miss = 52452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118991
	L1D_cache_core[59]: Access = 51164, Miss = 51164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117520
	L1D_total_cache_accesses = 1563442
	L1D_total_cache_misses = 1563442
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3538948
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 982772
	L1C_total_cache_misses = 7390
	L1C_total_cache_miss_rate = 0.0075
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 4750020
	L1T_total_cache_misses = 1769591
	L1T_total_cache_miss_rate = 0.3725
	L1T_total_cache_pending_hits = 2980429
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1465806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3330559
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 975382
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7390
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2980429
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1769591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 97636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 208389
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11516365
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38092
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1086, 1262, 1082, 1262, 1087, 1262, 1086, 1262, 1063, 1262, 1067, 1262, 1063, 1262, 1062, 1262, 1062, 1262, 1062, 1262, 1086, 1262, 1086, 1262, 1063, 1262, 1063, 1262, 1043, 1262, 1043, 
shader 0 total_cycles, active_cycles, idle cycles = 6651400, 18648, 6632752 
shader 1 total_cycles, active_cycles, idle cycles = 6651400, 19381, 6632019 
shader 2 total_cycles, active_cycles, idle cycles = 6651400, 18464, 6632935 
shader 3 total_cycles, active_cycles, idle cycles = 6651400, 19503, 6631896 
shader 4 total_cycles, active_cycles, idle cycles = 6651400, 18275, 6633124 
shader 5 total_cycles, active_cycles, idle cycles = 6651400, 19531, 6631869 
shader 6 total_cycles, active_cycles, idle cycles = 6651400, 18579, 6632820 
shader 7 total_cycles, active_cycles, idle cycles = 6651400, 19665, 6631735 
shader 8 total_cycles, active_cycles, idle cycles = 6651400, 18816, 6632583 
shader 9 total_cycles, active_cycles, idle cycles = 6651400, 19950, 6631449 
shader 10 total_cycles, active_cycles, idle cycles = 6651400, 19333, 6632067 
shader 11 total_cycles, active_cycles, idle cycles = 6651400, 19195, 6632205 
shader 12 total_cycles, active_cycles, idle cycles = 6651400, 18785, 6632614 
shader 13 total_cycles, active_cycles, idle cycles = 6651400, 19907, 6631493 
shader 14 total_cycles, active_cycles, idle cycles = 6651400, 19899, 6631500 
shader 15 total_cycles, active_cycles, idle cycles = 6651400, 20318, 6631082 
shader 16 total_cycles, active_cycles, idle cycles = 6651400, 19085, 6632315 
shader 17 total_cycles, active_cycles, idle cycles = 6651400, 19753, 6631646 
shader 18 total_cycles, active_cycles, idle cycles = 6651400, 19619, 6631781 
shader 19 total_cycles, active_cycles, idle cycles = 6651400, 19748, 6631651 
shader 20 total_cycles, active_cycles, idle cycles = 6651400, 19441, 6631958 
shader 21 total_cycles, active_cycles, idle cycles = 6651400, 19596, 6631803 
shader 22 total_cycles, active_cycles, idle cycles = 6651400, 19118, 6632282 
shader 23 total_cycles, active_cycles, idle cycles = 6651400, 20468, 6630932 
shader 24 total_cycles, active_cycles, idle cycles = 6651400, 19226, 6632174 
shader 25 total_cycles, active_cycles, idle cycles = 6651400, 19687, 6631713 
shader 26 total_cycles, active_cycles, idle cycles = 6651400, 20047, 6631353 
shader 27 total_cycles, active_cycles, idle cycles = 6651400, 19923, 6631476 
shader 28 total_cycles, active_cycles, idle cycles = 6651400, 19781, 6631618 
shader 29 total_cycles, active_cycles, idle cycles = 6651400, 19273, 6632126 
shader 30 total_cycles, active_cycles, idle cycles = 6651400, 346290, 6305110 
shader 31 total_cycles, active_cycles, idle cycles = 6651400, 363703, 6287697 
shader 32 total_cycles, active_cycles, idle cycles = 6651400, 351266, 6300134 
shader 33 total_cycles, active_cycles, idle cycles = 6651400, 341932, 6309468 
shader 34 total_cycles, active_cycles, idle cycles = 6651400, 349324, 6302075 
shader 35 total_cycles, active_cycles, idle cycles = 6651400, 356062, 6295338 
shader 36 total_cycles, active_cycles, idle cycles = 6651400, 350466, 6300934 
shader 37 total_cycles, active_cycles, idle cycles = 6651400, 347627, 6303772 
shader 38 total_cycles, active_cycles, idle cycles = 6651400, 345591, 6305808 
shader 39 total_cycles, active_cycles, idle cycles = 6651400, 375730, 6275670 
shader 40 total_cycles, active_cycles, idle cycles = 6651400, 365893, 6285507 
shader 41 total_cycles, active_cycles, idle cycles = 6651400, 334017, 6317382 
shader 42 total_cycles, active_cycles, idle cycles = 6651400, 367172, 6284228 
shader 43 total_cycles, active_cycles, idle cycles = 6651400, 331813, 6319586 
shader 44 total_cycles, active_cycles, idle cycles = 6651400, 357831, 6293568 
shader 45 total_cycles, active_cycles, idle cycles = 6651400, 353650, 6297750 
shader 46 total_cycles, active_cycles, idle cycles = 6651400, 356997, 6294402 
shader 47 total_cycles, active_cycles, idle cycles = 6651400, 360129, 6291271 
shader 48 total_cycles, active_cycles, idle cycles = 6651400, 349003, 6302397 
shader 49 total_cycles, active_cycles, idle cycles = 6651400, 328783, 6322616 
shader 50 total_cycles, active_cycles, idle cycles = 6651400, 350062, 6301338 
shader 51 total_cycles, active_cycles, idle cycles = 6651400, 343731, 6307668 
shader 52 total_cycles, active_cycles, idle cycles = 6651400, 360745, 6290654 
shader 53 total_cycles, active_cycles, idle cycles = 6651400, 338034, 6313366 
shader 54 total_cycles, active_cycles, idle cycles = 6651400, 325828, 6325571 
shader 55 total_cycles, active_cycles, idle cycles = 6651400, 365280, 6286120 
shader 56 total_cycles, active_cycles, idle cycles = 6651400, 336527, 6314872 
shader 57 total_cycles, active_cycles, idle cycles = 6651400, 334612, 6316787 
shader 58 total_cycles, active_cycles, idle cycles = 6651400, 351469, 6299931 
shader 59 total_cycles, active_cycles, idle cycles = 6651400, 343382, 6308017 
warps_exctd_sm 0 = 1536 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 1536 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1536 
warps_exctd_sm 7 = 1536 
warps_exctd_sm 8 = 1536 
warps_exctd_sm 9 = 1536 
warps_exctd_sm 10 = 1536 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1536 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1856 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1536 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1856 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 1536 
warps_exctd_sm 26 = 1568 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1536 
warps_exctd_sm 29 = 1536 
warps_exctd_sm 30 = 47712 
warps_exctd_sm 31 = 49184 
warps_exctd_sm 32 = 47872 
warps_exctd_sm 33 = 47168 
warps_exctd_sm 34 = 48192 
warps_exctd_sm 35 = 48320 
warps_exctd_sm 36 = 48288 
warps_exctd_sm 37 = 47840 
warps_exctd_sm 38 = 47296 
warps_exctd_sm 39 = 50720 
warps_exctd_sm 40 = 49568 
warps_exctd_sm 41 = 45856 
warps_exctd_sm 42 = 49984 
warps_exctd_sm 43 = 45408 
warps_exctd_sm 44 = 48448 
warps_exctd_sm 45 = 48032 
warps_exctd_sm 46 = 47968 
warps_exctd_sm 47 = 48768 
warps_exctd_sm 48 = 47648 
warps_exctd_sm 49 = 45504 
warps_exctd_sm 50 = 47552 
warps_exctd_sm 51 = 46816 
warps_exctd_sm 52 = 49056 
warps_exctd_sm 53 = 46752 
warps_exctd_sm 54 = 44832 
warps_exctd_sm 55 = 49728 
warps_exctd_sm 56 = 45728 
warps_exctd_sm 57 = 45984 
warps_exctd_sm 58 = 47936 
warps_exctd_sm 59 = 47072 
gpgpu_n_tot_thrd_icount = 708216800
gpgpu_n_tot_w_icount = 22131775
gpgpu_n_stall_shd_mem = 239703667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5218609
gpgpu_n_mem_write_global = 97636
gpgpu_n_mem_texture = 1769591
gpgpu_n_mem_const = 4871
gpgpu_n_load_insn  = 50611680
gpgpu_n_store_insn = 1431232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 22675136
gpgpu_n_const_mem_insn = 24106368
gpgpu_n_param_mem_insn = 7342336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 202937165
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:336208633	W0_Idle:128053884	W0_Scoreboard:311773528	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22131955
Warp Occupancy Distribution:
Stall:300111870	W0_Idle:97478871	W0_Scoreboard:327216	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1166043
Warp Occupancy Distribution:
Stall:36096763	W0_Idle:30575013	W0_Scoreboard:311446312	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20965912
warp_utilization0: 0.027728
warp_utilization1: 0.002922
warp_utilization2: 0.052535
traffic_breakdown_coretomem[CONST_ACC_R] = 38968 {8:4871,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11726448 {8:1465806,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9062240 {40:34474,72:14168,136:48994,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 150778360 {40:3742955,72:4362,136:5486,}
traffic_breakdown_coretomem[INST_ACC_R] = 48480 {8:6060,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 14156728 {8:1769591,}
traffic_breakdown_memtocore[CONST_ACC_R] = 350712 {72:4871,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 199349344 {136:1465804,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 781088 {8:97636,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 150755840 {40:3742392,72:4362,136:5486,}
traffic_breakdown_memtocore[INST_ACC_R] = 824160 {136:6060,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 240664376 {136:1769591,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 959 
averagemflatency_1 = 982 
averagemflatency_2= 934 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 6651399 
mrq_lat_table:2406219 	85823 	161613 	302314 	712757 	1246971 	1663749 	1323592 	359126 	9463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	43884 	44947 	62306 	244572 	974216 	2953595 	2501878 	259926 	4729 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	431495 	287901 	629761 	491465 	729025 	1449289 	2009800 	979701 	85506 	2536 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4661487 	2089653 	230395 	10742 	229 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	35441 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	10480 	2818 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        11        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11        10        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9        12        14        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1328      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.164540  1.153218  1.151326  1.149848  1.158474  1.150741  1.172262  1.168485  1.148292  1.141162  1.155544  1.160316  1.171737  1.167651  1.180101  1.179991 
dram[1]:  1.149974  1.149645  1.152093  1.150891  1.150412  1.154582  1.162945  1.170977  1.143761  1.147551  1.153963  1.155302  1.165928  1.168151  1.173126  1.175076 
dram[2]:  1.145853  1.156491  1.145738  1.154294  1.150756  1.189722  1.162560  1.176851  1.136918  1.145757  1.149365  1.157060  1.169024  1.182027  1.165443  1.184862 
dram[3]:  1.143689  1.150922  1.150389  1.154475  1.145815  1.159448  1.159452  1.173918  1.139282  1.147728  1.154534  1.151191  1.164210  1.165411  1.176720  1.181650 
dram[4]:  1.152605  1.153278  1.151583  1.148688  1.154084  1.159584  1.173234  1.165967  1.138477  1.139662  1.181522  1.155263  1.163577  1.163689  1.175276  1.187121 
dram[5]:  1.146709  1.152129  1.152292  1.150914  1.151693  1.157321  1.162167  1.170088  1.142345  1.147013  1.149828  1.152027  1.163960  1.164576  1.169034  1.183193 
average row locality = 8271627/7135390 = 1.159240
average row locality_1 = 6321483/5534048 = 1.142289
average row locality_2 = 1950144/1601342 = 1.217818
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     55953     52721     52050     50856     54066     51328     54374     52240     53578     50449     52248     51605     54490     52290     55344     53665 
dram[1]:     52732     50505     51781     50431     51410     51312     52061     52264     51789     51124     50770     50378     52439     52043     53406     53550 
dram[2]:     53076     54536     50824     52922     52554     57274     52049     54701     51294     52057     51126     52599     53398     55158     52644     55915 
dram[3]:     50393     51724     51811     51364     50905     53201     51546     53411     50314     51216     51434     50535     52386     51692     54129     54126 
dram[4]:     54133     52490     53449     51062     53104     53137     54437     51858     51536     50725     56227     51638     53304     52185     55357     55087 
dram[5]:     52231     51852     51958     51425     51360     52141     51756     52730     51890     50536     50991     49916     52907     51415     52888     54552 
total reads: 5037843
bank skew: 57274/49916 = 1.15
chip skew: 852127/827995 = 1.03
number of total write accesses:
dram[0]:     34937     31970     30994     29999     34074     31729     36237     34281     36797     33699     35678     34995     36711     34519     35823     34170 
dram[1]:     31829     29847     30748     29420     31621     31703     33926     34210     35019     34373     34164     33814     34659     34275     33952     34059 
dram[2]:     31991     33488     29899     31839     32793     37410     34049     36590     34517     35323     34558     35991     35637     37343     33241     36319 
dram[3]:     29705     30888     30795     30360     31276     33455     33498     35363     33552     34448     34827     33922     34650     33885     34578     34572 
dram[4]:     33262     31653     32238     30102     33282     33551     36288     33923     34766     34059     39637     35063     35506     34378     35762     35463 
dram[5]:     31465     30978     30931     30451     31594     32458     33686     34714     35087     33805     34386     33326     35120     33634     33350     34968 
total reads: 3233880
bank skew: 39637/29420 = 1.35
chip skew: 550988/527619 = 1.04
average mf latency per bank:
dram[0]:       1000       904       960       867       870       787       798       717       770       682       816       740       906       824       984       896
dram[1]:        851       864       822       835       752       750       675       677       639       643       686       683       775       772       844       844
dram[2]:        928      1110       899      1053       810      1271       745       896       712       847       755       889       857      1022       929      1084
dram[3]:        855       866       813       840       739       777       669       685       634       657       678       692       763       783       842       866
dram[4]:       1025       961       974       916       899       838       824       755       785       725       873       772       928       874      1004       944
dram[5]:        844       857       816       824       735       760       668       685       640       660       680       684       769       780       837       852
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      7327     10280      8745      7174      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8841      8053      7924     10502      7130      8369      9987      9034      6874
dram[3]:       8080      8340      8682      7034      9689      9569      7607      8354      7622     10565      9555      6916      8340      8950      7828      7919
dram[4]:       8626     10682      7005      6415      8241      8292      9643      8488      8211      8078      9136      8185      7988     10098      6859      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      7123      8417

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3596077 n_act=1200555 n_pre=1200544 n_req=857741 n_req_1=532165 n_req_2=325576 n_req_3=0 n_rd=1694491 n_write=1088180 bw_util=0.3896 bw_util_1=0.2424 bw_util_2=0.1472 bw_util_3=0 blp=10.775840 blp_1= 4.042506 blp_2= 2.663571 blp_3= -nan
 n_activity=8768126 dram_eff=0.3902 dram_eff_1=0.2428 dram_eff_2=0.1474 dram_eff_3=0
bk0: 111906a 3139254i bk1: 105438a 3357426i bk2: 104100a 3357827i bk3: 101710a 3380097i bk4: 108130a 2773841i bk5: 102656a 2989263i bk6: 108744a 2398190i bk7: 104478a 2563562i bk8: 107155a 3040466i bk9: 100898a 3270770i bk10: 104496a 2908281i bk11: 103206a 2870593i bk12: 108980a 2500932i bk13: 104580a 2681604i bk14: 110684a 2355650i bk15: 107330a 2488312i 
bw_dist = 0.242	0.147	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0879
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3732144 n_act=1170782 n_pre=1170767 n_req=838329 n_req_1=513337 n_req_2=324992 n_req_3=0 n_rd=1655964 n_write=1050190 bw_util=0.3808 bw_util_1=0.2339 bw_util_2=0.1469 bw_util_3=0 blp=10.367726 blp_1= 3.942456 blp_2= 2.634474 blp_3= -nan
 n_activity=8736782 dram_eff=0.3827 dram_eff_1=0.235 dram_eff_2=0.1476 dram_eff_3=0
bk0: 105464a 3597280i bk1: 101008a 3711924i bk2: 103562a 3499438i bk3: 100860a 3570194i bk4: 102820a 3207275i bk5: 102620a 3108966i bk6: 104122a 2822871i bk7: 104526a 2672281i bk8: 103578a 3344703i bk9: 102246a 3278988i bk10: 101540a 3194333i bk11: 100750a 3113183i bk12: 104874a 2872789i bk13: 104084a 2808445i bk14: 106810a 2733348i bk15: 107100a 2625401i 
bw_dist = 0.234	0.147	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9677
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3561852 n_act=1208415 n_pre=1208400 n_req=862645 n_req_1=536531 n_req_2=326114 n_req_3=0 n_rd=1704234 n_write=1096946 bw_util=0.3919 bw_util_1=0.2444 bw_util_2=0.1474 bw_util_3=0 blp=10.888799 blp_1= 4.072021 blp_2= 2.673824 blp_3= -nan
 n_activity=8772151 dram_eff=0.3922 dram_eff_1=0.2446 dram_eff_2=0.1476 dram_eff_3=0
bk0: 106152a 3458591i bk1: 109072a 3170017i bk2: 101648a 3482383i bk3: 105844a 3145720i bk4: 105108a 2948274i bk5: 114548a 2234121i bk6: 104098a 2613246i bk7: 109397a 2188442i bk8: 102586a 3287849i bk9: 104114a 3052578i bk10: 102252a 3013300i bk11: 105195a 2717057i bk12: 106794a 2608464i bk13: 110310a 2268626i bk14: 105288a 2648097i bk15: 111828a 2170736i 
bw_dist = 0.244	0.147	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4027
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3715402 n_act=1174794 n_pre=1174781 n_req=840539 n_req_1=515505 n_req_2=325034 n_req_3=0 n_rd=1660352 n_write=1054518 bw_util=0.3818 bw_util_1=0.2349 bw_util_2=0.1469 bw_util_3=0 blp=10.407627 blp_1= 3.950819 blp_2= 2.638845 blp_3= -nan
 n_activity=8741584 dram_eff=0.3835 dram_eff_1=0.2359 dram_eff_2=0.1476 dram_eff_3=0
bk0: 100784a 3855420i bk1: 103448a 3586213i bk2: 103622a 3487279i bk3: 102728a 3432508i bk4: 101808a 3268666i bk5: 106402a 2884850i bk6: 103088a 2863377i bk7: 106822a 2519542i bk8: 100628a 3478997i bk9: 102430a 3243717i bk10: 102868a 3096481i bk11: 101068a 3090974i bk12: 104768a 2855199i bk13: 103382a 2880456i bk14: 108258a 2625005i bk15: 108248a 2563267i 
bw_dist = 0.235	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1181
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3577104 n_act=1205242 n_pre=1205229 n_req=860301 n_req_1=534479 n_req_2=325822 n_req_3=0 n_rd=1699424 n_write=1092848 bw_util=0.3908 bw_util_1=0.2435 bw_util_2=0.1473 bw_util_3=0 blp=10.839642 blp_1= 4.062766 blp_2= 2.676489 blp_3= -nan
 n_activity=8768616 dram_eff=0.3913 dram_eff_1=0.2438 dram_eff_2=0.1475 dram_eff_3=0
bk0: 108264a 3331722i bk1: 104976a 3401740i bk2: 106898a 3189615i bk3: 102122a 3354119i bk4: 106200a 2874064i bk5: 106274a 2732119i bk6: 108874a 2359209i bk7: 103712a 2563054i bk8: 103070a 3278701i bk9: 101450a 3220199i bk10: 112452a 2421249i bk11: 103276a 2830248i bk12: 106606a 2618559i bk13: 104366a 2666040i bk14: 110710a 2348420i bk15: 110174a 2302579i 
bw_dist = 0.243	0.147	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2657
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3712781 n_act=1175583 n_pre=1175567 n_req=840899 n_req_1=515671 n_req_2=325228 n_req_3=0 n_rd=1661070 n_write=1054846 bw_util=0.382 bw_util_1=0.2349 bw_util_2=0.147 bw_util_3=0 blp=10.425292 blp_1= 3.958260 blp_2= 2.631926 blp_3= -nan
 n_activity=8743477 dram_eff=0.3835 dram_eff_1=0.2359 dram_eff_2=0.1476 dram_eff_3=0
bk0: 104462a 3634503i bk1: 103704a 3550904i bk2: 103916a 3458816i bk3: 102850a 3418488i bk4: 102718a 3200501i bk5: 104282a 2975514i bk6: 103506a 2826544i bk7: 105458a 2591487i bk8: 103778a 3302383i bk9: 101072a 3333291i bk10: 101982a 3149384i bk11: 99830a 3157141i bk12: 105808a 2784454i bk13: 102830a 2880040i bk14: 105772a 2792593i bk15: 109102a 2499631i 
bw_dist = 0.235	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 601980, Miss = 432127, Miss_rate = 0.718, Pending_hits = 7333, Reservation_fails = 253763
L2_cache_bank[1]: Access = 577536, Miss = 415176, Miss_rate = 0.719, Pending_hits = 6492, Reservation_fails = 164541
L2_cache_bank[2]: Access = 588188, Miss = 416388, Miss_rate = 0.708, Pending_hits = 5987, Reservation_fails = 195526
L2_cache_bank[3]: Access = 578262, Miss = 411608, Miss_rate = 0.712, Pending_hits = 5956, Reservation_fails = 210704
L2_cache_bank[4]: Access = 580146, Miss = 416984, Miss_rate = 0.719, Pending_hits = 6329, Reservation_fails = 141746
L2_cache_bank[5]: Access = 626691, Miss = 435170, Miss_rate = 0.694, Pending_hits = 7527, Reservation_fails = 280100
L2_cache_bank[6]: Access = 580780, Miss = 412935, Miss_rate = 0.711, Pending_hits = 5894, Reservation_fails = 160253
L2_cache_bank[7]: Access = 594617, Miss = 417275, Miss_rate = 0.702, Pending_hits = 6246, Reservation_fails = 203242
L2_cache_bank[8]: Access = 601044, Miss = 431553, Miss_rate = 0.718, Pending_hits = 7659, Reservation_fails = 234824
L2_cache_bank[9]: Access = 589189, Miss = 418182, Miss_rate = 0.710, Pending_hits = 6653, Reservation_fails = 172816
L2_cache_bank[10]: Access = 585258, Miss = 415982, Miss_rate = 0.711, Pending_hits = 6060, Reservation_fails = 172772
L2_cache_bank[11]: Access = 592709, Miss = 414567, Miss_rate = 0.699, Pending_hits = 6469, Reservation_fails = 214387
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 601980, Miss = 432127 (0.718), PendingHit = 7333 (0.0122)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 577536, Miss = 415176 (0.719), PendingHit = 6492 (0.0112)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 588188, Miss = 416388 (0.708), PendingHit = 5987 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 578262, Miss = 411608 (0.712), PendingHit = 5956 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 580146, Miss = 416984 (0.719), PendingHit = 6329 (0.0109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 626691, Miss = 435170 (0.694), PendingHit = 7527 (0.012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 580780, Miss = 412935 (0.711), PendingHit = 5894 (0.0101)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 594617, Miss = 417275 (0.702), PendingHit = 6246 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 601044, Miss = 431553 (0.718), PendingHit = 7659 (0.0127)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 589189, Miss = 418182 (0.71), PendingHit = 6653 (0.0113)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 585258, Miss = 415982 (0.711), PendingHit = 6060 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 592709, Miss = 414567 (0.699), PendingHit = 6469 (0.0109)
L2 Cache Total Miss Rate = 0.710
Stream 1: L2 Cache Miss Rate = 0.838
Stream 2: L2 Cache Miss Rate = 0.566
Stream 1: Accesses  = 3756470
Stream 1: Misses  = 3147792
Stream 2: Accesses  = 3339930
Stream 2: Misses  = 1890155
Stream 1+2: Accesses  = 7096400
Stream 1+2: Misses  = 5037947
Total Accesses  = 7096400
MPKI-CORES
CORE_L2MPKI_0	81.609
CORE_L2MPKI_1	84.620
CORE_L2MPKI_2	81.265
CORE_L2MPKI_3	83.358
CORE_L2MPKI_4	81.358
CORE_L2MPKI_5	82.098
CORE_L2MPKI_6	82.062
CORE_L2MPKI_7	85.048
CORE_L2MPKI_8	80.872
CORE_L2MPKI_9	85.503
CORE_L2MPKI_10	84.660
CORE_L2MPKI_11	86.978
CORE_L2MPKI_12	84.479
CORE_L2MPKI_13	83.848
CORE_L2MPKI_14	84.944
CORE_L2MPKI_15	87.141
CORE_L2MPKI_16	84.684
CORE_L2MPKI_17	87.453
CORE_L2MPKI_18	84.971
CORE_L2MPKI_19	87.455
CORE_L2MPKI_20	85.432
CORE_L2MPKI_21	83.501
CORE_L2MPKI_22	86.118
CORE_L2MPKI_23	87.492
CORE_L2MPKI_24	85.192
CORE_L2MPKI_25	87.154
CORE_L2MPKI_26	86.158
CORE_L2MPKI_27	83.690
CORE_L2MPKI_28	82.400
CORE_L2MPKI_29	86.051
CORE_L2MPKI_30	2.944
CORE_L2MPKI_31	2.832
CORE_L2MPKI_32	2.872
CORE_L2MPKI_33	2.812
CORE_L2MPKI_34	2.829
CORE_L2MPKI_35	2.876
CORE_L2MPKI_36	2.838
CORE_L2MPKI_37	2.821
CORE_L2MPKI_38	2.834
CORE_L2MPKI_39	2.736
CORE_L2MPKI_40	2.833
CORE_L2MPKI_41	2.989
CORE_L2MPKI_42	2.733
CORE_L2MPKI_43	2.983
CORE_L2MPKI_44	2.827
CORE_L2MPKI_45	2.788
CORE_L2MPKI_46	2.870
CORE_L2MPKI_47	2.872
CORE_L2MPKI_48	2.828
CORE_L2MPKI_49	2.920
CORE_L2MPKI_50	2.847
CORE_L2MPKI_51	2.931
CORE_L2MPKI_52	2.720
CORE_L2MPKI_53	2.776
CORE_L2MPKI_54	3.010
CORE_L2MPKI_55	2.758
CORE_L2MPKI_56	2.835
CORE_L2MPKI_57	2.944
CORE_L2MPKI_58	2.766
CORE_L2MPKI_59	2.862
Avg_MPKI_Stream1= 84.586
Avg_MPKI_Stream2= 2.849
MISSES-CORES
CORE_MISSES_0	97090
CORE_MISSES_1	104644
CORE_MISSES_2	95729
CORE_MISSES_3	103735
CORE_MISSES_4	94852
CORE_MISSES_5	102311
CORE_MISSES_6	97269
CORE_MISSES_7	106719
CORE_MISSES_8	97085
CORE_MISSES_9	108847
CORE_MISSES_10	104428
CORE_MISSES_11	106522
CORE_MISSES_12	101248
CORE_MISSES_13	106510
CORE_MISSES_14	107861
CORE_MISSES_15	112938
CORE_MISSES_16	103117
CORE_MISSES_17	110227
CORE_MISSES_18	106370
CORE_MISSES_19	110205
CORE_MISSES_20	105980
CORE_MISSES_21	104410
CORE_MISSES_22	105045
CORE_MISSES_23	114227
CORE_MISSES_24	104504
CORE_MISSES_25	109482
CORE_MISSES_26	110213
CORE_MISSES_27	106397
CORE_MISSES_28	104008
CORE_MISSES_29	105819
CORE_MISSES_30	64550
CORE_MISSES_31	65215
CORE_MISSES_32	63876
CORE_MISSES_33	60874
CORE_MISSES_34	62571
CORE_MISSES_35	64841
CORE_MISSES_36	62962
CORE_MISSES_37	62078
CORE_MISSES_38	62006
CORE_MISSES_39	65106
CORE_MISSES_40	65644
CORE_MISSES_41	63205
CORE_MISSES_42	63534
CORE_MISSES_43	62676
CORE_MISSES_44	64047
CORE_MISSES_45	62440
CORE_MISSES_46	64883
CORE_MISSES_47	65499
CORE_MISSES_48	62492
CORE_MISSES_49	60774
CORE_MISSES_50	63116
CORE_MISSES_51	63797
CORE_MISSES_52	62142
CORE_MISSES_53	59414
CORE_MISSES_54	62084
CORE_MISSES_55	63783
CORE_MISSES_56	60408
CORE_MISSES_57	62363
CORE_MISSES_58	61551
CORE_MISSES_59	62224
L2_MISSES = 5037947
L2_total_cache_accesses = 7096400
L2_total_cache_misses = 5037947
L2_total_cache_miss_rate = 0.7099
L2_total_cache_pending_hits = 78605
L2_total_cache_reservation_fails = 2404674
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 579394
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4609709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2173563
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 465
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 716
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8591
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1356448
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 43514
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 369629
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 174593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25655
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5291
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 385
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 384
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22272
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23844824
icnt_total_pkts_simt_to_mem=11129176
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5926
gpu_ipc_2 =      99.7921
gpu_tot_sim_cycle_stream_1 = 6651399
gpu_tot_sim_cycle_stream_2 = 6651356
gpu_sim_insn_1 = 37198944
gpu_sim_insn_2 = 663753024
gpu_sim_cycle = 6651400
gpu_sim_insn = 700951968
gpu_ipc =     105.3841
gpu_tot_sim_cycle = 6651400
gpu_tot_sim_insn = 700951968
gpu_tot_ipc =     105.3841
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29269851
gpu_stall_icnt2sh    = 5090009
gpu_total_sim_rate=87728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11554457
	L1I_total_cache_misses = 38092
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 51506, Miss = 51506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123697
	L1D_cache_core[31]: Access = 54022, Miss = 54022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89869
	L1D_cache_core[32]: Access = 52228, Miss = 52228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116830
	L1D_cache_core[33]: Access = 50831, Miss = 50831, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135698
	L1D_cache_core[34]: Access = 51930, Miss = 51930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119667
	L1D_cache_core[35]: Access = 53010, Miss = 53010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126675
	L1D_cache_core[36]: Access = 52082, Miss = 52082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123919
	L1D_cache_core[37]: Access = 51704, Miss = 51704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115714
	L1D_cache_core[38]: Access = 51402, Miss = 51402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118899
	L1D_cache_core[39]: Access = 55739, Miss = 55739, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76951
	L1D_cache_core[40]: Access = 54342, Miss = 54342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92372
	L1D_cache_core[41]: Access = 49774, Miss = 49774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147849
	L1D_cache_core[42]: Access = 54588, Miss = 54588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99207
	L1D_cache_core[43]: Access = 49346, Miss = 49346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126333
	L1D_cache_core[44]: Access = 53287, Miss = 53287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112040
	L1D_cache_core[45]: Access = 52576, Miss = 52576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108917
	L1D_cache_core[46]: Access = 53117, Miss = 53117, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102167
	L1D_cache_core[47]: Access = 53633, Miss = 53633, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111464
	L1D_cache_core[48]: Access = 51941, Miss = 51941, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121344
	L1D_cache_core[49]: Access = 48896, Miss = 48896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143847
	L1D_cache_core[50]: Access = 52043, Miss = 52043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114275
	L1D_cache_core[51]: Access = 51081, Miss = 51081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127329
	L1D_cache_core[52]: Access = 53721, Miss = 53721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107023
	L1D_cache_core[53]: Access = 50350, Miss = 50350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137212
	L1D_cache_core[54]: Access = 48637, Miss = 48637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143385
	L1D_cache_core[55]: Access = 54242, Miss = 54242, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72493
	L1D_cache_core[56]: Access = 50045, Miss = 50045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121739
	L1D_cache_core[57]: Access = 49869, Miss = 49869, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130990
	L1D_cache_core[58]: Access = 52452, Miss = 52452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118991
	L1D_cache_core[59]: Access = 51164, Miss = 51164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117520
	L1D_total_cache_accesses = 1563442
	L1D_total_cache_misses = 1563442
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3538948
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 982772
	L1C_total_cache_misses = 7390
	L1C_total_cache_miss_rate = 0.0075
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 4750020
	L1T_total_cache_misses = 1769591
	L1T_total_cache_miss_rate = 0.3725
	L1T_total_cache_pending_hits = 2980429
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1465806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3330559
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 975382
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7390
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2980429
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1769591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 97636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 208389
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11516365
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38092
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1086, 1262, 1082, 1262, 1087, 1262, 1086, 1262, 1063, 1262, 1067, 1262, 1063, 1262, 1062, 1262, 1062, 1262, 1062, 1262, 1086, 1262, 1086, 1262, 1063, 1262, 1063, 1262, 1043, 1262, 1043, 
shader 0 total_cycles, active_cycles, idle cycles = 6651400, 18648, 6632752 
shader 1 total_cycles, active_cycles, idle cycles = 6651400, 19381, 6632019 
shader 2 total_cycles, active_cycles, idle cycles = 6651400, 18464, 6632935 
shader 3 total_cycles, active_cycles, idle cycles = 6651400, 19503, 6631896 
shader 4 total_cycles, active_cycles, idle cycles = 6651400, 18275, 6633124 
shader 5 total_cycles, active_cycles, idle cycles = 6651400, 19531, 6631869 
shader 6 total_cycles, active_cycles, idle cycles = 6651400, 18579, 6632820 
shader 7 total_cycles, active_cycles, idle cycles = 6651400, 19665, 6631735 
shader 8 total_cycles, active_cycles, idle cycles = 6651400, 18816, 6632583 
shader 9 total_cycles, active_cycles, idle cycles = 6651400, 19950, 6631449 
shader 10 total_cycles, active_cycles, idle cycles = 6651400, 19333, 6632067 
shader 11 total_cycles, active_cycles, idle cycles = 6651400, 19195, 6632205 
shader 12 total_cycles, active_cycles, idle cycles = 6651400, 18785, 6632614 
shader 13 total_cycles, active_cycles, idle cycles = 6651400, 19907, 6631493 
shader 14 total_cycles, active_cycles, idle cycles = 6651400, 19899, 6631500 
shader 15 total_cycles, active_cycles, idle cycles = 6651400, 20318, 6631082 
shader 16 total_cycles, active_cycles, idle cycles = 6651400, 19085, 6632315 
shader 17 total_cycles, active_cycles, idle cycles = 6651400, 19753, 6631646 
shader 18 total_cycles, active_cycles, idle cycles = 6651400, 19619, 6631781 
shader 19 total_cycles, active_cycles, idle cycles = 6651400, 19748, 6631651 
shader 20 total_cycles, active_cycles, idle cycles = 6651400, 19441, 6631958 
shader 21 total_cycles, active_cycles, idle cycles = 6651400, 19596, 6631803 
shader 22 total_cycles, active_cycles, idle cycles = 6651400, 19118, 6632282 
shader 23 total_cycles, active_cycles, idle cycles = 6651400, 20468, 6630932 
shader 24 total_cycles, active_cycles, idle cycles = 6651400, 19226, 6632174 
shader 25 total_cycles, active_cycles, idle cycles = 6651400, 19687, 6631713 
shader 26 total_cycles, active_cycles, idle cycles = 6651400, 20047, 6631353 
shader 27 total_cycles, active_cycles, idle cycles = 6651400, 19923, 6631476 
shader 28 total_cycles, active_cycles, idle cycles = 6651400, 19781, 6631618 
shader 29 total_cycles, active_cycles, idle cycles = 6651400, 19273, 6632126 
shader 30 total_cycles, active_cycles, idle cycles = 6651400, 346290, 6305110 
shader 31 total_cycles, active_cycles, idle cycles = 6651400, 363703, 6287697 
shader 32 total_cycles, active_cycles, idle cycles = 6651400, 351266, 6300134 
shader 33 total_cycles, active_cycles, idle cycles = 6651400, 341932, 6309468 
shader 34 total_cycles, active_cycles, idle cycles = 6651400, 349324, 6302075 
shader 35 total_cycles, active_cycles, idle cycles = 6651400, 356062, 6295338 
shader 36 total_cycles, active_cycles, idle cycles = 6651400, 350466, 6300934 
shader 37 total_cycles, active_cycles, idle cycles = 6651400, 347627, 6303772 
shader 38 total_cycles, active_cycles, idle cycles = 6651400, 345591, 6305808 
shader 39 total_cycles, active_cycles, idle cycles = 6651400, 375730, 6275670 
shader 40 total_cycles, active_cycles, idle cycles = 6651400, 365893, 6285507 
shader 41 total_cycles, active_cycles, idle cycles = 6651400, 334017, 6317382 
shader 42 total_cycles, active_cycles, idle cycles = 6651400, 367172, 6284228 
shader 43 total_cycles, active_cycles, idle cycles = 6651400, 331813, 6319586 
shader 44 total_cycles, active_cycles, idle cycles = 6651400, 357831, 6293568 
shader 45 total_cycles, active_cycles, idle cycles = 6651400, 353650, 6297750 
shader 46 total_cycles, active_cycles, idle cycles = 6651400, 356997, 6294402 
shader 47 total_cycles, active_cycles, idle cycles = 6651400, 360129, 6291271 
shader 48 total_cycles, active_cycles, idle cycles = 6651400, 349003, 6302397 
shader 49 total_cycles, active_cycles, idle cycles = 6651400, 328783, 6322616 
shader 50 total_cycles, active_cycles, idle cycles = 6651400, 350062, 6301338 
shader 51 total_cycles, active_cycles, idle cycles = 6651400, 343731, 6307668 
shader 52 total_cycles, active_cycles, idle cycles = 6651400, 360745, 6290654 
shader 53 total_cycles, active_cycles, idle cycles = 6651400, 338034, 6313366 
shader 54 total_cycles, active_cycles, idle cycles = 6651400, 325828, 6325571 
shader 55 total_cycles, active_cycles, idle cycles = 6651400, 365280, 6286120 
shader 56 total_cycles, active_cycles, idle cycles = 6651400, 336527, 6314872 
shader 57 total_cycles, active_cycles, idle cycles = 6651400, 334612, 6316787 
shader 58 total_cycles, active_cycles, idle cycles = 6651400, 351469, 6299931 
shader 59 total_cycles, active_cycles, idle cycles = 6651400, 343382, 6308017 
warps_exctd_sm 0 = 1536 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 1536 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1536 
warps_exctd_sm 7 = 1536 
warps_exctd_sm 8 = 1536 
warps_exctd_sm 9 = 1536 
warps_exctd_sm 10 = 1536 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1536 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1536 
warps_exctd_sm 15 = 1856 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1536 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1856 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 1536 
warps_exctd_sm 26 = 1568 
warps_exctd_sm 27 = 1536 
warps_exctd_sm 28 = 1536 
warps_exctd_sm 29 = 1536 
warps_exctd_sm 30 = 47712 
warps_exctd_sm 31 = 49184 
warps_exctd_sm 32 = 47872 
warps_exctd_sm 33 = 47168 
warps_exctd_sm 34 = 48192 
warps_exctd_sm 35 = 48320 
warps_exctd_sm 36 = 48288 
warps_exctd_sm 37 = 47840 
warps_exctd_sm 38 = 47296 
warps_exctd_sm 39 = 50720 
warps_exctd_sm 40 = 49568 
warps_exctd_sm 41 = 45856 
warps_exctd_sm 42 = 49984 
warps_exctd_sm 43 = 45408 
warps_exctd_sm 44 = 48448 
warps_exctd_sm 45 = 48032 
warps_exctd_sm 46 = 47968 
warps_exctd_sm 47 = 48768 
warps_exctd_sm 48 = 47648 
warps_exctd_sm 49 = 45504 
warps_exctd_sm 50 = 47552 
warps_exctd_sm 51 = 46816 
warps_exctd_sm 52 = 49056 
warps_exctd_sm 53 = 46752 
warps_exctd_sm 54 = 44832 
warps_exctd_sm 55 = 49728 
warps_exctd_sm 56 = 45728 
warps_exctd_sm 57 = 45984 
warps_exctd_sm 58 = 47936 
warps_exctd_sm 59 = 47072 
gpgpu_n_tot_thrd_icount = 708216800
gpgpu_n_tot_w_icount = 22131775
gpgpu_n_stall_shd_mem = 239703667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5218609
gpgpu_n_mem_write_global = 97636
gpgpu_n_mem_texture = 1769591
gpgpu_n_mem_const = 4871
gpgpu_n_load_insn  = 50611680
gpgpu_n_store_insn = 1431232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 22675136
gpgpu_n_const_mem_insn = 24106368
gpgpu_n_param_mem_insn = 7342336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 202937165
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:336208633	W0_Idle:128053884	W0_Scoreboard:311773528	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22131955
Warp Occupancy Distribution:
Stall:300111870	W0_Idle:97478871	W0_Scoreboard:327216	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1166043
Warp Occupancy Distribution:
Stall:36096763	W0_Idle:30575013	W0_Scoreboard:311446312	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20965912
warp_utilization0: 0.027728
warp_utilization1: 0.002922
warp_utilization2: 0.052535
traffic_breakdown_coretomem[CONST_ACC_R] = 38968 {8:4871,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11726448 {8:1465806,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9062240 {40:34474,72:14168,136:48994,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 150778360 {40:3742955,72:4362,136:5486,}
traffic_breakdown_coretomem[INST_ACC_R] = 48480 {8:6060,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 14156728 {8:1769591,}
traffic_breakdown_memtocore[CONST_ACC_R] = 350712 {72:4871,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 199349344 {136:1465804,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 781088 {8:97636,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 150755840 {40:3742392,72:4362,136:5486,}
traffic_breakdown_memtocore[INST_ACC_R] = 824160 {136:6060,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 240664376 {136:1769591,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 959 
averagemflatency_1 = 982 
averagemflatency_2= 934 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 6651399 
mrq_lat_table:2406219 	85823 	161613 	302314 	712757 	1246971 	1663749 	1323592 	359126 	9463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	43884 	44947 	62306 	244572 	974216 	2953595 	2501878 	259926 	4729 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	431495 	287901 	629761 	491465 	729025 	1449289 	2009800 	979701 	85506 	2536 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4661487 	2089653 	230395 	10742 	229 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	35441 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	10480 	2818 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        11        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        11        10        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9        12        14        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1328      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.164540  1.153218  1.151326  1.149848  1.158474  1.150741  1.172262  1.168485  1.148292  1.141162  1.155544  1.160316  1.171737  1.167651  1.180101  1.179991 
dram[1]:  1.149974  1.149645  1.152093  1.150891  1.150412  1.154582  1.162945  1.170977  1.143761  1.147551  1.153963  1.155302  1.165928  1.168151  1.173126  1.175076 
dram[2]:  1.145853  1.156491  1.145738  1.154294  1.150756  1.189722  1.162560  1.176851  1.136918  1.145757  1.149365  1.157060  1.169024  1.182027  1.165443  1.184862 
dram[3]:  1.143689  1.150922  1.150389  1.154475  1.145815  1.159448  1.159452  1.173918  1.139282  1.147728  1.154534  1.151191  1.164210  1.165411  1.176720  1.181650 
dram[4]:  1.152605  1.153278  1.151583  1.148688  1.154084  1.159584  1.173234  1.165967  1.138477  1.139662  1.181522  1.155263  1.163577  1.163689  1.175276  1.187121 
dram[5]:  1.146709  1.152129  1.152292  1.150914  1.151693  1.157321  1.162167  1.170088  1.142345  1.147013  1.149828  1.152027  1.163960  1.164576  1.169034  1.183193 
average row locality = 8271627/7135390 = 1.159240
average row locality_1 = 6321483/5534048 = 1.142289
average row locality_2 = 1950144/1601342 = 1.217818
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     55953     52721     52050     50856     54066     51328     54374     52240     53578     50449     52248     51605     54490     52290     55344     53665 
dram[1]:     52732     50505     51781     50431     51410     51312     52061     52264     51789     51124     50770     50378     52439     52043     53406     53550 
dram[2]:     53076     54536     50824     52922     52554     57274     52049     54701     51294     52057     51126     52599     53398     55158     52644     55915 
dram[3]:     50393     51724     51811     51364     50905     53201     51546     53411     50314     51216     51434     50535     52386     51692     54129     54126 
dram[4]:     54133     52490     53449     51062     53104     53137     54437     51858     51536     50725     56227     51638     53304     52185     55357     55087 
dram[5]:     52231     51852     51958     51425     51360     52141     51756     52730     51890     50536     50991     49916     52907     51415     52888     54552 
total reads: 5037843
bank skew: 57274/49916 = 1.15
chip skew: 852127/827995 = 1.03
number of total write accesses:
dram[0]:     34937     31970     30994     29999     34074     31729     36237     34281     36797     33699     35678     34995     36711     34519     35823     34170 
dram[1]:     31829     29847     30748     29420     31621     31703     33926     34210     35019     34373     34164     33814     34659     34275     33952     34059 
dram[2]:     31991     33488     29899     31839     32793     37410     34049     36590     34517     35323     34558     35991     35637     37343     33241     36319 
dram[3]:     29705     30888     30795     30360     31276     33455     33498     35363     33552     34448     34827     33922     34650     33885     34578     34572 
dram[4]:     33262     31653     32238     30102     33282     33551     36288     33923     34766     34059     39637     35063     35506     34378     35762     35463 
dram[5]:     31465     30978     30931     30451     31594     32458     33686     34714     35087     33805     34386     33326     35120     33634     33350     34968 
total reads: 3233880
bank skew: 39637/29420 = 1.35
chip skew: 550988/527619 = 1.04
average mf latency per bank:
dram[0]:       1000       904       960       867       870       787       798       717       770       682       816       740       906       824       984       896
dram[1]:        851       864       822       835       752       750       675       677       639       643       686       683       775       772       844       844
dram[2]:        928      1110       899      1053       810      1271       745       896       712       847       755       889       857      1022       929      1084
dram[3]:        855       866       813       840       739       777       669       685       634       657       678       692       763       783       842       866
dram[4]:       1025       961       974       916       899       838       824       755       785       725       873       772       928       874      1004       944
dram[5]:        844       857       816       824       735       760       668       685       640       660       680       684       769       780       837       852
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      7327     10280      8745      7174      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8841      8053      7924     10502      7130      8369      9987      9034      6874
dram[3]:       8080      8340      8682      7034      9689      9569      7607      8354      7622     10565      9555      6916      8340      8950      7828      7919
dram[4]:       8626     10682      7005      6415      8241      8292      9643      8488      8211      8078      9136      8185      7988     10098      6859      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      7123      8417

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3596077 n_act=1200555 n_pre=1200544 n_req=857741 n_req_1=532165 n_req_2=325576 n_req_3=0 n_rd=1694491 n_write=1088180 bw_util=0.3896 bw_util_1=0.2424 bw_util_2=0.1472 bw_util_3=0 blp=10.775840 blp_1= 4.042506 blp_2= 2.663571 blp_3= -nan
 n_activity=8768126 dram_eff=0.3902 dram_eff_1=0.2428 dram_eff_2=0.1474 dram_eff_3=0
bk0: 111906a 3139254i bk1: 105438a 3357426i bk2: 104100a 3357827i bk3: 101710a 3380097i bk4: 108130a 2773841i bk5: 102656a 2989263i bk6: 108744a 2398190i bk7: 104478a 2563562i bk8: 107155a 3040466i bk9: 100898a 3270770i bk10: 104496a 2908281i bk11: 103206a 2870593i bk12: 108980a 2500932i bk13: 104580a 2681604i bk14: 110684a 2355650i bk15: 107330a 2488312i 
bw_dist = 0.242	0.147	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0879
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3732144 n_act=1170782 n_pre=1170767 n_req=838329 n_req_1=513337 n_req_2=324992 n_req_3=0 n_rd=1655964 n_write=1050190 bw_util=0.3808 bw_util_1=0.2339 bw_util_2=0.1469 bw_util_3=0 blp=10.367726 blp_1= 3.942456 blp_2= 2.634474 blp_3= -nan
 n_activity=8736782 dram_eff=0.3827 dram_eff_1=0.235 dram_eff_2=0.1476 dram_eff_3=0
bk0: 105464a 3597280i bk1: 101008a 3711924i bk2: 103562a 3499438i bk3: 100860a 3570194i bk4: 102820a 3207275i bk5: 102620a 3108966i bk6: 104122a 2822871i bk7: 104526a 2672281i bk8: 103578a 3344703i bk9: 102246a 3278988i bk10: 101540a 3194333i bk11: 100750a 3113183i bk12: 104874a 2872789i bk13: 104084a 2808445i bk14: 106810a 2733348i bk15: 107100a 2625401i 
bw_dist = 0.234	0.147	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9677
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3561852 n_act=1208415 n_pre=1208400 n_req=862645 n_req_1=536531 n_req_2=326114 n_req_3=0 n_rd=1704234 n_write=1096946 bw_util=0.3919 bw_util_1=0.2444 bw_util_2=0.1474 bw_util_3=0 blp=10.888799 blp_1= 4.072021 blp_2= 2.673824 blp_3= -nan
 n_activity=8772151 dram_eff=0.3922 dram_eff_1=0.2446 dram_eff_2=0.1476 dram_eff_3=0
bk0: 106152a 3458591i bk1: 109072a 3170017i bk2: 101648a 3482383i bk3: 105844a 3145720i bk4: 105108a 2948274i bk5: 114548a 2234121i bk6: 104098a 2613246i bk7: 109397a 2188442i bk8: 102586a 3287849i bk9: 104114a 3052578i bk10: 102252a 3013300i bk11: 105195a 2717057i bk12: 106794a 2608464i bk13: 110310a 2268626i bk14: 105288a 2648097i bk15: 111828a 2170736i 
bw_dist = 0.244	0.147	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4027
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3715402 n_act=1174794 n_pre=1174781 n_req=840539 n_req_1=515505 n_req_2=325034 n_req_3=0 n_rd=1660352 n_write=1054518 bw_util=0.3818 bw_util_1=0.2349 bw_util_2=0.1469 bw_util_3=0 blp=10.407627 blp_1= 3.950819 blp_2= 2.638845 blp_3= -nan
 n_activity=8741584 dram_eff=0.3835 dram_eff_1=0.2359 dram_eff_2=0.1476 dram_eff_3=0
bk0: 100784a 3855420i bk1: 103448a 3586213i bk2: 103622a 3487279i bk3: 102728a 3432508i bk4: 101808a 3268666i bk5: 106402a 2884850i bk6: 103088a 2863377i bk7: 106822a 2519542i bk8: 100628a 3478997i bk9: 102430a 3243717i bk10: 102868a 3096481i bk11: 101068a 3090974i bk12: 104768a 2855199i bk13: 103382a 2880456i bk14: 108258a 2625005i bk15: 108248a 2563267i 
bw_dist = 0.235	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1181
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3577104 n_act=1205242 n_pre=1205229 n_req=860301 n_req_1=534479 n_req_2=325822 n_req_3=0 n_rd=1699424 n_write=1092848 bw_util=0.3908 bw_util_1=0.2435 bw_util_2=0.1473 bw_util_3=0 blp=10.839642 blp_1= 4.062766 blp_2= 2.676489 blp_3= -nan
 n_activity=8768616 dram_eff=0.3913 dram_eff_1=0.2438 dram_eff_2=0.1475 dram_eff_3=0
bk0: 108264a 3331722i bk1: 104976a 3401740i bk2: 106898a 3189615i bk3: 102122a 3354119i bk4: 106200a 2874064i bk5: 106274a 2732119i bk6: 108874a 2359209i bk7: 103712a 2563054i bk8: 103070a 3278701i bk9: 101450a 3220199i bk10: 112452a 2421249i bk11: 103276a 2830248i bk12: 106606a 2618559i bk13: 104366a 2666040i bk14: 110710a 2348420i bk15: 110174a 2302579i 
bw_dist = 0.243	0.147	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2657
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779847 n_nop=3712781 n_act=1175583 n_pre=1175567 n_req=840899 n_req_1=515671 n_req_2=325228 n_req_3=0 n_rd=1661070 n_write=1054846 bw_util=0.382 bw_util_1=0.2349 bw_util_2=0.147 bw_util_3=0 blp=10.425292 blp_1= 3.958260 blp_2= 2.631926 blp_3= -nan
 n_activity=8743477 dram_eff=0.3835 dram_eff_1=0.2359 dram_eff_2=0.1476 dram_eff_3=0
bk0: 104462a 3634503i bk1: 103704a 3550904i bk2: 103916a 3458816i bk3: 102850a 3418488i bk4: 102718a 3200501i bk5: 104282a 2975514i bk6: 103506a 2826544i bk7: 105458a 2591487i bk8: 103778a 3302383i bk9: 101072a 3333291i bk10: 101982a 3149384i bk11: 99830a 3157141i bk12: 105808a 2784454i bk13: 102830a 2880040i bk14: 105772a 2792593i bk15: 109102a 2499631i 
bw_dist = 0.235	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 601980, Miss = 432127, Miss_rate = 0.718, Pending_hits = 7333, Reservation_fails = 253763
L2_cache_bank[1]: Access = 577536, Miss = 415176, Miss_rate = 0.719, Pending_hits = 6492, Reservation_fails = 164541
L2_cache_bank[2]: Access = 588188, Miss = 416388, Miss_rate = 0.708, Pending_hits = 5987, Reservation_fails = 195526
L2_cache_bank[3]: Access = 578262, Miss = 411608, Miss_rate = 0.712, Pending_hits = 5956, Reservation_fails = 210704
L2_cache_bank[4]: Access = 580146, Miss = 416984, Miss_rate = 0.719, Pending_hits = 6329, Reservation_fails = 141746
L2_cache_bank[5]: Access = 626691, Miss = 435170, Miss_rate = 0.694, Pending_hits = 7527, Reservation_fails = 280100
L2_cache_bank[6]: Access = 580780, Miss = 412935, Miss_rate = 0.711, Pending_hits = 5894, Reservation_fails = 160253
L2_cache_bank[7]: Access = 594617, Miss = 417275, Miss_rate = 0.702, Pending_hits = 6246, Reservation_fails = 203242
L2_cache_bank[8]: Access = 601044, Miss = 431553, Miss_rate = 0.718, Pending_hits = 7659, Reservation_fails = 234824
L2_cache_bank[9]: Access = 589189, Miss = 418182, Miss_rate = 0.710, Pending_hits = 6653, Reservation_fails = 172816
L2_cache_bank[10]: Access = 585258, Miss = 415982, Miss_rate = 0.711, Pending_hits = 6060, Reservation_fails = 172772
L2_cache_bank[11]: Access = 592709, Miss = 414567, Miss_rate = 0.699, Pending_hits = 6469, Reservation_fails = 214387
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 601980, Miss = 432127 (0.718), PendingHit = 7333 (0.0122)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 577536, Miss = 415176 (0.719), PendingHit = 6492 (0.0112)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 588188, Miss = 416388 (0.708), PendingHit = 5987 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 578262, Miss = 411608 (0.712), PendingHit = 5956 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 580146, Miss = 416984 (0.719), PendingHit = 6329 (0.0109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 626691, Miss = 435170 (0.694), PendingHit = 7527 (0.012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 580780, Miss = 412935 (0.711), PendingHit = 5894 (0.0101)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 594617, Miss = 417275 (0.702), PendingHit = 6246 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 601044, Miss = 431553 (0.718), PendingHit = 7659 (0.0127)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 589189, Miss = 418182 (0.71), PendingHit = 6653 (0.0113)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 585258, Miss = 415982 (0.711), PendingHit = 6060 (0.0104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 592709, Miss = 414567 (0.699), PendingHit = 6469 (0.0109)
L2 Cache Total Miss Rate = 0.710
Stream 1: L2 Cache Miss Rate = 0.838
Stream 2: L2 Cache Miss Rate = 0.566
Stream 1: Accesses  = 3756470
Stream 1: Misses  = 3147792
Stream 2: Accesses  = 3339930
Stream 2: Misses  = 1890155
Stream 1+2: Accesses  = 7096400
Stream 1+2: Misses  = 5037947
Total Accesses  = 7096400
MPKI-CORES
CORE_L2MPKI_0	81.609
CORE_L2MPKI_1	84.620
CORE_L2MPKI_2	81.265
CORE_L2MPKI_3	83.358
CORE_L2MPKI_4	81.358
CORE_L2MPKI_5	82.098
CORE_L2MPKI_6	82.062
CORE_L2MPKI_7	85.048
CORE_L2MPKI_8	80.872
CORE_L2MPKI_9	85.503
CORE_L2MPKI_10	84.660
CORE_L2MPKI_11	86.978
CORE_L2MPKI_12	84.479
CORE_L2MPKI_13	83.848
CORE_L2MPKI_14	84.944
CORE_L2MPKI_15	87.141
CORE_L2MPKI_16	84.684
CORE_L2MPKI_17	87.453
CORE_L2MPKI_18	84.971
CORE_L2MPKI_19	87.455
CORE_L2MPKI_20	85.432
CORE_L2MPKI_21	83.501
CORE_L2MPKI_22	86.118
CORE_L2MPKI_23	87.492
CORE_L2MPKI_24	85.192
CORE_L2MPKI_25	87.154
CORE_L2MPKI_26	86.158
CORE_L2MPKI_27	83.690
CORE_L2MPKI_28	82.400
CORE_L2MPKI_29	86.051
CORE_L2MPKI_30	2.944
CORE_L2MPKI_31	2.832
CORE_L2MPKI_32	2.872
CORE_L2MPKI_33	2.812
CORE_L2MPKI_34	2.829
CORE_L2MPKI_35	2.876
CORE_L2MPKI_36	2.838
CORE_L2MPKI_37	2.821
CORE_L2MPKI_38	2.834
CORE_L2MPKI_39	2.736
CORE_L2MPKI_40	2.833
CORE_L2MPKI_41	2.989
CORE_L2MPKI_42	2.733
CORE_L2MPKI_43	2.983
CORE_L2MPKI_44	2.827
CORE_L2MPKI_45	2.788
CORE_L2MPKI_46	2.870
CORE_L2MPKI_47	2.872
CORE_L2MPKI_48	2.828
CORE_L2MPKI_49	2.920
CORE_L2MPKI_50	2.847
CORE_L2MPKI_51	2.931
CORE_L2MPKI_52	2.720
CORE_L2MPKI_53	2.776
CORE_L2MPKI_54	3.010
CORE_L2MPKI_55	2.758
CORE_L2MPKI_56	2.835
CORE_L2MPKI_57	2.944
CORE_L2MPKI_58	2.766
CORE_L2MPKI_59	2.862
Avg_MPKI_Stream1= 84.586
Avg_MPKI_Stream2= 2.849
MISSES-CORES
CORE_MISSES_0	97090
CORE_MISSES_1	104644
CORE_MISSES_2	95729
CORE_MISSES_3	103735
CORE_MISSES_4	94852
CORE_MISSES_5	102311
CORE_MISSES_6	97269
CORE_MISSES_7	106719
CORE_MISSES_8	97085
CORE_MISSES_9	108847
CORE_MISSES_10	104428
CORE_MISSES_11	106522
CORE_MISSES_12	101248
CORE_MISSES_13	106510
CORE_MISSES_14	107861
CORE_MISSES_15	112938
CORE_MISSES_16	103117
CORE_MISSES_17	110227
CORE_MISSES_18	106370
CORE_MISSES_19	110205
CORE_MISSES_20	105980
CORE_MISSES_21	104410
CORE_MISSES_22	105045
CORE_MISSES_23	114227
CORE_MISSES_24	104504
CORE_MISSES_25	109482
CORE_MISSES_26	110213
CORE_MISSES_27	106397
CORE_MISSES_28	104008
CORE_MISSES_29	105819
CORE_MISSES_30	64550
CORE_MISSES_31	65215
CORE_MISSES_32	63876
CORE_MISSES_33	60874
CORE_MISSES_34	62571
CORE_MISSES_35	64841
CORE_MISSES_36	62962
CORE_MISSES_37	62078
CORE_MISSES_38	62006
CORE_MISSES_39	65106
CORE_MISSES_40	65644
CORE_MISSES_41	63205
CORE_MISSES_42	63534
CORE_MISSES_43	62676
CORE_MISSES_44	64047
CORE_MISSES_45	62440
CORE_MISSES_46	64883
CORE_MISSES_47	65499
CORE_MISSES_48	62492
CORE_MISSES_49	60774
CORE_MISSES_50	63116
CORE_MISSES_51	63797
CORE_MISSES_52	62142
CORE_MISSES_53	59414
CORE_MISSES_54	62084
CORE_MISSES_55	63783
CORE_MISSES_56	60408
CORE_MISSES_57	62363
CORE_MISSES_58	61551
CORE_MISSES_59	62224
L2_MISSES = 5037947
L2_total_cache_accesses = 7096400
L2_total_cache_misses = 5037947
L2_total_cache_miss_rate = 0.7099
L2_total_cache_pending_hits = 78605
L2_total_cache_reservation_fails = 2404674
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 579394
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4609709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2173563
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3690
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 465
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 716
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8591
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1356448
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 43514
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 369629
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 174593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25655
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5291
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 385
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 384
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22272
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23844824
icnt_total_pkts_simt_to_mem=11129176
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5793
gpu_ipc_2 =      99.7495
gpu_tot_sim_cycle_stream_1 = 6956708
gpu_tot_sim_cycle_stream_2 = 6956663
gpu_sim_insn_1 = 38813280
gpu_sim_insn_2 = 693923616
gpu_sim_cycle = 6956709
gpu_sim_insn = 732736896
gpu_ipc =     105.3281
gpu_tot_sim_cycle = 6956709
gpu_tot_sim_insn = 732736896
gpu_tot_ipc =     105.3281
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 30765646
gpu_stall_icnt2sh    = 5285332
gpu_total_sim_rate=88090

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12078321
	L1I_total_cache_misses = 39849
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 53696, Miss = 53696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129732
	L1D_cache_core[31]: Access = 56749, Miss = 56749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90317
	L1D_cache_core[32]: Access = 54464, Miss = 54464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119745
	L1D_cache_core[33]: Access = 53109, Miss = 53109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 139179
	L1D_cache_core[34]: Access = 54008, Miss = 54008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125519
	L1D_cache_core[35]: Access = 55267, Miss = 55267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130778
	L1D_cache_core[36]: Access = 53989, Miss = 53989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133046
	L1D_cache_core[37]: Access = 54053, Miss = 54053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120586
	L1D_cache_core[38]: Access = 53639, Miss = 53639, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125358
	L1D_cache_core[39]: Access = 58666, Miss = 58666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78404
	L1D_cache_core[40]: Access = 57004, Miss = 57004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97490
	L1D_cache_core[41]: Access = 52348, Miss = 52348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 151981
	L1D_cache_core[42]: Access = 57042, Miss = 57042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105771
	L1D_cache_core[43]: Access = 52003, Miss = 52003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130201
	L1D_cache_core[44]: Access = 55789, Miss = 55789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115539
	L1D_cache_core[45]: Access = 54343, Miss = 54343, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118305
	L1D_cache_core[46]: Access = 55499, Miss = 55499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106098
	L1D_cache_core[47]: Access = 56458, Miss = 56458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112680
	L1D_cache_core[48]: Access = 54265, Miss = 54265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125881
	L1D_cache_core[49]: Access = 51185, Miss = 51185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 150233
	L1D_cache_core[50]: Access = 54449, Miss = 54449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120690
	L1D_cache_core[51]: Access = 53736, Miss = 53736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131502
	L1D_cache_core[52]: Access = 55704, Miss = 55704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115887
	L1D_cache_core[53]: Access = 52964, Miss = 52964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143366
	L1D_cache_core[54]: Access = 50983, Miss = 50983, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 151736
	L1D_cache_core[55]: Access = 57182, Miss = 57182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72493
	L1D_cache_core[56]: Access = 52545, Miss = 52545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126021
	L1D_cache_core[57]: Access = 51634, Miss = 51634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138781
	L1D_cache_core[58]: Access = 53966, Miss = 53966, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130479
	L1D_cache_core[59]: Access = 53708, Miss = 53708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120143
	L1D_total_cache_accesses = 1634467
	L1D_total_cache_misses = 1634467
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3692473
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 1027371
	L1C_total_cache_misses = 7447
	L1C_total_cache_miss_rate = 0.0072
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 4965930
	L1T_total_cache_misses = 1850578
	L1T_total_cache_miss_rate = 0.3727
	L1T_total_cache_pending_hits = 3115352
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1532393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3477683
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1019924
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7447
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3115352
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1850578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 102074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 214790
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12038472
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1214, 1262, 1200, 1262, 1214, 1262, 1200, 1262, 1181, 1262, 1181, 1262, 1181, 1262, 1177, 1262, 1177, 1262, 1177, 1262, 1201, 1262, 1214, 1262, 1181, 1262, 1181, 1262, 1158, 1262, 1158, 
shader 0 total_cycles, active_cycles, idle cycles = 6956709, 19593, 6937115 
shader 1 total_cycles, active_cycles, idle cycles = 6944324, 20192, 6924132 
shader 2 total_cycles, active_cycles, idle cycles = 6956709, 19356, 6937353 
shader 3 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 4 total_cycles, active_cycles, idle cycles = 6956709, 19214, 6937495 
shader 5 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 6 total_cycles, active_cycles, idle cycles = 6956709, 19482, 6937227 
shader 7 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 8 total_cycles, active_cycles, idle cycles = 6956709, 19740, 6936968 
shader 9 total_cycles, active_cycles, idle cycles = 6956709, 20973, 6935736 
shader 10 total_cycles, active_cycles, idle cycles = 6956709, 20183, 6936526 
shader 11 total_cycles, active_cycles, idle cycles = 6956709, 20107, 6936601 
shader 12 total_cycles, active_cycles, idle cycles = 6956709, 19697, 6937011 
shader 13 total_cycles, active_cycles, idle cycles = 6956709, 20932, 6935776 
shader 14 total_cycles, active_cycles, idle cycles = 6956709, 20904, 6935805 
shader 15 total_cycles, active_cycles, idle cycles = 6956709, 21214, 6935494 
shader 16 total_cycles, active_cycles, idle cycles = 6956709, 20049, 6936659 
shader 17 total_cycles, active_cycles, idle cycles = 6956709, 20619, 6936090 
shader 18 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 19 total_cycles, active_cycles, idle cycles = 6956709, 20671, 6936037 
shader 20 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 21 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 22 total_cycles, active_cycles, idle cycles = 6956709, 20072, 6936637 
shader 23 total_cycles, active_cycles, idle cycles = 6956709, 21432, 6935276 
shader 24 total_cycles, active_cycles, idle cycles = 6956709, 20126, 6936582 
shader 25 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 26 total_cycles, active_cycles, idle cycles = 6956709, 21086, 6935622 
shader 27 total_cycles, active_cycles, idle cycles = 6956709, 20999, 6935710 
shader 28 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 29 total_cycles, active_cycles, idle cycles = 6956709, 20186, 6936523 
shader 30 total_cycles, active_cycles, idle cycles = 6954239, 360940, 6593299 
shader 31 total_cycles, active_cycles, idle cycles = 6952554, 382129, 6570425 
shader 32 total_cycles, active_cycles, idle cycles = 6950614, 366402, 6584212 
shader 33 total_cycles, active_cycles, idle cycles = 6951692, 357264, 6594428 
shader 34 total_cycles, active_cycles, idle cycles = 6954095, 363380, 6590714 
shader 35 total_cycles, active_cycles, idle cycles = 6951995, 371340, 6580655 
shader 36 total_cycles, active_cycles, idle cycles = 6951102, 363123, 6587979 
shader 37 total_cycles, active_cycles, idle cycles = 6954043, 363473, 6590569 
shader 38 total_cycles, active_cycles, idle cycles = 6951806, 360660, 6591146 
shader 39 total_cycles, active_cycles, idle cycles = 6950844, 395514, 6555330 
shader 40 total_cycles, active_cycles, idle cycles = 6953263, 383678, 6569585 
shader 41 total_cycles, active_cycles, idle cycles = 6952003, 351397, 6600605 
shader 42 total_cycles, active_cycles, idle cycles = 6952875, 383579, 6569296 
shader 43 total_cycles, active_cycles, idle cycles = 6953123, 349678, 6603444 
shader 44 total_cycles, active_cycles, idle cycles = 6955057, 374697, 6580359 
shader 45 total_cycles, active_cycles, idle cycles = 6946848, 365420, 6581427 
shader 46 total_cycles, active_cycles, idle cycles = 6953564, 373127, 6580436 
shader 47 total_cycles, active_cycles, idle cycles = 6955453, 379062, 6576391 
shader 48 total_cycles, active_cycles, idle cycles = 6952534, 364686, 6587847 
shader 49 total_cycles, active_cycles, idle cycles = 6951147, 344217, 6606930 
shader 50 total_cycles, active_cycles, idle cycles = 6954394, 366144, 6588250 
shader 51 total_cycles, active_cycles, idle cycles = 6956709, 361441, 6595267 
shader 52 total_cycles, active_cycles, idle cycles = 6951224, 373949, 6577274 
shader 53 total_cycles, active_cycles, idle cycles = 6954099, 355677, 6598421 
shader 54 total_cycles, active_cycles, idle cycles = 6953181, 341444, 6611736 
shader 55 total_cycles, active_cycles, idle cycles = 6951172, 385084, 6566087 
shader 56 total_cycles, active_cycles, idle cycles = 6952558, 353447, 6599110 
shader 57 total_cycles, active_cycles, idle cycles = 6952396, 346606, 6605789 
shader 58 total_cycles, active_cycles, idle cycles = 6954313, 361342, 6592970 
shader 59 total_cycles, active_cycles, idle cycles = 6952576, 360546, 6592030 
warps_exctd_sm 0 = 1536 
warps_exctd_sm 1 = 2048 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 2048 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 2048 
warps_exctd_sm 6 = 1536 
warps_exctd_sm 7 = 2048 
warps_exctd_sm 8 = 1536 
warps_exctd_sm 9 = 1824 
warps_exctd_sm 10 = 1984 
warps_exctd_sm 11 = 1632 
warps_exctd_sm 12 = 1536 
warps_exctd_sm 13 = 1824 
warps_exctd_sm 14 = 1824 
warps_exctd_sm 15 = 1856 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 2048 
warps_exctd_sm 18 = 2048 
warps_exctd_sm 19 = 2048 
warps_exctd_sm 20 = 2048 
warps_exctd_sm 21 = 2048 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1856 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 2048 
warps_exctd_sm 26 = 1792 
warps_exctd_sm 27 = 1856 
warps_exctd_sm 28 = 2048 
warps_exctd_sm 29 = 1952 
warps_exctd_sm 30 = 49760 
warps_exctd_sm 31 = 51584 
warps_exctd_sm 32 = 49920 
warps_exctd_sm 33 = 49248 
warps_exctd_sm 34 = 50240 
warps_exctd_sm 35 = 50400 
warps_exctd_sm 36 = 50112 
warps_exctd_sm 37 = 50048 
warps_exctd_sm 38 = 49344 
warps_exctd_sm 39 = 53280 
warps_exctd_sm 40 = 52000 
warps_exctd_sm 41 = 48288 
warps_exctd_sm 42 = 52288 
warps_exctd_sm 43 = 47712 
warps_exctd_sm 44 = 50752 
warps_exctd_sm 45 = 49568 
warps_exctd_sm 46 = 50240 
warps_exctd_sm 47 = 51264 
warps_exctd_sm 48 = 49792 
warps_exctd_sm 49 = 47616 
warps_exctd_sm 50 = 49728 
warps_exctd_sm 51 = 49152 
warps_exctd_sm 52 = 50912 
warps_exctd_sm 53 = 49216 
warps_exctd_sm 54 = 46976 
warps_exctd_sm 55 = 52320 
warps_exctd_sm 56 = 48032 
warps_exctd_sm 57 = 47616 
warps_exctd_sm 58 = 49440 
warps_exctd_sm 59 = 49440 
gpgpu_n_tot_thrd_icount = 740336736
gpgpu_n_tot_w_icount = 23135523
gpgpu_n_stall_shd_mem = 250120342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5455435
gpgpu_n_mem_write_global = 102074
gpgpu_n_mem_texture = 1850578
gpgpu_n_mem_const = 4918
gpgpu_n_load_insn  = 52910464
gpgpu_n_store_insn = 1496288
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 23705824
gpgpu_n_const_mem_insn = 25202112
gpgpu_n_param_mem_insn = 7673760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211577608
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:347925460	W0_Idle:137240059	W0_Scoreboard:325998160	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23135645
Warp Occupancy Distribution:
Stall:310065375	W0_Idle:105444673	W0_Scoreboard:409593	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1216737
Warp Occupancy Distribution:
Stall:37860085	W0_Idle:31795386	W0_Scoreboard:325588567	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21918908
warp_utilization0: 0.027731
warp_utilization1: 0.002917
warp_utilization2: 0.052543
traffic_breakdown_coretomem[CONST_ACC_R] = 39344 {8:4918,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12259144 {8:1532393,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9474160 {40:36041,72:14812,136:51221,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 157594384 {40:3913100,72:4402,136:5540,}
traffic_breakdown_coretomem[INST_ACC_R] = 50640 {8:6330,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 14804624 {8:1850578,}
traffic_breakdown_memtocore[CONST_ACC_R] = 354096 {72:4918,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208405448 {136:1532393,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 816592 {8:102074,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 157571264 {40:3912522,72:4402,136:5540,}
traffic_breakdown_memtocore[INST_ACC_R] = 860880 {136:6330,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 251678608 {136:1850578,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 960 
averagemflatency_1 = 982 
averagemflatency_2= 934 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 6956708 
mrq_lat_table:2515844 	89800 	169169 	316281 	745523 	1305518 	1742273 	1386235 	376345 	9881 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	45771 	46904 	65192 	254630 	1014936 	3090720 	2617704 	271503 	4973 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	451246 	301235 	658955 	514719 	762993 	1515903 	2099262 	1022850 	89280 	2676 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4878410 	2183688 	237057 	10965 	232 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	39879 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	10895 	3014 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9        11        12        11        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        13        10        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9        12        14        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1328      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.163626  1.152850  1.151507  1.149877  1.158540  1.150567  1.171864  1.168452  1.148857  1.141951  1.155658  1.160794  1.171957  1.168538  1.179834  1.179465 
dram[1]:  1.149497  1.149759  1.151938  1.151154  1.150363  1.154649  1.163321  1.170196  1.144140  1.148057  1.153613  1.155854  1.167154  1.168727  1.173742  1.174686 
dram[2]:  1.146119  1.155879  1.145751  1.154424  1.151321  1.188530  1.163441  1.175756  1.137919  1.146174  1.149963  1.157244  1.168896  1.181911  1.165001  1.184117 
dram[3]:  1.144124  1.151094  1.150493  1.154193  1.145887  1.159661  1.159091  1.173782  1.140864  1.147929  1.154564  1.151940  1.164870  1.165269  1.177793  1.181355 
dram[4]:  1.152200  1.152590  1.151216  1.148619  1.154329  1.159503  1.173121  1.165747  1.139284  1.140365  1.181543  1.156481  1.164102  1.164069  1.175030  1.185897 
dram[5]:  1.146774  1.151396  1.152155  1.150970  1.151966  1.157451  1.161722  1.169396  1.142760  1.147306  1.150813  1.153012  1.165179  1.165571  1.168797  1.182767 
average row locality = 8656869/7467068 = 1.159340
average row locality_1 = 6617156/5792600 = 1.142347
average row locality_2 = 2039713/1674468 = 1.218126
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     58491     55131     54365     53076     56329     53488     56756     54522     56208     52928     54834     54079     57055     54839     57951     56173 
dram[1]:     55225     52930     54032     52679     53615     53496     54435     54569     54287     53616     53267     52866     55051     54636     56006     56099 
dram[2]:     55509     56931     53047     55212     54917     59627     54446     56962     53819     54519     53673     55142     55927     57794     55212     58526 
dram[3]:     52821     54173     54126     53572     53082     55436     53793     55761     52884     53720     53947     53098     54887     54177     56797     56633 
dram[4]:     56553     54940     55728     53370     55381     55374     56793     54186     54065     53158     58877     54219     55871     54743     57942     57648 
dram[5]:     54699     54270     54234     53602     53631     54446     54091     55007     54398     53043     53621     52437     55594     53947     55441     57218 
total reads: 5271731
bank skew: 59627/52437 = 1.14
chip skew: 891263/866809 = 1.03
number of total write accesses:
dram[0]:     36476     33424     32531     31448     35644     33198     37947     35903     38552     35298     37332     36545     38320     36141     37419     35666 
dram[1]:     33317     31315     32209     30866     33129     33189     35634     35849     36648     35991     35740     35410     36322     35918     35534     35579 
dram[2]:     33439     34899     31333     33346     34452     39065     35790     38199     36183     36917     36192     37629     37221     39016     34761     37887 
dram[3]:     31168     32352     32337     31786     32762     34999     35078     37064     35242     36069     36431     35576     36193     35417     36218     36052 
dram[4]:     34708     33123     33718     31638     34879     35102     37994     35588     36434     35626     41371     36730     37109     35988     37313     37003 
dram[5]:     32957     32415     32415     31848     33180     34077     35357     36333     36712     35451     36105     34929     36835     35218     34893     36618 
total reads: 3385234
bank skew: 41371/30866 = 1.34
chip skew: 576329/552650 = 1.04
average mf latency per bank:
dram[0]:        989       894       949       857       864       780       794       712       779       686       824       745       913       828       982       894
dram[1]:        845       856       814       826       747       744       673       674       646       649       697       692       786       780       845       845
dram[2]:        920      1100       890      1039       806      1250       743       889       719       852       762       896       865      1027       928      1080
dram[3]:        847       858       804       831       733       771       666       682       641       662       686       701       769       791       842       867
dram[4]:       1014       954       963       907       890       834       817       753       789       733       875       782       931       883      1000       946
dram[5]:        842       851       812       817       732       756       669       683       653       668       694       696       781       788       842       854
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      8180     10280      8745      9455      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8841      8053      7924     10502      7130      8369      9987      9034      6874
dram[3]:       8269      8340      8682      7034      9689      9569      7636      8354      7622     10565     10479      6916      8340      8950      7828      7919
dram[4]:       8626     10682      7005      6415      8241      8292      9643      8488      8211      8184      9136      8185      7988     10098      7710      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      7123      8417

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3760404 n_act=1255813 n_pre=1255798 n_req=897191 n_req_1=556671 n_req_2=340520 n_req_3=0 n_rd=1772410 n_write=1138430 bw_util=0.3897 bw_util_1=0.2425 bw_util_2=0.1472 bw_util_3=0 blp=10.777139 blp_1= 4.043415 blp_2= 2.664453 blp_3= -nan
 n_activity=9170925 dram_eff=0.3902 dram_eff_1=0.2428 dram_eff_2=0.1474 dram_eff_3=0
bk0: 116980a 3291264i bk1: 110260a 3514269i bk2: 108728a 3505876i bk3: 106152a 3533112i bk4: 112656a 2912563i bk5: 106974a 3132760i bk6: 113512a 2508885i bk7: 109038a 2683145i bk8: 112416a 3170528i bk9: 105856a 3408555i bk10: 109666a 3032403i bk11: 108154a 2998078i bk12: 114108a 2622289i bk13: 109678a 2793545i bk14: 115896a 2463567i bk15: 112336a 2603077i 
bw_dist = 0.242	0.147	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0909
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3897759 n_act=1225751 n_pre=1225740 n_req=877610 n_req_1=537634 n_req_2=339976 n_req_3=0 n_rd=1733578 n_write=1100027 bw_util=0.3811 bw_util_1=0.2342 bw_util_2=0.1469 bw_util_3=0 blp=10.382696 blp_1= 3.946469 blp_2= 2.635537 blp_3= -nan
 n_activity=9139143 dram_eff=0.383 dram_eff_1=0.2353 dram_eff_2=0.1477 dram_eff_3=0
bk0: 110444a 3753090i bk1: 105856a 3868223i bk2: 108062a 3656695i bk3: 105356a 3725396i bk4: 107228a 3353402i bk5: 106988a 3256258i bk6: 108870a 2934071i bk7: 109132a 2791078i bk8: 108570a 3490809i bk9: 107232a 3418203i bk10: 106532a 3331861i bk11: 105732a 3239086i bk12: 110102a 2989096i bk13: 109270a 2920016i bk14: 112010a 2842290i bk15: 112194a 2737163i 
bw_dist = 0.234	0.147	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0083
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3725018 n_act=1263980 n_pre=1263968 n_req=902268 n_req_1=561158 n_req_2=341110 n_req_3=0 n_rd=1782495 n_write=1147394 bw_util=0.3919 bw_util_1=0.2444 bw_util_2=0.1474 bw_util_3=0 blp=10.891709 blp_1= 4.073391 blp_2= 2.674983 blp_3= -nan
 n_activity=9174644 dram_eff=0.3922 dram_eff_1=0.2446 dram_eff_2=0.1476 dram_eff_3=0
bk0: 111018a 3619728i bk1: 113862a 3331358i bk2: 106094a 3642681i bk3: 110420a 3289515i bk4: 109834a 3066263i bk5: 119254a 2354613i bk6: 108888a 2720398i bk7: 113922a 2306841i bk8: 107634a 3424818i bk9: 109038a 3186064i bk10: 107344a 3142285i bk11: 110276a 2834595i bk12: 111853a 2729854i bk13: 115584a 2371002i bk14: 110424a 2756597i bk15: 117050a 2272228i 
bw_dist = 0.244	0.147	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3964
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3881744 n_act=1229549 n_pre=1229533 n_req=879739 n_req_1=539761 n_req_2=339978 n_req_3=0 n_rd=1737790 n_write=1104239 bw_util=0.3821 bw_util_1=0.2351 bw_util_2=0.147 bw_util_3=0 blp=10.421440 blp_1= 3.955057 blp_2= 2.639457 blp_3= -nan
 n_activity=9143643 dram_eff=0.3837 dram_eff_1=0.2361 dram_eff_2=0.1476 dram_eff_3=0
bk0: 105642a 4018628i bk1: 108344a 3742775i bk2: 108252a 3635753i bk3: 107140a 3589678i bk4: 106162a 3417844i bk5: 110870a 3020931i bk6: 107586a 2992360i bk7: 111522a 2624355i bk8: 105768a 3615661i bk9: 107432a 3378015i bk10: 107892a 3228909i bk11: 106196a 3204601i bk12: 109774a 2982175i bk13: 108354a 3006720i bk14: 113594a 2730959i bk15: 113262a 2686672i 
bw_dist = 0.235	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1465
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3740180 n_act=1260802 n_pre=1260792 n_req=899903 n_req_1=559140 n_req_2=340763 n_req_3=0 n_rd=1777664 n_write=1143417 bw_util=0.3909 bw_util_1=0.2436 bw_util_2=0.1473 bw_util_3=0 blp=10.842336 blp_1= 4.063574 blp_2= 2.677091 blp_3= -nan
 n_activity=9171450 dram_eff=0.3913 dram_eff_1=0.2439 dram_eff_2=0.1475 dram_eff_3=0
bk0: 113104a 3493031i bk1: 109876a 3554681i bk2: 111456a 3340532i bk3: 106738a 3497478i bk4: 110758a 3007415i bk5: 110748a 2866471i bk6: 113586a 2474575i bk7: 108370a 2673866i bk8: 108128a 3417079i bk9: 106310a 3366066i bk10: 117754a 2536037i bk11: 108436a 2944643i bk12: 111736a 2735493i bk13: 109486a 2774678i bk14: 115884a 2457647i bk15: 115294a 2410780i 
bw_dist = 0.244	0.147	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2654
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3875835 n_act=1231146 n_pre=1231134 n_req=880512 n_req_1=540360 n_req_2=340152 n_req_3=0 n_rd=1739328 n_write=1105412 bw_util=0.3824 bw_util_1=0.2354 bw_util_2=0.147 bw_util_3=0 blp=10.445613 blp_1= 3.963953 blp_2= 2.634892 blp_3= -nan
 n_activity=9146418 dram_eff=0.3839 dram_eff_1=0.2363 dram_eff_2=0.1476 dram_eff_3=0
bk0: 109398a 3789313i bk1: 108536a 3708296i bk2: 108466a 3611004i bk3: 107202a 3582832i bk4: 107262a 3336517i bk5: 108892a 3101853i bk6: 108170a 2939445i bk7: 110010a 2705821i bk8: 108794a 3443504i bk9: 106086a 3464110i bk10: 107240a 3265922i bk11: 104874a 3277324i bk12: 111188a 2890541i bk13: 107894a 2997665i bk14: 110880a 2908088i bk15: 114436a 2596722i 
bw_dist = 0.235	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 629332, Miss = 451990, Miss_rate = 0.718, Pending_hits = 7601, Reservation_fails = 265469
L2_cache_bank[1]: Access = 603625, Miss = 434239, Miss_rate = 0.719, Pending_hits = 6767, Reservation_fails = 174323
L2_cache_bank[2]: Access = 615486, Miss = 435929, Miss_rate = 0.708, Pending_hits = 6243, Reservation_fails = 207046
L2_cache_bank[3]: Access = 604875, Miss = 430891, Miss_rate = 0.712, Pending_hits = 6185, Reservation_fails = 220252
L2_cache_bank[4]: Access = 606975, Miss = 436564, Miss_rate = 0.719, Pending_hits = 6624, Reservation_fails = 153339
L2_cache_bank[5]: Access = 653429, Miss = 454727, Miss_rate = 0.696, Pending_hits = 7807, Reservation_fails = 290822
L2_cache_bank[6]: Access = 607603, Miss = 432355, Miss_rate = 0.712, Pending_hits = 6176, Reservation_fails = 170856
L2_cache_bank[7]: Access = 621498, Miss = 436589, Miss_rate = 0.702, Pending_hits = 6520, Reservation_fails = 216901
L2_cache_bank[8]: Access = 628126, Miss = 451228, Miss_rate = 0.718, Pending_hits = 7980, Reservation_fails = 250359
L2_cache_bank[9]: Access = 615773, Miss = 437658, Miss_rate = 0.711, Pending_hits = 6937, Reservation_fails = 184631
L2_cache_bank[10]: Access = 612633, Miss = 435723, Miss_rate = 0.711, Pending_hits = 6318, Reservation_fails = 181071
L2_cache_bank[11]: Access = 619680, Miss = 433986, Miss_rate = 0.700, Pending_hits = 6730, Reservation_fails = 222646
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 629332, Miss = 451990 (0.718), PendingHit = 7601 (0.0121)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 603625, Miss = 434239 (0.719), PendingHit = 6767 (0.0112)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 615486, Miss = 435929 (0.708), PendingHit = 6243 (0.0101)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 604875, Miss = 430891 (0.712), PendingHit = 6185 (0.0102)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 606975, Miss = 436564 (0.719), PendingHit = 6624 (0.0109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 653429, Miss = 454727 (0.696), PendingHit = 7807 (0.0119)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 607603, Miss = 432355 (0.712), PendingHit = 6176 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 621498, Miss = 436589 (0.702), PendingHit = 6520 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 628126, Miss = 451228 (0.718), PendingHit = 7980 (0.0127)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 615773, Miss = 437658 (0.711), PendingHit = 6937 (0.0113)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 612633, Miss = 435723 (0.711), PendingHit = 6318 (0.0103)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 619680, Miss = 433986 (0.7), PendingHit = 6730 (0.0109)
L2 Cache Total Miss Rate = 0.711
Stream 1: L2 Cache Miss Rate = 0.839
Stream 2: L2 Cache Miss Rate = 0.566
Stream 1: Accesses  = 3926912
Stream 1: Misses  = 3294872
Stream 2: Accesses  = 3492123
Stream 2: Misses  = 1977007
Stream 1+2: Accesses  = 7419035
Stream 1+2: Misses  = 5271879
Total Accesses  = 7419035
MPKI-CORES
CORE_L2MPKI_0	82.154
CORE_L2MPKI_1	85.223
CORE_L2MPKI_2	81.880
CORE_L2MPKI_3	83.857
CORE_L2MPKI_4	81.969
CORE_L2MPKI_5	82.624
CORE_L2MPKI_6	82.511
CORE_L2MPKI_7	85.463
CORE_L2MPKI_8	81.456
CORE_L2MPKI_9	85.375
CORE_L2MPKI_10	85.238
CORE_L2MPKI_11	87.326
CORE_L2MPKI_12	84.815
CORE_L2MPKI_13	83.660
CORE_L2MPKI_14	84.831
CORE_L2MPKI_15	87.266
CORE_L2MPKI_16	85.031
CORE_L2MPKI_17	87.167
CORE_L2MPKI_18	85.439
CORE_L2MPKI_19	87.108
CORE_L2MPKI_20	85.911
CORE_L2MPKI_21	83.913
CORE_L2MPKI_22	86.595
CORE_L2MPKI_23	87.527
CORE_L2MPKI_24	85.490
CORE_L2MPKI_25	87.466
CORE_L2MPKI_26	85.857
CORE_L2MPKI_27	83.526
CORE_L2MPKI_28	82.741
CORE_L2MPKI_29	86.464
CORE_L2MPKI_30	2.939
CORE_L2MPKI_31	2.824
CORE_L2MPKI_32	2.869
CORE_L2MPKI_33	2.811
CORE_L2MPKI_34	2.833
CORE_L2MPKI_35	2.888
CORE_L2MPKI_36	2.855
CORE_L2MPKI_37	2.817
CORE_L2MPKI_38	2.832
CORE_L2MPKI_39	2.733
CORE_L2MPKI_40	2.827
CORE_L2MPKI_41	2.975
CORE_L2MPKI_42	2.735
CORE_L2MPKI_43	2.972
CORE_L2MPKI_44	2.822
CORE_L2MPKI_45	2.830
CORE_L2MPKI_46	2.862
CORE_L2MPKI_47	2.860
CORE_L2MPKI_48	2.820
CORE_L2MPKI_49	2.923
CORE_L2MPKI_50	2.838
CORE_L2MPKI_51	2.925
CORE_L2MPKI_52	2.732
CORE_L2MPKI_53	2.772
CORE_L2MPKI_54	2.997
CORE_L2MPKI_55	2.756
CORE_L2MPKI_56	2.827
CORE_L2MPKI_57	2.982
CORE_L2MPKI_58	2.811
CORE_L2MPKI_59	2.856
Avg_MPKI_Stream1= 84.863
Avg_MPKI_Stream2= 2.851
MISSES-CORES
CORE_MISSES_0	102709
CORE_MISSES_1	109783
CORE_MISSES_2	101122
CORE_MISSES_3	108024
CORE_MISSES_4	100485
CORE_MISSES_5	106436
CORE_MISSES_6	102567
CORE_MISSES_7	110093
CORE_MISSES_8	102603
CORE_MISSES_9	114225
CORE_MISSES_10	109754
CORE_MISSES_11	112040
CORE_MISSES_12	106601
CORE_MISSES_13	111716
CORE_MISSES_14	113122
CORE_MISSES_15	118096
CORE_MISSES_16	108785
CORE_MISSES_17	114647
CORE_MISSES_18	110062
CORE_MISSES_19	114863
CORE_MISSES_20	110670
CORE_MISSES_21	108096
CORE_MISSES_22	110911
CORE_MISSES_23	119676
CORE_MISSES_24	109794
CORE_MISSES_25	112673
CORE_MISSES_26	115499
CORE_MISSES_27	111885
CORE_MISSES_28	106586
CORE_MISSES_29	111349
CORE_MISSES_30	67168
CORE_MISSES_31	68338
CORE_MISSES_32	66555
CORE_MISSES_33	63581
CORE_MISSES_34	65166
CORE_MISSES_35	67898
CORE_MISSES_36	65628
CORE_MISSES_37	64832
CORE_MISSES_38	64678
CORE_MISSES_39	68446
CORE_MISSES_40	68695
CORE_MISSES_41	66185
CORE_MISSES_42	66434
CORE_MISSES_43	65807
CORE_MISSES_44	66959
CORE_MISSES_45	65489
CORE_MISSES_46	67637
CORE_MISSES_47	68660
CORE_MISSES_48	65118
CORE_MISSES_49	63688
CORE_MISSES_50	65809
CORE_MISSES_51	66936
CORE_MISSES_52	64688
CORE_MISSES_53	62412
CORE_MISSES_54	64783
CORE_MISSES_55	67194
CORE_MISSES_56	63270
CORE_MISSES_57	65431
CORE_MISSES_58	64322
CORE_MISSES_59	65200
L2_MISSES = 5271879
L2_total_cache_accesses = 7419035
L2_total_cache_misses = 5271879
L2_total_cache_miss_rate = 0.7106
L2_total_cache_pending_hits = 81888
L2_total_cache_reservation_fails = 2537715
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 601835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4823240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2293499
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3722
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 470
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 726
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8852
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1417607
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 45600
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 387371
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 184735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5357
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27138
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5522
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 401
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 407
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23491
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24929283
icnt_total_pkts_simt_to_mem=11633948
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5793
gpu_ipc_2 =      99.7495
gpu_tot_sim_cycle_stream_1 = 6956708
gpu_tot_sim_cycle_stream_2 = 6956663
gpu_sim_insn_1 = 38813280
gpu_sim_insn_2 = 693923616
gpu_sim_cycle = 6956709
gpu_sim_insn = 732736896
gpu_ipc =     105.3281
gpu_tot_sim_cycle = 6956709
gpu_tot_sim_insn = 732736896
gpu_tot_ipc =     105.3281
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 30765646
gpu_stall_icnt2sh    = 5285332
gpu_total_sim_rate=88090

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12078321
	L1I_total_cache_misses = 39849
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 53696, Miss = 53696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129732
	L1D_cache_core[31]: Access = 56749, Miss = 56749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90317
	L1D_cache_core[32]: Access = 54464, Miss = 54464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119745
	L1D_cache_core[33]: Access = 53109, Miss = 53109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 139179
	L1D_cache_core[34]: Access = 54008, Miss = 54008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125519
	L1D_cache_core[35]: Access = 55267, Miss = 55267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130778
	L1D_cache_core[36]: Access = 53989, Miss = 53989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133046
	L1D_cache_core[37]: Access = 54053, Miss = 54053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120586
	L1D_cache_core[38]: Access = 53639, Miss = 53639, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125358
	L1D_cache_core[39]: Access = 58666, Miss = 58666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78404
	L1D_cache_core[40]: Access = 57004, Miss = 57004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97490
	L1D_cache_core[41]: Access = 52348, Miss = 52348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 151981
	L1D_cache_core[42]: Access = 57042, Miss = 57042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105771
	L1D_cache_core[43]: Access = 52003, Miss = 52003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130201
	L1D_cache_core[44]: Access = 55789, Miss = 55789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115539
	L1D_cache_core[45]: Access = 54343, Miss = 54343, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118305
	L1D_cache_core[46]: Access = 55499, Miss = 55499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106098
	L1D_cache_core[47]: Access = 56458, Miss = 56458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112680
	L1D_cache_core[48]: Access = 54265, Miss = 54265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125881
	L1D_cache_core[49]: Access = 51185, Miss = 51185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 150233
	L1D_cache_core[50]: Access = 54449, Miss = 54449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120690
	L1D_cache_core[51]: Access = 53736, Miss = 53736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131502
	L1D_cache_core[52]: Access = 55704, Miss = 55704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115887
	L1D_cache_core[53]: Access = 52964, Miss = 52964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143366
	L1D_cache_core[54]: Access = 50983, Miss = 50983, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 151736
	L1D_cache_core[55]: Access = 57182, Miss = 57182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72493
	L1D_cache_core[56]: Access = 52545, Miss = 52545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126021
	L1D_cache_core[57]: Access = 51634, Miss = 51634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138781
	L1D_cache_core[58]: Access = 53966, Miss = 53966, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130479
	L1D_cache_core[59]: Access = 53708, Miss = 53708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120143
	L1D_total_cache_accesses = 1634467
	L1D_total_cache_misses = 1634467
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3692473
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 1027371
	L1C_total_cache_misses = 7447
	L1C_total_cache_miss_rate = 0.0072
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90596
L1T_cache:
	L1T_total_cache_accesses = 4965930
	L1T_total_cache_misses = 1850578
	L1T_total_cache_miss_rate = 0.3727
	L1T_total_cache_pending_hits = 3115352
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1532393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3477683
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1019924
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7447
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3115352
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1850578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 102074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 214790
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12038472
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1214, 1262, 1200, 1262, 1214, 1262, 1200, 1262, 1181, 1262, 1181, 1262, 1181, 1262, 1177, 1262, 1177, 1262, 1177, 1262, 1201, 1262, 1214, 1262, 1181, 1262, 1181, 1262, 1158, 1262, 1158, 
shader 0 total_cycles, active_cycles, idle cycles = 6956709, 19593, 6937115 
shader 1 total_cycles, active_cycles, idle cycles = 6944324, 20192, 6924132 
shader 2 total_cycles, active_cycles, idle cycles = 6956709, 19356, 6937353 
shader 3 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 4 total_cycles, active_cycles, idle cycles = 6956709, 19214, 6937495 
shader 5 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 6 total_cycles, active_cycles, idle cycles = 6956709, 19482, 6937227 
shader 7 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 8 total_cycles, active_cycles, idle cycles = 6956709, 19740, 6936968 
shader 9 total_cycles, active_cycles, idle cycles = 6956709, 20973, 6935736 
shader 10 total_cycles, active_cycles, idle cycles = 6956709, 20183, 6936526 
shader 11 total_cycles, active_cycles, idle cycles = 6956709, 20107, 6936601 
shader 12 total_cycles, active_cycles, idle cycles = 6956709, 19697, 6937011 
shader 13 total_cycles, active_cycles, idle cycles = 6956709, 20932, 6935776 
shader 14 total_cycles, active_cycles, idle cycles = 6956709, 20904, 6935805 
shader 15 total_cycles, active_cycles, idle cycles = 6956709, 21214, 6935494 
shader 16 total_cycles, active_cycles, idle cycles = 6956709, 20049, 6936659 
shader 17 total_cycles, active_cycles, idle cycles = 6956709, 20619, 6936090 
shader 18 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 19 total_cycles, active_cycles, idle cycles = 6956709, 20671, 6936037 
shader 20 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 21 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 22 total_cycles, active_cycles, idle cycles = 6956709, 20072, 6936637 
shader 23 total_cycles, active_cycles, idle cycles = 6956709, 21432, 6935276 
shader 24 total_cycles, active_cycles, idle cycles = 6956709, 20126, 6936582 
shader 25 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 26 total_cycles, active_cycles, idle cycles = 6956709, 21086, 6935622 
shader 27 total_cycles, active_cycles, idle cycles = 6956709, 20999, 6935710 
shader 28 total_cycles, active_cycles, idle cycles = 6941622, 20192, 6921430 
shader 29 total_cycles, active_cycles, idle cycles = 6956709, 20186, 6936523 
shader 30 total_cycles, active_cycles, idle cycles = 6954239, 360940, 6593299 
shader 31 total_cycles, active_cycles, idle cycles = 6952554, 382129, 6570425 
shader 32 total_cycles, active_cycles, idle cycles = 6950614, 366402, 6584212 
shader 33 total_cycles, active_cycles, idle cycles = 6951692, 357264, 6594428 
shader 34 total_cycles, active_cycles, idle cycles = 6954095, 363380, 6590714 
shader 35 total_cycles, active_cycles, idle cycles = 6951995, 371340, 6580655 
shader 36 total_cycles, active_cycles, idle cycles = 6951102, 363123, 6587979 
shader 37 total_cycles, active_cycles, idle cycles = 6954043, 363473, 6590569 
shader 38 total_cycles, active_cycles, idle cycles = 6951806, 360660, 6591146 
shader 39 total_cycles, active_cycles, idle cycles = 6950844, 395514, 6555330 
shader 40 total_cycles, active_cycles, idle cycles = 6953263, 383678, 6569585 
shader 41 total_cycles, active_cycles, idle cycles = 6952003, 351397, 6600605 
shader 42 total_cycles, active_cycles, idle cycles = 6952875, 383579, 6569296 
shader 43 total_cycles, active_cycles, idle cycles = 6953123, 349678, 6603444 
shader 44 total_cycles, active_cycles, idle cycles = 6955057, 374697, 6580359 
shader 45 total_cycles, active_cycles, idle cycles = 6946848, 365420, 6581427 
shader 46 total_cycles, active_cycles, idle cycles = 6953564, 373127, 6580436 
shader 47 total_cycles, active_cycles, idle cycles = 6955453, 379062, 6576391 
shader 48 total_cycles, active_cycles, idle cycles = 6952534, 364686, 6587847 
shader 49 total_cycles, active_cycles, idle cycles = 6951147, 344217, 6606930 
shader 50 total_cycles, active_cycles, idle cycles = 6954394, 366144, 6588250 
shader 51 total_cycles, active_cycles, idle cycles = 6956709, 361441, 6595267 
shader 52 total_cycles, active_cycles, idle cycles = 6951224, 373949, 6577274 
shader 53 total_cycles, active_cycles, idle cycles = 6954099, 355677, 6598421 
shader 54 total_cycles, active_cycles, idle cycles = 6953181, 341444, 6611736 
shader 55 total_cycles, active_cycles, idle cycles = 6951172, 385084, 6566087 
shader 56 total_cycles, active_cycles, idle cycles = 6952558, 353447, 6599110 
shader 57 total_cycles, active_cycles, idle cycles = 6952396, 346606, 6605789 
shader 58 total_cycles, active_cycles, idle cycles = 6954313, 361342, 6592970 
shader 59 total_cycles, active_cycles, idle cycles = 6952576, 360546, 6592030 
warps_exctd_sm 0 = 1536 
warps_exctd_sm 1 = 2048 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 2048 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 2048 
warps_exctd_sm 6 = 1536 
warps_exctd_sm 7 = 2048 
warps_exctd_sm 8 = 1536 
warps_exctd_sm 9 = 1824 
warps_exctd_sm 10 = 1984 
warps_exctd_sm 11 = 1632 
warps_exctd_sm 12 = 1536 
warps_exctd_sm 13 = 1824 
warps_exctd_sm 14 = 1824 
warps_exctd_sm 15 = 1856 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 2048 
warps_exctd_sm 18 = 2048 
warps_exctd_sm 19 = 2048 
warps_exctd_sm 20 = 2048 
warps_exctd_sm 21 = 2048 
warps_exctd_sm 22 = 1536 
warps_exctd_sm 23 = 1856 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 2048 
warps_exctd_sm 26 = 1792 
warps_exctd_sm 27 = 1856 
warps_exctd_sm 28 = 2048 
warps_exctd_sm 29 = 1952 
warps_exctd_sm 30 = 49760 
warps_exctd_sm 31 = 51584 
warps_exctd_sm 32 = 49920 
warps_exctd_sm 33 = 49248 
warps_exctd_sm 34 = 50240 
warps_exctd_sm 35 = 50400 
warps_exctd_sm 36 = 50112 
warps_exctd_sm 37 = 50048 
warps_exctd_sm 38 = 49344 
warps_exctd_sm 39 = 53280 
warps_exctd_sm 40 = 52000 
warps_exctd_sm 41 = 48288 
warps_exctd_sm 42 = 52288 
warps_exctd_sm 43 = 47712 
warps_exctd_sm 44 = 50752 
warps_exctd_sm 45 = 49568 
warps_exctd_sm 46 = 50240 
warps_exctd_sm 47 = 51264 
warps_exctd_sm 48 = 49792 
warps_exctd_sm 49 = 47616 
warps_exctd_sm 50 = 49728 
warps_exctd_sm 51 = 49152 
warps_exctd_sm 52 = 50912 
warps_exctd_sm 53 = 49216 
warps_exctd_sm 54 = 46976 
warps_exctd_sm 55 = 52320 
warps_exctd_sm 56 = 48032 
warps_exctd_sm 57 = 47616 
warps_exctd_sm 58 = 49440 
warps_exctd_sm 59 = 49440 
gpgpu_n_tot_thrd_icount = 740336736
gpgpu_n_tot_w_icount = 23135523
gpgpu_n_stall_shd_mem = 250120342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5455435
gpgpu_n_mem_write_global = 102074
gpgpu_n_mem_texture = 1850578
gpgpu_n_mem_const = 4918
gpgpu_n_load_insn  = 52910464
gpgpu_n_store_insn = 1496288
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 23705824
gpgpu_n_const_mem_insn = 25202112
gpgpu_n_param_mem_insn = 7673760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90596
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90596
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211577608
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:347925460	W0_Idle:137240059	W0_Scoreboard:325998160	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23135645
Warp Occupancy Distribution:
Stall:310065375	W0_Idle:105444673	W0_Scoreboard:409593	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1216737
Warp Occupancy Distribution:
Stall:37860085	W0_Idle:31795386	W0_Scoreboard:325588567	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21918908
warp_utilization0: 0.027731
warp_utilization1: 0.002917
warp_utilization2: 0.052543
traffic_breakdown_coretomem[CONST_ACC_R] = 39344 {8:4918,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12259144 {8:1532393,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9474160 {40:36041,72:14812,136:51221,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 157594384 {40:3913100,72:4402,136:5540,}
traffic_breakdown_coretomem[INST_ACC_R] = 50640 {8:6330,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 14804624 {8:1850578,}
traffic_breakdown_memtocore[CONST_ACC_R] = 354096 {72:4918,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208405448 {136:1532393,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 816592 {8:102074,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 157571264 {40:3912522,72:4402,136:5540,}
traffic_breakdown_memtocore[INST_ACC_R] = 860880 {136:6330,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 251678608 {136:1850578,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 960 
averagemflatency_1 = 982 
averagemflatency_2= 934 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 6956708 
mrq_lat_table:2515844 	89800 	169169 	316281 	745523 	1305518 	1742273 	1386235 	376345 	9881 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	45771 	46904 	65192 	254630 	1014936 	3090720 	2617704 	271503 	4973 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	451246 	301235 	658955 	514719 	762993 	1515903 	2099262 	1022850 	89280 	2676 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4878410 	2183688 	237057 	10965 	232 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	39879 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	10895 	3014 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9        11        12        11        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        13        13        10        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28         9        12        14        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        10        11        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1328      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.163626  1.152850  1.151507  1.149877  1.158540  1.150567  1.171864  1.168452  1.148857  1.141951  1.155658  1.160794  1.171957  1.168538  1.179834  1.179465 
dram[1]:  1.149497  1.149759  1.151938  1.151154  1.150363  1.154649  1.163321  1.170196  1.144140  1.148057  1.153613  1.155854  1.167154  1.168727  1.173742  1.174686 
dram[2]:  1.146119  1.155879  1.145751  1.154424  1.151321  1.188530  1.163441  1.175756  1.137919  1.146174  1.149963  1.157244  1.168896  1.181911  1.165001  1.184117 
dram[3]:  1.144124  1.151094  1.150493  1.154193  1.145887  1.159661  1.159091  1.173782  1.140864  1.147929  1.154564  1.151940  1.164870  1.165269  1.177793  1.181355 
dram[4]:  1.152200  1.152590  1.151216  1.148619  1.154329  1.159503  1.173121  1.165747  1.139284  1.140365  1.181543  1.156481  1.164102  1.164069  1.175030  1.185897 
dram[5]:  1.146774  1.151396  1.152155  1.150970  1.151966  1.157451  1.161722  1.169396  1.142760  1.147306  1.150813  1.153012  1.165179  1.165571  1.168797  1.182767 
average row locality = 8656869/7467068 = 1.159340
average row locality_1 = 6617156/5792600 = 1.142347
average row locality_2 = 2039713/1674468 = 1.218126
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     58491     55131     54365     53076     56329     53488     56756     54522     56208     52928     54834     54079     57055     54839     57951     56173 
dram[1]:     55225     52930     54032     52679     53615     53496     54435     54569     54287     53616     53267     52866     55051     54636     56006     56099 
dram[2]:     55509     56931     53047     55212     54917     59627     54446     56962     53819     54519     53673     55142     55927     57794     55212     58526 
dram[3]:     52821     54173     54126     53572     53082     55436     53793     55761     52884     53720     53947     53098     54887     54177     56797     56633 
dram[4]:     56553     54940     55728     53370     55381     55374     56793     54186     54065     53158     58877     54219     55871     54743     57942     57648 
dram[5]:     54699     54270     54234     53602     53631     54446     54091     55007     54398     53043     53621     52437     55594     53947     55441     57218 
total reads: 5271731
bank skew: 59627/52437 = 1.14
chip skew: 891263/866809 = 1.03
number of total write accesses:
dram[0]:     36476     33424     32531     31448     35644     33198     37947     35903     38552     35298     37332     36545     38320     36141     37419     35666 
dram[1]:     33317     31315     32209     30866     33129     33189     35634     35849     36648     35991     35740     35410     36322     35918     35534     35579 
dram[2]:     33439     34899     31333     33346     34452     39065     35790     38199     36183     36917     36192     37629     37221     39016     34761     37887 
dram[3]:     31168     32352     32337     31786     32762     34999     35078     37064     35242     36069     36431     35576     36193     35417     36218     36052 
dram[4]:     34708     33123     33718     31638     34879     35102     37994     35588     36434     35626     41371     36730     37109     35988     37313     37003 
dram[5]:     32957     32415     32415     31848     33180     34077     35357     36333     36712     35451     36105     34929     36835     35218     34893     36618 
total reads: 3385234
bank skew: 41371/30866 = 1.34
chip skew: 576329/552650 = 1.04
average mf latency per bank:
dram[0]:        989       894       949       857       864       780       794       712       779       686       824       745       913       828       982       894
dram[1]:        845       856       814       826       747       744       673       674       646       649       697       692       786       780       845       845
dram[2]:        920      1100       890      1039       806      1250       743       889       719       852       762       896       865      1027       928      1080
dram[3]:        847       858       804       831       733       771       666       682       641       662       686       701       769       791       842       867
dram[4]:       1014       954       963       907       890       834       817       753       789       733       875       782       931       883      1000       946
dram[5]:        842       851       812       817       732       756       669       683       653       668       694       696       781       788       842       854
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      8180     10280      8745      9455      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8841      8053      7924     10502      7130      8369      9987      9034      6874
dram[3]:       8269      8340      8682      7034      9689      9569      7636      8354      7622     10565     10479      6916      8340      8950      7828      7919
dram[4]:       8626     10682      7005      6415      8241      8292      9643      8488      8211      8184      9136      8185      7988     10098      7710      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      7123      8417

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3760404 n_act=1255813 n_pre=1255798 n_req=897191 n_req_1=556671 n_req_2=340520 n_req_3=0 n_rd=1772410 n_write=1138430 bw_util=0.3897 bw_util_1=0.2425 bw_util_2=0.1472 bw_util_3=0 blp=10.777139 blp_1= 4.043415 blp_2= 2.664453 blp_3= -nan
 n_activity=9170925 dram_eff=0.3902 dram_eff_1=0.2428 dram_eff_2=0.1474 dram_eff_3=0
bk0: 116980a 3291264i bk1: 110260a 3514269i bk2: 108728a 3505876i bk3: 106152a 3533112i bk4: 112656a 2912563i bk5: 106974a 3132760i bk6: 113512a 2508885i bk7: 109038a 2683145i bk8: 112416a 3170528i bk9: 105856a 3408555i bk10: 109666a 3032403i bk11: 108154a 2998078i bk12: 114108a 2622289i bk13: 109678a 2793545i bk14: 115896a 2463567i bk15: 112336a 2603077i 
bw_dist = 0.242	0.147	0.000	0.609	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0909
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3897759 n_act=1225751 n_pre=1225740 n_req=877610 n_req_1=537634 n_req_2=339976 n_req_3=0 n_rd=1733578 n_write=1100027 bw_util=0.3811 bw_util_1=0.2342 bw_util_2=0.1469 bw_util_3=0 blp=10.382696 blp_1= 3.946469 blp_2= 2.635537 blp_3= -nan
 n_activity=9139143 dram_eff=0.383 dram_eff_1=0.2353 dram_eff_2=0.1477 dram_eff_3=0
bk0: 110444a 3753090i bk1: 105856a 3868223i bk2: 108062a 3656695i bk3: 105356a 3725396i bk4: 107228a 3353402i bk5: 106988a 3256258i bk6: 108870a 2934071i bk7: 109132a 2791078i bk8: 108570a 3490809i bk9: 107232a 3418203i bk10: 106532a 3331861i bk11: 105732a 3239086i bk12: 110102a 2989096i bk13: 109270a 2920016i bk14: 112010a 2842290i bk15: 112194a 2737163i 
bw_dist = 0.234	0.147	0.000	0.614	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0083
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3725018 n_act=1263980 n_pre=1263968 n_req=902268 n_req_1=561158 n_req_2=341110 n_req_3=0 n_rd=1782495 n_write=1147394 bw_util=0.3919 bw_util_1=0.2444 bw_util_2=0.1474 bw_util_3=0 blp=10.891709 blp_1= 4.073391 blp_2= 2.674983 blp_3= -nan
 n_activity=9174644 dram_eff=0.3922 dram_eff_1=0.2446 dram_eff_2=0.1476 dram_eff_3=0
bk0: 111018a 3619728i bk1: 113862a 3331358i bk2: 106094a 3642681i bk3: 110420a 3289515i bk4: 109834a 3066263i bk5: 119254a 2354613i bk6: 108888a 2720398i bk7: 113922a 2306841i bk8: 107634a 3424818i bk9: 109038a 3186064i bk10: 107344a 3142285i bk11: 110276a 2834595i bk12: 111853a 2729854i bk13: 115584a 2371002i bk14: 110424a 2756597i bk15: 117050a 2272228i 
bw_dist = 0.244	0.147	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3964
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3881744 n_act=1229549 n_pre=1229533 n_req=879739 n_req_1=539761 n_req_2=339978 n_req_3=0 n_rd=1737790 n_write=1104239 bw_util=0.3821 bw_util_1=0.2351 bw_util_2=0.147 bw_util_3=0 blp=10.421440 blp_1= 3.955057 blp_2= 2.639457 blp_3= -nan
 n_activity=9143643 dram_eff=0.3837 dram_eff_1=0.2361 dram_eff_2=0.1476 dram_eff_3=0
bk0: 105642a 4018628i bk1: 108344a 3742775i bk2: 108252a 3635753i bk3: 107140a 3589678i bk4: 106162a 3417844i bk5: 110870a 3020931i bk6: 107586a 2992360i bk7: 111522a 2624355i bk8: 105768a 3615661i bk9: 107432a 3378015i bk10: 107892a 3228909i bk11: 106196a 3204601i bk12: 109774a 2982175i bk13: 108354a 3006720i bk14: 113594a 2730959i bk15: 113262a 2686672i 
bw_dist = 0.235	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1465
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3740180 n_act=1260802 n_pre=1260792 n_req=899903 n_req_1=559140 n_req_2=340763 n_req_3=0 n_rd=1777664 n_write=1143417 bw_util=0.3909 bw_util_1=0.2436 bw_util_2=0.1473 bw_util_3=0 blp=10.842336 blp_1= 4.063574 blp_2= 2.677091 blp_3= -nan
 n_activity=9171450 dram_eff=0.3913 dram_eff_1=0.2439 dram_eff_2=0.1475 dram_eff_3=0
bk0: 113104a 3493031i bk1: 109876a 3554681i bk2: 111456a 3340532i bk3: 106738a 3497478i bk4: 110758a 3007415i bk5: 110748a 2866471i bk6: 113586a 2474575i bk7: 108370a 2673866i bk8: 108128a 3417079i bk9: 106310a 3366066i bk10: 117754a 2536037i bk11: 108436a 2944643i bk12: 111736a 2735493i bk13: 109486a 2774678i bk14: 115884a 2457647i bk15: 115294a 2410780i 
bw_dist = 0.244	0.147	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2654
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9182855 n_nop=3875835 n_act=1231146 n_pre=1231134 n_req=880512 n_req_1=540360 n_req_2=340152 n_req_3=0 n_rd=1739328 n_write=1105412 bw_util=0.3824 bw_util_1=0.2354 bw_util_2=0.147 bw_util_3=0 blp=10.445613 blp_1= 3.963953 blp_2= 2.634892 blp_3= -nan
 n_activity=9146418 dram_eff=0.3839 dram_eff_1=0.2363 dram_eff_2=0.1476 dram_eff_3=0
bk0: 109398a 3789313i bk1: 108536a 3708296i bk2: 108466a 3611004i bk3: 107202a 3582832i bk4: 107262a 3336517i bk5: 108892a 3101853i bk6: 108170a 2939445i bk7: 110010a 2705821i bk8: 108794a 3443504i bk9: 106086a 3464110i bk10: 107240a 3265922i bk11: 104874a 3277324i bk12: 111188a 2890541i bk13: 107894a 2997665i bk14: 110880a 2908088i bk15: 114436a 2596722i 
bw_dist = 0.235	0.147	0.000	0.614	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 629332, Miss = 451990, Miss_rate = 0.718, Pending_hits = 7601, Reservation_fails = 265469
L2_cache_bank[1]: Access = 603625, Miss = 434239, Miss_rate = 0.719, Pending_hits = 6767, Reservation_fails = 174323
L2_cache_bank[2]: Access = 615486, Miss = 435929, Miss_rate = 0.708, Pending_hits = 6243, Reservation_fails = 207046
L2_cache_bank[3]: Access = 604875, Miss = 430891, Miss_rate = 0.712, Pending_hits = 6185, Reservation_fails = 220252
L2_cache_bank[4]: Access = 606975, Miss = 436564, Miss_rate = 0.719, Pending_hits = 6624, Reservation_fails = 153339
L2_cache_bank[5]: Access = 653429, Miss = 454727, Miss_rate = 0.696, Pending_hits = 7807, Reservation_fails = 290822
L2_cache_bank[6]: Access = 607603, Miss = 432355, Miss_rate = 0.712, Pending_hits = 6176, Reservation_fails = 170856
L2_cache_bank[7]: Access = 621498, Miss = 436589, Miss_rate = 0.702, Pending_hits = 6520, Reservation_fails = 216901
L2_cache_bank[8]: Access = 628126, Miss = 451228, Miss_rate = 0.718, Pending_hits = 7980, Reservation_fails = 250359
L2_cache_bank[9]: Access = 615773, Miss = 437658, Miss_rate = 0.711, Pending_hits = 6937, Reservation_fails = 184631
L2_cache_bank[10]: Access = 612633, Miss = 435723, Miss_rate = 0.711, Pending_hits = 6318, Reservation_fails = 181071
L2_cache_bank[11]: Access = 619680, Miss = 433986, Miss_rate = 0.700, Pending_hits = 6730, Reservation_fails = 222646
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 629332, Miss = 451990 (0.718), PendingHit = 7601 (0.0121)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 603625, Miss = 434239 (0.719), PendingHit = 6767 (0.0112)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 615486, Miss = 435929 (0.708), PendingHit = 6243 (0.0101)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 604875, Miss = 430891 (0.712), PendingHit = 6185 (0.0102)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 606975, Miss = 436564 (0.719), PendingHit = 6624 (0.0109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 653429, Miss = 454727 (0.696), PendingHit = 7807 (0.0119)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 607603, Miss = 432355 (0.712), PendingHit = 6176 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 621498, Miss = 436589 (0.702), PendingHit = 6520 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 628126, Miss = 451228 (0.718), PendingHit = 7980 (0.0127)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 615773, Miss = 437658 (0.711), PendingHit = 6937 (0.0113)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 612633, Miss = 435723 (0.711), PendingHit = 6318 (0.0103)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 619680, Miss = 433986 (0.7), PendingHit = 6730 (0.0109)
L2 Cache Total Miss Rate = 0.711
Stream 1: L2 Cache Miss Rate = 0.839
Stream 2: L2 Cache Miss Rate = 0.566
Stream 1: Accesses  = 3926912
Stream 1: Misses  = 3294872
Stream 2: Accesses  = 3492123
Stream 2: Misses  = 1977007
Stream 1+2: Accesses  = 7419035
Stream 1+2: Misses  = 5271879
Total Accesses  = 7419035
MPKI-CORES
CORE_L2MPKI_0	82.154
CORE_L2MPKI_1	85.223
CORE_L2MPKI_2	81.880
CORE_L2MPKI_3	83.857
CORE_L2MPKI_4	81.969
CORE_L2MPKI_5	82.624
CORE_L2MPKI_6	82.511
CORE_L2MPKI_7	85.463
CORE_L2MPKI_8	81.456
CORE_L2MPKI_9	85.375
CORE_L2MPKI_10	85.238
CORE_L2MPKI_11	87.326
CORE_L2MPKI_12	84.815
CORE_L2MPKI_13	83.660
CORE_L2MPKI_14	84.831
CORE_L2MPKI_15	87.266
CORE_L2MPKI_16	85.031
CORE_L2MPKI_17	87.167
CORE_L2MPKI_18	85.439
CORE_L2MPKI_19	87.108
CORE_L2MPKI_20	85.911
CORE_L2MPKI_21	83.913
CORE_L2MPKI_22	86.595
CORE_L2MPKI_23	87.527
CORE_L2MPKI_24	85.490
CORE_L2MPKI_25	87.466
CORE_L2MPKI_26	85.857
CORE_L2MPKI_27	83.526
CORE_L2MPKI_28	82.741
CORE_L2MPKI_29	86.464
CORE_L2MPKI_30	2.939
CORE_L2MPKI_31	2.824
CORE_L2MPKI_32	2.869
CORE_L2MPKI_33	2.811
CORE_L2MPKI_34	2.833
CORE_L2MPKI_35	2.888
CORE_L2MPKI_36	2.855
CORE_L2MPKI_37	2.817
CORE_L2MPKI_38	2.832
CORE_L2MPKI_39	2.733
CORE_L2MPKI_40	2.827
CORE_L2MPKI_41	2.975
CORE_L2MPKI_42	2.735
CORE_L2MPKI_43	2.972
CORE_L2MPKI_44	2.822
CORE_L2MPKI_45	2.830
CORE_L2MPKI_46	2.862
CORE_L2MPKI_47	2.860
CORE_L2MPKI_48	2.820
CORE_L2MPKI_49	2.923
CORE_L2MPKI_50	2.838
CORE_L2MPKI_51	2.925
CORE_L2MPKI_52	2.732
CORE_L2MPKI_53	2.772
CORE_L2MPKI_54	2.997
CORE_L2MPKI_55	2.756
CORE_L2MPKI_56	2.827
CORE_L2MPKI_57	2.982
CORE_L2MPKI_58	2.811
CORE_L2MPKI_59	2.856
Avg_MPKI_Stream1= 84.863
Avg_MPKI_Stream2= 2.851
MISSES-CORES
CORE_MISSES_0	102709
CORE_MISSES_1	109783
CORE_MISSES_2	101122
CORE_MISSES_3	108024
CORE_MISSES_4	100485
CORE_MISSES_5	106436
CORE_MISSES_6	102567
CORE_MISSES_7	110093
CORE_MISSES_8	102603
CORE_MISSES_9	114225
CORE_MISSES_10	109754
CORE_MISSES_11	112040
CORE_MISSES_12	106601
CORE_MISSES_13	111716
CORE_MISSES_14	113122
CORE_MISSES_15	118096
CORE_MISSES_16	108785
CORE_MISSES_17	114647
CORE_MISSES_18	110062
CORE_MISSES_19	114863
CORE_MISSES_20	110670
CORE_MISSES_21	108096
CORE_MISSES_22	110911
CORE_MISSES_23	119676
CORE_MISSES_24	109794
CORE_MISSES_25	112673
CORE_MISSES_26	115499
CORE_MISSES_27	111885
CORE_MISSES_28	106586
CORE_MISSES_29	111349
CORE_MISSES_30	67168
CORE_MISSES_31	68338
CORE_MISSES_32	66555
CORE_MISSES_33	63581
CORE_MISSES_34	65166
CORE_MISSES_35	67898
CORE_MISSES_36	65628
CORE_MISSES_37	64832
CORE_MISSES_38	64678
CORE_MISSES_39	68446
CORE_MISSES_40	68695
CORE_MISSES_41	66185
CORE_MISSES_42	66434
CORE_MISSES_43	65807
CORE_MISSES_44	66959
CORE_MISSES_45	65489
CORE_MISSES_46	67637
CORE_MISSES_47	68660
CORE_MISSES_48	65118
CORE_MISSES_49	63688
CORE_MISSES_50	65809
CORE_MISSES_51	66936
CORE_MISSES_52	64688
CORE_MISSES_53	62412
CORE_MISSES_54	64783
CORE_MISSES_55	67194
CORE_MISSES_56	63270
CORE_MISSES_57	65431
CORE_MISSES_58	64322
CORE_MISSES_59	65200
L2_MISSES = 5271879
L2_total_cache_accesses = 7419035
L2_total_cache_misses = 5271879
L2_total_cache_miss_rate = 0.7106
L2_total_cache_pending_hits = 81888
L2_total_cache_reservation_fails = 2537715
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 601835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4823240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2293499
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3722
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 470
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 726
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8852
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1417607
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 45600
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 387371
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 184735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5357
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27138
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5522
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 401
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 407
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23491
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24929283
icnt_total_pkts_simt_to_mem=11633948
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5681
gpu_ipc_2 =     101.2556
gpu_tot_sim_cycle_stream_1 = 7151200
gpu_tot_sim_cycle_stream_2 = 7151153
gpu_sim_insn_1 = 39818624
gpu_sim_insn_2 = 724094208
gpu_sim_cycle = 7151201
gpu_sim_insn = 763912832
gpu_ipc =     106.8230
gpu_tot_sim_cycle = 7151201
gpu_tot_sim_insn = 763912832
gpu_tot_ipc =     106.8230
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 31489379
gpu_stall_icnt2sh    = 5748076
gpu_total_sim_rate=89608

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12591989
	L1I_total_cache_misses = 41446
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 56023, Miss = 56023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133718
	L1D_cache_core[31]: Access = 59059, Miss = 59059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92547
	L1D_cache_core[32]: Access = 56953, Miss = 56953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120533
	L1D_cache_core[33]: Access = 55567, Miss = 55567, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141428
	L1D_cache_core[34]: Access = 56332, Miss = 56332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127281
	L1D_cache_core[35]: Access = 57501, Miss = 57501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133747
	L1D_cache_core[36]: Access = 56451, Miss = 56451, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[37]: Access = 56643, Miss = 56643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121044
	L1D_cache_core[38]: Access = 56049, Miss = 56049, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128293
	L1D_cache_core[39]: Access = 60754, Miss = 60754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81561
	L1D_cache_core[40]: Access = 59467, Miss = 59467, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100003
	L1D_cache_core[41]: Access = 54653, Miss = 54653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 154129
	L1D_cache_core[42]: Access = 59305, Miss = 59305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108121
	L1D_cache_core[43]: Access = 54336, Miss = 54336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133007
	L1D_cache_core[44]: Access = 58160, Miss = 58160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118013
	L1D_cache_core[45]: Access = 56679, Miss = 56679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120086
	L1D_cache_core[46]: Access = 57956, Miss = 57956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107738
	L1D_cache_core[47]: Access = 58926, Miss = 58926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115141
	L1D_cache_core[48]: Access = 56769, Miss = 56769, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127029
	L1D_cache_core[49]: Access = 53599, Miss = 53599, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 153224
	L1D_cache_core[50]: Access = 56859, Miss = 56859, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122762
	L1D_cache_core[51]: Access = 56012, Miss = 56012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134135
	L1D_cache_core[52]: Access = 58170, Miss = 58170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117852
	L1D_cache_core[53]: Access = 55370, Miss = 55370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 145004
	L1D_cache_core[54]: Access = 52948, Miss = 52948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 154797
	L1D_cache_core[55]: Access = 59598, Miss = 59598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73928
	L1D_cache_core[56]: Access = 54999, Miss = 54999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127093
	L1D_cache_core[57]: Access = 53990, Miss = 53990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 140574
	L1D_cache_core[58]: Access = 56244, Miss = 56244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133194
	L1D_cache_core[59]: Access = 55964, Miss = 55964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122312
	L1D_total_cache_accesses = 1705380
	L1D_total_cache_misses = 1705380
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3758189
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 1071793
	L1C_total_cache_misses = 7533
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90850
L1T_cache:
	L1T_total_cache_accesses = 5181840
	L1T_total_cache_misses = 1933407
	L1T_total_cache_miss_rate = 0.3731
	L1T_total_cache_pending_hits = 3248433
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1598868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3541354
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1064260
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7533
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90850
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3248433
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1933407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 106512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12550543
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 41446
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 
shader 0 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 1 total_cycles, active_cycles, idle cycles = 7130290, 20192, 7110098 
shader 2 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 3 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 4 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 5 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 6 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 7 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 8 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 9 total_cycles, active_cycles, idle cycles = 7151201, 22371, 7128829 
shader 10 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 11 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 12 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 13 total_cycles, active_cycles, idle cycles = 7151201, 22297, 7128903 
shader 14 total_cycles, active_cycles, idle cycles = 7151201, 22256, 7128945 
shader 15 total_cycles, active_cycles, idle cycles = 7151201, 22558, 7128643 
shader 16 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 17 total_cycles, active_cycles, idle cycles = 7142675, 21454, 7121221 
shader 18 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 19 total_cycles, active_cycles, idle cycles = 7142675, 21454, 7121221 
shader 20 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 21 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 22 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 23 total_cycles, active_cycles, idle cycles = 7151201, 22785, 7128416 
shader 24 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 25 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 26 total_cycles, active_cycles, idle cycles = 7151201, 22468, 7128733 
shader 27 total_cycles, active_cycles, idle cycles = 7151201, 22468, 7128732 
shader 28 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 29 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 30 total_cycles, active_cycles, idle cycles = 7148585, 376475, 6772110 
shader 31 total_cycles, active_cycles, idle cycles = 7143344, 397535, 6745809 
shader 32 total_cycles, active_cycles, idle cycles = 7142941, 383241, 6759700 
shader 33 total_cycles, active_cycles, idle cycles = 7146182, 373664, 6772518 
shader 34 total_cycles, active_cycles, idle cycles = 7148420, 378989, 6769430 
shader 35 total_cycles, active_cycles, idle cycles = 7142087, 386476, 6755611 
shader 36 total_cycles, active_cycles, idle cycles = 7145271, 379712, 6765559 
shader 37 total_cycles, active_cycles, idle cycles = 7147777, 380683, 6767093 
shader 38 total_cycles, active_cycles, idle cycles = 7145408, 376822, 6768585 
shader 39 total_cycles, active_cycles, idle cycles = 7143780, 409454, 6734326 
shader 40 total_cycles, active_cycles, idle cycles = 7146643, 400165, 6746477 
shader 41 total_cycles, active_cycles, idle cycles = 7146060, 366946, 6779114 
shader 42 total_cycles, active_cycles, idle cycles = 7145007, 398816, 6746190 
shader 43 total_cycles, active_cycles, idle cycles = 7146609, 365463, 6781145 
shader 44 total_cycles, active_cycles, idle cycles = 7148863, 390624, 6758238 
shader 45 total_cycles, active_cycles, idle cycles = 7140694, 381124, 6759569 
shader 46 total_cycles, active_cycles, idle cycles = 7147643, 389595, 6758048 
shader 47 total_cycles, active_cycles, idle cycles = 7149901, 395691, 6754209 
shader 48 total_cycles, active_cycles, idle cycles = 7146617, 381566, 6765051 
shader 49 total_cycles, active_cycles, idle cycles = 7145232, 360414, 6784818 
shader 50 total_cycles, active_cycles, idle cycles = 7148345, 382267, 6766078 
shader 51 total_cycles, active_cycles, idle cycles = 7151201, 376861, 6774339 
shader 52 total_cycles, active_cycles, idle cycles = 7144868, 390606, 6754262 
shader 53 total_cycles, active_cycles, idle cycles = 7147966, 371753, 6776213 
shader 54 total_cycles, active_cycles, idle cycles = 7143057, 354796, 6788260 
shader 55 total_cycles, active_cycles, idle cycles = 7144586, 401106, 6743480 
shader 56 total_cycles, active_cycles, idle cycles = 7146041, 370063, 6775977 
shader 57 total_cycles, active_cycles, idle cycles = 7146319, 362493, 6783826 
shader 58 total_cycles, active_cycles, idle cycles = 7147786, 376722, 6771064 
shader 59 total_cycles, active_cycles, idle cycles = 7145187, 375824, 6769363 
warps_exctd_sm 0 = 2048 
warps_exctd_sm 1 = 2048 
warps_exctd_sm 2 = 2048 
warps_exctd_sm 3 = 2048 
warps_exctd_sm 4 = 2048 
warps_exctd_sm 5 = 2048 
warps_exctd_sm 6 = 2048 
warps_exctd_sm 7 = 2048 
warps_exctd_sm 8 = 2048 
warps_exctd_sm 9 = 1984 
warps_exctd_sm 10 = 2048 
warps_exctd_sm 11 = 2048 
warps_exctd_sm 12 = 2048 
warps_exctd_sm 13 = 1824 
warps_exctd_sm 14 = 1888 
warps_exctd_sm 15 = 1856 
warps_exctd_sm 16 = 2048 
warps_exctd_sm 17 = 2176 
warps_exctd_sm 18 = 2048 
warps_exctd_sm 19 = 2176 
warps_exctd_sm 20 = 2048 
warps_exctd_sm 21 = 2048 
warps_exctd_sm 22 = 2048 
warps_exctd_sm 23 = 2112 
warps_exctd_sm 24 = 2048 
warps_exctd_sm 25 = 2048 
warps_exctd_sm 26 = 1824 
warps_exctd_sm 27 = 1856 
warps_exctd_sm 28 = 2048 
warps_exctd_sm 29 = 2048 
warps_exctd_sm 30 = 51904 
warps_exctd_sm 31 = 53632 
warps_exctd_sm 32 = 52224 
warps_exctd_sm 33 = 51520 
warps_exctd_sm 34 = 52352 
warps_exctd_sm 35 = 52448 
warps_exctd_sm 36 = 52384 
warps_exctd_sm 37 = 52320 
warps_exctd_sm 38 = 51456 
warps_exctd_sm 39 = 55168 
warps_exctd_sm 40 = 54240 
warps_exctd_sm 41 = 50432 
warps_exctd_sm 42 = 54368 
warps_exctd_sm 43 = 49888 
warps_exctd_sm 44 = 52960 
warps_exctd_sm 45 = 51744 
warps_exctd_sm 46 = 52512 
warps_exctd_sm 47 = 53536 
warps_exctd_sm 48 = 52096 
warps_exctd_sm 49 = 49824 
warps_exctd_sm 50 = 51968 
warps_exctd_sm 51 = 51264 
warps_exctd_sm 52 = 53184 
warps_exctd_sm 53 = 51424 
warps_exctd_sm 54 = 48768 
warps_exctd_sm 55 = 54528 
warps_exctd_sm 56 = 50304 
warps_exctd_sm 57 = 49824 
warps_exctd_sm 58 = 51552 
warps_exctd_sm 59 = 51520 
gpgpu_n_tot_thrd_icount = 771844064
gpgpu_n_tot_w_icount = 24120127
gpgpu_n_stall_shd_mem = 253677867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5631449
gpgpu_n_mem_write_global = 106512
gpgpu_n_mem_texture = 1933407
gpgpu_n_mem_const = 4980
gpgpu_n_load_insn  = 55146720
gpgpu_n_store_insn = 1561344
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 24736512
gpgpu_n_const_mem_insn = 26297856
gpgpu_n_param_mem_insn = 7999520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90850
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90850
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 214235310
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:352068635	W0_Idle:145694904	W0_Scoreboard:335294810	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24120193
Warp Occupancy Distribution:
Stall:313585952	W0_Idle:113144996	W0_Scoreboard:434465	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1248289
Warp Occupancy Distribution:
Stall:38482683	W0_Idle:32549908	W0_Scoreboard:334860345	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22871904
warp_utilization0: 0.028139
warp_utilization1: 0.002914
warp_utilization2: 0.053344
traffic_breakdown_coretomem[CONST_ACC_R] = 39840 {8:4980,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12790944 {8:1598868,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9886080 {40:37608,72:15456,136:53448,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 161983688 {40:4022525,72:4452,136:5604,}
traffic_breakdown_coretomem[INST_ACC_R] = 52800 {8:6600,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15467256 {8:1933407,}
traffic_breakdown_memtocore[CONST_ACC_R] = 358560 {72:4980,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 217445776 {136:1598866,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 852096 {8:106512,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 161966088 {40:4022085,72:4452,136:5604,}
traffic_breakdown_memtocore[INST_ACC_R] = 897600 {136:6600,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 262943352 {136:1933407,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 947 
averagemflatency_1 = 973 
averagemflatency_2= 919 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 7151200 
mrq_lat_table:2589493 	92565 	173966 	325375 	767026 	1341026 	1788177 	1422075 	385846 	10141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	49105 	51636 	70683 	279425 	1091936 	3209563 	2646426 	272051 	4988 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	488648 	319598 	696888 	541854 	802509 	1575250 	2137499 	1028491 	89423 	2682 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4986055 	2315091 	256463 	11550 	235 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	44317 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	88 	11198 	3014 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        17        17        12        12        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        18        13        14        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28        16        12        14        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        18        13        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1328      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.163834  1.153133  1.152073  1.150290  1.158854  1.151431  1.172284  1.168533  1.150068  1.143654  1.157004  1.162628  1.172310  1.169934  1.179602  1.179943 
dram[1]:  1.149932  1.150399  1.152376  1.152098  1.151558  1.155301  1.163809  1.170681  1.145388  1.149156  1.154800  1.157253  1.168468  1.169439  1.173704  1.174561 
dram[2]:  1.146834  1.155877  1.146273  1.155189  1.152383  1.189188  1.163973  1.175989  1.139147  1.147472  1.151090  1.158990  1.169829  1.182617  1.165201  1.183896 
dram[3]:  1.144575  1.151739  1.151408  1.154764  1.147380  1.160736  1.159820  1.174180  1.142505  1.149593  1.155894  1.152903  1.165791  1.166359  1.177491  1.181693 
dram[4]:  1.152562  1.152618  1.151610  1.149055  1.155222  1.160524  1.173550  1.166212  1.140454  1.142092  1.182198  1.158077  1.165191  1.165843  1.174935  1.185853 
dram[5]:  1.147182  1.151582  1.152710  1.151664  1.152893  1.158564  1.162211  1.170356  1.143891  1.148477  1.152381  1.154610  1.166278  1.166781  1.168907  1.182670 
average row locality = 8895690/7668005 = 1.160105
average row locality_1 = 6771301/5929473 = 1.141973
average row locality_2 = 2124389/1738532 = 1.221944
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     60063     56708     55909     54548     57854     55009     58307     56145     57930     54645     56575     55836     58756     56601     59640     57956 
dram[1]:     56882     54583     55534     54182     55100     54931     55995     56097     56009     55342     54941     54542     56806     56325     57724     57762 
dram[2]:     57216     58643     54525     56730     56453     61134     55980     58563     55561     56263     55321     56847     57635     59573     56934     60279 
dram[3]:     54495     55860     55623     55030     54593     56964     55330     57369     54615     55450     55632     54770     56623     55934     58445     58390 
dram[4]:     58201     56606     57218     54873     56875     56902     58365     55761     55769     54909     60598     55967     57502     56550     59686     59422 
dram[5]:     56328     55889     55765     55105     55137     55963     55651     56651     56102     54767     55389     54155     57286     55652     57208     58978 
total reads: 5429247
bank skew: 61134/54155 = 1.13
chip skew: 917657/892755 = 1.03
number of total write accesses:
dram[0]:     37166     34095     33364     32208     36488     34046     38839     36841     39452     36216     38260     37494     39153     37030     38208     36537 
dram[1]:     34073     32058     32995     31662     33950     33959     36522     36690     37546     36888     36587     36248     37230     36746     36346     36325 
dram[2]:     34252     35702     32108     34173     35332     39922     36642     39117     37112     37824     37039     38524     38050     39930     35569     38748 
dram[3]:     31941     33152     33131     32545     33617     35840     35942     37985     36146     36975     37310     36420     37060     36297     36973     36898 
dram[4]:     35447     33901     34510     32446     35701     35962     38893     36491     37332     36554     42297     37667     37891     36904     38132     37850 
dram[5]:     33704     33126     33230     32661     34007     34931     36245     37290     37609     36344     37070     35848     37670     36050     35747     37464 
total reads: 3466472
bank skew: 42297/31662 = 1.34
chip skew: 590044/565825 = 1.04
average mf latency per bank:
dram[0]:        979       888       938       850       857       775       788       711       776       686       823       748       911       830       976       891
dram[1]:        837       848       805       817       740       738       669       671       645       648       697       694       785       781       840       840
dram[2]:        911      1086       880      1026       799      1233       740       882       717       846       764       894       865      1022       922      1070
dram[3]:        841       851       797       823       727       765       666       680       642       662       689       704       771       793       839       862
dram[4]:       1002       943       951       897       881       826       810       748       784       731       872       783       929       883       991       939
dram[5]:        835       846       805       811       728       752       668       682       654       671       697       701       784       791       839       852
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      8180     10280      8745      9455      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8841      8053      7924     10502      7130      8369      9987      9034      6874
dram[3]:       8269      8340      8682      7034      9689      9569      7636      8354      7622     10565     10479      6916      8340      8950      7828      7919
dram[4]:       8626     10682      7005      6415      8241      8292      9643      8488      8211      8184      9136      8185      7988     10098      7710      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      7123      8417

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=3870698 n_act=1289328 n_pre=1289316 n_req=923966 n_req_1=569293 n_req_2=354673 n_req_3=0 n_rd=1824945 n_write=1165297 bw_util=0.3904 bw_util_1=0.2412 bw_util_2=0.1491 bw_util_3=0 blp=10.756307 blp_1= 4.025510 blp_2= 2.682301 blp_3= -nan
 n_activity=9426447 dram_eff=0.3909 dram_eff_1=0.2416 dram_eff_2=0.1493 dram_eff_3=0
bk0: 120126a 3417563i bk1: 113410a 3636303i bk2: 111818a 3613949i bk3: 109096a 3645353i bk4: 115706a 3015522i bk5: 110016a 3234580i bk6: 116614a 2600460i bk7: 112290a 2760622i bk8: 115860a 3268502i bk9: 109290a 3501589i bk10: 113150a 3122265i bk11: 111670a 3083643i bk12: 117510a 2711946i bk13: 113200a 2878415i bk14: 119280a 2555839i bk15: 115909a 2683984i 
bw_dist = 0.241	0.149	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0533
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=4010500 n_act=1258728 n_pre=1258713 n_req=904053 n_req_1=549899 n_req_2=354154 n_req_3=0 n_rd=1785495 n_write=1126148 bw_util=0.3819 bw_util_1=0.233 bw_util_2=0.1489 bw_util_3=0 blp=10.363648 blp_1= 3.929609 blp_2= 2.653494 blp_3= -nan
 n_activity=9394460 dram_eff=0.3838 dram_eff_1=0.2341 dram_eff_2=0.1496 dram_eff_3=0
bk0: 113762a 3869307i bk1: 109164a 3982855i bk2: 111068a 3773069i bk3: 108364a 3835497i bk4: 110200a 3461306i bk5: 109862a 3368558i bk6: 111990a 3026362i bk7: 112194a 2886245i bk8: 112014a 3590221i bk9: 110681a 3516043i bk10: 109878a 3434031i bk11: 109084a 3341253i bk12: 113612a 3080041i bk13: 112650a 3015243i bk14: 115448a 2933086i bk15: 115524a 2836543i 
bw_dist = 0.233	0.149	0.000	0.613	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9812
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=3834197 n_act=1297745 n_pre=1297732 n_req=929155 n_req_1=573918 n_req_2=355237 n_req_3=0 n_rd=1835310 n_write=1174600 bw_util=0.3926 bw_util_1=0.2432 bw_util_2=0.1494 bw_util_3=0 blp=10.870712 blp_1= 4.055290 blp_2= 2.692562 blp_3= -nan
 n_activity=9430279 dram_eff=0.393 dram_eff_1=0.2434 dram_eff_2=0.1495 dram_eff_3=0
bk0: 114432a 3728549i bk1: 117286a 3434137i bk2: 109050a 3757635i bk3: 113460a 3393121i bk4: 112906a 3166197i bk5: 122268a 2454112i bk6: 111960a 2812998i bk7: 117126a 2388185i bk8: 111120a 3519293i bk9: 112526a 3279486i bk10: 110642a 3243351i bk11: 113694a 2924837i bk12: 115270a 2824940i bk13: 119144a 2450295i bk14: 113868a 2845093i bk15: 120558a 2352706i 
bw_dist = 0.243	0.149	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3589
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=3992588 n_act=1262897 n_pre=1262882 n_req=906446 n_req_1=552330 n_req_2=354116 n_req_3=0 n_rd=1790226 n_write=1130991 bw_util=0.3829 bw_util_1=0.234 bw_util_2=0.1489 bw_util_3=0 blp=10.406351 blp_1= 3.937374 blp_2= 2.657565 blp_3= -nan
 n_activity=9399206 dram_eff=0.3846 dram_eff_1=0.235 dram_eff_2=0.1495 dram_eff_3=0
bk0: 108990a 4132333i bk1: 111718a 3849781i bk2: 111246a 3749522i bk3: 110060a 3707165i bk4: 109178a 3525638i bk5: 113926a 3120909i bk6: 110660a 3087217i bk7: 114738a 2708056i bk8: 109224a 3715320i bk9: 110900a 3473013i bk10: 111264a 3330951i bk11: 109540a 3301717i bk12: 113246a 3072275i bk13: 111868a 3093418i bk14: 116890a 2830586i bk15: 116778a 2769941i 
bw_dist = 0.234	0.149	0.000	0.613	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1335
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=3849747 n_act=1294470 n_pre=1294455 n_req=926745 n_req_1=571864 n_req_2=354881 n_req_3=0 n_rd=1830402 n_write=1170510 bw_util=0.3916 bw_util_1=0.2423 bw_util_2=0.1492 bw_util_3=0 blp=10.819600 blp_1= 4.046189 blp_2= 2.693385 blp_3= -nan
 n_activity=9427499 dram_eff=0.3921 dram_eff_1=0.2426 dram_eff_2=0.1494 dram_eff_3=0
bk0: 116402a 3610252i bk1: 113212a 3661452i bk2: 114436a 3450934i bk3: 109746a 3605535i bk4: 113750a 3110856i bk5: 113804a 2965998i bk6: 116730a 2565176i bk7: 111522a 2760099i bk8: 111538a 3516386i bk9: 109814a 3457298i bk10: 121196a 2627169i bk11: 111932a 3032538i bk12: 115004a 2841101i bk13: 113100a 2857912i bk14: 119372a 2545289i bk15: 118844a 2491776i 
bw_dist = 0.242	0.149	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2291
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=3985395 n_act=1264823 n_pre=1264809 n_req=907353 n_req_1=553077 n_req_2=354276 n_req_3=0 n_rd=1792045 n_write=1132512 bw_util=0.3833 bw_util_1=0.2344 bw_util_2=0.149 bw_util_3=0 blp=10.432680 blp_1= 3.946368 blp_2= 2.653206 blp_3= -nan
 n_activity=9402657 dram_eff=0.3848 dram_eff_1=0.2353 dram_eff_2=0.1495 dram_eff_3=0
bk0: 112655a 3907272i bk1: 111778a 3825488i bk2: 111528a 3719630i bk3: 110210a 3690876i bk4: 110274a 3440351i bk5: 111926a 3201608i bk6: 111300a 3030116i bk7: 113302a 2784997i bk8: 112204a 3544542i bk9: 109534a 3561192i bk10: 110778a 3353053i bk11: 108310a 3367787i bk12: 114572a 2985149i bk13: 111304a 3092714i bk14: 114414a 2993577i bk15: 117956a 2677430i 
bw_dist = 0.234	0.149	0.000	0.613	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1622

========= L2 cache stats =========
L2_cache_bank[0]: Access = 650926, Miss = 465035, Miss_rate = 0.714, Pending_hits = 7981, Reservation_fails = 274115
L2_cache_bank[1]: Access = 625678, Miss = 447454, Miss_rate = 0.715, Pending_hits = 7148, Reservation_fails = 182567
L2_cache_bank[2]: Access = 637319, Miss = 448995, Miss_rate = 0.705, Pending_hits = 6616, Reservation_fails = 215074
L2_cache_bank[3]: Access = 626678, Miss = 443765, Miss_rate = 0.708, Pending_hits = 6535, Reservation_fails = 228173
L2_cache_bank[4]: Access = 629038, Miss = 449628, Miss_rate = 0.715, Pending_hits = 7020, Reservation_fails = 161037
L2_cache_bank[5]: Access = 675356, Miss = 468042, Miss_rate = 0.693, Pending_hits = 8207, Reservation_fails = 301792
L2_cache_bank[6]: Access = 629631, Miss = 445359, Miss_rate = 0.707, Pending_hits = 6535, Reservation_fails = 177128
L2_cache_bank[7]: Access = 643643, Miss = 449769, Miss_rate = 0.699, Pending_hits = 6898, Reservation_fails = 228701
L2_cache_bank[8]: Access = 649935, Miss = 464216, Miss_rate = 0.714, Pending_hits = 8347, Reservation_fails = 257981
L2_cache_bank[9]: Access = 637790, Miss = 450992, Miss_rate = 0.707, Pending_hits = 7348, Reservation_fails = 193202
L2_cache_bank[10]: Access = 634740, Miss = 448868, Miss_rate = 0.707, Pending_hits = 6711, Reservation_fails = 190477
L2_cache_bank[11]: Access = 641955, Miss = 447170, Miss_rate = 0.697, Pending_hits = 7140, Reservation_fails = 234516
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 650926, Miss = 465035 (0.714), PendingHit = 7981 (0.0123)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 625678, Miss = 447454 (0.715), PendingHit = 7148 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 637319, Miss = 448995 (0.705), PendingHit = 6616 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 626678, Miss = 443765 (0.708), PendingHit = 6535 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 629038, Miss = 449628 (0.715), PendingHit = 7020 (0.0112)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675356, Miss = 468042 (0.693), PendingHit = 8207 (0.0122)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 629631, Miss = 445359 (0.707), PendingHit = 6535 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 643643, Miss = 449769 (0.699), PendingHit = 6898 (0.0107)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 649935, Miss = 464216 (0.714), PendingHit = 8347 (0.0128)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 637790, Miss = 450992 (0.707), PendingHit = 7348 (0.0115)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 634740, Miss = 448868 (0.707), PendingHit = 6711 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 641955, Miss = 447170 (0.697), PendingHit = 7140 (0.0111)
L2 Cache Total Miss Rate = 0.707
Stream 1: L2 Cache Miss Rate = 0.835
Stream 2: L2 Cache Miss Rate = 0.565
Stream 1: Accesses  = 4036516
Stream 1: Misses  = 3370427
Stream 2: Accesses  = 3646173
Stream 2: Misses  = 2058866
Stream 1+2: Accesses  = 7682689
Stream 1+2: Misses  = 5429293
Total Accesses  = 7682689
MPKI-CORES
CORE_L2MPKI_0	82.651
CORE_L2MPKI_1	85.223
CORE_L2MPKI_2	82.476
CORE_L2MPKI_3	83.857
CORE_L2MPKI_4	82.619
CORE_L2MPKI_5	82.624
CORE_L2MPKI_6	83.012
CORE_L2MPKI_7	85.463
CORE_L2MPKI_8	81.986
CORE_L2MPKI_9	84.081
CORE_L2MPKI_10	85.201
CORE_L2MPKI_11	87.493
CORE_L2MPKI_12	85.216
CORE_L2MPKI_13	82.618
CORE_L2MPKI_14	83.777
CORE_L2MPKI_15	86.385
CORE_L2MPKI_16	85.231
CORE_L2MPKI_17	85.771
CORE_L2MPKI_18	85.439
CORE_L2MPKI_19	85.658
CORE_L2MPKI_20	85.911
CORE_L2MPKI_21	83.913
CORE_L2MPKI_22	86.753
CORE_L2MPKI_23	86.410
CORE_L2MPKI_24	85.645
CORE_L2MPKI_25	87.466
CORE_L2MPKI_26	84.715
CORE_L2MPKI_27	82.580
CORE_L2MPKI_28	82.741
CORE_L2MPKI_29	86.443
CORE_L2MPKI_30	2.927
CORE_L2MPKI_31	2.825
CORE_L2MPKI_32	2.857
CORE_L2MPKI_33	2.805
CORE_L2MPKI_34	2.832
CORE_L2MPKI_35	2.893
CORE_L2MPKI_36	2.842
CORE_L2MPKI_37	2.820
CORE_L2MPKI_38	2.832
CORE_L2MPKI_39	2.744
CORE_L2MPKI_40	2.820
CORE_L2MPKI_41	2.965
CORE_L2MPKI_42	2.735
CORE_L2MPKI_43	2.956
CORE_L2MPKI_44	2.812
CORE_L2MPKI_45	2.820
CORE_L2MPKI_46	2.851
CORE_L2MPKI_47	2.851
CORE_L2MPKI_48	2.811
CORE_L2MPKI_49	2.912
CORE_L2MPKI_50	2.828
CORE_L2MPKI_51	2.920
CORE_L2MPKI_52	2.728
CORE_L2MPKI_53	2.766
CORE_L2MPKI_54	3.007
CORE_L2MPKI_55	2.759
CORE_L2MPKI_56	2.821
CORE_L2MPKI_57	2.963
CORE_L2MPKI_58	2.803
CORE_L2MPKI_59	2.845
Avg_MPKI_Stream1= 84.645
Avg_MPKI_Stream2= 2.845
MISSES-CORES
CORE_MISSES_0	106470
CORE_MISSES_1	109783
CORE_MISSES_2	106245
CORE_MISSES_3	108024
CORE_MISSES_4	106429
CORE_MISSES_5	106436
CORE_MISSES_6	106935
CORE_MISSES_7	110093
CORE_MISSES_8	105614
CORE_MISSES_9	120000
CORE_MISSES_10	109755
CORE_MISSES_11	112708
CORE_MISSES_12	109774
CORE_MISSES_13	117534
CORE_MISSES_14	118958
CORE_MISSES_15	124323
CORE_MISSES_16	109794
CORE_MISSES_17	117395
CORE_MISSES_18	110062
CORE_MISSES_19	117240
CORE_MISSES_20	110670
CORE_MISSES_21	108096
CORE_MISSES_22	111755
CORE_MISSES_23	125583
CORE_MISSES_24	110327
CORE_MISSES_25	112673
CORE_MISSES_26	121437
CORE_MISSES_27	118373
CORE_MISSES_28	106586
CORE_MISSES_29	111355
CORE_MISSES_30	69767
CORE_MISSES_31	71128
CORE_MISSES_32	69329
CORE_MISSES_33	66360
CORE_MISSES_34	67956
CORE_MISSES_35	70802
CORE_MISSES_36	68318
CORE_MISSES_37	67976
CORE_MISSES_38	67562
CORE_MISSES_39	71159
CORE_MISSES_40	71447
CORE_MISSES_41	68881
CORE_MISSES_42	69064
CORE_MISSES_43	68408
CORE_MISSES_44	69553
CORE_MISSES_45	68051
CORE_MISSES_46	70349
CORE_MISSES_47	71438
CORE_MISSES_48	67922
CORE_MISSES_49	66444
CORE_MISSES_50	68453
CORE_MISSES_51	69690
CORE_MISSES_52	67473
CORE_MISSES_53	65090
CORE_MISSES_54	67557
CORE_MISSES_55	70063
CORE_MISSES_56	66095
CORE_MISSES_57	67994
CORE_MISSES_58	66850
CORE_MISSES_59	67687
L2_MISSES = 5429293
L2_total_cache_accesses = 7682689
L2_total_cache_misses = 5429293
L2_total_cache_miss_rate = 0.7067
L2_total_cache_pending_hits = 86486
L2_total_cache_reservation_fails = 2644763
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 635345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4965246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2375163
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3767
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 734
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9015
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1483995
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 49097
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 400315
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 207440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62581
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28271
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5762
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 417
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24874
L2_cache_data_port_util = 0.235
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25901363
icnt_total_pkts_simt_to_mem=12019105
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5681
gpu_ipc_2 =     101.2556
gpu_tot_sim_cycle_stream_1 = 7151200
gpu_tot_sim_cycle_stream_2 = 7151153
gpu_sim_insn_1 = 39818624
gpu_sim_insn_2 = 724094208
gpu_sim_cycle = 7151201
gpu_sim_insn = 763912832
gpu_ipc =     106.8230
gpu_tot_sim_cycle = 7151201
gpu_tot_sim_insn = 763912832
gpu_tot_ipc =     106.8230
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 31489379
gpu_stall_icnt2sh    = 5748076
gpu_total_sim_rate=89608

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12591989
	L1I_total_cache_misses = 41446
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 56023, Miss = 56023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133718
	L1D_cache_core[31]: Access = 59059, Miss = 59059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92547
	L1D_cache_core[32]: Access = 56953, Miss = 56953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120533
	L1D_cache_core[33]: Access = 55567, Miss = 55567, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141428
	L1D_cache_core[34]: Access = 56332, Miss = 56332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127281
	L1D_cache_core[35]: Access = 57501, Miss = 57501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133747
	L1D_cache_core[36]: Access = 56451, Miss = 56451, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[37]: Access = 56643, Miss = 56643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121044
	L1D_cache_core[38]: Access = 56049, Miss = 56049, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128293
	L1D_cache_core[39]: Access = 60754, Miss = 60754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81561
	L1D_cache_core[40]: Access = 59467, Miss = 59467, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100003
	L1D_cache_core[41]: Access = 54653, Miss = 54653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 154129
	L1D_cache_core[42]: Access = 59305, Miss = 59305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108121
	L1D_cache_core[43]: Access = 54336, Miss = 54336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133007
	L1D_cache_core[44]: Access = 58160, Miss = 58160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118013
	L1D_cache_core[45]: Access = 56679, Miss = 56679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120086
	L1D_cache_core[46]: Access = 57956, Miss = 57956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107738
	L1D_cache_core[47]: Access = 58926, Miss = 58926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115141
	L1D_cache_core[48]: Access = 56769, Miss = 56769, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127029
	L1D_cache_core[49]: Access = 53599, Miss = 53599, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 153224
	L1D_cache_core[50]: Access = 56859, Miss = 56859, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122762
	L1D_cache_core[51]: Access = 56012, Miss = 56012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134135
	L1D_cache_core[52]: Access = 58170, Miss = 58170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117852
	L1D_cache_core[53]: Access = 55370, Miss = 55370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 145004
	L1D_cache_core[54]: Access = 52948, Miss = 52948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 154797
	L1D_cache_core[55]: Access = 59598, Miss = 59598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73928
	L1D_cache_core[56]: Access = 54999, Miss = 54999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127093
	L1D_cache_core[57]: Access = 53990, Miss = 53990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 140574
	L1D_cache_core[58]: Access = 56244, Miss = 56244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133194
	L1D_cache_core[59]: Access = 55964, Miss = 55964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122312
	L1D_total_cache_accesses = 1705380
	L1D_total_cache_misses = 1705380
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3758189
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 1071793
	L1C_total_cache_misses = 7533
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90850
L1T_cache:
	L1T_total_cache_accesses = 5181840
	L1T_total_cache_misses = 1933407
	L1T_total_cache_miss_rate = 0.3731
	L1T_total_cache_pending_hits = 3248433
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1598868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3541354
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1064260
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7533
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90850
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3248433
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1933407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 106512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12550543
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 41446
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 
shader 0 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 1 total_cycles, active_cycles, idle cycles = 7130290, 20192, 7110098 
shader 2 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 3 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 4 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 5 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 6 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 7 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 8 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 9 total_cycles, active_cycles, idle cycles = 7151201, 22371, 7128829 
shader 10 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 11 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 12 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 13 total_cycles, active_cycles, idle cycles = 7151201, 22297, 7128903 
shader 14 total_cycles, active_cycles, idle cycles = 7151201, 22256, 7128945 
shader 15 total_cycles, active_cycles, idle cycles = 7151201, 22558, 7128643 
shader 16 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 17 total_cycles, active_cycles, idle cycles = 7142675, 21454, 7121221 
shader 18 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 19 total_cycles, active_cycles, idle cycles = 7142675, 21454, 7121221 
shader 20 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 21 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 22 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 23 total_cycles, active_cycles, idle cycles = 7151201, 22785, 7128416 
shader 24 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 25 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 26 total_cycles, active_cycles, idle cycles = 7151201, 22468, 7128733 
shader 27 total_cycles, active_cycles, idle cycles = 7151201, 22468, 7128732 
shader 28 total_cycles, active_cycles, idle cycles = 7127588, 20192, 7107396 
shader 29 total_cycles, active_cycles, idle cycles = 7142675, 20192, 7122483 
shader 30 total_cycles, active_cycles, idle cycles = 7148585, 376475, 6772110 
shader 31 total_cycles, active_cycles, idle cycles = 7143344, 397535, 6745809 
shader 32 total_cycles, active_cycles, idle cycles = 7142941, 383241, 6759700 
shader 33 total_cycles, active_cycles, idle cycles = 7146182, 373664, 6772518 
shader 34 total_cycles, active_cycles, idle cycles = 7148420, 378989, 6769430 
shader 35 total_cycles, active_cycles, idle cycles = 7142087, 386476, 6755611 
shader 36 total_cycles, active_cycles, idle cycles = 7145271, 379712, 6765559 
shader 37 total_cycles, active_cycles, idle cycles = 7147777, 380683, 6767093 
shader 38 total_cycles, active_cycles, idle cycles = 7145408, 376822, 6768585 
shader 39 total_cycles, active_cycles, idle cycles = 7143780, 409454, 6734326 
shader 40 total_cycles, active_cycles, idle cycles = 7146643, 400165, 6746477 
shader 41 total_cycles, active_cycles, idle cycles = 7146060, 366946, 6779114 
shader 42 total_cycles, active_cycles, idle cycles = 7145007, 398816, 6746190 
shader 43 total_cycles, active_cycles, idle cycles = 7146609, 365463, 6781145 
shader 44 total_cycles, active_cycles, idle cycles = 7148863, 390624, 6758238 
shader 45 total_cycles, active_cycles, idle cycles = 7140694, 381124, 6759569 
shader 46 total_cycles, active_cycles, idle cycles = 7147643, 389595, 6758048 
shader 47 total_cycles, active_cycles, idle cycles = 7149901, 395691, 6754209 
shader 48 total_cycles, active_cycles, idle cycles = 7146617, 381566, 6765051 
shader 49 total_cycles, active_cycles, idle cycles = 7145232, 360414, 6784818 
shader 50 total_cycles, active_cycles, idle cycles = 7148345, 382267, 6766078 
shader 51 total_cycles, active_cycles, idle cycles = 7151201, 376861, 6774339 
shader 52 total_cycles, active_cycles, idle cycles = 7144868, 390606, 6754262 
shader 53 total_cycles, active_cycles, idle cycles = 7147966, 371753, 6776213 
shader 54 total_cycles, active_cycles, idle cycles = 7143057, 354796, 6788260 
shader 55 total_cycles, active_cycles, idle cycles = 7144586, 401106, 6743480 
shader 56 total_cycles, active_cycles, idle cycles = 7146041, 370063, 6775977 
shader 57 total_cycles, active_cycles, idle cycles = 7146319, 362493, 6783826 
shader 58 total_cycles, active_cycles, idle cycles = 7147786, 376722, 6771064 
shader 59 total_cycles, active_cycles, idle cycles = 7145187, 375824, 6769363 
warps_exctd_sm 0 = 2048 
warps_exctd_sm 1 = 2048 
warps_exctd_sm 2 = 2048 
warps_exctd_sm 3 = 2048 
warps_exctd_sm 4 = 2048 
warps_exctd_sm 5 = 2048 
warps_exctd_sm 6 = 2048 
warps_exctd_sm 7 = 2048 
warps_exctd_sm 8 = 2048 
warps_exctd_sm 9 = 1984 
warps_exctd_sm 10 = 2048 
warps_exctd_sm 11 = 2048 
warps_exctd_sm 12 = 2048 
warps_exctd_sm 13 = 1824 
warps_exctd_sm 14 = 1888 
warps_exctd_sm 15 = 1856 
warps_exctd_sm 16 = 2048 
warps_exctd_sm 17 = 2176 
warps_exctd_sm 18 = 2048 
warps_exctd_sm 19 = 2176 
warps_exctd_sm 20 = 2048 
warps_exctd_sm 21 = 2048 
warps_exctd_sm 22 = 2048 
warps_exctd_sm 23 = 2112 
warps_exctd_sm 24 = 2048 
warps_exctd_sm 25 = 2048 
warps_exctd_sm 26 = 1824 
warps_exctd_sm 27 = 1856 
warps_exctd_sm 28 = 2048 
warps_exctd_sm 29 = 2048 
warps_exctd_sm 30 = 51904 
warps_exctd_sm 31 = 53632 
warps_exctd_sm 32 = 52224 
warps_exctd_sm 33 = 51520 
warps_exctd_sm 34 = 52352 
warps_exctd_sm 35 = 52448 
warps_exctd_sm 36 = 52384 
warps_exctd_sm 37 = 52320 
warps_exctd_sm 38 = 51456 
warps_exctd_sm 39 = 55168 
warps_exctd_sm 40 = 54240 
warps_exctd_sm 41 = 50432 
warps_exctd_sm 42 = 54368 
warps_exctd_sm 43 = 49888 
warps_exctd_sm 44 = 52960 
warps_exctd_sm 45 = 51744 
warps_exctd_sm 46 = 52512 
warps_exctd_sm 47 = 53536 
warps_exctd_sm 48 = 52096 
warps_exctd_sm 49 = 49824 
warps_exctd_sm 50 = 51968 
warps_exctd_sm 51 = 51264 
warps_exctd_sm 52 = 53184 
warps_exctd_sm 53 = 51424 
warps_exctd_sm 54 = 48768 
warps_exctd_sm 55 = 54528 
warps_exctd_sm 56 = 50304 
warps_exctd_sm 57 = 49824 
warps_exctd_sm 58 = 51552 
warps_exctd_sm 59 = 51520 
gpgpu_n_tot_thrd_icount = 771844064
gpgpu_n_tot_w_icount = 24120127
gpgpu_n_stall_shd_mem = 253677867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5631449
gpgpu_n_mem_write_global = 106512
gpgpu_n_mem_texture = 1933407
gpgpu_n_mem_const = 4980
gpgpu_n_load_insn  = 55146720
gpgpu_n_store_insn = 1561344
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 24736512
gpgpu_n_const_mem_insn = 26297856
gpgpu_n_param_mem_insn = 7999520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90850
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90850
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 214235310
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:352068635	W0_Idle:145694904	W0_Scoreboard:335294810	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24120193
Warp Occupancy Distribution:
Stall:313585952	W0_Idle:113144996	W0_Scoreboard:434465	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1248289
Warp Occupancy Distribution:
Stall:38482683	W0_Idle:32549908	W0_Scoreboard:334860345	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22871904
warp_utilization0: 0.028139
warp_utilization1: 0.002914
warp_utilization2: 0.053344
traffic_breakdown_coretomem[CONST_ACC_R] = 39840 {8:4980,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12790944 {8:1598868,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9886080 {40:37608,72:15456,136:53448,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 161983688 {40:4022525,72:4452,136:5604,}
traffic_breakdown_coretomem[INST_ACC_R] = 52800 {8:6600,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15467256 {8:1933407,}
traffic_breakdown_memtocore[CONST_ACC_R] = 358560 {72:4980,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 217445776 {136:1598866,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 852096 {8:106512,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 161966088 {40:4022085,72:4452,136:5604,}
traffic_breakdown_memtocore[INST_ACC_R] = 897600 {136:6600,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 262943352 {136:1933407,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 947 
averagemflatency_1 = 973 
averagemflatency_2= 919 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 7151200 
mrq_lat_table:2589493 	92565 	173966 	325375 	767026 	1341026 	1788177 	1422075 	385846 	10141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	49105 	51636 	70683 	279425 	1091936 	3209563 	2646426 	272051 	4988 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	488648 	319598 	696888 	541854 	802509 	1575250 	2137499 	1028491 	89423 	2682 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4986055 	2315091 	256463 	11550 	235 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	44317 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	88 	11198 	3014 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        17        17        12        12        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        18        13        14        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        10        11        11        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28        16        12        14        12        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        18        13        12        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        12        11        13        15        11 
maximum service time to same row:
dram[0]:      1268      1232      1301      1222      1402      1261      1146      1231      1430      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1197      1697      1475      1331      1464      1180      1257      1262      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1072      1315      1601      1281      1574      1210      1593      1541      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1457      1445      1580      1519      1489      1374      1512      1339      1436      1415      2288      2349      2294      2490      2601      2357 
dram[4]:      1328      1457      1260      1682      1462      1437      1425      1415      1412      1477      2383      2391      2376      2386      2379      2387 
dram[5]:      1374      1043      1114      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.163834  1.153133  1.152073  1.150290  1.158854  1.151431  1.172284  1.168533  1.150068  1.143654  1.157004  1.162628  1.172310  1.169934  1.179602  1.179943 
dram[1]:  1.149932  1.150399  1.152376  1.152098  1.151558  1.155301  1.163809  1.170681  1.145388  1.149156  1.154800  1.157253  1.168468  1.169439  1.173704  1.174561 
dram[2]:  1.146834  1.155877  1.146273  1.155189  1.152383  1.189188  1.163973  1.175989  1.139147  1.147472  1.151090  1.158990  1.169829  1.182617  1.165201  1.183896 
dram[3]:  1.144575  1.151739  1.151408  1.154764  1.147380  1.160736  1.159820  1.174180  1.142505  1.149593  1.155894  1.152903  1.165791  1.166359  1.177491  1.181693 
dram[4]:  1.152562  1.152618  1.151610  1.149055  1.155222  1.160524  1.173550  1.166212  1.140454  1.142092  1.182198  1.158077  1.165191  1.165843  1.174935  1.185853 
dram[5]:  1.147182  1.151582  1.152710  1.151664  1.152893  1.158564  1.162211  1.170356  1.143891  1.148477  1.152381  1.154610  1.166278  1.166781  1.168907  1.182670 
average row locality = 8895690/7668005 = 1.160105
average row locality_1 = 6771301/5929473 = 1.141973
average row locality_2 = 2124389/1738532 = 1.221944
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     60063     56708     55909     54548     57854     55009     58307     56145     57930     54645     56575     55836     58756     56601     59640     57956 
dram[1]:     56882     54583     55534     54182     55100     54931     55995     56097     56009     55342     54941     54542     56806     56325     57724     57762 
dram[2]:     57216     58643     54525     56730     56453     61134     55980     58563     55561     56263     55321     56847     57635     59573     56934     60279 
dram[3]:     54495     55860     55623     55030     54593     56964     55330     57369     54615     55450     55632     54770     56623     55934     58445     58390 
dram[4]:     58201     56606     57218     54873     56875     56902     58365     55761     55769     54909     60598     55967     57502     56550     59686     59422 
dram[5]:     56328     55889     55765     55105     55137     55963     55651     56651     56102     54767     55389     54155     57286     55652     57208     58978 
total reads: 5429247
bank skew: 61134/54155 = 1.13
chip skew: 917657/892755 = 1.03
number of total write accesses:
dram[0]:     37166     34095     33364     32208     36488     34046     38839     36841     39452     36216     38260     37494     39153     37030     38208     36537 
dram[1]:     34073     32058     32995     31662     33950     33959     36522     36690     37546     36888     36587     36248     37230     36746     36346     36325 
dram[2]:     34252     35702     32108     34173     35332     39922     36642     39117     37112     37824     37039     38524     38050     39930     35569     38748 
dram[3]:     31941     33152     33131     32545     33617     35840     35942     37985     36146     36975     37310     36420     37060     36297     36973     36898 
dram[4]:     35447     33901     34510     32446     35701     35962     38893     36491     37332     36554     42297     37667     37891     36904     38132     37850 
dram[5]:     33704     33126     33230     32661     34007     34931     36245     37290     37609     36344     37070     35848     37670     36050     35747     37464 
total reads: 3466472
bank skew: 42297/31662 = 1.34
chip skew: 590044/565825 = 1.04
average mf latency per bank:
dram[0]:        979       888       938       850       857       775       788       711       776       686       823       748       911       830       976       891
dram[1]:        837       848       805       817       740       738       669       671       645       648       697       694       785       781       840       840
dram[2]:        911      1086       880      1026       799      1233       740       882       717       846       764       894       865      1022       922      1070
dram[3]:        841       851       797       823       727       765       666       680       642       662       689       704       771       793       839       862
dram[4]:       1002       943       951       897       881       826       810       748       784       731       872       783       929       883       991       939
dram[5]:        835       846       805       811       728       752       668       682       654       671       697       701       784       791       839       852
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      8180     10280      8745      9455      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8841      8053      7924     10502      7130      8369      9987      9034      6874
dram[3]:       8269      8340      8682      7034      9689      9569      7636      8354      7622     10565     10479      6916      8340      8950      7828      7919
dram[4]:       8626     10682      7005      6415      8241      8292      9643      8488      8211      8184      9136      8185      7988     10098      7710      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      7123      8417

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=3870698 n_act=1289328 n_pre=1289316 n_req=923966 n_req_1=569293 n_req_2=354673 n_req_3=0 n_rd=1824945 n_write=1165297 bw_util=0.3904 bw_util_1=0.2412 bw_util_2=0.1491 bw_util_3=0 blp=10.756307 blp_1= 4.025510 blp_2= 2.682301 blp_3= -nan
 n_activity=9426447 dram_eff=0.3909 dram_eff_1=0.2416 dram_eff_2=0.1493 dram_eff_3=0
bk0: 120126a 3417563i bk1: 113410a 3636303i bk2: 111818a 3613949i bk3: 109096a 3645353i bk4: 115706a 3015522i bk5: 110016a 3234580i bk6: 116614a 2600460i bk7: 112290a 2760622i bk8: 115860a 3268502i bk9: 109290a 3501589i bk10: 113150a 3122265i bk11: 111670a 3083643i bk12: 117510a 2711946i bk13: 113200a 2878415i bk14: 119280a 2555839i bk15: 115909a 2683984i 
bw_dist = 0.241	0.149	0.000	0.608	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0533
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=4010500 n_act=1258728 n_pre=1258713 n_req=904053 n_req_1=549899 n_req_2=354154 n_req_3=0 n_rd=1785495 n_write=1126148 bw_util=0.3819 bw_util_1=0.233 bw_util_2=0.1489 bw_util_3=0 blp=10.363648 blp_1= 3.929609 blp_2= 2.653494 blp_3= -nan
 n_activity=9394460 dram_eff=0.3838 dram_eff_1=0.2341 dram_eff_2=0.1496 dram_eff_3=0
bk0: 113762a 3869307i bk1: 109164a 3982855i bk2: 111068a 3773069i bk3: 108364a 3835497i bk4: 110200a 3461306i bk5: 109862a 3368558i bk6: 111990a 3026362i bk7: 112194a 2886245i bk8: 112014a 3590221i bk9: 110681a 3516043i bk10: 109878a 3434031i bk11: 109084a 3341253i bk12: 113612a 3080041i bk13: 112650a 3015243i bk14: 115448a 2933086i bk15: 115524a 2836543i 
bw_dist = 0.233	0.149	0.000	0.613	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9812
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=3834197 n_act=1297745 n_pre=1297732 n_req=929155 n_req_1=573918 n_req_2=355237 n_req_3=0 n_rd=1835310 n_write=1174600 bw_util=0.3926 bw_util_1=0.2432 bw_util_2=0.1494 bw_util_3=0 blp=10.870712 blp_1= 4.055290 blp_2= 2.692562 blp_3= -nan
 n_activity=9430279 dram_eff=0.393 dram_eff_1=0.2434 dram_eff_2=0.1495 dram_eff_3=0
bk0: 114432a 3728549i bk1: 117286a 3434137i bk2: 109050a 3757635i bk3: 113460a 3393121i bk4: 112906a 3166197i bk5: 122268a 2454112i bk6: 111960a 2812998i bk7: 117126a 2388185i bk8: 111120a 3519293i bk9: 112526a 3279486i bk10: 110642a 3243351i bk11: 113694a 2924837i bk12: 115270a 2824940i bk13: 119144a 2450295i bk14: 113868a 2845093i bk15: 120558a 2352706i 
bw_dist = 0.243	0.149	0.000	0.606	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3589
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=3992588 n_act=1262897 n_pre=1262882 n_req=906446 n_req_1=552330 n_req_2=354116 n_req_3=0 n_rd=1790226 n_write=1130991 bw_util=0.3829 bw_util_1=0.234 bw_util_2=0.1489 bw_util_3=0 blp=10.406351 blp_1= 3.937374 blp_2= 2.657565 blp_3= -nan
 n_activity=9399206 dram_eff=0.3846 dram_eff_1=0.235 dram_eff_2=0.1495 dram_eff_3=0
bk0: 108990a 4132333i bk1: 111718a 3849781i bk2: 111246a 3749522i bk3: 110060a 3707165i bk4: 109178a 3525638i bk5: 113926a 3120909i bk6: 110660a 3087217i bk7: 114738a 2708056i bk8: 109224a 3715320i bk9: 110900a 3473013i bk10: 111264a 3330951i bk11: 109540a 3301717i bk12: 113246a 3072275i bk13: 111868a 3093418i bk14: 116890a 2830586i bk15: 116778a 2769941i 
bw_dist = 0.234	0.149	0.000	0.613	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1335
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=3849747 n_act=1294470 n_pre=1294455 n_req=926745 n_req_1=571864 n_req_2=354881 n_req_3=0 n_rd=1830402 n_write=1170510 bw_util=0.3916 bw_util_1=0.2423 bw_util_2=0.1492 bw_util_3=0 blp=10.819600 blp_1= 4.046189 blp_2= 2.693385 blp_3= -nan
 n_activity=9427499 dram_eff=0.3921 dram_eff_1=0.2426 dram_eff_2=0.1494 dram_eff_3=0
bk0: 116402a 3610252i bk1: 113212a 3661452i bk2: 114436a 3450934i bk3: 109746a 3605535i bk4: 113750a 3110856i bk5: 113804a 2965998i bk6: 116730a 2565176i bk7: 111522a 2760099i bk8: 111538a 3516386i bk9: 109814a 3457298i bk10: 121196a 2627169i bk11: 111932a 3032538i bk12: 115004a 2841101i bk13: 113100a 2857912i bk14: 119372a 2545289i bk15: 118844a 2491776i 
bw_dist = 0.242	0.149	0.000	0.607	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2291
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9439584 n_nop=3985395 n_act=1264823 n_pre=1264809 n_req=907353 n_req_1=553077 n_req_2=354276 n_req_3=0 n_rd=1792045 n_write=1132512 bw_util=0.3833 bw_util_1=0.2344 bw_util_2=0.149 bw_util_3=0 blp=10.432680 blp_1= 3.946368 blp_2= 2.653206 blp_3= -nan
 n_activity=9402657 dram_eff=0.3848 dram_eff_1=0.2353 dram_eff_2=0.1495 dram_eff_3=0
bk0: 112655a 3907272i bk1: 111778a 3825488i bk2: 111528a 3719630i bk3: 110210a 3690876i bk4: 110274a 3440351i bk5: 111926a 3201608i bk6: 111300a 3030116i bk7: 113302a 2784997i bk8: 112204a 3544542i bk9: 109534a 3561192i bk10: 110778a 3353053i bk11: 108310a 3367787i bk12: 114572a 2985149i bk13: 111304a 3092714i bk14: 114414a 2993577i bk15: 117956a 2677430i 
bw_dist = 0.234	0.149	0.000	0.613	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1622

========= L2 cache stats =========
L2_cache_bank[0]: Access = 650926, Miss = 465035, Miss_rate = 0.714, Pending_hits = 7981, Reservation_fails = 274115
L2_cache_bank[1]: Access = 625678, Miss = 447454, Miss_rate = 0.715, Pending_hits = 7148, Reservation_fails = 182567
L2_cache_bank[2]: Access = 637319, Miss = 448995, Miss_rate = 0.705, Pending_hits = 6616, Reservation_fails = 215074
L2_cache_bank[3]: Access = 626678, Miss = 443765, Miss_rate = 0.708, Pending_hits = 6535, Reservation_fails = 228173
L2_cache_bank[4]: Access = 629038, Miss = 449628, Miss_rate = 0.715, Pending_hits = 7020, Reservation_fails = 161037
L2_cache_bank[5]: Access = 675356, Miss = 468042, Miss_rate = 0.693, Pending_hits = 8207, Reservation_fails = 301792
L2_cache_bank[6]: Access = 629631, Miss = 445359, Miss_rate = 0.707, Pending_hits = 6535, Reservation_fails = 177128
L2_cache_bank[7]: Access = 643643, Miss = 449769, Miss_rate = 0.699, Pending_hits = 6898, Reservation_fails = 228701
L2_cache_bank[8]: Access = 649935, Miss = 464216, Miss_rate = 0.714, Pending_hits = 8347, Reservation_fails = 257981
L2_cache_bank[9]: Access = 637790, Miss = 450992, Miss_rate = 0.707, Pending_hits = 7348, Reservation_fails = 193202
L2_cache_bank[10]: Access = 634740, Miss = 448868, Miss_rate = 0.707, Pending_hits = 6711, Reservation_fails = 190477
L2_cache_bank[11]: Access = 641955, Miss = 447170, Miss_rate = 0.697, Pending_hits = 7140, Reservation_fails = 234516
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 650926, Miss = 465035 (0.714), PendingHit = 7981 (0.0123)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 625678, Miss = 447454 (0.715), PendingHit = 7148 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 637319, Miss = 448995 (0.705), PendingHit = 6616 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 626678, Miss = 443765 (0.708), PendingHit = 6535 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 629038, Miss = 449628 (0.715), PendingHit = 7020 (0.0112)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675356, Miss = 468042 (0.693), PendingHit = 8207 (0.0122)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 629631, Miss = 445359 (0.707), PendingHit = 6535 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 643643, Miss = 449769 (0.699), PendingHit = 6898 (0.0107)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 649935, Miss = 464216 (0.714), PendingHit = 8347 (0.0128)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 637790, Miss = 450992 (0.707), PendingHit = 7348 (0.0115)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 634740, Miss = 448868 (0.707), PendingHit = 6711 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 641955, Miss = 447170 (0.697), PendingHit = 7140 (0.0111)
L2 Cache Total Miss Rate = 0.707
Stream 1: L2 Cache Miss Rate = 0.835
Stream 2: L2 Cache Miss Rate = 0.565
Stream 1: Accesses  = 4036516
Stream 1: Misses  = 3370427
Stream 2: Accesses  = 3646173
Stream 2: Misses  = 2058866
Stream 1+2: Accesses  = 7682689
Stream 1+2: Misses  = 5429293
Total Accesses  = 7682689
MPKI-CORES
CORE_L2MPKI_0	82.651
CORE_L2MPKI_1	85.223
CORE_L2MPKI_2	82.476
CORE_L2MPKI_3	83.857
CORE_L2MPKI_4	82.619
CORE_L2MPKI_5	82.624
CORE_L2MPKI_6	83.012
CORE_L2MPKI_7	85.463
CORE_L2MPKI_8	81.986
CORE_L2MPKI_9	84.081
CORE_L2MPKI_10	85.201
CORE_L2MPKI_11	87.493
CORE_L2MPKI_12	85.216
CORE_L2MPKI_13	82.618
CORE_L2MPKI_14	83.777
CORE_L2MPKI_15	86.385
CORE_L2MPKI_16	85.231
CORE_L2MPKI_17	85.771
CORE_L2MPKI_18	85.439
CORE_L2MPKI_19	85.658
CORE_L2MPKI_20	85.911
CORE_L2MPKI_21	83.913
CORE_L2MPKI_22	86.753
CORE_L2MPKI_23	86.410
CORE_L2MPKI_24	85.645
CORE_L2MPKI_25	87.466
CORE_L2MPKI_26	84.715
CORE_L2MPKI_27	82.580
CORE_L2MPKI_28	82.741
CORE_L2MPKI_29	86.443
CORE_L2MPKI_30	2.927
CORE_L2MPKI_31	2.825
CORE_L2MPKI_32	2.857
CORE_L2MPKI_33	2.805
CORE_L2MPKI_34	2.832
CORE_L2MPKI_35	2.893
CORE_L2MPKI_36	2.842
CORE_L2MPKI_37	2.820
CORE_L2MPKI_38	2.832
CORE_L2MPKI_39	2.744
CORE_L2MPKI_40	2.820
CORE_L2MPKI_41	2.965
CORE_L2MPKI_42	2.735
CORE_L2MPKI_43	2.956
CORE_L2MPKI_44	2.812
CORE_L2MPKI_45	2.820
CORE_L2MPKI_46	2.851
CORE_L2MPKI_47	2.851
CORE_L2MPKI_48	2.811
CORE_L2MPKI_49	2.912
CORE_L2MPKI_50	2.828
CORE_L2MPKI_51	2.920
CORE_L2MPKI_52	2.728
CORE_L2MPKI_53	2.766
CORE_L2MPKI_54	3.007
CORE_L2MPKI_55	2.759
CORE_L2MPKI_56	2.821
CORE_L2MPKI_57	2.963
CORE_L2MPKI_58	2.803
CORE_L2MPKI_59	2.845
Avg_MPKI_Stream1= 84.645
Avg_MPKI_Stream2= 2.845
MISSES-CORES
CORE_MISSES_0	106470
CORE_MISSES_1	109783
CORE_MISSES_2	106245
CORE_MISSES_3	108024
CORE_MISSES_4	106429
CORE_MISSES_5	106436
CORE_MISSES_6	106935
CORE_MISSES_7	110093
CORE_MISSES_8	105614
CORE_MISSES_9	120000
CORE_MISSES_10	109755
CORE_MISSES_11	112708
CORE_MISSES_12	109774
CORE_MISSES_13	117534
CORE_MISSES_14	118958
CORE_MISSES_15	124323
CORE_MISSES_16	109794
CORE_MISSES_17	117395
CORE_MISSES_18	110062
CORE_MISSES_19	117240
CORE_MISSES_20	110670
CORE_MISSES_21	108096
CORE_MISSES_22	111755
CORE_MISSES_23	125583
CORE_MISSES_24	110327
CORE_MISSES_25	112673
CORE_MISSES_26	121437
CORE_MISSES_27	118373
CORE_MISSES_28	106586
CORE_MISSES_29	111355
CORE_MISSES_30	69767
CORE_MISSES_31	71128
CORE_MISSES_32	69329
CORE_MISSES_33	66360
CORE_MISSES_34	67956
CORE_MISSES_35	70802
CORE_MISSES_36	68318
CORE_MISSES_37	67976
CORE_MISSES_38	67562
CORE_MISSES_39	71159
CORE_MISSES_40	71447
CORE_MISSES_41	68881
CORE_MISSES_42	69064
CORE_MISSES_43	68408
CORE_MISSES_44	69553
CORE_MISSES_45	68051
CORE_MISSES_46	70349
CORE_MISSES_47	71438
CORE_MISSES_48	67922
CORE_MISSES_49	66444
CORE_MISSES_50	68453
CORE_MISSES_51	69690
CORE_MISSES_52	67473
CORE_MISSES_53	65090
CORE_MISSES_54	67557
CORE_MISSES_55	70063
CORE_MISSES_56	66095
CORE_MISSES_57	67994
CORE_MISSES_58	66850
CORE_MISSES_59	67687
L2_MISSES = 5429293
L2_total_cache_accesses = 7682689
L2_total_cache_misses = 5429293
L2_total_cache_miss_rate = 0.7067
L2_total_cache_pending_hits = 86486
L2_total_cache_reservation_fails = 2644763
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 635345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4965246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2375163
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3767
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 734
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9015
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1483995
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 49097
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 400315
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 207440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62581
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28271
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5762
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 417
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24874
L2_cache_data_port_util = 0.235
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25901363
icnt_total_pkts_simt_to_mem=12019105
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5655
gpu_ipc_2 =     103.2128
gpu_tot_sim_cycle_stream_1 = 7307907
gpu_tot_sim_cycle_stream_2 = 7307858
gpu_sim_insn_1 = 40672448
gpu_sim_insn_2 = 754264800
gpu_sim_cycle = 7307908
gpu_sim_insn = 794937248
gpu_ipc =     108.7777
gpu_tot_sim_cycle = 7307908
gpu_tot_sim_insn = 794937248
gpu_tot_ipc =     108.7777
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 32048300
gpu_stall_icnt2sh    = 6416568
gpu_total_sim_rate=91435

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13103356
	L1I_total_cache_misses = 43156
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 58523, Miss = 58523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134714
	L1D_cache_core[31]: Access = 61304, Miss = 61304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93392
	L1D_cache_core[32]: Access = 59517, Miss = 59517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121144
	L1D_cache_core[33]: Access = 58160, Miss = 58160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141990
	L1D_cache_core[34]: Access = 58596, Miss = 58596, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129121
	L1D_cache_core[35]: Access = 59837, Miss = 59837, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134444
	L1D_cache_core[36]: Access = 58684, Miss = 58684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137886
	L1D_cache_core[37]: Access = 58933, Miss = 58933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122932
	L1D_cache_core[38]: Access = 58447, Miss = 58447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128890
	L1D_cache_core[39]: Access = 63054, Miss = 63054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82852
	L1D_cache_core[40]: Access = 61771, Miss = 61771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101284
	L1D_cache_core[41]: Access = 56990, Miss = 56990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 156030
	L1D_cache_core[42]: Access = 61690, Miss = 61690, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109376
	L1D_cache_core[43]: Access = 56617, Miss = 56617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134627
	L1D_cache_core[44]: Access = 60522, Miss = 60522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119209
	L1D_cache_core[45]: Access = 59001, Miss = 59001, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121501
	L1D_cache_core[46]: Access = 60289, Miss = 60289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109224
	L1D_cache_core[47]: Access = 61245, Miss = 61245, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116331
	L1D_cache_core[48]: Access = 59202, Miss = 59202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128190
	L1D_cache_core[49]: Access = 56005, Miss = 56005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 154347
	L1D_cache_core[50]: Access = 59330, Miss = 59330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123896
	L1D_cache_core[51]: Access = 58367, Miss = 58367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135479
	L1D_cache_core[52]: Access = 60561, Miss = 60561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119476
	L1D_cache_core[53]: Access = 57737, Miss = 57737, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147346
	L1D_cache_core[54]: Access = 55340, Miss = 55340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 157193
	L1D_cache_core[55]: Access = 61957, Miss = 61957, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74946
	L1D_cache_core[56]: Access = 57256, Miss = 57256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127839
	L1D_cache_core[57]: Access = 56374, Miss = 56374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 142842
	L1D_cache_core[58]: Access = 58597, Miss = 58597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134673
	L1D_cache_core[59]: Access = 58319, Miss = 58319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123327
	L1D_total_cache_accesses = 1776321
	L1D_total_cache_misses = 1776321
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3799033
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 1116319
	L1C_total_cache_misses = 7611
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90850
L1T_cache:
	L1T_total_cache_accesses = 5397750
	L1T_total_cache_misses = 2016476
	L1T_total_cache_miss_rate = 0.3736
	L1T_total_cache_pending_hits = 3381274
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1665371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3581283
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1108708
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7611
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90850
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3381274
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2016476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 110950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 217750
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13060200
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 
shader 0 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 1 total_cycles, active_cycles, idle cycles = 7278101, 20192, 7257909 
shader 2 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 3 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 4 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 5 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 6 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 7 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 8 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 9 total_cycles, active_cycles, idle cycles = 7307908, 24295, 7283613 
shader 10 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 11 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 12 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 13 total_cycles, active_cycles, idle cycles = 7307908, 24237, 7283670 
shader 14 total_cycles, active_cycles, idle cycles = 7307908, 24112, 7283796 
shader 15 total_cycles, active_cycles, idle cycles = 7307908, 24483, 7283425 
shader 16 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 17 total_cycles, active_cycles, idle cycles = 7290486, 21454, 7269032 
shader 18 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 19 total_cycles, active_cycles, idle cycles = 7290486, 21454, 7269032 
shader 20 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 21 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 22 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 23 total_cycles, active_cycles, idle cycles = 7307908, 24689, 7283219 
shader 24 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 25 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 26 total_cycles, active_cycles, idle cycles = 7307908, 24332, 7283575 
shader 27 total_cycles, active_cycles, idle cycles = 7307908, 24465, 7283443 
shader 28 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 29 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 30 total_cycles, active_cycles, idle cycles = 7303570, 393354, 6910215 
shader 31 total_cycles, active_cycles, idle cycles = 7294848, 412738, 6882109 
shader 32 total_cycles, active_cycles, idle cycles = 7298767, 400235, 6898532 
shader 33 total_cycles, active_cycles, idle cycles = 7301567, 390927, 6910639 
shader 34 total_cycles, active_cycles, idle cycles = 7303370, 394166, 6909204 
shader 35 total_cycles, active_cycles, idle cycles = 7296533, 402051, 6894482 
shader 36 total_cycles, active_cycles, idle cycles = 7299938, 394848, 6905090 
shader 37 total_cycles, active_cycles, idle cycles = 7302154, 396117, 6906037 
shader 38 total_cycles, active_cycles, idle cycles = 7300635, 392993, 6907642 
shader 39 total_cycles, active_cycles, idle cycles = 7298949, 424975, 6873973 
shader 40 total_cycles, active_cycles, idle cycles = 7302163, 415727, 6886435 
shader 41 total_cycles, active_cycles, idle cycles = 7300785, 382650, 6918135 
shader 42 total_cycles, active_cycles, idle cycles = 7300563, 414899, 6885664 
shader 43 total_cycles, active_cycles, idle cycles = 7301097, 380883, 6920213 
shader 44 total_cycles, active_cycles, idle cycles = 7303890, 406511, 6897379 
shader 45 total_cycles, active_cycles, idle cycles = 7296076, 396828, 6899247 
shader 46 total_cycles, active_cycles, idle cycles = 7303074, 405245, 6897829 
shader 47 total_cycles, active_cycles, idle cycles = 7305507, 411395, 6894111 
shader 48 total_cycles, active_cycles, idle cycles = 7302042, 397932, 6904110 
shader 49 total_cycles, active_cycles, idle cycles = 7301939, 376529, 6925409 
shader 50 total_cycles, active_cycles, idle cycles = 7303406, 398964, 6904442 
shader 51 total_cycles, active_cycles, idle cycles = 7305939, 392652, 6913286 
shader 52 total_cycles, active_cycles, idle cycles = 7300325, 406708, 6893616 
shader 53 total_cycles, active_cycles, idle cycles = 7303432, 387585, 6915846 
shader 54 total_cycles, active_cycles, idle cycles = 7298691, 370757, 6927933 
shader 55 total_cycles, active_cycles, idle cycles = 7300222, 416864, 6883358 
shader 56 total_cycles, active_cycles, idle cycles = 7297135, 385267, 6911868 
shader 57 total_cycles, active_cycles, idle cycles = 7301785, 378494, 6923291 
shader 58 total_cycles, active_cycles, idle cycles = 7303051, 392520, 6910530 
shader 59 total_cycles, active_cycles, idle cycles = 7301373, 391629, 6909744 
warps_exctd_sm 0 = 2048 
warps_exctd_sm 1 = 2048 
warps_exctd_sm 2 = 2048 
warps_exctd_sm 3 = 2048 
warps_exctd_sm 4 = 2048 
warps_exctd_sm 5 = 2048 
warps_exctd_sm 6 = 2048 
warps_exctd_sm 7 = 2048 
warps_exctd_sm 8 = 2048 
warps_exctd_sm 9 = 2304 
warps_exctd_sm 10 = 2048 
warps_exctd_sm 11 = 2048 
warps_exctd_sm 12 = 2048 
warps_exctd_sm 13 = 2304 
warps_exctd_sm 14 = 2304 
warps_exctd_sm 15 = 2368 
warps_exctd_sm 16 = 2048 
warps_exctd_sm 17 = 2176 
warps_exctd_sm 18 = 2048 
warps_exctd_sm 19 = 2176 
warps_exctd_sm 20 = 2048 
warps_exctd_sm 21 = 2048 
warps_exctd_sm 22 = 2048 
warps_exctd_sm 23 = 2304 
warps_exctd_sm 24 = 2048 
warps_exctd_sm 25 = 2048 
warps_exctd_sm 26 = 2304 
warps_exctd_sm 27 = 2368 
warps_exctd_sm 28 = 2048 
warps_exctd_sm 29 = 2048 
warps_exctd_sm 30 = 54208 
warps_exctd_sm 31 = 55680 
warps_exctd_sm 32 = 54496 
warps_exctd_sm 33 = 53728 
warps_exctd_sm 34 = 54400 
warps_exctd_sm 35 = 54528 
warps_exctd_sm 36 = 54432 
warps_exctd_sm 37 = 54432 
warps_exctd_sm 38 = 53728 
warps_exctd_sm 39 = 57312 
warps_exctd_sm 40 = 56384 
warps_exctd_sm 41 = 52608 
warps_exctd_sm 42 = 56608 
warps_exctd_sm 43 = 52000 
warps_exctd_sm 44 = 55168 
warps_exctd_sm 45 = 53920 
warps_exctd_sm 46 = 54688 
warps_exctd_sm 47 = 55712 
warps_exctd_sm 48 = 54336 
warps_exctd_sm 49 = 51968 
warps_exctd_sm 50 = 54240 
warps_exctd_sm 51 = 53344 
warps_exctd_sm 52 = 55392 
warps_exctd_sm 53 = 53632 
warps_exctd_sm 54 = 51008 
warps_exctd_sm 55 = 56704 
warps_exctd_sm 56 = 52352 
warps_exctd_sm 57 = 52000 
warps_exctd_sm 58 = 53728 
warps_exctd_sm 59 = 53664 
gpgpu_n_tot_thrd_icount = 803198400
gpgpu_n_tot_w_icount = 25099950
gpgpu_n_stall_shd_mem = 255468087
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5786182
gpgpu_n_mem_write_global = 110950
gpgpu_n_mem_texture = 2016476
gpgpu_n_mem_const = 5037
gpgpu_n_load_insn  = 57362240
gpgpu_n_store_insn = 1626400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 25767200
gpgpu_n_const_mem_insn = 27393600
gpgpu_n_param_mem_insn = 8328608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90850
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90850
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 215372481
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:353741730	W0_Idle:153974861	W0_Scoreboard:342655959	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25100008
Warp Occupancy Distribution:
Stall:314833028	W0_Idle:120830780	W0_Scoreboard:467990	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1275108
Warp Occupancy Distribution:
Stall:38908702	W0_Idle:33144081	W0_Scoreboard:342187969	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23824900
warp_utilization0: 0.028670
warp_utilization1: 0.002915
warp_utilization2: 0.054387
traffic_breakdown_coretomem[CONST_ACC_R] = 40296 {8:5037,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13322968 {8:1665371,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10298000 {40:39175,72:16100,136:55675,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 165513272 {40:4110751,72:4452,136:5608,}
traffic_breakdown_coretomem[INST_ACC_R] = 54960 {8:6870,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 16131808 {8:2016476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 362664 {72:5037,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 226490456 {136:1665371,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 887600 {8:110950,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 165495832 {40:4110315,72:4452,136:5608,}
traffic_breakdown_memtocore[INST_ACC_R] = 934320 {136:6870,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 274240736 {136:2016476,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 933 
averagemflatency_1 = 962 
averagemflatency_2= 901 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 7307907 
mrq_lat_table:2651410 	94975 	177659 	332709 	784655 	1366620 	1817819 	1444245 	392402 	10467 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	52230 	57406 	78224 	314091 	1189641 	3298581 	2650837 	272114 	4988 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	535318 	340611 	741217 	572241 	846723 	1617328 	2150847 	1028993 	89441 	2682 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5048091 	2460104 	285880 	12918 	262 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	48755 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	335 	11264 	3014 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        17        18        15        12        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        18        13        14        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        19        13        21        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28        16        12        15        14        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        18        16        15        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        14        19        13        15        11 
maximum service time to same row:
dram[0]:      2395      1749      1301      1861      1762      1261      1221      1231      2375      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1246      2125      1475      1331      1464      1537      1758      1266      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1992      1315      1601      1759      1574      1210      1593      1943      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1518      1761      1580      1519      1489      1607      1707      1339      1436      1648      2288      2349      2294      2490      2601      2357 
dram[4]:      2566      1457      1260      1682      1462      2121      1425      1415      1412      2016      2383      2391      2376      2386      2379      2387 
dram[5]:      2582      1474      1499      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.164302  1.154022  1.153638  1.151959  1.160616  1.153203  1.173916  1.170015  1.151749  1.145431  1.159146  1.165061  1.173779  1.171667  1.180505  1.180670 
dram[1]:  1.150799  1.151526  1.153767  1.153757  1.153421  1.157378  1.165619  1.171820  1.147131  1.151385  1.157148  1.159267  1.169616  1.171114  1.174476  1.175430 
dram[2]:  1.147700  1.157336  1.147861  1.156585  1.154237  1.190603  1.165842  1.176847  1.140854  1.149120  1.153429  1.161007  1.171419  1.184090  1.166440  1.184670 
dram[3]:  1.145559  1.152767  1.153249  1.156640  1.149020  1.162355  1.161621  1.175632  1.144170  1.151760  1.157780  1.154869  1.167284  1.168170  1.177878  1.182673 
dram[4]:  1.153705  1.153867  1.153130  1.151136  1.156809  1.162400  1.175071  1.167518  1.142304  1.143945  1.183154  1.160023  1.167216  1.167863  1.175704  1.186710 
dram[5]:  1.148162  1.152065  1.154164  1.153223  1.154826  1.160344  1.164083  1.172157  1.145392  1.150041  1.154577  1.157165  1.167691  1.168810  1.169922  1.183969 
average row locality = 9072961/7810509 = 1.161635
average row locality_1 = 6865094/6014109 = 1.141498
average row locality_2 = 2207867/1796400 = 1.229051
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     61389     58019     57164     55709     59081     56205     59616     57438     59350     56044     57947     57206     60175     57960     61036     59307 
dram[1]:     58219     55888     56697     55412     56317     56131     57286     57377     57431     56732     56301     55938     58142     57671     59101     59089 
dram[2]:     58532     60020     55789     57950     57677     62349     57293     59871     56954     57706     56671     58272     58987     60955     58334     61654 
dram[3]:     55815     57239     56798     56263     55784     58164     56605     58675     56016     56868     56975     56111     58000     57336     59746     59779 
dram[4]:     59545     57977     58439     56088     58113     58092     59674     57060     57150     56338     61953     57349     58913     57946     61040     60776 
dram[5]:     57693     57199     56975     56286     56374     57166     56972     57919     57494     56193     56743     55515     58681     57040     58553     60343 
total reads: 5556165
bank skew: 62349/55412 = 1.13
chip skew: 939014/913732 = 1.03
number of total write accesses:
dram[0]:     37600     34522     33933     32683     37047     34574     39432     37421     40031     36760     38822     38061     39696     37518     38719     37008 
dram[1]:     34517     32487     33478     32218     34478     34472     37101     37258     38125     37449     37141     36839     37694     37215     36849     36772 
dram[2]:     34675     36194     32687     34711     35882     40450     37244     39695     37673     38434     37563     39133     38536     40429     36074     39224 
dram[3]:     32371     33629     33619     33084     34105     36375     36488     38558     36732     37559     37853     36946     37570     36808     37416     37421 
dram[4]:     35916     34382     35051     32980     36256     36489     39462     37049     37884     37136     42820     38245     38413     37417     38615     38338 
dram[5]:     34176     33548     33770     33161     34557     35449     36838     37831     38160     36935     37617     36395     38173     36563     36213     37933 
total reads: 3516830
bank skew: 42820/32218 = 1.33
chip skew: 598604/574093 = 1.04
average mf latency per bank:
dram[0]:        972       881       930       843       850       770       784       708       772       684       823       751       909       831       970       886
dram[1]:        832       842       799       809       735       733       666       669       643       646       702       696       787       781       837       837
dram[2]:        904      1076       873      1016       794      1221       737       877       714       841       765       894       864      1020       918      1063
dram[3]:        835       845       791       817       722       760       662       678       640       661       690       708       770       793       835       858
dram[4]:        994       935       942       889       874       820       807       744       780       728       873       784       927       881       985       934
dram[5]:        830       840       799       805       723       747       667       679       652       668       700       703       783       790       836       848
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      8180     10280      8745      9455      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8841      8053      7924     10502      7130      8369      9987      9034      6874
dram[3]:       8269      8340      8682      7034      9689      9569      7636      8354      7622     10565     10479      6916      8340      8950      7828      7919
dram[4]:       8626     10682      7005      6415      8241      8292      9643      8488      8211      8184      9136      8185      7988     10098      7710      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      7123      8417

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=3971046 n_act=1313109 n_pre=1313095 n_req=945626 n_req_1=577021 n_req_2=368605 n_req_3=0 n_rd=1867280 n_write=1181908 bw_util=0.3909 bw_util_1=0.2393 bw_util_2=0.1517 bw_util_3=0 blp=10.712594 blp_1= 4.001615 blp_2= 2.700845 blp_3= -nan
 n_activity=9628457 dram_eff=0.3917 dram_eff_1=0.2397 dram_eff_2=0.1519 dram_eff_3=0
bk0: 122778a 3529230i bk1: 116038a 3749859i bk2: 114328a 3715769i bk3: 111414a 3756686i bk4: 118160a 3115939i bk5: 112410a 3335376i bk6: 119232a 2691331i bk7: 114876a 2851298i bk8: 118700a 3362552i bk9: 112088a 3598526i bk10: 115892a 3219172i bk11: 114412a 3179380i bk12: 120350a 2804904i bk13: 115920a 2979235i bk14: 122072a 2648478i bk15: 118610a 2781470i 
bw_dist = 0.239	0.152	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9761
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=4112044 n_act=1282259 n_pre=1282244 n_req=925528 n_req_1=557478 n_req_2=368050 n_req_3=0 n_rd=1827446 n_write=1142445 bw_util=0.3826 bw_util_1=0.2312 bw_util_2=0.1514 bw_util_3=0 blp=10.325693 blp_1= 3.906712 blp_2= 2.673114 blp_3= -nan
 n_activity=9595615 dram_eff=0.3846 dram_eff_1=0.2324 dram_eff_2=0.1522 dram_eff_3=0
bk0: 116436a 3980835i bk1: 111776a 4096944i bk2: 113394a 3884799i bk3: 110822a 3938141i bk4: 112632a 3566158i bk5: 112262a 3473247i bk6: 114568a 3118459i bk7: 114754a 2979523i bk8: 114860a 3685359i bk9: 113464a 3612876i bk10: 112600a 3534543i bk11: 111872a 3433261i bk12: 116284a 3183500i bk13: 115342a 3119430i bk14: 118202a 3028742i bk15: 118178a 2934606i 
bw_dist = 0.231	0.151	0.000	0.612	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9123
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=3933358 n_act=1321796 n_pre=1321782 n_req=951013 n_req_1=581823 n_req_2=369190 n_req_3=0 n_rd=1878022 n_write=1191480 bw_util=0.3932 bw_util_1=0.2413 bw_util_2=0.1519 bw_util_3=0 blp=10.827404 blp_1= 4.031928 blp_2= 2.712138 blp_3= -nan
 n_activity=9632919 dram_eff=0.3937 dram_eff_1=0.2416 dram_eff_2=0.1521 dram_eff_3=0
bk0: 117064a 3840838i bk1: 120040a 3536376i bk2: 111578a 3855846i bk3: 115900a 3495769i bk4: 115354a 3265433i bk5: 124698a 2554321i bk6: 114586a 2900840i bk7: 119742a 2475549i bk8: 113908a 3614597i bk9: 115412a 3365828i bk10: 113342a 3344349i bk11: 116544a 3016237i bk12: 117974a 2926573i bk13: 121910a 2550158i bk14: 116666a 2937472i bk15: 123304a 2447237i 
bw_dist = 0.241	0.152	0.000	0.605	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2852
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=4093716 n_act=1286526 n_pre=1286510 n_req=927987 n_req_1=559974 n_req_2=368013 n_req_3=0 n_rd=1832319 n_write=1147367 bw_util=0.3836 bw_util_1=0.2322 bw_util_2=0.1514 bw_util_3=0 blp=10.365782 blp_1= 3.915150 blp_2= 2.676588 blp_3= -nan
 n_activity=9601279 dram_eff=0.3854 dram_eff_1=0.2333 dram_eff_2=0.1521 dram_eff_3=0
bk0: 111625a 4245758i bk1: 114478a 3953972i bk2: 113596a 3862117i bk3: 112526a 3811688i bk4: 111568a 3636125i bk5: 116328a 3224993i bk6: 113204a 3184322i bk7: 117348a 2801518i bk8: 112026a 3812089i bk9: 113736a 3567956i bk10: 113950a 3430902i bk11: 112222a 3401922i bk12: 115996a 3172747i bk13: 114672a 3189899i bk14: 119492a 2936646i bk15: 119552a 2861504i 
bw_dist = 0.232	0.151	0.000	0.612	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0662
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=3949642 n_act=1318340 n_pre=1318324 n_req=948494 n_req_1=579642 n_req_2=368852 n_req_3=0 n_rd=1872906 n_write=1187226 bw_util=0.3921 bw_util_1=0.2404 bw_util_2=0.1518 bw_util_3=0 blp=10.777324 blp_1= 4.022567 blp_2= 2.713177 blp_3= -nan
 n_activity=9628912 dram_eff=0.3928 dram_eff_1=0.2408 dram_eff_2=0.152 dram_eff_3=0
bk0: 119090a 3718347i bk1: 115954a 3766082i bk2: 116878a 3553641i bk3: 112176a 3712005i bk4: 116226a 3207888i bk5: 116184a 3066385i bk6: 119348a 2656720i bk7: 114120a 2850271i bk8: 114300a 3613783i bk9: 112676a 3548669i bk10: 123906a 2726928i bk11: 114698a 3128420i bk12: 117826a 2937803i bk13: 115892a 2955656i bk14: 122080a 2640344i bk15: 121552a 2584866i 
bw_dist = 0.240	0.152	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1515
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=4086339 n_act=1288468 n_pre=1288454 n_req=928987 n_req_1=560752 n_req_2=368235 n_req_3=0 n_rd=1834268 n_write=1148909 bw_util=0.384 bw_util_1=0.2325 bw_util_2=0.1515 bw_util_3=0 blp=10.394596 blp_1= 3.923731 blp_2= 2.673585 blp_3= -nan
 n_activity=9604082 dram_eff=0.3857 dram_eff_1=0.2335 dram_eff_2=0.1522 dram_eff_3=0
bk0: 115386a 4015768i bk1: 114398a 3937091i bk2: 113950a 3824692i bk3: 112568a 3801238i bk4: 112748a 3540721i bk5: 114328a 3305804i bk6: 113944a 3119670i bk7: 115838a 2881389i bk8: 114988a 3640676i bk9: 112386a 3651874i bk10: 113482a 3452856i bk11: 111026a 3467495i bk12: 117360a 3083689i bk13: 114080a 3191699i bk14: 117106a 3093159i bk15: 120680a 2775609i 
bw_dist = 0.233	0.152	0.000	0.612	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 671150, Miss = 475762, Miss_rate = 0.709, Pending_hits = 8371, Reservation_fails = 283040
L2_cache_bank[1]: Access = 645651, Miss = 457894, Miss_rate = 0.709, Pending_hits = 7555, Reservation_fails = 188613
L2_cache_bank[2]: Access = 657703, Miss = 459497, Miss_rate = 0.699, Pending_hits = 6995, Reservation_fails = 219441
L2_cache_bank[3]: Access = 646799, Miss = 454241, Miss_rate = 0.702, Pending_hits = 6974, Reservation_fails = 234347
L2_cache_bank[4]: Access = 648916, Miss = 460242, Miss_rate = 0.709, Pending_hits = 7392, Reservation_fails = 169632
L2_cache_bank[5]: Access = 695863, Miss = 478791, Miss_rate = 0.688, Pending_hits = 8603, Reservation_fails = 312987
L2_cache_bank[6]: Access = 649512, Miss = 455739, Miss_rate = 0.702, Pending_hits = 6893, Reservation_fails = 180515
L2_cache_bank[7]: Access = 664197, Miss = 460438, Miss_rate = 0.693, Pending_hits = 7324, Reservation_fails = 236950
L2_cache_bank[8]: Access = 670248, Miss = 474830, Miss_rate = 0.708, Pending_hits = 8707, Reservation_fails = 265326
L2_cache_bank[9]: Access = 657803, Miss = 461628, Miss_rate = 0.702, Pending_hits = 7752, Reservation_fails = 202144
L2_cache_bank[10]: Access = 655287, Miss = 459487, Miss_rate = 0.701, Pending_hits = 7125, Reservation_fails = 195716
L2_cache_bank[11]: Access = 662168, Miss = 457667, Miss_rate = 0.691, Pending_hits = 7557, Reservation_fails = 241104
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 671150, Miss = 475762 (0.709), PendingHit = 8371 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 645651, Miss = 457894 (0.709), PendingHit = 7555 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 657703, Miss = 459497 (0.699), PendingHit = 6995 (0.0106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 646799, Miss = 454241 (0.702), PendingHit = 6974 (0.0108)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 648916, Miss = 460242 (0.709), PendingHit = 7392 (0.0114)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 695863, Miss = 478791 (0.688), PendingHit = 8603 (0.0124)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 649512, Miss = 455739 (0.702), PendingHit = 6893 (0.0106)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 664197, Miss = 460438 (0.693), PendingHit = 7324 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 670248, Miss = 474830 (0.708), PendingHit = 8707 (0.013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 657803, Miss = 461628 (0.702), PendingHit = 7752 (0.0118)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 655287, Miss = 459487 (0.701), PendingHit = 7125 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 662168, Miss = 457667 (0.691), PendingHit = 7557 (0.0114)
L2 Cache Total Miss Rate = 0.701
Stream 1: L2 Cache Miss Rate = 0.828
Stream 2: L2 Cache Miss Rate = 0.563
Stream 1: Accesses  = 4124839
Stream 1: Misses  = 3416741
Stream 2: Accesses  = 3800458
Stream 2: Misses  = 2139475
Stream 1+2: Accesses  = 7925297
Stream 1+2: Misses  = 5556216
Total Accesses  = 7925297
MPKI-CORES
CORE_L2MPKI_0	82.651
CORE_L2MPKI_1	85.223
CORE_L2MPKI_2	82.476
CORE_L2MPKI_3	83.857
CORE_L2MPKI_4	82.619
CORE_L2MPKI_5	82.624
CORE_L2MPKI_6	83.012
CORE_L2MPKI_7	85.463
CORE_L2MPKI_8	81.986
CORE_L2MPKI_9	81.628
CORE_L2MPKI_10	85.201
CORE_L2MPKI_11	87.493
CORE_L2MPKI_12	85.216
CORE_L2MPKI_13	80.261
CORE_L2MPKI_14	81.479
CORE_L2MPKI_15	84.119
CORE_L2MPKI_16	85.231
CORE_L2MPKI_17	85.771
CORE_L2MPKI_18	85.439
CORE_L2MPKI_19	85.658
CORE_L2MPKI_20	85.911
CORE_L2MPKI_21	83.913
CORE_L2MPKI_22	86.753
CORE_L2MPKI_23	83.876
CORE_L2MPKI_24	85.645
CORE_L2MPKI_25	87.466
CORE_L2MPKI_26	82.225
CORE_L2MPKI_27	80.442
CORE_L2MPKI_28	82.741
CORE_L2MPKI_29	86.443
CORE_L2MPKI_30	2.914
CORE_L2MPKI_31	2.829
CORE_L2MPKI_32	2.857
CORE_L2MPKI_33	2.808
CORE_L2MPKI_34	2.841
CORE_L2MPKI_35	2.896
CORE_L2MPKI_36	2.850
CORE_L2MPKI_37	2.811
CORE_L2MPKI_38	2.824
CORE_L2MPKI_39	2.735
CORE_L2MPKI_40	2.809
CORE_L2MPKI_41	2.949
CORE_L2MPKI_42	2.729
CORE_L2MPKI_43	2.940
CORE_L2MPKI_44	2.802
CORE_L2MPKI_45	2.809
CORE_L2MPKI_46	2.844
CORE_L2MPKI_47	2.841
CORE_L2MPKI_48	2.802
CORE_L2MPKI_49	2.900
CORE_L2MPKI_50	2.815
CORE_L2MPKI_51	2.906
CORE_L2MPKI_52	2.720
CORE_L2MPKI_53	2.760
CORE_L2MPKI_54	2.991
CORE_L2MPKI_55	2.751
CORE_L2MPKI_56	2.824
CORE_L2MPKI_57	2.949
CORE_L2MPKI_58	2.795
CORE_L2MPKI_59	2.840
Avg_MPKI_Stream1= 84.094
Avg_MPKI_Stream2= 2.838
MISSES-CORES
CORE_MISSES_0	106470
CORE_MISSES_1	109783
CORE_MISSES_2	106245
CORE_MISSES_3	108024
CORE_MISSES_4	106429
CORE_MISSES_5	106436
CORE_MISSES_6	106935
CORE_MISSES_7	110093
CORE_MISSES_8	105614
CORE_MISSES_9	126504
CORE_MISSES_10	109755
CORE_MISSES_11	112708
CORE_MISSES_12	109774
CORE_MISSES_13	124090
CORE_MISSES_14	125318
CORE_MISSES_15	131360
CORE_MISSES_16	109794
CORE_MISSES_17	117395
CORE_MISSES_18	110062
CORE_MISSES_19	117240
CORE_MISSES_20	110670
CORE_MISSES_21	108096
CORE_MISSES_22	111755
CORE_MISSES_23	132103
CORE_MISSES_24	110327
CORE_MISSES_25	112673
CORE_MISSES_26	127626
CORE_MISSES_27	125521
CORE_MISSES_28	106586
CORE_MISSES_29	111355
CORE_MISSES_30	72561
CORE_MISSES_31	73949
CORE_MISSES_32	72409
CORE_MISSES_33	69490
CORE_MISSES_34	70894
CORE_MISSES_35	73717
CORE_MISSES_36	71247
CORE_MISSES_37	70508
CORE_MISSES_38	70262
CORE_MISSES_39	73617
CORE_MISSES_40	73947
CORE_MISSES_41	71435
CORE_MISSES_42	71688
CORE_MISSES_43	70899
CORE_MISSES_44	72132
CORE_MISSES_45	70576
CORE_MISSES_46	72975
CORE_MISSES_47	74004
CORE_MISSES_48	70611
CORE_MISSES_49	69125
CORE_MISSES_50	71113
CORE_MISSES_51	72260
CORE_MISSES_52	70057
CORE_MISSES_53	67726
CORE_MISSES_54	70220
CORE_MISSES_55	72616
CORE_MISSES_56	68886
CORE_MISSES_57	70669
CORE_MISSES_58	69467
CORE_MISSES_59	70415
L2_MISSES = 5556216
L2_total_cache_accesses = 7925297
L2_total_cache_misses = 5556216
L2_total_cache_miss_rate = 0.7011
L2_total_cache_pending_hits = 91248
L2_total_cache_reservation_fails = 2729815
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 677218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5078011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2433305
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3807
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 489
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 741
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9234
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1551325
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 53081
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 412070
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 232344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29134
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6003
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 441
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 426
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25798
L2_cache_data_port_util = 0.235
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26831672
icnt_total_pkts_simt_to_mem=12361677
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5655
gpu_ipc_2 =     103.2128
gpu_tot_sim_cycle_stream_1 = 7307907
gpu_tot_sim_cycle_stream_2 = 7307858
gpu_sim_insn_1 = 40672448
gpu_sim_insn_2 = 754264800
gpu_sim_cycle = 7307908
gpu_sim_insn = 794937248
gpu_ipc =     108.7777
gpu_tot_sim_cycle = 7307908
gpu_tot_sim_insn = 794937248
gpu_tot_ipc =     108.7777
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 32048300
gpu_stall_icnt2sh    = 6416568
gpu_total_sim_rate=91435

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13103356
	L1I_total_cache_misses = 43156
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2032
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[9]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1118
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[13]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1353
	L1D_cache_core[14]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
	L1D_cache_core[15]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[17]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[19]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[23]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[26]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[27]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1532
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[30]: Access = 58523, Miss = 58523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134714
	L1D_cache_core[31]: Access = 61304, Miss = 61304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93392
	L1D_cache_core[32]: Access = 59517, Miss = 59517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121144
	L1D_cache_core[33]: Access = 58160, Miss = 58160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141990
	L1D_cache_core[34]: Access = 58596, Miss = 58596, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129121
	L1D_cache_core[35]: Access = 59837, Miss = 59837, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134444
	L1D_cache_core[36]: Access = 58684, Miss = 58684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137886
	L1D_cache_core[37]: Access = 58933, Miss = 58933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122932
	L1D_cache_core[38]: Access = 58447, Miss = 58447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128890
	L1D_cache_core[39]: Access = 63054, Miss = 63054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82852
	L1D_cache_core[40]: Access = 61771, Miss = 61771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101284
	L1D_cache_core[41]: Access = 56990, Miss = 56990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 156030
	L1D_cache_core[42]: Access = 61690, Miss = 61690, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109376
	L1D_cache_core[43]: Access = 56617, Miss = 56617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134627
	L1D_cache_core[44]: Access = 60522, Miss = 60522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119209
	L1D_cache_core[45]: Access = 59001, Miss = 59001, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121501
	L1D_cache_core[46]: Access = 60289, Miss = 60289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109224
	L1D_cache_core[47]: Access = 61245, Miss = 61245, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116331
	L1D_cache_core[48]: Access = 59202, Miss = 59202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128190
	L1D_cache_core[49]: Access = 56005, Miss = 56005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 154347
	L1D_cache_core[50]: Access = 59330, Miss = 59330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123896
	L1D_cache_core[51]: Access = 58367, Miss = 58367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135479
	L1D_cache_core[52]: Access = 60561, Miss = 60561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119476
	L1D_cache_core[53]: Access = 57737, Miss = 57737, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147346
	L1D_cache_core[54]: Access = 55340, Miss = 55340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 157193
	L1D_cache_core[55]: Access = 61957, Miss = 61957, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74946
	L1D_cache_core[56]: Access = 57256, Miss = 57256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127839
	L1D_cache_core[57]: Access = 56374, Miss = 56374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 142842
	L1D_cache_core[58]: Access = 58597, Miss = 58597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134673
	L1D_cache_core[59]: Access = 58319, Miss = 58319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123327
	L1D_total_cache_accesses = 1776321
	L1D_total_cache_misses = 1776321
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3799033
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 1116319
	L1C_total_cache_misses = 7611
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90850
L1T_cache:
	L1T_total_cache_accesses = 5397750
	L1T_total_cache_misses = 2016476
	L1T_total_cache_miss_rate = 0.3736
	L1T_total_cache_pending_hits = 3381274
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1665371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3581283
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1108708
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7611
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90850
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3381274
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2016476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 110950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 217750
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13060200
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 
shader 0 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 1 total_cycles, active_cycles, idle cycles = 7278101, 20192, 7257909 
shader 2 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 3 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 4 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 5 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 6 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 7 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 8 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 9 total_cycles, active_cycles, idle cycles = 7307908, 24295, 7283613 
shader 10 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 11 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 12 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 13 total_cycles, active_cycles, idle cycles = 7307908, 24237, 7283670 
shader 14 total_cycles, active_cycles, idle cycles = 7307908, 24112, 7283796 
shader 15 total_cycles, active_cycles, idle cycles = 7307908, 24483, 7283425 
shader 16 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 17 total_cycles, active_cycles, idle cycles = 7290486, 21454, 7269032 
shader 18 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 19 total_cycles, active_cycles, idle cycles = 7290486, 21454, 7269032 
shader 20 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 21 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 22 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 23 total_cycles, active_cycles, idle cycles = 7307908, 24689, 7283219 
shader 24 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 25 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 26 total_cycles, active_cycles, idle cycles = 7307908, 24332, 7283575 
shader 27 total_cycles, active_cycles, idle cycles = 7307908, 24465, 7283443 
shader 28 total_cycles, active_cycles, idle cycles = 7275399, 20192, 7255207 
shader 29 total_cycles, active_cycles, idle cycles = 7290486, 20192, 7270294 
shader 30 total_cycles, active_cycles, idle cycles = 7303570, 393354, 6910215 
shader 31 total_cycles, active_cycles, idle cycles = 7294848, 412738, 6882109 
shader 32 total_cycles, active_cycles, idle cycles = 7298767, 400235, 6898532 
shader 33 total_cycles, active_cycles, idle cycles = 7301567, 390927, 6910639 
shader 34 total_cycles, active_cycles, idle cycles = 7303370, 394166, 6909204 
shader 35 total_cycles, active_cycles, idle cycles = 7296533, 402051, 6894482 
shader 36 total_cycles, active_cycles, idle cycles = 7299938, 394848, 6905090 
shader 37 total_cycles, active_cycles, idle cycles = 7302154, 396117, 6906037 
shader 38 total_cycles, active_cycles, idle cycles = 7300635, 392993, 6907642 
shader 39 total_cycles, active_cycles, idle cycles = 7298949, 424975, 6873973 
shader 40 total_cycles, active_cycles, idle cycles = 7302163, 415727, 6886435 
shader 41 total_cycles, active_cycles, idle cycles = 7300785, 382650, 6918135 
shader 42 total_cycles, active_cycles, idle cycles = 7300563, 414899, 6885664 
shader 43 total_cycles, active_cycles, idle cycles = 7301097, 380883, 6920213 
shader 44 total_cycles, active_cycles, idle cycles = 7303890, 406511, 6897379 
shader 45 total_cycles, active_cycles, idle cycles = 7296076, 396828, 6899247 
shader 46 total_cycles, active_cycles, idle cycles = 7303074, 405245, 6897829 
shader 47 total_cycles, active_cycles, idle cycles = 7305507, 411395, 6894111 
shader 48 total_cycles, active_cycles, idle cycles = 7302042, 397932, 6904110 
shader 49 total_cycles, active_cycles, idle cycles = 7301939, 376529, 6925409 
shader 50 total_cycles, active_cycles, idle cycles = 7303406, 398964, 6904442 
shader 51 total_cycles, active_cycles, idle cycles = 7305939, 392652, 6913286 
shader 52 total_cycles, active_cycles, idle cycles = 7300325, 406708, 6893616 
shader 53 total_cycles, active_cycles, idle cycles = 7303432, 387585, 6915846 
shader 54 total_cycles, active_cycles, idle cycles = 7298691, 370757, 6927933 
shader 55 total_cycles, active_cycles, idle cycles = 7300222, 416864, 6883358 
shader 56 total_cycles, active_cycles, idle cycles = 7297135, 385267, 6911868 
shader 57 total_cycles, active_cycles, idle cycles = 7301785, 378494, 6923291 
shader 58 total_cycles, active_cycles, idle cycles = 7303051, 392520, 6910530 
shader 59 total_cycles, active_cycles, idle cycles = 7301373, 391629, 6909744 
warps_exctd_sm 0 = 2048 
warps_exctd_sm 1 = 2048 
warps_exctd_sm 2 = 2048 
warps_exctd_sm 3 = 2048 
warps_exctd_sm 4 = 2048 
warps_exctd_sm 5 = 2048 
warps_exctd_sm 6 = 2048 
warps_exctd_sm 7 = 2048 
warps_exctd_sm 8 = 2048 
warps_exctd_sm 9 = 2304 
warps_exctd_sm 10 = 2048 
warps_exctd_sm 11 = 2048 
warps_exctd_sm 12 = 2048 
warps_exctd_sm 13 = 2304 
warps_exctd_sm 14 = 2304 
warps_exctd_sm 15 = 2368 
warps_exctd_sm 16 = 2048 
warps_exctd_sm 17 = 2176 
warps_exctd_sm 18 = 2048 
warps_exctd_sm 19 = 2176 
warps_exctd_sm 20 = 2048 
warps_exctd_sm 21 = 2048 
warps_exctd_sm 22 = 2048 
warps_exctd_sm 23 = 2304 
warps_exctd_sm 24 = 2048 
warps_exctd_sm 25 = 2048 
warps_exctd_sm 26 = 2304 
warps_exctd_sm 27 = 2368 
warps_exctd_sm 28 = 2048 
warps_exctd_sm 29 = 2048 
warps_exctd_sm 30 = 54208 
warps_exctd_sm 31 = 55680 
warps_exctd_sm 32 = 54496 
warps_exctd_sm 33 = 53728 
warps_exctd_sm 34 = 54400 
warps_exctd_sm 35 = 54528 
warps_exctd_sm 36 = 54432 
warps_exctd_sm 37 = 54432 
warps_exctd_sm 38 = 53728 
warps_exctd_sm 39 = 57312 
warps_exctd_sm 40 = 56384 
warps_exctd_sm 41 = 52608 
warps_exctd_sm 42 = 56608 
warps_exctd_sm 43 = 52000 
warps_exctd_sm 44 = 55168 
warps_exctd_sm 45 = 53920 
warps_exctd_sm 46 = 54688 
warps_exctd_sm 47 = 55712 
warps_exctd_sm 48 = 54336 
warps_exctd_sm 49 = 51968 
warps_exctd_sm 50 = 54240 
warps_exctd_sm 51 = 53344 
warps_exctd_sm 52 = 55392 
warps_exctd_sm 53 = 53632 
warps_exctd_sm 54 = 51008 
warps_exctd_sm 55 = 56704 
warps_exctd_sm 56 = 52352 
warps_exctd_sm 57 = 52000 
warps_exctd_sm 58 = 53728 
warps_exctd_sm 59 = 53664 
gpgpu_n_tot_thrd_icount = 803198400
gpgpu_n_tot_w_icount = 25099950
gpgpu_n_stall_shd_mem = 255468087
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5786182
gpgpu_n_mem_write_global = 110950
gpgpu_n_mem_texture = 2016476
gpgpu_n_mem_const = 5037
gpgpu_n_load_insn  = 57362240
gpgpu_n_store_insn = 1626400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 25767200
gpgpu_n_const_mem_insn = 27393600
gpgpu_n_param_mem_insn = 8328608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 90850
gpgpu_stall_shd_mem[c_mem][bk_conf] = 90850
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 215372481
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:353741730	W0_Idle:153974861	W0_Scoreboard:342655959	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25100008
Warp Occupancy Distribution:
Stall:314833028	W0_Idle:120830780	W0_Scoreboard:467990	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1275108
Warp Occupancy Distribution:
Stall:38908702	W0_Idle:33144081	W0_Scoreboard:342187969	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23824900
warp_utilization0: 0.028670
warp_utilization1: 0.002915
warp_utilization2: 0.054387
traffic_breakdown_coretomem[CONST_ACC_R] = 40296 {8:5037,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13322968 {8:1665371,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10298000 {40:39175,72:16100,136:55675,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 165513272 {40:4110751,72:4452,136:5608,}
traffic_breakdown_coretomem[INST_ACC_R] = 54960 {8:6870,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 16131808 {8:2016476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 362664 {72:5037,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 226490456 {136:1665371,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 887600 {8:110950,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 165495832 {40:4110315,72:4452,136:5608,}
traffic_breakdown_memtocore[INST_ACC_R] = 934320 {136:6870,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 274240736 {136:2016476,}
maxmrqlatency = 970 
maxdqlatency = 0 
maxmflatency = 12039 
averagemflatency = 933 
averagemflatency_1 = 962 
averagemflatency_2= 901 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 74 
max_icnt2mem_latency = 11733 
max_icnt2sh_latency = 7307907 
mrq_lat_table:2651410 	94975 	177659 	332709 	784655 	1366620 	1817819 	1444245 	392402 	10467 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	52230 	57406 	78224 	314091 	1189641 	3298581 	2650837 	272114 	4988 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	535318 	340611 	741217 	572241 	846723 	1617328 	2150847 	1028993 	89441 	2682 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5048091 	2460104 	285880 	12918 	262 	0 	0 	0 	0 	0 	0 	0 	94 	560 	2318 	4171 	8082 	16214 	30756 	48755 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	335 	11264 	3014 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        17        18        15        12        11        16 
dram[1]:        32        32        32        32        32        32        32        32        27        28        13        18        13        14        10        12 
dram[2]:        32        24        32        32        32        32        32        32        32        32        19        13        21        15        19        16 
dram[3]:        32        32        22        32        32        32        32        28        32        28        16        12        15        14        10        12 
dram[4]:        32        32        32        32        32        32        32        32        32        32        18        16        15        16        10        12 
dram[5]:        32        23        32        30        32        32        32        30        32        26        14        14        19        13        15        11 
maximum service time to same row:
dram[0]:      2395      1749      1301      1861      1762      1261      1221      1231      2375      1323      2244      2407      2243      2419      2240      2168 
dram[1]:      1246      2125      1475      1331      1464      1537      1758      1266      1726      1479      2434      2191      2432      2451      2429      2191 
dram[2]:      1325      1992      1315      1601      1759      1574      1210      1593      1943      1406      2250      2560      2444      2549      2251      2551 
dram[3]:      1518      1761      1580      1519      1489      1607      1707      1339      1436      1648      2288      2349      2294      2490      2601      2357 
dram[4]:      2566      1457      1260      1682      1462      2121      1425      1415      1412      2016      2383      2391      2376      2386      2379      2387 
dram[5]:      2582      1474      1499      1345      1402      1671      1320      1541      1607      1526      2064      2285      2329      2531      2434      2719 
average row accesses per activate:
dram[0]:  1.164302  1.154022  1.153638  1.151959  1.160616  1.153203  1.173916  1.170015  1.151749  1.145431  1.159146  1.165061  1.173779  1.171667  1.180505  1.180670 
dram[1]:  1.150799  1.151526  1.153767  1.153757  1.153421  1.157378  1.165619  1.171820  1.147131  1.151385  1.157148  1.159267  1.169616  1.171114  1.174476  1.175430 
dram[2]:  1.147700  1.157336  1.147861  1.156585  1.154237  1.190603  1.165842  1.176847  1.140854  1.149120  1.153429  1.161007  1.171419  1.184090  1.166440  1.184670 
dram[3]:  1.145559  1.152767  1.153249  1.156640  1.149020  1.162355  1.161621  1.175632  1.144170  1.151760  1.157780  1.154869  1.167284  1.168170  1.177878  1.182673 
dram[4]:  1.153705  1.153867  1.153130  1.151136  1.156809  1.162400  1.175071  1.167518  1.142304  1.143945  1.183154  1.160023  1.167216  1.167863  1.175704  1.186710 
dram[5]:  1.148162  1.152065  1.154164  1.153223  1.154826  1.160344  1.164083  1.172157  1.145392  1.150041  1.154577  1.157165  1.167691  1.168810  1.169922  1.183969 
average row locality = 9072961/7810509 = 1.161635
average row locality_1 = 6865094/6014109 = 1.141498
average row locality_2 = 2207867/1796400 = 1.229051
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     61389     58019     57164     55709     59081     56205     59616     57438     59350     56044     57947     57206     60175     57960     61036     59307 
dram[1]:     58219     55888     56697     55412     56317     56131     57286     57377     57431     56732     56301     55938     58142     57671     59101     59089 
dram[2]:     58532     60020     55789     57950     57677     62349     57293     59871     56954     57706     56671     58272     58987     60955     58334     61654 
dram[3]:     55815     57239     56798     56263     55784     58164     56605     58675     56016     56868     56975     56111     58000     57336     59746     59779 
dram[4]:     59545     57977     58439     56088     58113     58092     59674     57060     57150     56338     61953     57349     58913     57946     61040     60776 
dram[5]:     57693     57199     56975     56286     56374     57166     56972     57919     57494     56193     56743     55515     58681     57040     58553     60343 
total reads: 5556165
bank skew: 62349/55412 = 1.13
chip skew: 939014/913732 = 1.03
number of total write accesses:
dram[0]:     37600     34522     33933     32683     37047     34574     39432     37421     40031     36760     38822     38061     39696     37518     38719     37008 
dram[1]:     34517     32487     33478     32218     34478     34472     37101     37258     38125     37449     37141     36839     37694     37215     36849     36772 
dram[2]:     34675     36194     32687     34711     35882     40450     37244     39695     37673     38434     37563     39133     38536     40429     36074     39224 
dram[3]:     32371     33629     33619     33084     34105     36375     36488     38558     36732     37559     37853     36946     37570     36808     37416     37421 
dram[4]:     35916     34382     35051     32980     36256     36489     39462     37049     37884     37136     42820     38245     38413     37417     38615     38338 
dram[5]:     34176     33548     33770     33161     34557     35449     36838     37831     38160     36935     37617     36395     38173     36563     36213     37933 
total reads: 3516830
bank skew: 42820/32218 = 1.33
chip skew: 598604/574093 = 1.04
average mf latency per bank:
dram[0]:        972       881       930       843       850       770       784       708       772       684       823       751       909       831       970       886
dram[1]:        832       842       799       809       735       733       666       669       643       646       702       696       787       781       837       837
dram[2]:        904      1076       873      1016       794      1221       737       877       714       841       765       894       864      1020       918      1063
dram[3]:        835       845       791       817       722       760       662       678       640       661       690       708       770       793       835       858
dram[4]:        994       935       942       889       874       820       807       744       780       728       873       784       927       881       985       934
dram[5]:        830       840       799       805       723       747       667       679       652       668       700       703       783       790       836       848
maximum mf latency per bank:
dram[0]:       7824      9747      8854      8862      8554     10170      8547      8180     10280      8745      9455      7468     10329      8570      9957      7250
dram[1]:       7747      9855      8915      8444     10361      8739      8527      9596      8125      9725      9002      8333     10709      6742      7307      8566
dram[2]:       7315      7996     10282      8886      9756      7464      7562      8841      8053      7924     10502      7130      8369      9987      9034      6874
dram[3]:       8269      8340      8682      7034      9689      9569      7636      8354      7622     10565     10479      6916      8340      8950      7828      7919
dram[4]:       8626     10682      7005      6415      8241      8292      9643      8488      8211      8184      9136      8185      7988     10098      7710      8417
dram[5]:       9510      7987      8207      9993      7620     10739      6949     12039      6169      7621      8204      6610      8842      8830      7123      8417

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=3971046 n_act=1313109 n_pre=1313095 n_req=945626 n_req_1=577021 n_req_2=368605 n_req_3=0 n_rd=1867280 n_write=1181908 bw_util=0.3909 bw_util_1=0.2393 bw_util_2=0.1517 bw_util_3=0 blp=10.712594 blp_1= 4.001615 blp_2= 2.700845 blp_3= -nan
 n_activity=9628457 dram_eff=0.3917 dram_eff_1=0.2397 dram_eff_2=0.1519 dram_eff_3=0
bk0: 122778a 3529230i bk1: 116038a 3749859i bk2: 114328a 3715769i bk3: 111414a 3756686i bk4: 118160a 3115939i bk5: 112410a 3335376i bk6: 119232a 2691331i bk7: 114876a 2851298i bk8: 118700a 3362552i bk9: 112088a 3598526i bk10: 115892a 3219172i bk11: 114412a 3179380i bk12: 120350a 2804904i bk13: 115920a 2979235i bk14: 122072a 2648478i bk15: 118610a 2781470i 
bw_dist = 0.239	0.152	0.000	0.607	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9761
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=4112044 n_act=1282259 n_pre=1282244 n_req=925528 n_req_1=557478 n_req_2=368050 n_req_3=0 n_rd=1827446 n_write=1142445 bw_util=0.3826 bw_util_1=0.2312 bw_util_2=0.1514 bw_util_3=0 blp=10.325693 blp_1= 3.906712 blp_2= 2.673114 blp_3= -nan
 n_activity=9595615 dram_eff=0.3846 dram_eff_1=0.2324 dram_eff_2=0.1522 dram_eff_3=0
bk0: 116436a 3980835i bk1: 111776a 4096944i bk2: 113394a 3884799i bk3: 110822a 3938141i bk4: 112632a 3566158i bk5: 112262a 3473247i bk6: 114568a 3118459i bk7: 114754a 2979523i bk8: 114860a 3685359i bk9: 113464a 3612876i bk10: 112600a 3534543i bk11: 111872a 3433261i bk12: 116284a 3183500i bk13: 115342a 3119430i bk14: 118202a 3028742i bk15: 118178a 2934606i 
bw_dist = 0.231	0.151	0.000	0.612	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9123
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=3933358 n_act=1321796 n_pre=1321782 n_req=951013 n_req_1=581823 n_req_2=369190 n_req_3=0 n_rd=1878022 n_write=1191480 bw_util=0.3932 bw_util_1=0.2413 bw_util_2=0.1519 bw_util_3=0 blp=10.827404 blp_1= 4.031928 blp_2= 2.712138 blp_3= -nan
 n_activity=9632919 dram_eff=0.3937 dram_eff_1=0.2416 dram_eff_2=0.1521 dram_eff_3=0
bk0: 117064a 3840838i bk1: 120040a 3536376i bk2: 111578a 3855846i bk3: 115900a 3495769i bk4: 115354a 3265433i bk5: 124698a 2554321i bk6: 114586a 2900840i bk7: 119742a 2475549i bk8: 113908a 3614597i bk9: 115412a 3365828i bk10: 113342a 3344349i bk11: 116544a 3016237i bk12: 117974a 2926573i bk13: 121910a 2550158i bk14: 116666a 2937472i bk15: 123304a 2447237i 
bw_dist = 0.241	0.152	0.000	0.605	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2852
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=4093716 n_act=1286526 n_pre=1286510 n_req=927987 n_req_1=559974 n_req_2=368013 n_req_3=0 n_rd=1832319 n_write=1147367 bw_util=0.3836 bw_util_1=0.2322 bw_util_2=0.1514 bw_util_3=0 blp=10.365782 blp_1= 3.915150 blp_2= 2.676588 blp_3= -nan
 n_activity=9601279 dram_eff=0.3854 dram_eff_1=0.2333 dram_eff_2=0.1521 dram_eff_3=0
bk0: 111625a 4245758i bk1: 114478a 3953972i bk2: 113596a 3862117i bk3: 112526a 3811688i bk4: 111568a 3636125i bk5: 116328a 3224993i bk6: 113204a 3184322i bk7: 117348a 2801518i bk8: 112026a 3812089i bk9: 113736a 3567956i bk10: 113950a 3430902i bk11: 112222a 3401922i bk12: 115996a 3172747i bk13: 114672a 3189899i bk14: 119492a 2936646i bk15: 119552a 2861504i 
bw_dist = 0.232	0.151	0.000	0.612	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0662
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=3949642 n_act=1318340 n_pre=1318324 n_req=948494 n_req_1=579642 n_req_2=368852 n_req_3=0 n_rd=1872906 n_write=1187226 bw_util=0.3921 bw_util_1=0.2404 bw_util_2=0.1518 bw_util_3=0 blp=10.777324 blp_1= 4.022567 blp_2= 2.713177 blp_3= -nan
 n_activity=9628912 dram_eff=0.3928 dram_eff_1=0.2408 dram_eff_2=0.152 dram_eff_3=0
bk0: 119090a 3718347i bk1: 115954a 3766082i bk2: 116878a 3553641i bk3: 112176a 3712005i bk4: 116226a 3207888i bk5: 116184a 3066385i bk6: 119348a 2656720i bk7: 114120a 2850271i bk8: 114300a 3613783i bk9: 112676a 3548669i bk10: 123906a 2726928i bk11: 114698a 3128420i bk12: 117826a 2937803i bk13: 115892a 2955656i bk14: 122080a 2640344i bk15: 121552a 2584866i 
bw_dist = 0.240	0.152	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1515
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9646438 n_nop=4086339 n_act=1288468 n_pre=1288454 n_req=928987 n_req_1=560752 n_req_2=368235 n_req_3=0 n_rd=1834268 n_write=1148909 bw_util=0.384 bw_util_1=0.2325 bw_util_2=0.1515 bw_util_3=0 blp=10.394596 blp_1= 3.923731 blp_2= 2.673585 blp_3= -nan
 n_activity=9604082 dram_eff=0.3857 dram_eff_1=0.2335 dram_eff_2=0.1522 dram_eff_3=0
bk0: 115386a 4015768i bk1: 114398a 3937091i bk2: 113950a 3824692i bk3: 112568a 3801238i bk4: 112748a 3540721i bk5: 114328a 3305804i bk6: 113944a 3119670i bk7: 115838a 2881389i bk8: 114988a 3640676i bk9: 112386a 3651874i bk10: 113482a 3452856i bk11: 111026a 3467495i bk12: 117360a 3083689i bk13: 114080a 3191699i bk14: 117106a 3093159i bk15: 120680a 2775609i 
bw_dist = 0.233	0.152	0.000	0.612	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 671150, Miss = 475762, Miss_rate = 0.709, Pending_hits = 8371, Reservation_fails = 283040
L2_cache_bank[1]: Access = 645651, Miss = 457894, Miss_rate = 0.709, Pending_hits = 7555, Reservation_fails = 188613
L2_cache_bank[2]: Access = 657703, Miss = 459497, Miss_rate = 0.699, Pending_hits = 6995, Reservation_fails = 219441
L2_cache_bank[3]: Access = 646799, Miss = 454241, Miss_rate = 0.702, Pending_hits = 6974, Reservation_fails = 234347
L2_cache_bank[4]: Access = 648916, Miss = 460242, Miss_rate = 0.709, Pending_hits = 7392, Reservation_fails = 169632
L2_cache_bank[5]: Access = 695863, Miss = 478791, Miss_rate = 0.688, Pending_hits = 8603, Reservation_fails = 312987
L2_cache_bank[6]: Access = 649512, Miss = 455739, Miss_rate = 0.702, Pending_hits = 6893, Reservation_fails = 180515
L2_cache_bank[7]: Access = 664197, Miss = 460438, Miss_rate = 0.693, Pending_hits = 7324, Reservation_fails = 236950
L2_cache_bank[8]: Access = 670248, Miss = 474830, Miss_rate = 0.708, Pending_hits = 8707, Reservation_fails = 265326
L2_cache_bank[9]: Access = 657803, Miss = 461628, Miss_rate = 0.702, Pending_hits = 7752, Reservation_fails = 202144
L2_cache_bank[10]: Access = 655287, Miss = 459487, Miss_rate = 0.701, Pending_hits = 7125, Reservation_fails = 195716
L2_cache_bank[11]: Access = 662168, Miss = 457667, Miss_rate = 0.691, Pending_hits = 7557, Reservation_fails = 241104
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 671150, Miss = 475762 (0.709), PendingHit = 8371 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 645651, Miss = 457894 (0.709), PendingHit = 7555 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 657703, Miss = 459497 (0.699), PendingHit = 6995 (0.0106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 646799, Miss = 454241 (0.702), PendingHit = 6974 (0.0108)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 648916, Miss = 460242 (0.709), PendingHit = 7392 (0.0114)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 695863, Miss = 478791 (0.688), PendingHit = 8603 (0.0124)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 649512, Miss = 455739 (0.702), PendingHit = 6893 (0.0106)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 664197, Miss = 460438 (0.693), PendingHit = 7324 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 670248, Miss = 474830 (0.708), PendingHit = 8707 (0.013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 657803, Miss = 461628 (0.702), PendingHit = 7752 (0.0118)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 655287, Miss = 459487 (0.701), PendingHit = 7125 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 662168, Miss = 457667 (0.691), PendingHit = 7557 (0.0114)
L2 Cache Total Miss Rate = 0.701
Stream 1: L2 Cache Miss Rate = 0.828
Stream 2: L2 Cache Miss Rate = 0.563
Stream 1: Accesses  = 4124839
Stream 1: Misses  = 3416741
Stream 2: Accesses  = 3800458
Stream 2: Misses  = 2139475
Stream 1+2: Accesses  = 7925297
Stream 1+2: Misses  = 5556216
Total Accesses  = 7925297
MPKI-CORES
CORE_L2MPKI_0	82.651
CORE_L2MPKI_1	85.223
CORE_L2MPKI_2	82.476
CORE_L2MPKI_3	83.857
CORE_L2MPKI_4	82.619
CORE_L2MPKI_5	82.624
CORE_L2MPKI_6	83.012
CORE_L2MPKI_7	85.463
CORE_L2MPKI_8	81.986
CORE_L2MPKI_9	81.628
CORE_L2MPKI_10	85.201
CORE_L2MPKI_11	87.493
CORE_L2MPKI_12	85.216
CORE_L2MPKI_13	80.261
CORE_L2MPKI_14	81.479
CORE_L2MPKI_15	84.119
CORE_L2MPKI_16	85.231
CORE_L2MPKI_17	85.771
CORE_L2MPKI_18	85.439
CORE_L2MPKI_19	85.658
CORE_L2MPKI_20	85.911
CORE_L2MPKI_21	83.913
CORE_L2MPKI_22	86.753
CORE_L2MPKI_23	83.876
CORE_L2MPKI_24	85.645
CORE_L2MPKI_25	87.466
CORE_L2MPKI_26	82.225
CORE_L2MPKI_27	80.442
CORE_L2MPKI_28	82.741
CORE_L2MPKI_29	86.443
CORE_L2MPKI_30	2.914
CORE_L2MPKI_31	2.829
CORE_L2MPKI_32	2.857
CORE_L2MPKI_33	2.808
CORE_L2MPKI_34	2.841
CORE_L2MPKI_35	2.896
CORE_L2MPKI_36	2.850
CORE_L2MPKI_37	2.811
CORE_L2MPKI_38	2.824
CORE_L2MPKI_39	2.735
CORE_L2MPKI_40	2.809
CORE_L2MPKI_41	2.949
CORE_L2MPKI_42	2.729
CORE_L2MPKI_43	2.940
CORE_L2MPKI_44	2.802
CORE_L2MPKI_45	2.809
CORE_L2MPKI_46	2.844
CORE_L2MPKI_47	2.841
CORE_L2MPKI_48	2.802
CORE_L2MPKI_49	2.900
CORE_L2MPKI_50	2.815
CORE_L2MPKI_51	2.906
CORE_L2MPKI_52	2.720
CORE_L2MPKI_53	2.760
CORE_L2MPKI_54	2.991
CORE_L2MPKI_55	2.751
CORE_L2MPKI_56	2.824
CORE_L2MPKI_57	2.949
CORE_L2MPKI_58	2.795
CORE_L2MPKI_59	2.840
Avg_MPKI_Stream1= 84.094
Avg_MPKI_Stream2= 2.838
MISSES-CORES
CORE_MISSES_0	106470
CORE_MISSES_1	109783
CORE_MISSES_2	106245
CORE_MISSES_3	108024
CORE_MISSES_4	106429
CORE_MISSES_5	106436
CORE_MISSES_6	106935
CORE_MISSES_7	110093
CORE_MISSES_8	105614
CORE_MISSES_9	126504
CORE_MISSES_10	109755
CORE_MISSES_11	112708
CORE_MISSES_12	109774
CORE_MISSES_13	124090
CORE_MISSES_14	125318
CORE_MISSES_15	131360
CORE_MISSES_16	109794
CORE_MISSES_17	117395
CORE_MISSES_18	110062
CORE_MISSES_19	117240
CORE_MISSES_20	110670
CORE_MISSES_21	108096
CORE_MISSES_22	111755
CORE_MISSES_23	132103
CORE_MISSES_24	110327
CORE_MISSES_25	112673
CORE_MISSES_26	127626
CORE_MISSES_27	125521
CORE_MISSES_28	106586
CORE_MISSES_29	111355
CORE_MISSES_30	72561
CORE_MISSES_31	73949
CORE_MISSES_32	72409
CORE_MISSES_33	69490
CORE_MISSES_34	70894
CORE_MISSES_35	73717
CORE_MISSES_36	71247
CORE_MISSES_37	70508
CORE_MISSES_38	70262
CORE_MISSES_39	73617
CORE_MISSES_40	73947
CORE_MISSES_41	71435
CORE_MISSES_42	71688
CORE_MISSES_43	70899
CORE_MISSES_44	72132
CORE_MISSES_45	70576
CORE_MISSES_46	72975
CORE_MISSES_47	74004
CORE_MISSES_48	70611
CORE_MISSES_49	69125
CORE_MISSES_50	71113
CORE_MISSES_51	72260
CORE_MISSES_52	70057
CORE_MISSES_53	67726
CORE_MISSES_54	70220
CORE_MISSES_55	72616
CORE_MISSES_56	68886
CORE_MISSES_57	70669
CORE_MISSES_58	69467
CORE_MISSES_59	70415
L2_MISSES = 5556216
L2_total_cache_accesses = 7925297
L2_total_cache_misses = 5556216
L2_total_cache_miss_rate = 0.7011
L2_total_cache_pending_hits = 91248
L2_total_cache_reservation_fails = 2729815
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 677218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5078011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2433305
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3807
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 489
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 741
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9234
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1551325
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 53081
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 412070
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 232344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29134
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6003
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 441
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 426
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25798
L2_cache_data_port_util = 0.235
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26831672
icnt_total_pkts_simt_to_mem=12361677
