git clone --depth 1 --no-tags https://github.com/SukhmeetSingh2002/Ecryption-Decryption-System.git f:/verilog_sva_gh_scraper/data/full_repos/420698784
git clone --depth 1 --no-tags https://github.com/robinsonb5/SDRAMStressTest.git f:/verilog_sva_gh_scraper/data/full_repos/422882113
git clone --depth 1 --no-tags https://github.com/0xtaruhi/PlaneWar.git f:/verilog_sva_gh_scraper/data/full_repos/423412549
git clone --depth 1 --no-tags https://github.com/pbing/CORDIC_BSV.git f:/verilog_sva_gh_scraper/data/full_repos/423598865
git clone --depth 1 --no-tags https://github.com/Leon-Parepko/FPGA-CoProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/425480304
git clone --depth 1 --no-tags https://github.com/Jfecoren/PCIe_transaction_layer.git f:/verilog_sva_gh_scraper/data/full_repos/422018712
git clone --depth 1 --no-tags https://github.com/ayandeephazra/Computer_Architecture_and_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/425619489
git clone --depth 1 --no-tags https://github.com/hydra-genetics/qc.git f:/verilog_sva_gh_scraper/data/full_repos/423869364
git clone --depth 1 --no-tags https://github.com/parmAshu/spi-io-expander.git f:/verilog_sva_gh_scraper/data/full_repos/425050452
git clone --depth 1 --no-tags https://github.com/deepsita/ApproximateMultiplier_MPW3.git f:/verilog_sva_gh_scraper/data/full_repos/422545355
git clone --depth 1 --no-tags https://github.com/Shivamsharma27/MIPS_32_Verilog_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/422897442
git clone --depth 1 --no-tags https://github.com/Manuel-Sphe/EEE_WP6.git f:/verilog_sva_gh_scraper/data/full_repos/423590717
git clone --depth 1 --no-tags https://github.com/grantnedwards/CNN_Project_ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/423057975
git clone --depth 1 --no-tags https://github.com/asinghani/crypto-accelerator-chip-v2.git f:/verilog_sva_gh_scraper/data/full_repos/421223411
git clone --depth 1 --no-tags https://github.com/robertstar/SPLL.git f:/verilog_sva_gh_scraper/data/full_repos/420988527
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/striVe_sky130.git f:/verilog_sva_gh_scraper/data/full_repos/421940797
git clone --depth 1 --no-tags https://github.com/ameetgohil/mpw3-nco.git f:/verilog_sva_gh_scraper/data/full_repos/423270459
git clone --depth 1 --no-tags https://github.com/FilipeGomesMelo/HardwareProject.git f:/verilog_sva_gh_scraper/data/full_repos/425298937
git clone --depth 1 --no-tags https://github.com/shadowcode-io/picorv32-vivado-ip.git f:/verilog_sva_gh_scraper/data/full_repos/423847786
git clone --depth 1 --no-tags https://github.com/brsf11/e902SoC.git f:/verilog_sva_gh_scraper/data/full_repos/423499826
git clone --depth 1 --no-tags https://github.com/JiaxuanCai/Digital_Logic_Homeworks-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/426072575
git clone --depth 1 --no-tags https://github.com/lhrodovalho/sscs-pico-afe-vco-vga.git f:/verilog_sva_gh_scraper/data/full_repos/423854099
git clone --depth 1 --no-tags https://github.com/Nicholas1812216/fixed_point_goldschmidt_division.git f:/verilog_sva_gh_scraper/data/full_repos/425377799
git clone --depth 1 --no-tags https://github.com/TheRandomWalk/FPGA-Lorenz-Attractor.git f:/verilog_sva_gh_scraper/data/full_repos/421276731
git clone --depth 1 --no-tags https://github.com/tapegun/VGA-Text-Mode-Controller-with-Avalon-MM-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/421633866
git clone --depth 1 --no-tags https://github.com/WENTYANG/ECE_550_MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/421634434
git clone --depth 1 --no-tags https://github.com/lnis-uofu/tsmc_template.git f:/verilog_sva_gh_scraper/data/full_repos/426339484
git clone --depth 1 --no-tags https://github.com/Shaanukstar123/IAC-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/424954355
git clone --depth 1 --no-tags https://github.com/ahmaddroobi99/computer_Architecture_Project_Piplined-_CPU_2021.git f:/verilog_sva_gh_scraper/data/full_repos/420615988
git clone --depth 1 --no-tags https://github.com/UCAS-schoolwork/2021-UCAS-CA-EXP.git f:/verilog_sva_gh_scraper/data/full_repos/422641854
git clone --depth 1 --no-tags https://github.com/jukkanghost2/tp3-mips.git f:/verilog_sva_gh_scraper/data/full_repos/426361528
git clone --depth 1 --no-tags https://github.com/upadhayush/PCI-Bus-Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/423258095
git clone --depth 1 --no-tags https://github.com/DRbean264/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/421252051
git clone --depth 1 --no-tags https://github.com/comgeek/ECE_150_Project.git f:/verilog_sva_gh_scraper/data/full_repos/424831945
git clone --depth 1 --no-tags https://github.com/bluewww/openc906.git f:/verilog_sva_gh_scraper/data/full_repos/426316190
git clone --depth 1 --no-tags https://github.com/os-fpga/yosys_verific_rs.git f:/verilog_sva_gh_scraper/data/full_repos/422323690
git clone --depth 1 --no-tags https://github.com/htfab/treepram.git f:/verilog_sva_gh_scraper/data/full_repos/420726213
git clone --depth 1 --no-tags https://github.com/Jashshor/2ASK.git f:/verilog_sva_gh_scraper/data/full_repos/422202635
git clone --depth 1 --no-tags https://github.com/SultanShadow/SSCS-2021-Pakistan.git f:/verilog_sva_gh_scraper/data/full_repos/423827267
git clone --depth 1 --no-tags https://github.com/jiru1997/Cardinal-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/422456554
git clone --depth 1 --no-tags https://github.com/r-medina/or-sample-swerv.git f:/verilog_sva_gh_scraper/data/full_repos/421245445
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_tpm2137.git f:/verilog_sva_gh_scraper/data/full_repos/420946711
git clone --depth 1 --no-tags https://github.com/David-Kaufman/Verilog-Stepper-Motor.git f:/verilog_sva_gh_scraper/data/full_repos/425205387
git clone --depth 1 --no-tags https://github.com/BryanOrabutt/ese461_pro.git f:/verilog_sva_gh_scraper/data/full_repos/423689405
git clone --depth 1 --no-tags https://github.com/aryaphalke2003/Basys3_Alarm_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/420671236
git clone --depth 1 --no-tags https://github.com/jiru1997/Cardinal_router.git f:/verilog_sva_gh_scraper/data/full_repos/422643771
git clone --depth 1 --no-tags https://github.com/dhayalakumarm/Fixed2Float_MPW3.git f:/verilog_sva_gh_scraper/data/full_repos/422146575
git clone --depth 1 --no-tags https://github.com/GWFrank/CA-2021.git f:/verilog_sva_gh_scraper/data/full_repos/421849527
git clone --depth 1 --no-tags https://github.com/albertfan1120/DC_LAB_NTU_2020Fall.git f:/verilog_sva_gh_scraper/data/full_repos/423463499
git clone --depth 1 --no-tags https://github.com/aozgaa/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/425357922
git clone --depth 1 --no-tags https://github.com/Mustafa-abdelhamid/FPU-GP.git f:/verilog_sva_gh_scraper/data/full_repos/421148420
git clone --depth 1 --no-tags https://github.com/gsriharsha29/Implementing-Folded-Architecture-of-IIR-filter.git f:/verilog_sva_gh_scraper/data/full_repos/424925185
git clone --depth 1 --no-tags https://github.com/odypapadakis/Thesis_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/425862209
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_ws2812.git f:/verilog_sva_gh_scraper/data/full_repos/421481661
git clone --depth 1 --no-tags https://github.com/mehnadnerd/socdesign.git f:/verilog_sva_gh_scraper/data/full_repos/422763806
git clone --depth 1 --no-tags https://github.com/chamikasudusinghe/alpha_matting_pointcloud_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/420751792
git clone --depth 1 --no-tags https://github.com/UsamaAyub-EE/Single-Cycle-RISC-V-Processor-with-5-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/424315481
git clone --depth 1 --no-tags https://github.com/Nalinkumar2002/caravel_vco_tapeout_mpw3.git f:/verilog_sva_gh_scraper/data/full_repos/420599899
git clone --depth 1 --no-tags https://github.com/ogg1e/tf1230.git f:/verilog_sva_gh_scraper/data/full_repos/422865704
git clone --depth 1 --no-tags https://github.com/dineshannayya/vlsi_labs.git f:/verilog_sva_gh_scraper/data/full_repos/421663164
git clone --depth 1 --no-tags https://github.com/hrishi3402/Configurable_Logic_and_Processor_Design.git f:/verilog_sva_gh_scraper/data/full_repos/422811611
git clone --depth 1 --no-tags https://github.com/amanuel15/FPGA_Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/422871312
git clone --depth 1 --no-tags https://github.com/n24bass/TangPriMER_DaliClock.git f:/verilog_sva_gh_scraper/data/full_repos/425439440
git clone --depth 1 --no-tags https://github.com/KarthikeyanCode/VerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/421861339
git clone --depth 1 --no-tags https://github.com/bigdot123456/sort16Max.git f:/verilog_sva_gh_scraper/data/full_repos/422421961
git clone --depth 1 --no-tags https://github.com/Charaan27/caravel_dcp_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/422213872
git clone --depth 1 --no-tags https://github.com/chenshushi/CNN_ON_FPGA_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/423895671
git clone --depth 1 --no-tags https://github.com/tsarquis88/Eclypse-Z7_ADC-DAC.git f:/verilog_sva_gh_scraper/data/full_repos/425106492
git clone --depth 1 --no-tags https://github.com/bluewww/opene906.git f:/verilog_sva_gh_scraper/data/full_repos/426286934
git clone --depth 1 --no-tags https://github.com/hhn17/Single-Cycle-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/424534178
git clone --depth 1 --no-tags https://github.com/Sanyamwalia147/CS-203Lab5-Project.git f:/verilog_sva_gh_scraper/data/full_repos/420610264
git clone --depth 1 --no-tags https://github.com/amanuel15/digital_logic_design.git f:/verilog_sva_gh_scraper/data/full_repos/422888772
git clone --depth 1 --no-tags https://github.com/jiru1997/Cardinal_NIC.git f:/verilog_sva_gh_scraper/data/full_repos/422637178
git clone --depth 1 --no-tags https://github.com/david-shmailov/Digital-Design-and-Logic-Synthesis_project.git f:/verilog_sva_gh_scraper/data/full_repos/424943265
git clone --depth 1 --no-tags https://github.com/Centric205/ARM-CPU-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/426058216
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/Basys3-gpio.git f:/verilog_sva_gh_scraper/data/full_repos/420639131
git clone --depth 1 --no-tags https://github.com/Youssef-Agiza/RISC-V-Verilog-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/422520341
git clone --depth 1 --no-tags https://github.com/Mohammad-Hossein-Ataie/DLD_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/422327100
git clone --depth 1 --no-tags https://github.com/jara1998/voice-control-flappy-bird.git f:/verilog_sva_gh_scraper/data/full_repos/421969675
git clone --depth 1 --no-tags https://github.com/HARISNAWAZ06/DSD-FALL-2021.git f:/verilog_sva_gh_scraper/data/full_repos/421332585
git clone --depth 1 --no-tags https://github.com/vophungquang/SoC_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/421497602
git clone --depth 1 --no-tags https://github.com/astuaTEC/Proyecto-Taller-Diseno-Digital.git f:/verilog_sva_gh_scraper/data/full_repos/422368288
git clone --depth 1 --no-tags https://github.com/immoro/CPE.git f:/verilog_sva_gh_scraper/data/full_repos/424131148
git clone --depth 1 --no-tags https://github.com/zhuwei2000/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/422591829
git clone --depth 1 --no-tags https://github.com/kathalsol/Proyecto2-Digitales2.git f:/verilog_sva_gh_scraper/data/full_repos/425388911
git clone --depth 1 --no-tags https://github.com/0xArt/Complex_Sinusoid_DDFS_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/422955011
git clone --depth 1 --no-tags https://github.com/sray0309/RISC-V-Processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/422745413
git clone --depth 1 --no-tags https://github.com/nkosinathintuli/eee3096s-prac-06-a-simpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/422317798
git clone --depth 1 --no-tags https://github.com/ThomasQY/RISC-V_pipelined_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/421987110
git clone --depth 1 --no-tags https://github.com/LinKuangYen/IC_LAB_2021.git f:/verilog_sva_gh_scraper/data/full_repos/421105031
git clone --depth 1 --no-tags https://github.com/bluewww/openc910.git f:/verilog_sva_gh_scraper/data/full_repos/426336422
git clone --depth 1 --no-tags https://github.com/michael-cummins/mini-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/425827187
git clone --depth 1 --no-tags https://github.com/boilerplate-language/boilerplate-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/425157602
git clone --depth 1 --no-tags https://github.com/jfrimmel/ice40-env.git f:/verilog_sva_gh_scraper/data/full_repos/420943754
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/Pipelined-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/420633753
git clone --depth 1 --no-tags https://github.com/MaxMorning/MIPS31Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/423852699
git clone --depth 1 --no-tags https://github.com/EmJunaid/Risc-V-32I-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/423452442
git clone --depth 1 --no-tags https://github.com/TonyJekyll/SortingModule.git f:/verilog_sva_gh_scraper/data/full_repos/421147797
git clone --depth 1 --no-tags https://github.com/kingofcourier/verilogforsequtiallock.git f:/verilog_sva_gh_scraper/data/full_repos/422463035
git clone --depth 1 --no-tags https://github.com/nuthanre/2-1-multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/422655741
