{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 09 20:14:02 2010 " "Info: Processing started: Mon Aug 09 20:14:02 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LOLO -c LOLO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LOLO -c LOLO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "tenMHz_ext " "Info: Assuming node \"tenMHz_ext\" is an undefined clock" {  } { { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "tenMHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "tenMHz_ext register T\[18\] register M\[31\] 131.93 MHz 7.58 ns Internal " "Info: Clock \"tenMHz_ext\" has Internal fmax of 131.93 MHz between source register \"T\[18\]\" and destination register \"M\[31\]\" (period= 7.58 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.370 ns + Longest register register " "Info: + Longest register to register delay is 7.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T\[18\] 1 REG LCFF_X28_Y19_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y19_N5; Fanout = 3; REG Node = 'T\[18\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { T[18] } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.275 ns) 1.007 ns LessThan60~361 2 COMB LCCOMB_X27_Y19_N0 2 " "Info: 2: + IC(0.732 ns) + CELL(0.275 ns) = 1.007 ns; Loc. = LCCOMB_X27_Y19_N0; Fanout = 2; COMB Node = 'LessThan60~361'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { T[18] LessThan60~361 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.389 ns) 2.104 ns LessThan56~353 3 COMB LCCOMB_X25_Y20_N8 4 " "Info: 3: + IC(0.708 ns) + CELL(0.389 ns) = 2.104 ns; Loc. = LCCOMB_X25_Y20_N8; Fanout = 4; COMB Node = 'LessThan56~353'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { LessThan60~361 LessThan56~353 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 2.644 ns LessThan50~342 4 COMB LCCOMB_X25_Y20_N12 5 " "Info: 4: + IC(0.265 ns) + CELL(0.275 ns) = 2.644 ns; Loc. = LCCOMB_X25_Y20_N12; Fanout = 5; COMB Node = 'LessThan50~342'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { LessThan56~353 LessThan50~342 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 3.532 ns LessThan38~314 5 COMB LCCOMB_X24_Y21_N2 2 " "Info: 5: + IC(0.738 ns) + CELL(0.150 ns) = 3.532 ns; Loc. = LCCOMB_X24_Y21_N2; Fanout = 2; COMB Node = 'LessThan38~314'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { LessThan50~342 LessThan38~314 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.420 ns) 4.686 ns N\[6\]~1282 6 COMB LCCOMB_X25_Y20_N30 4 " "Info: 6: + IC(0.734 ns) + CELL(0.420 ns) = 4.686 ns; Loc. = LCCOMB_X25_Y20_N30; Fanout = 4; COMB Node = 'N\[6\]~1282'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { LessThan38~314 N[6]~1282 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.150 ns) 5.241 ns M\[24\]~1691 7 COMB LCCOMB_X24_Y20_N24 32 " "Info: 7: + IC(0.405 ns) + CELL(0.150 ns) = 5.241 ns; Loc. = LCCOMB_X24_Y20_N24; Fanout = 32; COMB Node = 'M\[24\]~1691'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { N[6]~1282 M[24]~1691 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.660 ns) 7.370 ns M\[31\] 8 REG LCFF_X40_Y17_N31 2 " "Info: 8: + IC(1.469 ns) + CELL(0.660 ns) = 7.370 ns; Loc. = LCFF_X40_Y17_N31; Fanout = 2; REG Node = 'M\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { M[24]~1691 M[31] } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.319 ns ( 31.47 % ) " "Info: Total cell delay = 2.319 ns ( 31.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.051 ns ( 68.53 % ) " "Info: Total interconnect delay = 5.051 ns ( 68.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.370 ns" { T[18] LessThan60~361 LessThan56~353 LessThan50~342 LessThan38~314 N[6]~1282 M[24]~1691 M[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.370 ns" { T[18] LessThan60~361 LessThan56~353 LessThan50~342 LessThan38~314 N[6]~1282 M[24]~1691 M[31] } { 0.000ns 0.732ns 0.708ns 0.265ns 0.738ns 0.734ns 0.405ns 1.469ns } { 0.000ns 0.275ns 0.389ns 0.275ns 0.150ns 0.420ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tenMHz_ext destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"tenMHz_ext\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns tenMHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'tenMHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenMHz_ext } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns tenMHz_ext~clkctrl 2 COMB CLKCTRL_G7 136 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 136; COMB Node = 'tenMHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { tenMHz_ext tenMHz_ext~clkctrl } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.680 ns M\[31\] 3 REG LCFF_X40_Y17_N31 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X40_Y17_N31; Fanout = 2; REG Node = 'M\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { tenMHz_ext~clkctrl M[31] } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { tenMHz_ext tenMHz_ext~clkctrl M[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl M[31] } { 0.000ns 0.000ns 0.113ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tenMHz_ext source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"tenMHz_ext\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns tenMHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'tenMHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenMHz_ext } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns tenMHz_ext~clkctrl 2 COMB CLKCTRL_G7 136 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 136; COMB Node = 'tenMHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { tenMHz_ext tenMHz_ext~clkctrl } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.676 ns T\[18\] 3 REG LCFF_X28_Y19_N5 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X28_Y19_N5; Fanout = 3; REG Node = 'T\[18\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { tenMHz_ext~clkctrl T[18] } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { tenMHz_ext tenMHz_ext~clkctrl T[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl T[18] } { 0.000ns 0.000ns 0.113ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { tenMHz_ext tenMHz_ext~clkctrl M[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl M[31] } { 0.000ns 0.000ns 0.113ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { tenMHz_ext tenMHz_ext~clkctrl T[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl T[18] } { 0.000ns 0.000ns 0.113ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.370 ns" { T[18] LessThan60~361 LessThan56~353 LessThan50~342 LessThan38~314 N[6]~1282 M[24]~1691 M[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.370 ns" { T[18] LessThan60~361 LessThan56~353 LessThan50~342 LessThan38~314 N[6]~1282 M[24]~1691 M[31] } { 0.000ns 0.732ns 0.708ns 0.265ns 0.738ns 0.734ns 0.405ns 1.469ns } { 0.000ns 0.275ns 0.389ns 0.275ns 0.150ns 0.420ns 0.150ns 0.660ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { tenMHz_ext tenMHz_ext~clkctrl M[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl M[31] } { 0.000ns 0.000ns 0.113ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { tenMHz_ext tenMHz_ext~clkctrl T[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl T[18] } { 0.000ns 0.000ns 0.113ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "init_key_flag~reg0 key_0_init tenMHz_ext 4.507 ns register " "Info: tsu for register \"init_key_flag~reg0\" (data pin = \"key_0_init\", clock pin = \"tenMHz_ext\") is 4.507 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.227 ns + Longest pin register " "Info: + Longest pin to register delay is 7.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key_0_init 1 PIN PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'key_0_init'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_0_init } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.843 ns) + CELL(0.438 ns) 7.143 ns init_key_flag~30 2 COMB LCCOMB_X42_Y18_N8 1 " "Info: 2: + IC(5.843 ns) + CELL(0.438 ns) = 7.143 ns; Loc. = LCCOMB_X42_Y18_N8; Fanout = 1; COMB Node = 'init_key_flag~30'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.281 ns" { key_0_init init_key_flag~30 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.227 ns init_key_flag~reg0 3 REG LCFF_X42_Y18_N9 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.227 ns; Loc. = LCFF_X42_Y18_N9; Fanout = 7; REG Node = 'init_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 19.15 % ) " "Info: Total cell delay = 1.384 ns ( 19.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.843 ns ( 80.85 % ) " "Info: Total interconnect delay = 5.843 ns ( 80.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.227 ns" { key_0_init init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.227 ns" { key_0_init key_0_init~combout init_key_flag~30 init_key_flag~reg0 } { 0.000ns 0.000ns 5.843ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tenMHz_ext destination 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"tenMHz_ext\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns tenMHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'tenMHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenMHz_ext } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns tenMHz_ext~clkctrl 2 COMB CLKCTRL_G7 136 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 136; COMB Node = 'tenMHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { tenMHz_ext tenMHz_ext~clkctrl } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.684 ns init_key_flag~reg0 3 REG LCFF_X42_Y18_N9 7 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X42_Y18_N9; Fanout = 7; REG Node = 'init_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tenMHz_ext~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { tenMHz_ext tenMHz_ext~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl init_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.227 ns" { key_0_init init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.227 ns" { key_0_init key_0_init~combout init_key_flag~30 init_key_flag~reg0 } { 0.000ns 0.000ns 5.843ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { tenMHz_ext tenMHz_ext~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl init_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "tenMHz_ext IO_UPDATE IO_UPDATE~reg0 9.670 ns register " "Info: tco from clock \"tenMHz_ext\" to destination pin \"IO_UPDATE\" through register \"IO_UPDATE~reg0\" is 9.670 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tenMHz_ext source 2.662 ns + Longest register " "Info: + Longest clock path from clock \"tenMHz_ext\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns tenMHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'tenMHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenMHz_ext } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns tenMHz_ext~clkctrl 2 COMB CLKCTRL_G7 136 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 136; COMB Node = 'tenMHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { tenMHz_ext tenMHz_ext~clkctrl } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.662 ns IO_UPDATE~reg0 3 REG LCFF_X25_Y23_N1 3 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X25_Y23_N1; Fanout = 3; REG Node = 'IO_UPDATE~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { tenMHz_ext~clkctrl IO_UPDATE~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { tenMHz_ext tenMHz_ext~clkctrl IO_UPDATE~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl IO_UPDATE~reg0 } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.758 ns + Longest register pin " "Info: + Longest register to pin delay is 6.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_UPDATE~reg0 1 REG LCFF_X25_Y23_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y23_N1; Fanout = 3; REG Node = 'IO_UPDATE~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_UPDATE~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.116 ns) + CELL(2.642 ns) 6.758 ns IO_UPDATE 2 PIN PIN_N18 0 " "Info: 2: + IC(4.116 ns) + CELL(2.642 ns) = 6.758 ns; Loc. = PIN_N18; Fanout = 0; PIN Node = 'IO_UPDATE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.758 ns" { IO_UPDATE~reg0 IO_UPDATE } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 39.09 % ) " "Info: Total cell delay = 2.642 ns ( 39.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.116 ns ( 60.91 % ) " "Info: Total interconnect delay = 4.116 ns ( 60.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.758 ns" { IO_UPDATE~reg0 IO_UPDATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.758 ns" { IO_UPDATE~reg0 IO_UPDATE } { 0.000ns 4.116ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { tenMHz_ext tenMHz_ext~clkctrl IO_UPDATE~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl IO_UPDATE~reg0 } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.758 ns" { IO_UPDATE~reg0 IO_UPDATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.758 ns" { IO_UPDATE~reg0 IO_UPDATE } { 0.000ns 4.116ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sweep_key_flag~reg0 key_3_sweep tenMHz_ext -3.111 ns register " "Info: th for register \"sweep_key_flag~reg0\" (data pin = \"key_3_sweep\", clock pin = \"tenMHz_ext\") is -3.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tenMHz_ext destination 2.647 ns + Longest register " "Info: + Longest clock path from clock \"tenMHz_ext\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns tenMHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'tenMHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenMHz_ext } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns tenMHz_ext~clkctrl 2 COMB CLKCTRL_G7 136 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 136; COMB Node = 'tenMHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { tenMHz_ext tenMHz_ext~clkctrl } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.647 ns sweep_key_flag~reg0 3 REG LCFF_X57_Y10_N17 7 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X57_Y10_N17; Fanout = 7; REG Node = 'sweep_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { tenMHz_ext~clkctrl sweep_key_flag~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.03 % ) " "Info: Total cell delay = 1.536 ns ( 58.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 41.97 % ) " "Info: Total interconnect delay = 1.111 ns ( 41.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { tenMHz_ext tenMHz_ext~clkctrl sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl sweep_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.024 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key_3_sweep 1 PIN PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'key_3_sweep'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_3_sweep } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.928 ns) + CELL(0.150 ns) 5.940 ns sweep_key_flag~30 2 COMB LCCOMB_X57_Y10_N16 1 " "Info: 2: + IC(4.928 ns) + CELL(0.150 ns) = 5.940 ns; Loc. = LCCOMB_X57_Y10_N16; Fanout = 1; COMB Node = 'sweep_key_flag~30'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { key_3_sweep sweep_key_flag~30 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.024 ns sweep_key_flag~reg0 3 REG LCFF_X57_Y10_N17 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.024 ns; Loc. = LCFF_X57_Y10_N17; Fanout = 7; REG Node = 'sweep_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sweep_key_flag~30 sweep_key_flag~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 18.19 % ) " "Info: Total cell delay = 1.096 ns ( 18.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.928 ns ( 81.81 % ) " "Info: Total interconnect delay = 4.928 ns ( 81.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.024 ns" { key_3_sweep sweep_key_flag~30 sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.024 ns" { key_3_sweep key_3_sweep~combout sweep_key_flag~30 sweep_key_flag~reg0 } { 0.000ns 0.000ns 4.928ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { tenMHz_ext tenMHz_ext~clkctrl sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl sweep_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.024 ns" { key_3_sweep sweep_key_flag~30 sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.024 ns" { key_3_sweep key_3_sweep~combout sweep_key_flag~30 sweep_key_flag~reg0 } { 0.000ns 0.000ns 4.928ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "117 " "Info: Allocated 117 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 09 20:14:36 2010 " "Info: Processing ended: Mon Aug 09 20:14:36 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
