
---------- Begin Simulation Statistics ----------
final_tick                                70886596000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162056                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721584                       # Number of bytes of host memory used
host_op_rate                                   316428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   617.07                       # Real time elapsed on the host
host_tick_rate                              114875834                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     195258400                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.070887                       # Number of seconds simulated
sim_ticks                                 70886596000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22755016                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              84023                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            469267                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          26446177                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8826614                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        22755016                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         13928402                       # Number of indirect misses.
system.cpu.branchPred.lookups                26446177                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1213737                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       250326                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 127999613                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 64075419                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            469744                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   24156905                       # Number of branches committed
system.cpu.commit.bw_lim_events              11368138                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        11922184                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              195258400                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     68559989                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.847993                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.882432                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21010132     30.64%     30.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9339261     13.62%     44.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7409500     10.81%     55.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8343404     12.17%     67.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4340273      6.33%     73.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3593715      5.24%     78.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2293806      3.35%     82.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       861760      1.26%     83.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11368138     16.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     68559989                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1586646                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1026827                       # Number of function calls committed.
system.cpu.commit.int_insts                 193397281                       # Number of committed integer instructions.
system.cpu.commit.loads                      20018840                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       605511      0.31%      0.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        158388092     81.12%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          691748      0.35%     81.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           645011      0.33%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          94704      0.05%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              52      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          244710      0.13%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         907190      0.46%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        19773880     10.13%     92.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13662158      7.00%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       244960      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          256      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         195258400                       # Class of committed instruction
system.cpu.commit.refs                       33681254                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     195258400                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.708866                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.708866                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     17737854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17737854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61169.170993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61169.170993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67044.976839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67044.976839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     17621522                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17621522                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7115932000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7115932000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       116332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        116332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        56101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4038186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4038186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        60231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        60231                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     13670606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13670606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75202.805260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75202.805260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74139.432534                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74139.432534                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13498161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13498161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12968347753                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12968347753                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       172445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       172445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3598                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3598                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12518220765                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12518220765                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       168847                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       168847                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.247978                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.250000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              1855                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        22720                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           69                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     31408460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31408460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69549.443872                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69549.443872                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72274.102118                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72274.102118                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     31119683                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31119683                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  20084279753                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20084279753                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009194                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009194                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       288777                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         288777                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        59699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16556406765                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16556406765                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007294                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007294                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       229078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       229078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     31408460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31408460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69549.443872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69549.443872                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72274.102118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72274.102118                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     31119683                       # number of overall hits
system.cpu.dcache.overall_hits::total        31119683                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  20084279753                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20084279753                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009194                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009194                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       288777                       # number of overall misses
system.cpu.dcache.overall_misses::total        288777                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        59699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16556406765                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16556406765                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007294                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007294                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       229078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       229078                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 228054                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          604                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            136.847541                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         63045998                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.028418                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            229078                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          63045998                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.028418                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            31348761                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       217626                       # number of writebacks
system.cpu.dcache.writebacks::total            217626                       # number of writebacks
system.cpu.decode.BlockedCycles              11636652                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              212927800                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 23965918                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  32952075                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 470689                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1275684                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    20772067                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         52427                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    13952996                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         72639                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    26446177                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  16790352                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      44276518                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                148113                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      110171423                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  539                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          4014                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  941378                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         22                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.373077                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           25549203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10040351                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.554193                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           70301018                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.069954                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.536336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 34669968     49.32%     49.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3094045      4.40%     53.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3006744      4.28%     57.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2068068      2.94%     60.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1451360      2.06%     63.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2789688      3.97%     66.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2039370      2.90%     69.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   935112      1.33%     71.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 20246663     28.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             70301018                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   2481832                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1385817                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     16790352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16790352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25942.268569                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25942.268569                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24393.572518                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24393.572518                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     16377925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16377925                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  10699291999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10699291999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       412427                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        412427                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        14635                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14635                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   9703567999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9703567999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       397792                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       397792                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.454545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     16790352                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16790352                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25942.268569                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25942.268569                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24393.572518                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24393.572518                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     16377925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16377925                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  10699291999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10699291999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024563                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024563                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       412427                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         412427                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        14635                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14635                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   9703567999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9703567999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023692                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023692                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       397792                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       397792                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     16790352                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16790352                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25942.268569                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25942.268569                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24393.572518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24393.572518                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     16377925                       # number of overall hits
system.cpu.icache.overall_hits::total        16377925                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  10699291999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10699291999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024563                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024563                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       412427                       # number of overall misses
system.cpu.icache.overall_misses::total        412427                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        14635                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14635                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   9703567999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9703567999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023692                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023692                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       397792                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       397792                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 397536                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             42.172082                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         33978496                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.951641                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            397792                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          33978496                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.951641                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16775717                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       397536                       # number of writebacks
system.cpu.icache.writebacks::total            397536                       # number of writebacks
system.cpu.idleCycles                          585579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               550437                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24624390                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.846925                       # Inst execution rate
system.cpu.iew.exec_refs                     34695563                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13940374                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2142885                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              21565159                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              42193                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            245633                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14448926                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           207179820                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              20755189                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            960307                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             201808805                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  30419                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1476091                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 470689                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1520725                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1347                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          3011014                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         4774                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1267                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1771                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1546314                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       786511                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1267                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       397680                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         152757                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 229208196                       # num instructions consuming a value
system.cpu.iew.wb_count                     201397812                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.628419                       # average fanout of values written-back
system.cpu.iew.wb_producers                 144038728                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.841127                       # insts written-back per cycle
system.cpu.iew.wb_sent                      201570246                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                297911351                       # number of integer regfile reads
system.cpu.int_regfile_writes               162802099                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.410704                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.410704                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            725332      0.36%      0.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             164444739     81.10%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               716083      0.35%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                646613      0.32%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               94782      0.05%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 128      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   60      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               265811      0.13%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              925219      0.46%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20635538     10.18%     92.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14024700      6.92%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          285541      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4563      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              202769112                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1673381                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3347937                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1648824                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1870500                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3855375                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019014                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3623017     93.97%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    876      0.02%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     8      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     94.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 182706      4.74%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 47029      1.22%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                94      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1639      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              204225774                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          476451724                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    199748988                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         217231839                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  207053478                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 202769112                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              126342                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11921387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            105044                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         126136                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     17654844                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      70301018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.884298                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.470635                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            19037620     27.08%     27.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6761577      9.62%     36.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8969030     12.76%     49.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6828618      9.71%     59.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8375980     11.91%     71.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6531249      9.29%     80.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6925728      9.85%     90.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             5100640      7.26%     97.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1770576      2.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        70301018                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.860472                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    16791017                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           798                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            676276                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           275954                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             21565159                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14448926                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83919643                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                         70886597                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     70886596000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 4325363                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             221079796                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 397871                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 24678261                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1442                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 36348                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             537995699                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              210721095                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           238340027                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  33452567                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                6744823                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 470689                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               7369262                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 17260183                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           2598999                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        313536622                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4876                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                289                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6102979                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            257                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    264372435                       # The number of ROB reads
system.cpu.rob.rob_writes                   416114038                       # The number of ROB writes
system.cpu.timesIdled                          105537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   134                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           78                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            78                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78636.977167                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78636.977167                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3388939168                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3388939168                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        43096                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          43096                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       397792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         397792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 110216.089804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110216.089804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90393.967955                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90393.967955                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         396723                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             396723                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    117821000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    117821000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     95908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     95908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1061                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1061                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        168890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            168890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 116114.200730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116114.200730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96371.102670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96371.102670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             80134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80134                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  10305832000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10305832000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.525525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.525525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           88756                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88756                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data          298                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              298                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8524795000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8524795000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.523761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.523761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        88458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88458                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        60188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         60188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 115711.952706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115711.952706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96260.602221                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96260.602221                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         33123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   3131744000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3131744000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.449674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.449674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        27065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          231                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          231                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2583057000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2583057000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.445836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.445836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        26834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        26834                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       397518                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       397518                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       397518                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           397518                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       217626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       217626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       217626                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           217626                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           397792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           229078                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               626870                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 110216.089804                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 116020.203590                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115967.122936                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90393.967955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96345.383895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96291.114110                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               396723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               113257                       # number of demand (read+write) hits
system.l2.demand_hits::total                   509980                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    117821000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13437576000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13555397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.002687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.505596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186466                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             115821                       # number of demand (read+write) misses
system.l2.demand_misses::total                 116890                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             529                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 537                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     95908000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11107852000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11203760000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.503287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        115292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            116353                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          397792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          229078                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              626870                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 110216.089804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 116020.203590                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115967.122936                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90393.967955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96345.383895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78636.977167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91519.540217                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              396723                       # number of overall hits
system.l2.overall_hits::.cpu.data              113257                       # number of overall hits
system.l2.overall_hits::total                  509980                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    117821000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13437576000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13555397000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.002687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.505596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186466                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1069                       # number of overall misses
system.l2.overall_misses::.cpu.data            115821                       # number of overall misses
system.l2.overall_misses::total                116890                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            529                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                537                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     95908000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11107852000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3388939168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14592699168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.503287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.254357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       115292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        43096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           159449                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            49721                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                   15                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               49744                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1132                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         156004                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          881                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.l2.tags.avg_refs                      8.088082                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 10179604                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      26.307367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        29.352569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3385.607803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   644.894807                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.826564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.157445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997598                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000488                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    160100                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  10179604                       # Number of tag accesses
system.l2.tags.tagsinuse                  4086.162546                       # Cycle average of tags in use
system.l2.tags.total_refs                     1294902                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       341                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              149068                       # number of writebacks
system.l2.writebacks::total                    149068                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     229776.04                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45476.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    149068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    115282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     43079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26726.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       143.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    143.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       134.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       957924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           957924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            957924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         104091442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     38893898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             143943264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134586121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           957924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        104091442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     38893898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            278529385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134586121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134586121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       175886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.241793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.846040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   100.037152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119617     68.01%     68.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40881     23.24%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8452      4.81%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4409      2.51%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1463      0.83%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          620      0.35%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          199      0.11%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           82      0.05%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          163      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175886                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               10203008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                10203648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9539392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              9540352                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        67904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          67904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7378688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      2757056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10203648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9540352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9540352                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       115292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        43079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38950.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44805.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47424.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        67904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7378048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2757056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 957924.400827485137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 104082413.549664601684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 38893897.514841876924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41326255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5165660895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   2042997255                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       149068                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  11267512.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      9539392                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 134572578.432176381350                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1679625569268                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         8655                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              461938                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140617                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         8655                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          115292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        43079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       149068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             149068                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    42.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             10078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9300                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000372830500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         8655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.419642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.594946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.804007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8641     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      0.14%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   94097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   37889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    159432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159432                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      159432                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 40.46                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    64499                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  797110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   70885907000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              7249984405                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   4260821905                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         8655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.221606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.172674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.315187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4235     48.93%     48.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              133      1.54%     50.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2928     33.83%     84.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              932     10.77%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              378      4.37%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               30      0.35%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   149068                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               149068                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     149068                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                45.67                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   68082                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           5804846940                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                633275160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     22057936950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            552.338043                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     58642250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2366000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     21492500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   9443716809                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10623945048                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  48372799393                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            122215200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                336570960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      3626505600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               576812040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5593224000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         14597580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            39153363720                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          57838008702                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              387282240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5906411250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                622608000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     21870326580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            551.623732                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     64064250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2364180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     73229250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   9575602068                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10847164089                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  47962356343                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            124328160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                330916410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      3676831680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               561461040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5588921520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         29871780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            39102728610                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          57611187661                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              390774420                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       473939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       473939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 473939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19744000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19744000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19744000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           912861914                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          855138997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              159432                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              70974                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       149068                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6007                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88458                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88458                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70974                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1193120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       686210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1879330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     50900992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28589056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               79490048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  70886596000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2482785000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1193389986                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         687465768                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   9540352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           848575                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001233                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035088                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 847529     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1046      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             848575                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       625591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1024                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1252461                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1024                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          221705                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            457980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       366694                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       397536                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17364                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            65701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           168890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          168890                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        397792                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        60188                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
