

================================================================
== Vitis HLS Report for 'decode_decision'
================================================================
* Date:           Sun May  7 10:30:19 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.613 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_decode_regular_fu_193  |decode_regular  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    279|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     311|    604|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    248|    -|
|Register         |        -|    -|     218|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     529|   1131|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+----+-----+-----+-----+
    |          Instance         |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+----------------+---------+----+-----+-----+-----+
    |grp_decode_regular_fu_193  |decode_regular  |        1|   0|  311|  604|    0|
    +---------------------------+----------------+---------+----+-----+-----+-----+
    |Total                      |                |        1|   0|  311|  604|    0|
    +---------------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln14_fu_231_p2     |         +|   0|  0|   14|           9|           2|
    |add_ln16_fu_279_p2     |         +|   0|  0|   15|           8|           2|
    |add_ln6_fu_284_p2      |         +|   0|  0|   39|          32|           1|
    |sub_ln229_fu_353_p2    |         -|   0|  0|   39|          32|          32|
    |icmp_ln1076_fu_347_p2  |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln13_fu_221_p2    |      icmp|   0|  0|   11|           8|           1|
    |retVal_23_fu_241_p2    |      lshr|   0|  0|  100|          32|          32|
    |or_ln1543_fu_320_p2    |        or|   0|  0|    9|           9|           9|
    |ret_9_fu_366_p3        |    select|   0|  0|   32|           1|          32|
    |xor_ln76_fu_359_p2     |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  279|         164|         145|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                           | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                  |  31|          6|    1|          6|
    |ap_phi_mux_binVal_1_phi_fu_178_p4                          |   9|          2|    1|          2|
    |ap_phi_mux_state_bstate_currIdx_1_phi_fu_148_p4            |   9|          2|   32|         64|
    |ap_phi_mux_state_bstate_held_aligned_word_1_phi_fu_168_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_bstate_n_bits_held_1_phi_fu_158_p4        |   9|          2|    8|         16|
    |ap_phi_mux_state_ivlOffset_1_phi_fu_187_p4                 |   9|          2|   32|         64|
    |ap_return_0                                                |   9|          2|   32|         64|
    |ap_return_1                                                |   9|          2|    8|         16|
    |ap_return_2                                                |   9|          2|    8|         16|
    |ap_return_3                                                |   9|          2|    1|          2|
    |ap_return_4                                                |   9|          2|   32|         64|
    |bStream_address0                                           |  14|          3|    3|          9|
    |bStream_ce0                                                |  14|          3|    1|          3|
    |baeState_0_constprop_o                                     |   9|          2|   32|         64|
    |baeState_0_constprop_o_ap_vld                              |   9|          2|    1|          2|
    |binVal_1_reg_175                                           |   9|          2|    1|          2|
    |state_bstate_currIdx_0_reg_107                             |   9|          2|   32|         64|
    |state_bstate_currIdx_1_reg_145                             |   9|          2|   32|         64|
    |state_bstate_held_aligned_word_0_reg_127                   |   9|          2|    8|         16|
    |state_bstate_held_aligned_word_1_reg_165                   |   9|          2|    8|         16|
    |state_bstate_n_bits_held_0_reg_116                         |   9|          2|    8|         16|
    |state_bstate_n_bits_held_1_reg_155                         |   9|          2|    8|         16|
    |state_ivlOffset_1_reg_184                                  |   9|          2|   32|         64|
    |val_reg_136                                                |   9|          2|    1|          2|
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                      | 248|         54|  330|        668|
    +-----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   5|   0|    5|          0|
    |ap_return_0_preg                          |  32|   0|   32|          0|
    |ap_return_1_preg                          |   8|   0|    8|          0|
    |ap_return_2_preg                          |   8|   0|    8|          0|
    |ap_return_3_preg                          |   1|   0|    1|          0|
    |ap_return_4_preg                          |  32|   0|   32|          0|
    |binVal_1_reg_175                          |   1|   0|    1|          0|
    |grp_decode_regular_fu_193_ap_start_reg    |   1|   0|    1|          0|
    |retVal_24_reg_438                         |   1|   0|    1|          0|
    |state_bstate_currIdx_0_reg_107            |  32|   0|   32|          0|
    |state_bstate_currIdx_1_reg_145            |  32|   0|   32|          0|
    |state_bstate_held_aligned_word_0_reg_127  |   8|   0|    8|          0|
    |state_bstate_held_aligned_word_1_reg_165  |   8|   0|    8|          0|
    |state_bstate_n_bits_held_0_reg_116        |   8|   0|    8|          0|
    |state_bstate_n_bits_held_1_reg_155        |   8|   0|    8|          0|
    |state_ivlOffset_1_reg_184                 |  32|   0|   32|          0|
    |val_reg_136                               |   1|   0|    9|          8|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 218|   0|  226|          8|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_return_0                    |  out|   32|  ap_ctrl_hs|       decode_decision|  return value|
|ap_return_1                    |  out|    8|  ap_ctrl_hs|       decode_decision|  return value|
|ap_return_2                    |  out|    8|  ap_ctrl_hs|       decode_decision|  return value|
|ap_return_3                    |  out|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_return_4                    |  out|   32|  ap_ctrl_hs|       decode_decision|  return value|
|mode_offset                    |   in|    1|     ap_none|           mode_offset|        scalar|
|p_read                         |   in|   32|     ap_none|                p_read|        scalar|
|p_read1                        |   in|   32|     ap_none|               p_read1|        scalar|
|p_read2                        |   in|    8|     ap_none|               p_read2|        scalar|
|p_read3                        |   in|    8|     ap_none|               p_read3|        scalar|
|bStream_address0               |  out|    3|   ap_memory|               bStream|         array|
|bStream_ce0                    |  out|    1|   ap_memory|               bStream|         array|
|bStream_q0                     |   in|    8|   ap_memory|               bStream|         array|
|ctxTables_address0             |  out|    9|   ap_memory|             ctxTables|         array|
|ctxTables_ce0                  |  out|    1|   ap_memory|             ctxTables|         array|
|ctxTables_we0                  |  out|    1|   ap_memory|             ctxTables|         array|
|ctxTables_d0                   |  out|    8|   ap_memory|             ctxTables|         array|
|ctxTables_q0                   |   in|    8|   ap_memory|             ctxTables|         array|
|baeState_0_constprop_i         |   in|   32|     ap_ovld|  baeState_0_constprop|       pointer|
|baeState_0_constprop_o         |  out|   32|     ap_ovld|  baeState_0_constprop|       pointer|
|baeState_0_constprop_o_ap_vld  |  out|    1|     ap_ovld|  baeState_0_constprop|       pointer|
+-------------------------------+-----+-----+------------+----------------------+--------------+

