
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.655386                       # Number of seconds simulated
sim_ticks                                1655385926500                       # Number of ticks simulated
final_tick                               1655385926500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1025427                       # Simulator instruction rate (inst/s)
host_op_rate                                  1892355                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1131651895                       # Simulator tick rate (ticks/s)
host_mem_usage                                2220484                       # Number of bytes of host memory used
host_seconds                                  1462.81                       # Real time elapsed on the host
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2768146271                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst         109054080                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         625525696                       # Number of bytes read from this memory
system.physmem.bytes_read::total            734579776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    109054080                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       109054080                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    589131840                       # Number of bytes written to this memory
system.physmem.bytes_written::total         589131840                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            1703970                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            9773839                       # Number of read requests responded to by this memory
system.physmem.num_reads::total              11477809                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         9205185                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              9205185                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             65878342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            377873030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               443751372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        65878342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           65878342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         355887911                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              355887911                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         355887911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            65878342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           377873030                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              799639283                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                  193                       # Number of system calls
system.cpu.numCycles                       3310771854                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                  1500000001                       # Number of instructions committed
system.cpu.committedOps                    2768146271                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            2763602687                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  35411                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts    282296284                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   2763602687                       # number of integer instructions
system.cpu.num_fp_insts                         35411                       # number of float instructions
system.cpu.num_int_register_reads          6601709932                       # number of times the integer registers were read
system.cpu.num_int_register_writes         3273489447                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                59851                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               29172                       # number of times the floating registers were written
system.cpu.num_mem_refs                     547288439                       # number of memory refs
system.cpu.num_load_insts                   345939234                       # Number of load instructions
system.cpu.num_store_insts                  201349205                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3310771854                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                1703460                       # number of replacements
system.cpu.icache.tagsinuse                504.416369                       # Cycle average of tags in use
system.cpu.icache.total_refs               2040921614                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                1703970                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                1197.745039                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     504.416369                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.985188                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.985188                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst   2040921614                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2040921614                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    2040921614                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2040921614                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   2040921614                       # number of overall hits
system.cpu.icache.overall_hits::total      2040921614                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1703970                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1703970                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1703970                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1703970                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1703970                       # number of overall misses
system.cpu.icache.overall_misses::total       1703970                       # number of overall misses
system.cpu.icache.ReadReq_accesses::cpu.inst   2042625584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2042625584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   2042625584                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2042625584                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   2042625584                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2042625584                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000834                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000834                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000834                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000834                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000834                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000834                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                9772815                       # number of replacements
system.cpu.dcache.tagsinuse               1023.954891                       # Cycle average of tags in use
system.cpu.dcache.total_refs                537514619                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                9773839                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  54.995240                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle              438656000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1023.954891                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999956                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999956                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data    344944627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       344944627                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    192569992                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      192569992                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     537514619                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        537514619                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    537514619                       # number of overall hits
system.cpu.dcache.overall_hits::total       537514619                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       994616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        994616                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8779223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8779223                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9773839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9773839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9773839                       # number of overall misses
system.cpu.dcache.overall_misses::total       9773839                       # number of overall misses
system.cpu.dcache.ReadReq_accesses::cpu.data    345939243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    345939243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    201349215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    201349215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    547288458                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    547288458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    547288458                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    547288458                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002875                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002875                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.043602                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043602                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.017859                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017859                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.017859                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017859                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      9205185                       # number of writebacks
system.cpu.dcache.writebacks::total           9205185                       # number of writebacks
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
