INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sim_1/new/X7segb_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'X7segb_tb'
