# system info flab5_tb on 2020.03.08.21:25:43
system_info:
name,value
DEVICE,EP2C5Q208C8
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1583691927
#
#
# Files generated for flab5_tb on 2020.03.08.21:25:43
files:
filepath,kind,attributes,module,is_top
flab5/testbench/flab5_tb/simulation/flab5_tb.v,VERILOG,,flab5_tb,true
flab5/testbench/flab5_tb/simulation/submodules/flab5.v,VERILOG,,flab5,false
flab5/testbench/flab5_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
flab5/testbench/flab5_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
flab5/testbench/flab5_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
flab5/testbench/flab5_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
flab5/testbench/flab5_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
flab5/testbench/flab5_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_onchip_memory2_0.hex,HEX,,flab5_onchip_memory2_0,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_onchip_memory2_0.v,VERILOG,,flab5_onchip_memory2_0,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0.do,OTHER,,flab5_nios2_qsys_0,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0.v,VERILOG,,flab5_nios2_qsys_0,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_a.dat,DAT,,flab5_nios2_qsys_0,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_a.hex,HEX,,flab5_nios2_qsys_0,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_a.mif,MIF,,flab5_nios2_qsys_0,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_b.dat,DAT,,flab5_nios2_qsys_0,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_b.hex,HEX,,flab5_nios2_qsys_0,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_b.mif,MIF,,flab5_nios2_qsys_0,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_test_bench.v,VERILOG,,flab5_nios2_qsys_0,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_pio_0.v,VERILOG,,flab5_pio_0,false
flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
flab5/testbench/flab5_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_addr_router.sv,SYSTEM_VERILOG,,flab5_addr_router,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_id_router.sv,SYSTEM_VERILOG,,flab5_id_router,false
flab5/testbench/flab5_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
flab5/testbench/flab5_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_cmd_xbar_demux.sv,SYSTEM_VERILOG,,flab5_cmd_xbar_demux,false
flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,flab5_cmd_xbar_mux,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_cmd_xbar_mux.sv,SYSTEM_VERILOG,,flab5_cmd_xbar_mux,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_rsp_xbar_demux.sv,SYSTEM_VERILOG,,flab5_rsp_xbar_demux,false
flab5/testbench/flab5_tb/simulation/submodules/flab5_irq_mapper.sv,SYSTEM_VERILOG,,flab5_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
flab5_tb.flab5_inst,flab5
flab5_tb.flab5_inst.onchip_memory2_0,flab5_onchip_memory2_0
flab5_tb.flab5_inst.nios2_qsys_0,flab5_nios2_qsys_0
flab5_tb.flab5_inst.pio_0,flab5_pio_0
flab5_tb.flab5_inst.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
flab5_tb.flab5_inst.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
flab5_tb.flab5_inst.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
flab5_tb.flab5_inst.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
flab5_tb.flab5_inst.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
flab5_tb.flab5_inst.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
flab5_tb.flab5_inst.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
flab5_tb.flab5_inst.addr_router,flab5_addr_router
flab5_tb.flab5_inst.addr_router_001,flab5_addr_router
flab5_tb.flab5_inst.id_router,flab5_id_router
flab5_tb.flab5_inst.rst_controller,altera_reset_controller
flab5_tb.flab5_inst.cmd_xbar_demux,flab5_cmd_xbar_demux
flab5_tb.flab5_inst.cmd_xbar_demux_001,flab5_cmd_xbar_demux
flab5_tb.flab5_inst.cmd_xbar_mux,flab5_cmd_xbar_mux
flab5_tb.flab5_inst.rsp_xbar_demux,flab5_rsp_xbar_demux
flab5_tb.flab5_inst.irq_mapper,flab5_irq_mapper
flab5_tb.flab5_inst_clk_bfm,altera_avalon_clock_source
flab5_tb.flab5_inst_reset_bfm,altera_avalon_reset_source
flab5_tb.flab5_inst_out_data_bfm,altera_conduit_bfm
