============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:54:57 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (611 ps) Setup Check with Pin regFile/mem_reg[23][15]/CK->D
          Group: I2C
     Startpoint: (F) read_data_2[15]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[23][15]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     108                  
       Uncertainty:-     200                  
     Required Time:=    2192                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-    1381                  
             Slack:=     611                  

#-----------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_2[15]           -       -     F     (arrival)      1  2.3    34     8     208 
  dspMemoryLogic/g1410/Y    -       A->Y  R     NAND2X2        1  1.8    40    42     250 
  dspMemoryLogic/g1383/Y    -       B->Y  R     AND2X1         1  2.4    65   159     409 
  dspMemoryLogic/g3/Y       -       B0->Y F     OAI2BB1X2      1  1.8    91   103     512 
  dspMemoryLogic/g1733/Y    -       B0->Y F     AO21X1         1  2.3    75   166     678 
  regFile/g10583/Y          -       B->Y  R     NAND2X2        1  1.8    46    60     738 
  regFile/g20950/Y          -       C->Y  R     AND3X1         1  2.4    74   227     964 
  regFile/g10127/Y          -       B->Y  F     NAND2X2        1  1.8    90    94    1058 
  regFile/g10087/Y          -       B->Y  F     OR2X1          1  1.8    61   148    1206 
  regFile/g20934/Y          -       C->Y  F     OR3X1          1  2.7    90   199    1404 
  regFile/drc_bufs10985/Y   -       A->Y  R     INVX3          4  8.8    79    85    1489 
  regFile/drc_bufs10984/Y   -       A->Y  F     INVX3          8  8.9    95    91    1581 
  regFile/mem_reg[23][15]/D -       -     F     DFFRX2         8    -     -     0    1581 
#-----------------------------------------------------------------------------------------

