{"vcs1":{"timestamp_begin":1677540290.983475015, "rt":0.34, "ut":0.15, "st":0.08}}
{"vcselab":{"timestamp_begin":1677540291.384776463, "rt":0.42, "ut":0.26, "st":0.09}}
{"link":{"timestamp_begin":1677540291.851137665, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677540290.685958513}
{"VCS_COMP_START_TIME": 1677540290.685958513}
{"VCS_COMP_END_TIME": 1677540292.119852305}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 337108}}
{"stitch_vcselab": {"peak_mem": 238980}}
