$date
	Mon Sep 23 22:12:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fulladder $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 1 ( t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1$
#20
1"
0!
1(
1%
0$
1#
#30
1!
1&
1'
1$
#40
0!
0'
0(
0%
#50
1(
0&
1%
0$
#60
