<profile>

<section name = "Vivado HLS Report for 'iiccomm3'" level="0">
<item name = "Date">Wed Aug  8 15:38:22 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">iiccomm3</item>
<item name = "Solution">iiccomm3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">3.50</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">38, 38, 38, 38, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 8</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 1004, 1388</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 312</column>
<column name="Register">-, -, 149, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="iiccomm3_AXILiteS_s_axi_U">iiccomm3_AXILiteS_s_axi, 0, 0, 492, 808</column>
<column name="iiccomm3_iic_V_m_axi_U">iiccomm3_iic_V_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state10_io">or, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">177, 40, 1, 40</column>
<column name="ap_sig_ioackin_iic_V_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_iic_V_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_iic_V_WREADY">9, 2, 1, 2</column>
<column name="iic_V_ARADDR">21, 4, 32, 128</column>
<column name="iic_V_AWADDR">21, 4, 32, 128</column>
<column name="iic_V_WDATA">21, 4, 32, 128</column>
<column name="iic_V_blk_n_AR">9, 2, 1, 2</column>
<column name="iic_V_blk_n_AW">9, 2, 1, 2</column>
<column name="iic_V_blk_n_B">9, 2, 1, 2</column>
<column name="iic_V_blk_n_R">9, 2, 1, 2</column>
<column name="iic_V_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">39, 0, 39, 0</column>
<column name="ap_reg_ioackin_ctrl_reg_outValue_V_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_empty_pirq_outValue_V_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_full_pirq_outValue_V_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_iic_V_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_iic_V_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_iic_V_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_length1_V_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_stat_reg_outValue1_V_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_stat_reg_outValue2_V_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_stat_reg_outValue3_V_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_stat_reg_outValue4_V_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_tx_fifo_outValue1_V_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_tx_fifo_outValue2_V_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_tx_fifo_outValue3_V_dummy_ack">1, 0, 1, 0</column>
<column name="iic_V_addr_2_read_reg_312">32, 0, 32, 0</column>
<column name="iic_V_addr_4_read_reg_332">32, 0, 32, 0</column>
<column name="iic_V_addr_read_reg_295">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, iiccomm3, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, iiccomm3, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, iiccomm3, return value</column>
<column name="m_axi_iic_V_AWVALID">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWREADY">in, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWADDR">out, 32, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWID">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWLEN">out, 8, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWSIZE">out, 3, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWBURST">out, 2, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWLOCK">out, 2, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWCACHE">out, 4, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWPROT">out, 3, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWQOS">out, 4, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWREGION">out, 4, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_AWUSER">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_WVALID">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_WREADY">in, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_WDATA">out, 32, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_WSTRB">out, 4, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_WLAST">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_WID">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_WUSER">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARVALID">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARREADY">in, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARADDR">out, 32, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARID">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARLEN">out, 8, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARSIZE">out, 3, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARBURST">out, 2, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARLOCK">out, 2, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARCACHE">out, 4, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARPROT">out, 3, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARQOS">out, 4, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARREGION">out, 4, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_ARUSER">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_RVALID">in, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_RREADY">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_RDATA">in, 32, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_RLAST">in, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_RID">in, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_RUSER">in, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_RRESP">in, 2, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_BVALID">in, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_BREADY">out, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_BRESP">in, 2, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_BID">in, 1, m_axi, iic_V, pointer</column>
<column name="m_axi_iic_V_BUSER">in, 1, m_axi, iic_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.50</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'iic_V_addr'">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'iic_V_load_req', iiccomm3.cpp:75">readreq, 3.50, 3.50, -, -, -, m_axi, request, &apos;iic_V&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
