// Seed: 3834885842
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply1 id_3
);
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    output supply0 id_2,
    input wand void id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input wor id_13,
    input uwire id_14,
    input supply1 id_15
);
  always id_0 <= 1;
  module_0(
      id_6, id_10, id_2, id_5
  );
  wire id_17;
  wor  id_18 = 1'b0, id_19;
endmodule
