
usb_to_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c64c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800c7d4  0800c7d4  0000d7d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc98  0800cc98  0000e1c0  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc98  0800cc98  0000dc98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cca0  0800cca0  0000e1c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cca0  0800cca0  0000dca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cca4  0800cca4  0000dca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001c0  20000000  0800cca8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1c0  2**0
                  CONTENTS
 10 .bss          0000235c  200001c0  200001c0  0000e1c0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000251c  2000251c  0000e1c0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a4e3  00000000  00000000  0000e1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000042cd  00000000  00000000  000286d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001670  00000000  00000000  0002c9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000113c  00000000  00000000  0002e010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024b3e  00000000  00000000  0002f14c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d871  00000000  00000000  00053c8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cffe2  00000000  00000000  000714fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001414dd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005cc0  00000000  00000000  00141520  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  001471e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001c0 	.word	0x200001c0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c7bc 	.word	0x0800c7bc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001c4 	.word	0x200001c4
 80001c4:	0800c7bc 	.word	0x0800c7bc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <Init_Timer_chanal>:
void Set_Direction_OX(uint8_t status);
void Set_Direction_OY(uint8_t status);
void Set_Direction_OZ(uint8_t status);
static MC_Axis_t Rotbot_axis[NUM_AXIT_ROBOT];
void Init_Timer_chanal(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	/* 1. Reset Counter */
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80004bc:	4b18      	ldr	r3, [pc, #96]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	2200      	movs	r2, #0
 80004c2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 80004c4:	4b17      	ldr	r3, [pc, #92]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	2200      	movs	r2, #0
 80004ca:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 80004cc:	4b16      	ldr	r3, [pc, #88]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2200      	movs	r2, #0
 80004d2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 80004d4:	4b15      	ldr	r3, [pc, #84]	@ (800052c <Init_Timer_chanal+0x74>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2200      	movs	r2, #0
 80004da:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80004dc:	4b14      	ldr	r3, [pc, #80]	@ (8000530 <Init_Timer_chanal+0x78>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80004e4:	4b13      	ldr	r3, [pc, #76]	@ (8000534 <Init_Timer_chanal+0x7c>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 80004ec:	2100      	movs	r1, #0
 80004ee:	480c      	ldr	r0, [pc, #48]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004f0:	f005 f974 	bl	80057dc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_1);
 80004f4:	2100      	movs	r1, #0
 80004f6:	480d      	ldr	r0, [pc, #52]	@ (800052c <Init_Timer_chanal+0x74>)
 80004f8:	f005 f970 	bl	80057dc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 80004fc:	2104      	movs	r1, #4
 80004fe:	480d      	ldr	r0, [pc, #52]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000500:	f005 f96c 	bl	80057dc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8000504:	2108      	movs	r1, #8
 8000506:	4807      	ldr	r0, [pc, #28]	@ (8000524 <Init_Timer_chanal+0x6c>)
 8000508:	f005 f968 	bl	80057dc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800050c:	2100      	movs	r1, #0
 800050e:	4806      	ldr	r0, [pc, #24]	@ (8000528 <Init_Timer_chanal+0x70>)
 8000510:	f005 f964 	bl	80057dc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000514:	2100      	movs	r1, #0
 8000516:	4806      	ldr	r0, [pc, #24]	@ (8000530 <Init_Timer_chanal+0x78>)
 8000518:	f005 f960 	bl	80057dc <HAL_TIM_PWM_Stop>
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	200003f0 	.word	0x200003f0
 8000524:	200004c8 	.word	0x200004c8
 8000528:	200003a8 	.word	0x200003a8
 800052c:	20000438 	.word	0x20000438
 8000530:	20000318 	.word	0x20000318
 8000534:	20000360 	.word	0x20000360

08000538 <Robot_Init>:
void Robot_Init(void)
{
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
	// TRỤC X
	Rotbot_axis[AXIT_X_ROBOT].htim= &htim1;
 800053e:	4b66      	ldr	r3, [pc, #408]	@ (80006d8 <Robot_Init+0x1a0>)
 8000540:	4a66      	ldr	r2, [pc, #408]	@ (80006dc <Robot_Init+0x1a4>)
 8000542:	601a      	str	r2, [r3, #0]
	Rotbot_axis[AXIT_X_ROBOT].htim_counter= &htim2;
 8000544:	4b64      	ldr	r3, [pc, #400]	@ (80006d8 <Robot_Init+0x1a0>)
 8000546:	4a66      	ldr	r2, [pc, #408]	@ (80006e0 <Robot_Init+0x1a8>)
 8000548:	605a      	str	r2, [r3, #4]
	Rotbot_axis[AXIT_X_ROBOT].channel=TIM_CHANNEL_1;
 800054a:	4b63      	ldr	r3, [pc, #396]	@ (80006d8 <Robot_Init+0x1a0>)
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]
	Rotbot_axis[AXIT_X_ROBOT].channel_counter=TIM_CHANNEL_2;
 8000550:	4b61      	ldr	r3, [pc, #388]	@ (80006d8 <Robot_Init+0x1a0>)
 8000552:	2204      	movs	r2, #4
 8000554:	60da      	str	r2, [r3, #12]
	Rotbot_axis[AXIT_X_ROBOT].Set_Direction_Pin=Set_Direction_OX;
 8000556:	4b60      	ldr	r3, [pc, #384]	@ (80006d8 <Robot_Init+0x1a0>)
 8000558:	4a62      	ldr	r2, [pc, #392]	@ (80006e4 <Robot_Init+0x1ac>)
 800055a:	611a      	str	r2, [r3, #16]
	Rotbot_axis[AXIT_X_ROBOT].max_axis=55000U;
 800055c:	4b5e      	ldr	r3, [pc, #376]	@ (80006d8 <Robot_Init+0x1a0>)
 800055e:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 8000562:	645a      	str	r2, [r3, #68]	@ 0x44
	// TRỤC Y
	Rotbot_axis[AXIT_Y_ROBOT].htim= &htim3;
 8000564:	4b5c      	ldr	r3, [pc, #368]	@ (80006d8 <Robot_Init+0x1a0>)
 8000566:	4a60      	ldr	r2, [pc, #384]	@ (80006e8 <Robot_Init+0x1b0>)
 8000568:	649a      	str	r2, [r3, #72]	@ 0x48
	Rotbot_axis[AXIT_Y_ROBOT].htim_counter= &htim5;
 800056a:	4b5b      	ldr	r3, [pc, #364]	@ (80006d8 <Robot_Init+0x1a0>)
 800056c:	4a5f      	ldr	r2, [pc, #380]	@ (80006ec <Robot_Init+0x1b4>)
 800056e:	64da      	str	r2, [r3, #76]	@ 0x4c
	Rotbot_axis[AXIT_Y_ROBOT].channel=TIM_CHANNEL_1;
 8000570:	4b59      	ldr	r3, [pc, #356]	@ (80006d8 <Robot_Init+0x1a0>)
 8000572:	2200      	movs	r2, #0
 8000574:	651a      	str	r2, [r3, #80]	@ 0x50
	Rotbot_axis[AXIT_Y_ROBOT].channel_counter=TIM_CHANNEL_1;
 8000576:	4b58      	ldr	r3, [pc, #352]	@ (80006d8 <Robot_Init+0x1a0>)
 8000578:	2200      	movs	r2, #0
 800057a:	655a      	str	r2, [r3, #84]	@ 0x54
	Rotbot_axis[AXIT_Y_ROBOT].Set_Direction_Pin=Set_Direction_OY;
 800057c:	4b56      	ldr	r3, [pc, #344]	@ (80006d8 <Robot_Init+0x1a0>)
 800057e:	4a5c      	ldr	r2, [pc, #368]	@ (80006f0 <Robot_Init+0x1b8>)
 8000580:	659a      	str	r2, [r3, #88]	@ 0x58
	Rotbot_axis[AXIT_Y_ROBOT].max_axis=28000U;
 8000582:	4b55      	ldr	r3, [pc, #340]	@ (80006d8 <Robot_Init+0x1a0>)
 8000584:	f646 5260 	movw	r2, #28000	@ 0x6d60
 8000588:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	// TRỤC Z
	Rotbot_axis[AXIT_Z_ROBOT].htim= &htim8;
 800058c:	4b52      	ldr	r3, [pc, #328]	@ (80006d8 <Robot_Init+0x1a0>)
 800058e:	4a59      	ldr	r2, [pc, #356]	@ (80006f4 <Robot_Init+0x1bc>)
 8000590:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	Rotbot_axis[AXIT_Z_ROBOT].htim_counter= &htim4;
 8000594:	4b50      	ldr	r3, [pc, #320]	@ (80006d8 <Robot_Init+0x1a0>)
 8000596:	4a58      	ldr	r2, [pc, #352]	@ (80006f8 <Robot_Init+0x1c0>)
 8000598:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	Rotbot_axis[AXIT_Z_ROBOT].channel=TIM_CHANNEL_3;
 800059c:	4b4e      	ldr	r3, [pc, #312]	@ (80006d8 <Robot_Init+0x1a0>)
 800059e:	2208      	movs	r2, #8
 80005a0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	Rotbot_axis[AXIT_Z_ROBOT].channel_counter=TIM_CHANNEL_1;
 80005a4:	4b4c      	ldr	r3, [pc, #304]	@ (80006d8 <Robot_Init+0x1a0>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	Rotbot_axis[AXIT_Z_ROBOT].Set_Direction_Pin=Set_Direction_OZ;
 80005ac:	4b4a      	ldr	r3, [pc, #296]	@ (80006d8 <Robot_Init+0x1a0>)
 80005ae:	4a53      	ldr	r2, [pc, #332]	@ (80006fc <Robot_Init+0x1c4>)
 80005b0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	Rotbot_axis[AXIT_Z_ROBOT].max_axis=15000U;
 80005b4:	4b48      	ldr	r3, [pc, #288]	@ (80006d8 <Robot_Init+0x1a0>)
 80005b6:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80005ba:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 80005be:	2300      	movs	r3, #0
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	e07e      	b.n	80006c2 <Robot_Init+0x18a>
	{
		Rotbot_axis[i].current_pos =0x00U;
 80005c4:	4944      	ldr	r1, [pc, #272]	@ (80006d8 <Robot_Init+0x1a0>)
 80005c6:	687a      	ldr	r2, [r7, #4]
 80005c8:	4613      	mov	r3, r2
 80005ca:	00db      	lsls	r3, r3, #3
 80005cc:	4413      	add	r3, r2
 80005ce:	00db      	lsls	r3, r3, #3
 80005d0:	440b      	add	r3, r1
 80005d2:	3314      	adds	r3, #20
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_pos =0x00U;
 80005d8:	493f      	ldr	r1, [pc, #252]	@ (80006d8 <Robot_Init+0x1a0>)
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	4613      	mov	r3, r2
 80005de:	00db      	lsls	r3, r3, #3
 80005e0:	4413      	add	r3, r2
 80005e2:	00db      	lsls	r3, r3, #3
 80005e4:	440b      	add	r3, r1
 80005e6:	3318      	adds	r3, #24
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].current_speed=SET_SPEED_1000HZ;
 80005ec:	493a      	ldr	r1, [pc, #232]	@ (80006d8 <Robot_Init+0x1a0>)
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	4613      	mov	r3, r2
 80005f2:	00db      	lsls	r3, r3, #3
 80005f4:	4413      	add	r3, r2
 80005f6:	00db      	lsls	r3, r3, #3
 80005f8:	440b      	add	r3, r1
 80005fa:	3324      	adds	r3, #36	@ 0x24
 80005fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000600:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_speed=0X00U;
 8000602:	4935      	ldr	r1, [pc, #212]	@ (80006d8 <Robot_Init+0x1a0>)
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	4613      	mov	r3, r2
 8000608:	00db      	lsls	r3, r3, #3
 800060a:	4413      	add	r3, r2
 800060c:	00db      	lsls	r3, r3, #3
 800060e:	440b      	add	r3, r1
 8000610:	3328      	adds	r3, #40	@ 0x28
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].accel =0X00U;
 8000616:	4930      	ldr	r1, [pc, #192]	@ (80006d8 <Robot_Init+0x1a0>)
 8000618:	687a      	ldr	r2, [r7, #4]
 800061a:	4613      	mov	r3, r2
 800061c:	00db      	lsls	r3, r3, #3
 800061e:	4413      	add	r3, r2
 8000620:	00db      	lsls	r3, r3, #3
 8000622:	440b      	add	r3, r1
 8000624:	332c      	adds	r3, #44	@ 0x2c
 8000626:	f04f 0200 	mov.w	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].state =STANDSTILL;
 800062c:	492a      	ldr	r1, [pc, #168]	@ (80006d8 <Robot_Init+0x1a0>)
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	4613      	mov	r3, r2
 8000632:	00db      	lsls	r3, r3, #3
 8000634:	4413      	add	r3, r2
 8000636:	00db      	lsls	r3, r3, #3
 8000638:	440b      	add	r3, r1
 800063a:	3331      	adds	r3, #49	@ 0x31
 800063c:	2200      	movs	r2, #0
 800063e:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].ramp_time=0x00U;
 8000640:	4925      	ldr	r1, [pc, #148]	@ (80006d8 <Robot_Init+0x1a0>)
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	4613      	mov	r3, r2
 8000646:	00db      	lsls	r3, r3, #3
 8000648:	4413      	add	r3, r2
 800064a:	00db      	lsls	r3, r3, #3
 800064c:	440b      	add	r3, r1
 800064e:	3334      	adds	r3, #52	@ 0x34
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].counter_pos=0x00U;
 8000654:	4920      	ldr	r1, [pc, #128]	@ (80006d8 <Robot_Init+0x1a0>)
 8000656:	687a      	ldr	r2, [r7, #4]
 8000658:	4613      	mov	r3, r2
 800065a:	00db      	lsls	r3, r3, #3
 800065c:	4413      	add	r3, r2
 800065e:	00db      	lsls	r3, r3, #3
 8000660:	440b      	add	r3, r1
 8000662:	3320      	adds	r3, #32
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].direction=0x00U;
 8000668:	491b      	ldr	r1, [pc, #108]	@ (80006d8 <Robot_Init+0x1a0>)
 800066a:	687a      	ldr	r2, [r7, #4]
 800066c:	4613      	mov	r3, r2
 800066e:	00db      	lsls	r3, r3, #3
 8000670:	4413      	add	r3, r2
 8000672:	00db      	lsls	r3, r3, #3
 8000674:	440b      	add	r3, r1
 8000676:	3330      	adds	r3, #48	@ 0x30
 8000678:	2200      	movs	r2, #0
 800067a:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].indexaxis=i;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	b2d8      	uxtb	r0, r3
 8000680:	4915      	ldr	r1, [pc, #84]	@ (80006d8 <Robot_Init+0x1a0>)
 8000682:	687a      	ldr	r2, [r7, #4]
 8000684:	4613      	mov	r3, r2
 8000686:	00db      	lsls	r3, r3, #3
 8000688:	4413      	add	r3, r2
 800068a:	00db      	lsls	r3, r3, #3
 800068c:	440b      	add	r3, r1
 800068e:	3340      	adds	r3, #64	@ 0x40
 8000690:	4602      	mov	r2, r0
 8000692:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].fulse_stop=0x00U;
 8000694:	4910      	ldr	r1, [pc, #64]	@ (80006d8 <Robot_Init+0x1a0>)
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	4613      	mov	r3, r2
 800069a:	00db      	lsls	r3, r3, #3
 800069c:	4413      	add	r3, r2
 800069e:	00db      	lsls	r3, r3, #3
 80006a0:	440b      	add	r3, r1
 80006a2:	3338      	adds	r3, #56	@ 0x38
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].offset=0x00U;
 80006a8:	490b      	ldr	r1, [pc, #44]	@ (80006d8 <Robot_Init+0x1a0>)
 80006aa:	687a      	ldr	r2, [r7, #4]
 80006ac:	4613      	mov	r3, r2
 80006ae:	00db      	lsls	r3, r3, #3
 80006b0:	4413      	add	r3, r2
 80006b2:	00db      	lsls	r3, r3, #3
 80006b4:	440b      	add	r3, r1
 80006b6:	3332      	adds	r3, #50	@ 0x32
 80006b8:	2200      	movs	r2, #0
 80006ba:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	3301      	adds	r3, #1
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	2b02      	cmp	r3, #2
 80006c6:	f77f af7d 	ble.w	80005c4 <Robot_Init+0x8c>
	}
}
 80006ca:	bf00      	nop
 80006cc:	bf00      	nop
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	200001dc 	.word	0x200001dc
 80006dc:	20000318 	.word	0x20000318
 80006e0:	20000360 	.word	0x20000360
 80006e4:	08000ea5 	.word	0x08000ea5
 80006e8:	200003a8 	.word	0x200003a8
 80006ec:	20000438 	.word	0x20000438
 80006f0:	08000ec9 	.word	0x08000ec9
 80006f4:	200004c8 	.word	0x200004c8
 80006f8:	200003f0 	.word	0x200003f0
 80006fc:	08000eed 	.word	0x08000eed

08000700 <MC_MoveAbsolute>:
// uint32_t speed Vận tốc mục tiêu, đơn vị tần số ( số xung / giây)
// uint16_t accel (Gia tốc - Acceleration) Độ dốc của quá trình tăng tốc và giảm tốc.Tham số này sẽ quyết định việc bạn thay đổi giá trị ARR nhanh hay chậm trong ngắt 1ms để đạt tới speed.
//QUAN TRỌNG: Ép cập nhật giá trị từ vùng đệm vào thanh ghi thực thi
//axis->htim->Instance->EGR = TIM_EGR_UG;
void MC_MoveAbsolute(MC_Axis_t* axis, int32_t pos, uint32_t speed)// mục đích Kích hoạt di chuyển đến vị trí tuyệt đối
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
 8000706:	60f8      	str	r0, [r7, #12]
 8000708:	60b9      	str	r1, [r7, #8]
 800070a:	607a      	str	r2, [r7, #4]
// 1. Kiểm tra nếu trục đang bận hoặc có lỗi thì không nhận lệnh mới (Tùy logic)
	if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000712:	2b07      	cmp	r3, #7
 8000714:	f000 80e4 	beq.w	80008e0 <MC_MoveAbsolute+0x1e0>
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800071e:	2b01      	cmp	r3, #1
 8000720:	f000 80de 	beq.w	80008e0 <MC_MoveAbsolute+0x1e0>

	// 2. Gán các tham số mục tiêu
	if(pos >= axis->max_axis) pos=axis->max_axis;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000728:	68ba      	ldr	r2, [r7, #8]
 800072a:	429a      	cmp	r2, r3
 800072c:	db02      	blt.n	8000734 <MC_MoveAbsolute+0x34>
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000732:	60bb      	str	r3, [r7, #8]
	if(pos <= 0x00U) pos=0X00u;
 8000734:	68bb      	ldr	r3, [r7, #8]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d101      	bne.n	800073e <MC_MoveAbsolute+0x3e>
 800073a:	2300      	movs	r3, #0
 800073c:	60bb      	str	r3, [r7, #8]
	axis->target_pos = pos;
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	68ba      	ldr	r2, [r7, #8]
 8000742:	619a      	str	r2, [r3, #24]
	axis->target_speed = speed;
 8000744:	687a      	ldr	r2, [r7, #4]
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28
	axis->accel = jerk_table[(speed/(uint32_t)1000)-1] ;// speed là 1k đến 50k
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4a67      	ldr	r2, [pc, #412]	@ (80008ec <MC_MoveAbsolute+0x1ec>)
 800074e:	fba2 2303 	umull	r2, r3, r2, r3
 8000752:	099b      	lsrs	r3, r3, #6
 8000754:	3b01      	subs	r3, #1
 8000756:	4a66      	ldr	r2, [pc, #408]	@ (80008f0 <MC_MoveAbsolute+0x1f0>)
 8000758:	009b      	lsls	r3, r3, #2
 800075a:	4413      	add	r3, r2
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	62da      	str	r2, [r3, #44]	@ 0x2c
	// 3. Xác định hướng di chuyển
	if (axis->target_pos > axis->current_pos) {
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	699a      	ldr	r2, [r3, #24]
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	695b      	ldr	r3, [r3, #20]
 800076a:	429a      	cmp	r2, r3
 800076c:	dd04      	ble.n	8000778 <MC_MoveAbsolute+0x78>
		axis->direction = 0x00; // Chạy tiến
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	2200      	movs	r2, #0
 8000772:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8000776:	e00a      	b.n	800078e <MC_MoveAbsolute+0x8e>
	} else if (axis->target_pos < axis->current_pos) {
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	699a      	ldr	r2, [r3, #24]
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	695b      	ldr	r3, [r3, #20]
 8000780:	429a      	cmp	r2, r3
 8000782:	f280 80af 	bge.w	80008e4 <MC_MoveAbsolute+0x1e4>
		axis->direction = 0x01; // Chạy lùi
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	2201      	movs	r2, #1
 800078a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	} else
	{
		return; // Đã ở đúng vị trí
	}
	axis->delta_pos = axis->target_pos > axis->current_pos ? (axis->target_pos - axis->current_pos):(axis->current_pos - axis->target_pos);
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	699a      	ldr	r2, [r3, #24]
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	695b      	ldr	r3, [r3, #20]
 8000796:	429a      	cmp	r2, r3
 8000798:	dd05      	ble.n	80007a6 <MC_MoveAbsolute+0xa6>
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	699a      	ldr	r2, [r3, #24]
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	1ad3      	subs	r3, r2, r3
 80007a4:	e004      	b.n	80007b0 <MC_MoveAbsolute+0xb0>
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	695a      	ldr	r2, [r3, #20]
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	699b      	ldr	r3, [r3, #24]
 80007ae:	1ad3      	subs	r3, r2, r3
 80007b0:	68fa      	ldr	r2, [r7, #12]
 80007b2:	61d3      	str	r3, [r2, #28]
	// 4. Chuyển trạng thái sang Tăng tốc để bộ Handler bắt đầu làm việc
	axis->state = START_RUN;
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	2201      	movs	r2, #1
 80007b8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	axis->busy = 0x01U;
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	2201      	movs	r2, #1
 80007c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	axis->done = 0x00U;
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	2200      	movs	r2, #0
 80007c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	// RESET BỘ ĐẾM COUNTER CỦA TIMER PHÁT XUNG VÀ TIMER ĐẾM XUNG
	__HAL_TIM_SET_COUNTER(axis->htim, 0);
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	2200      	movs	r2, #0
 80007d4:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(axis->htim_counter, 0);
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	685b      	ldr	r3, [r3, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2200      	movs	r2, #0
 80007de:	625a      	str	r2, [r3, #36]	@ 0x24
    //  Chọn hướng đi cho chân DIR
	axis->Set_Direction_Pin(axis->direction);
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	691b      	ldr	r3, [r3, #16]
 80007e4:	68fa      	ldr	r2, [r7, #12]
 80007e6:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 80007ea:	4610      	mov	r0, r2
 80007ec:	4798      	blx	r3
//	 SET SỐ XUNG CẦN ĐẾM CỦA TIMER ĐẾN XUNG ĐỂ DỪNG XUNG CỦA TIMER PHÁT XUNG
    __HAL_TIM_SET_AUTORELOAD(axis->htim_counter, axis->delta_pos);
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	69da      	ldr	r2, [r3, #28]
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	685b      	ldr	r3, [r3, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	69da      	ldr	r2, [r3, #28]
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim_counter, axis->channel_counter, axis->delta_pos);
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	68db      	ldr	r3, [r3, #12]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d106      	bne.n	800081a <MC_MoveAbsolute+0x11a>
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	69da      	ldr	r2, [r3, #28]
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	685b      	ldr	r3, [r3, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	635a      	str	r2, [r3, #52]	@ 0x34
 8000818:	e01e      	b.n	8000858 <MC_MoveAbsolute+0x158>
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	68db      	ldr	r3, [r3, #12]
 800081e:	2b04      	cmp	r3, #4
 8000820:	d107      	bne.n	8000832 <MC_MoveAbsolute+0x132>
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	69d9      	ldr	r1, [r3, #28]
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	681a      	ldr	r2, [r3, #0]
 800082c:	460b      	mov	r3, r1
 800082e:	6393      	str	r3, [r2, #56]	@ 0x38
 8000830:	e012      	b.n	8000858 <MC_MoveAbsolute+0x158>
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	68db      	ldr	r3, [r3, #12]
 8000836:	2b08      	cmp	r3, #8
 8000838:	d107      	bne.n	800084a <MC_MoveAbsolute+0x14a>
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	69d9      	ldr	r1, [r3, #28]
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	685b      	ldr	r3, [r3, #4]
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	460b      	mov	r3, r1
 8000846:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000848:	e006      	b.n	8000858 <MC_MoveAbsolute+0x158>
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	69d9      	ldr	r1, [r3, #28]
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	681a      	ldr	r2, [r3, #0]
 8000854:	460b      	mov	r3, r1
 8000856:	6413      	str	r3, [r2, #64]	@ 0x40
    axis->counter_pos=0x00U;
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	2200      	movs	r2, #0
 800085c:	621a      	str	r2, [r3, #32]
    axis->current_speed=SET_SPEED_1000HZ;
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000864:	625a      	str	r2, [r3, #36]	@ 0x24
    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
    axis->htim_counter->Instance->EGR = TIM_EGR_UG;
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2201      	movs	r2, #1
 800086e:	615a      	str	r2, [r3, #20]
    // set tần só ban đầu của timer phát xung là 15 hz, lúc khởi động coi tần số gần bằng min là 1kHz
    __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800087a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000884:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (SET_FREQ_1KHZ/2));
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	689b      	ldr	r3, [r3, #8]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d106      	bne.n	800089c <MC_MoveAbsolute+0x19c>
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000898:	635a      	str	r2, [r3, #52]	@ 0x34
 800089a:	e01b      	b.n	80008d4 <MC_MoveAbsolute+0x1d4>
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	689b      	ldr	r3, [r3, #8]
 80008a0:	2b04      	cmp	r3, #4
 80008a2:	d106      	bne.n	80008b2 <MC_MoveAbsolute+0x1b2>
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	681a      	ldr	r2, [r3, #0]
 80008aa:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80008ae:	6393      	str	r3, [r2, #56]	@ 0x38
 80008b0:	e010      	b.n	80008d4 <MC_MoveAbsolute+0x1d4>
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	689b      	ldr	r3, [r3, #8]
 80008b6:	2b08      	cmp	r3, #8
 80008b8:	d106      	bne.n	80008c8 <MC_MoveAbsolute+0x1c8>
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80008c4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80008c6:	e005      	b.n	80008d4 <MC_MoveAbsolute+0x1d4>
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80008d2:	6413      	str	r3, [r2, #64]	@ 0x40
    axis->htim->Instance->EGR = TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2201      	movs	r2, #1
 80008dc:	615a      	str	r2, [r3, #20]
 80008de:	e002      	b.n	80008e6 <MC_MoveAbsolute+0x1e6>
	if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 80008e0:	bf00      	nop
 80008e2:	e000      	b.n	80008e6 <MC_MoveAbsolute+0x1e6>
		return; // Đã ở đúng vị trí
 80008e4:	bf00      	nop
}
 80008e6:	3710      	adds	r7, #16
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	10624dd3 	.word	0x10624dd3
 80008f0:	0800c81c 	.word	0x0800c81c

080008f4 <MC_Stop>:
void MC_Stop(MC_Axis_t* axis)// mục đích Kích hoạt dừng tuyệt đối sau 100ms khi giảm tốc
{
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
	if(axis->state != STANDSTILL && axis->state != DECELERATING)// khác 0 và khác 4
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000902:	2b00      	cmp	r3, #0
 8000904:	d00c      	beq.n	8000920 <MC_Stop+0x2c>
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800090c:	2b04      	cmp	r3, #4
 800090e:	d007      	beq.n	8000920 <MC_Stop+0x2c>
	{
		axis->state = DECELERATING;// ÉP dừng pwm sau khoảng time giảm tốc
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2204      	movs	r2, #4
 8000914:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->offset=0x01U;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2201      	movs	r2, #1
 800091c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	}
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr

0800092c <MC_MoveLinear>:
		return 0x01U;
	}
	return 0x00U;
}
uint8_t MC_MoveLinear(int32_t posx,int32_t posy,int32_t posz,float freq_max )// thời điểm kết thúc gần bằng nhau tuyệt đối
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b08a      	sub	sp, #40	@ 0x28
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
 8000938:	ed87 0a00 	vstr	s0, [r7]
	float deltaX=(float)( posx > Rotbot_axis[0].current_pos ? posx-Rotbot_axis[0].current_pos : Rotbot_axis[0].current_pos - posx);
 800093c:	4b3e      	ldr	r3, [pc, #248]	@ (8000a38 <MC_MoveLinear+0x10c>)
 800093e:	695b      	ldr	r3, [r3, #20]
 8000940:	68fa      	ldr	r2, [r7, #12]
 8000942:	429a      	cmp	r2, r3
 8000944:	dd08      	ble.n	8000958 <MC_MoveLinear+0x2c>
 8000946:	4b3c      	ldr	r3, [pc, #240]	@ (8000a38 <MC_MoveLinear+0x10c>)
 8000948:	695b      	ldr	r3, [r3, #20]
 800094a:	68fa      	ldr	r2, [r7, #12]
 800094c:	1ad3      	subs	r3, r2, r3
 800094e:	ee07 3a90 	vmov	s15, r3
 8000952:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000956:	e007      	b.n	8000968 <MC_MoveLinear+0x3c>
 8000958:	4b37      	ldr	r3, [pc, #220]	@ (8000a38 <MC_MoveLinear+0x10c>)
 800095a:	695a      	ldr	r2, [r3, #20]
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	1ad3      	subs	r3, r2, r3
 8000960:	ee07 3a90 	vmov	s15, r3
 8000964:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000968:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float deltaY=(float)( posy > Rotbot_axis[1].current_pos ? posy-Rotbot_axis[1].current_pos : Rotbot_axis[1].current_pos - posy);
 800096c:	4b32      	ldr	r3, [pc, #200]	@ (8000a38 <MC_MoveLinear+0x10c>)
 800096e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000970:	68ba      	ldr	r2, [r7, #8]
 8000972:	429a      	cmp	r2, r3
 8000974:	dd08      	ble.n	8000988 <MC_MoveLinear+0x5c>
 8000976:	4b30      	ldr	r3, [pc, #192]	@ (8000a38 <MC_MoveLinear+0x10c>)
 8000978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800097a:	68ba      	ldr	r2, [r7, #8]
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	ee07 3a90 	vmov	s15, r3
 8000982:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000986:	e007      	b.n	8000998 <MC_MoveLinear+0x6c>
 8000988:	4b2b      	ldr	r3, [pc, #172]	@ (8000a38 <MC_MoveLinear+0x10c>)
 800098a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	1ad3      	subs	r3, r2, r3
 8000990:	ee07 3a90 	vmov	s15, r3
 8000994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000998:	edc7 7a08 	vstr	s15, [r7, #32]
	float Lmax = (deltaX > deltaY) ? deltaX : deltaY;
 800099c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80009a0:	edd7 7a08 	vldr	s15, [r7, #32]
 80009a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80009a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009ac:	dd01      	ble.n	80009b2 <MC_MoveLinear+0x86>
 80009ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009b0:	e000      	b.n	80009b4 <MC_MoveLinear+0x88>
 80009b2:	6a3b      	ldr	r3, [r7, #32]
 80009b4:	61fb      	str	r3, [r7, #28]
	MC_MoveAbsolute(&Rotbot_axis[2],posz,freq_max);
 80009b6:	edd7 7a00 	vldr	s15, [r7]
 80009ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009be:	ee17 2a90 	vmov	r2, s15
 80009c2:	6879      	ldr	r1, [r7, #4]
 80009c4:	481d      	ldr	r0, [pc, #116]	@ (8000a3c <MC_MoveLinear+0x110>)
 80009c6:	f7ff fe9b 	bl	8000700 <MC_MoveAbsolute>
	if(Lmax==0x00U) return 0;
 80009ca:	edd7 7a07 	vldr	s15, [r7, #28]
 80009ce:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009d6:	d101      	bne.n	80009dc <MC_MoveLinear+0xb0>
 80009d8:	2300      	movs	r3, #0
 80009da:	e028      	b.n	8000a2e <MC_MoveLinear+0x102>
	uint32_t freqx=(uint32_t)((freq_max*deltaX/Lmax));
 80009dc:	ed97 7a00 	vldr	s14, [r7]
 80009e0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80009e4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80009e8:	ed97 7a07 	vldr	s14, [r7, #28]
 80009ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009f4:	ee17 3a90 	vmov	r3, s15
 80009f8:	61bb      	str	r3, [r7, #24]
	uint32_t freqy=(uint32_t)((freq_max*deltaY/Lmax));
 80009fa:	ed97 7a00 	vldr	s14, [r7]
 80009fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8000a02:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000a06:	ed97 7a07 	vldr	s14, [r7, #28]
 8000a0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a12:	ee17 3a90 	vmov	r3, s15
 8000a16:	617b      	str	r3, [r7, #20]
	MC_MoveAbsolute(&Rotbot_axis[0],posx,freqx);
 8000a18:	69ba      	ldr	r2, [r7, #24]
 8000a1a:	68f9      	ldr	r1, [r7, #12]
 8000a1c:	4806      	ldr	r0, [pc, #24]	@ (8000a38 <MC_MoveLinear+0x10c>)
 8000a1e:	f7ff fe6f 	bl	8000700 <MC_MoveAbsolute>
	MC_MoveAbsolute(&Rotbot_axis[1],posy,freqy);
 8000a22:	697a      	ldr	r2, [r7, #20]
 8000a24:	68b9      	ldr	r1, [r7, #8]
 8000a26:	4806      	ldr	r0, [pc, #24]	@ (8000a40 <MC_MoveLinear+0x114>)
 8000a28:	f7ff fe6a 	bl	8000700 <MC_MoveAbsolute>
	return 0x01U;
 8000a2c:	2301      	movs	r3, #1
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3728      	adds	r7, #40	@ 0x28
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	200001dc 	.word	0x200001dc
 8000a3c:	2000026c 	.word	0x2000026c
 8000a40:	20000224 	.word	0x20000224

08000a44 <MC_MoveHandle>:
void MC_MoveHandle(uint8_t axis,uint8_t status, int dir)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	603a      	str	r2, [r7, #0]
 8000a4e:	71fb      	strb	r3, [r7, #7]
 8000a50:	460b      	mov	r3, r1
 8000a52:	71bb      	strb	r3, [r7, #6]
	switch(status)
 8000a54:	79bb      	ldrb	r3, [r7, #6]
 8000a56:	2b03      	cmp	r3, #3
 8000a58:	d055      	beq.n	8000b06 <MC_MoveHandle+0xc2>
 8000a5a:	2b03      	cmp	r3, #3
 8000a5c:	dc5e      	bgt.n	8000b1c <MC_MoveHandle+0xd8>
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d002      	beq.n	8000a68 <MC_MoveHandle+0x24>
 8000a62:	2b02      	cmp	r3, #2
 8000a64:	d019      	beq.n	8000a9a <MC_MoveHandle+0x56>
			MC_Stop(&Rotbot_axis[axis]);
		}
		break;

		default:
		break;
 8000a66:	e059      	b.n	8000b1c <MC_MoveHandle+0xd8>
			MC_MoveAbsolute(&Rotbot_axis[axis],dir*Rotbot_axis[axis].max_axis,10000);
 8000a68:	79fa      	ldrb	r2, [r7, #7]
 8000a6a:	4613      	mov	r3, r2
 8000a6c:	00db      	lsls	r3, r3, #3
 8000a6e:	4413      	add	r3, r2
 8000a70:	00db      	lsls	r3, r3, #3
 8000a72:	4a2d      	ldr	r2, [pc, #180]	@ (8000b28 <MC_MoveHandle+0xe4>)
 8000a74:	1898      	adds	r0, r3, r2
 8000a76:	79fa      	ldrb	r2, [r7, #7]
 8000a78:	492b      	ldr	r1, [pc, #172]	@ (8000b28 <MC_MoveHandle+0xe4>)
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	00db      	lsls	r3, r3, #3
 8000a7e:	4413      	add	r3, r2
 8000a80:	00db      	lsls	r3, r3, #3
 8000a82:	440b      	add	r3, r1
 8000a84:	3344      	adds	r3, #68	@ 0x44
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	683a      	ldr	r2, [r7, #0]
 8000a8a:	fb02 f303 	mul.w	r3, r2, r3
 8000a8e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000a92:	4619      	mov	r1, r3
 8000a94:	f7ff fe34 	bl	8000700 <MC_MoveAbsolute>
		break;
 8000a98:	e041      	b.n	8000b1e <MC_MoveHandle+0xda>
			if(dir==0x00U)
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d11b      	bne.n	8000ad8 <MC_MoveHandle+0x94>
				int32_t value = (Rotbot_axis[axis].current_pos > 100U) ? Rotbot_axis[axis].current_pos - 100U : 0x00U;
 8000aa0:	79fa      	ldrb	r2, [r7, #7]
 8000aa2:	4921      	ldr	r1, [pc, #132]	@ (8000b28 <MC_MoveHandle+0xe4>)
 8000aa4:	4613      	mov	r3, r2
 8000aa6:	00db      	lsls	r3, r3, #3
 8000aa8:	4413      	add	r3, r2
 8000aaa:	00db      	lsls	r3, r3, #3
 8000aac:	440b      	add	r3, r1
 8000aae:	3314      	adds	r3, #20
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	2b64      	cmp	r3, #100	@ 0x64
 8000ab4:	bf38      	it	cc
 8000ab6:	2364      	movcc	r3, #100	@ 0x64
 8000ab8:	3b64      	subs	r3, #100	@ 0x64
 8000aba:	60fb      	str	r3, [r7, #12]
				MC_MoveAbsolute(&Rotbot_axis[axis],value,10000);
 8000abc:	79fa      	ldrb	r2, [r7, #7]
 8000abe:	4613      	mov	r3, r2
 8000ac0:	00db      	lsls	r3, r3, #3
 8000ac2:	4413      	add	r3, r2
 8000ac4:	00db      	lsls	r3, r3, #3
 8000ac6:	4a18      	ldr	r2, [pc, #96]	@ (8000b28 <MC_MoveHandle+0xe4>)
 8000ac8:	4413      	add	r3, r2
 8000aca:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000ace:	68f9      	ldr	r1, [r7, #12]
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff fe15 	bl	8000700 <MC_MoveAbsolute>
		break;
 8000ad6:	e022      	b.n	8000b1e <MC_MoveHandle+0xda>
				MC_MoveAbsolute(&Rotbot_axis[axis],Rotbot_axis[axis].current_pos + 100,10000);
 8000ad8:	79fa      	ldrb	r2, [r7, #7]
 8000ada:	4613      	mov	r3, r2
 8000adc:	00db      	lsls	r3, r3, #3
 8000ade:	4413      	add	r3, r2
 8000ae0:	00db      	lsls	r3, r3, #3
 8000ae2:	4a11      	ldr	r2, [pc, #68]	@ (8000b28 <MC_MoveHandle+0xe4>)
 8000ae4:	1898      	adds	r0, r3, r2
 8000ae6:	79fa      	ldrb	r2, [r7, #7]
 8000ae8:	490f      	ldr	r1, [pc, #60]	@ (8000b28 <MC_MoveHandle+0xe4>)
 8000aea:	4613      	mov	r3, r2
 8000aec:	00db      	lsls	r3, r3, #3
 8000aee:	4413      	add	r3, r2
 8000af0:	00db      	lsls	r3, r3, #3
 8000af2:	440b      	add	r3, r1
 8000af4:	3314      	adds	r3, #20
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	3364      	adds	r3, #100	@ 0x64
 8000afa:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000afe:	4619      	mov	r1, r3
 8000b00:	f7ff fdfe 	bl	8000700 <MC_MoveAbsolute>
		break;
 8000b04:	e00b      	b.n	8000b1e <MC_MoveHandle+0xda>
			MC_Stop(&Rotbot_axis[axis]);
 8000b06:	79fa      	ldrb	r2, [r7, #7]
 8000b08:	4613      	mov	r3, r2
 8000b0a:	00db      	lsls	r3, r3, #3
 8000b0c:	4413      	add	r3, r2
 8000b0e:	00db      	lsls	r3, r3, #3
 8000b10:	4a05      	ldr	r2, [pc, #20]	@ (8000b28 <MC_MoveHandle+0xe4>)
 8000b12:	4413      	add	r3, r2
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff feed 	bl	80008f4 <MC_Stop>
		break;
 8000b1a:	e000      	b.n	8000b1e <MC_MoveHandle+0xda>
		break;
 8000b1c:	bf00      	nop
	}
}
 8000b1e:	bf00      	nop
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	200001dc 	.word	0x200001dc

08000b2c <Rotbot_controler>:
void Rotbot_controler(MC_Axis_t* axis)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
	int32_t curent_counter=0x00U;
 8000b34:	2300      	movs	r3, #0
 8000b36:	60fb      	str	r3, [r7, #12]
	uint32_t new_arr=0x00U;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	60bb      	str	r3, [r7, #8]
    switch (axis->state)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000b42:	3b01      	subs	r3, #1
 8000b44:	2b03      	cmp	r3, #3
 8000b46:	f200 80a1 	bhi.w	8000c8c <Rotbot_controler+0x160>
 8000b4a:	a201      	add	r2, pc, #4	@ (adr r2, 8000b50 <Rotbot_controler+0x24>)
 8000b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b50:	08000b61 	.word	0x08000b61
 8000b54:	08000b95 	.word	0x08000b95
 8000b58:	08000c11 	.word	0x08000c11
 8000b5c:	08000c41 	.word	0x08000c41
    {
		case START_RUN:
		{
			// 5. Khởi động Timer PWM phát xung
			HAL_TIM_PWM_Start(axis->htim, axis->channel);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	689b      	ldr	r3, [r3, #8]
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4610      	mov	r0, r2
 8000b6c:	f004 fd6e 	bl	800564c <HAL_TIM_PWM_Start>
		    HAL_TIM_PWM_Start(axis->htim_counter, axis->channel_counter);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	685a      	ldr	r2, [r3, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	68db      	ldr	r3, [r3, #12]
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4610      	mov	r0, r2
 8000b7c:	f004 fd66 	bl	800564c <HAL_TIM_PWM_Start>
			axis->state = ACCELERATING;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	2202      	movs	r2, #2
 8000b84:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			axis->ramp_time++;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b8c:	1c5a      	adds	r2, r3, #1
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	635a      	str	r2, [r3, #52]	@ 0x34
		}
		break;
 8000b92:	e082      	b.n	8000c9a <Rotbot_controler+0x16e>
        case ACCELERATING://Đang tăng tốc
            // Tăng vận tốc dần dần
        	if(axis->ramp_time>=TIME_RAMPING)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b98:	2b64      	cmp	r3, #100	@ 0x64
 8000b9a:	d90d      	bls.n	8000bb8 <Rotbot_controler+0x8c>
			{
        		axis->fulse_stop = axis->counter_pos;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	6a1a      	ldr	r2, [r3, #32]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	639a      	str	r2, [r3, #56]	@ 0x38
        		axis->ramp_time --;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ba8:	1e5a      	subs	r2, r3, #1
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	635a      	str	r2, [r3, #52]	@ 0x34
        		axis->state = CONSTANT_VEL;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2203      	movs	r2, #3
 8000bb2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8000bb6:	e014      	b.n	8000be2 <Rotbot_controler+0xb6>
        		// TÌM Số xung đã được ramping, để khi còn lại số xung này thì giảm
        		// ĐÂY Chính là số xung còn lại axis->counter_pos
			}
        	else
        	{
        		axis->current_speed = SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bc2:	4a94      	ldr	r2, [pc, #592]	@ (8000e14 <Rotbot_controler+0x2e8>)
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	4413      	add	r3, r2
 8000bc8:	edd3 7a00 	vldr	s15, [r3]
 8000bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000bd4:	ee17 3a90 	vmov	r3, s15
 8000bd8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000bdc:	461a      	mov	r2, r3
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	625a      	str	r2, [r3, #36]	@ 0x24
        	}
        	axis->ramp_time++;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000be6:	1c5a      	adds	r2, r3, #1
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	635a      	str	r2, [r3, #52]	@ 0x34
        	// có trường hợp mà thời gian chạy mà ramping chưa max mà đã dừng thì luôn luôn so sánh số xung hiện tại và tổng số xung cần băm
        	if(axis->delta_pos <= (2*axis->counter_pos))
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	69db      	ldr	r3, [r3, #28]
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6a1b      	ldr	r3, [r3, #32]
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	d849      	bhi.n	8000c90 <Rotbot_controler+0x164>
        	{
        		axis->state = DECELERATING;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2204      	movs	r2, #4
 8000c00:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		axis->ramp_time--;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c08:	1e5a      	subs	r2, r3, #1
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	635a      	str	r2, [r3, #52]	@ 0x34
        	}
            break;
 8000c0e:	e03f      	b.n	8000c90 <Rotbot_controler+0x164>

        case CONSTANT_VEL:// chạy với tần số cố định
        	axis->current_speed = axis->target_speed;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	625a      	str	r2, [r3, #36]	@ 0x24
        	if((axis->delta_pos-axis->counter_pos) <= axis->fulse_stop)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	69db      	ldr	r3, [r3, #28]
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	6a1b      	ldr	r3, [r3, #32]
 8000c22:	1ad2      	subs	r2, r2, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d833      	bhi.n	8000c94 <Rotbot_controler+0x168>
			{
        		axis->state = DECELERATING;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2204      	movs	r2, #4
 8000c30:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		axis->ramp_time--;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c38:	1e5a      	subs	r2, r3, #1
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	635a      	str	r2, [r3, #52]	@ 0x34
			}
        	break;
 8000c3e:	e029      	b.n	8000c94 <Rotbot_controler+0x168>
        case DECELERATING:
        	axis->ramp_time--;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c44:	1e5a      	subs	r2, r3, #1
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time <=0 ) axis->ramp_time=0x00U;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	dc02      	bgt.n	8000c58 <Rotbot_controler+0x12c>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2200      	movs	r2, #0
 8000c56:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time<TIME_RAMPING)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c5c:	2b64      	cmp	r3, #100	@ 0x64
 8000c5e:	d81b      	bhi.n	8000c98 <Rotbot_controler+0x16c>
			{
				axis->current_speed =SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c6a:	4a6a      	ldr	r2, [pc, #424]	@ (8000e14 <Rotbot_controler+0x2e8>)
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	4413      	add	r3, r2
 8000c70:	edd3 7a00 	vldr	s15, [r3]
 8000c74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c7c:	ee17 3a90 	vmov	r3, s15
 8000c80:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000c84:	461a      	mov	r2, r3
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	625a      	str	r2, [r3, #36]	@ 0x24
			}
        	break;
 8000c8a:	e005      	b.n	8000c98 <Rotbot_controler+0x16c>
        default:
            break;
 8000c8c:	bf00      	nop
 8000c8e:	e004      	b.n	8000c9a <Rotbot_controler+0x16e>
            break;
 8000c90:	bf00      	nop
 8000c92:	e002      	b.n	8000c9a <Rotbot_controler+0x16e>
        	break;
 8000c94:	bf00      	nop
 8000c96:	e000      	b.n	8000c9a <Rotbot_controler+0x16e>
        	break;
 8000c98:	bf00      	nop
    }
    // CẬP NHẬT PHẦN CỨNG
    if (axis->current_speed > SET_SPEED_1000HZ || axis->busy==0x01)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ca2:	d805      	bhi.n	8000cb0 <Rotbot_controler+0x184>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	f040 80d1 	bne.w	8000e52 <Rotbot_controler+0x326>
    {
         new_arr = (uint32_t)(1000000U / (uint32_t)(axis->current_speed)); // Giả sử Clock Timer 1MHz
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4b58      	ldr	r3, [pc, #352]	@ (8000e18 <Rotbot_controler+0x2ec>)
 8000cb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8000cbc:	60bb      	str	r3, [r7, #8]
        __HAL_TIM_SET_AUTORELOAD(axis->htim, (new_arr-1));
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	68ba      	ldr	r2, [r7, #8]
 8000cc6:	3a01      	subs	r2, #1
 8000cc8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	68ba      	ldr	r2, [r7, #8]
 8000cd0:	3a01      	subs	r2, #1
 8000cd2:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (new_arr / 2));
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	689b      	ldr	r3, [r3, #8]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d106      	bne.n	8000cea <Rotbot_controler+0x1be>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	68ba      	ldr	r2, [r7, #8]
 8000ce4:	0852      	lsrs	r2, r2, #1
 8000ce6:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ce8:	e01b      	b.n	8000d22 <Rotbot_controler+0x1f6>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	689b      	ldr	r3, [r3, #8]
 8000cee:	2b04      	cmp	r3, #4
 8000cf0:	d106      	bne.n	8000d00 <Rotbot_controler+0x1d4>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	085b      	lsrs	r3, r3, #1
 8000cfc:	6393      	str	r3, [r2, #56]	@ 0x38
 8000cfe:	e010      	b.n	8000d22 <Rotbot_controler+0x1f6>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	689b      	ldr	r3, [r3, #8]
 8000d04:	2b08      	cmp	r3, #8
 8000d06:	d106      	bne.n	8000d16 <Rotbot_controler+0x1ea>
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	085b      	lsrs	r3, r3, #1
 8000d12:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000d14:	e005      	b.n	8000d22 <Rotbot_controler+0x1f6>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	085b      	lsrs	r3, r3, #1
 8000d20:	6413      	str	r3, [r2, #64]	@ 0x40
        curent_counter=axis->htim_counter->Instance->CNT;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d2a:	60fb      	str	r3, [r7, #12]
        if(axis->direction == 0x00)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d113      	bne.n	8000d5e <Rotbot_controler+0x232>
        {
                axis->current_pos += ((curent_counter-axis->counter_pos));
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	695b      	ldr	r3, [r3, #20]
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	68fa      	ldr	r2, [r7, #12]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6a1b      	ldr	r3, [r3, #32]
 8000d42:	1ad3      	subs	r3, r2, r3
 8000d44:	440b      	add	r3, r1
 8000d46:	461a      	mov	r2, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	615a      	str	r2, [r3, #20]
                axis->current_pos +=axis->offset;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	695b      	ldr	r3, [r3, #20]
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8000d56:	441a      	add	r2, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	615a      	str	r2, [r3, #20]
 8000d5c:	e012      	b.n	8000d84 <Rotbot_controler+0x258>
        }
        else
        {
        	axis->current_pos -= (curent_counter-axis->counter_pos);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	695b      	ldr	r3, [r3, #20]
 8000d62:	4619      	mov	r1, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6a1a      	ldr	r2, [r3, #32]
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	440b      	add	r3, r1
 8000d6e:	461a      	mov	r2, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	615a      	str	r2, [r3, #20]
        	axis->current_pos -=axis->offset;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	695b      	ldr	r3, [r3, #20]
 8000d78:	687a      	ldr	r2, [r7, #4]
 8000d7a:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8000d7e:	1a9a      	subs	r2, r3, r2
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	615a      	str	r2, [r3, #20]
        }
        axis->offset=0x00U;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2200      	movs	r2, #0
 8000d88:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        Holding_Registers_Database[axis->indexaxis]=axis->current_pos;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6959      	ldr	r1, [r3, #20]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000d96:	461a      	mov	r2, r3
 8000d98:	b289      	uxth	r1, r1
 8000d9a:	4b20      	ldr	r3, [pc, #128]	@ (8000e1c <Rotbot_controler+0x2f0>)
 8000d9c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        axis->counter_pos = curent_counter;
 8000da0:	68fa      	ldr	r2, [r7, #12]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	621a      	str	r2, [r3, #32]
        if ( axis->current_pos == axis->target_pos||axis->ramp_time==0x00U)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	695a      	ldr	r2, [r3, #20]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	699b      	ldr	r3, [r3, #24]
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d003      	beq.n	8000dba <Rotbot_controler+0x28e>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d14b      	bne.n	8000e52 <Rotbot_controler+0x326>
        {
            axis->current_speed = SET_SPEED_1000HZ;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000dc0:	625a      	str	r2, [r3, #36]	@ 0x24
            axis->state = STANDSTILL;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            axis->busy = 0x00U;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            axis->done = 0x01U;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->ramp_time=0x00U;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	635a      	str	r2, [r3, #52]	@ 0x34
            axis->fulse_stop=0x00U;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2200      	movs	r2, #0
 8000de4:	639a      	str	r2, [r3, #56]	@ 0x38
            // TH này là ép buộc dừng khi trong trường hợp MC_Stoping và dừng lại sau (TIME_RAMPING + 1)ms
            __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, SET_SPEED_1000HZ);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d106      	bne.n	8000dfc <Rotbot_controler+0x2d0>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000df8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dfa:	e022      	b.n	8000e42 <Rotbot_controler+0x316>
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	2b04      	cmp	r3, #4
 8000e02:	d10d      	bne.n	8000e20 <Rotbot_controler+0x2f4>
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e0e:	6393      	str	r3, [r2, #56]	@ 0x38
 8000e10:	e017      	b.n	8000e42 <Rotbot_controler+0x316>
 8000e12:	bf00      	nop
 8000e14:	0800c8e4 	.word	0x0800c8e4
 8000e18:	000f4240 	.word	0x000f4240
 8000e1c:	200023ec 	.word	0x200023ec
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	689b      	ldr	r3, [r3, #8]
 8000e24:	2b08      	cmp	r3, #8
 8000e26:	d106      	bne.n	8000e36 <Rotbot_controler+0x30a>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e32:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000e34:	e005      	b.n	8000e42 <Rotbot_controler+0x316>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e40:	6413      	str	r3, [r2, #64]	@ 0x40
            HAL_TIM_PWM_Stop(axis->htim_counter, axis->channel_counter);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	685a      	ldr	r2, [r3, #4]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4610      	mov	r0, r2
 8000e4e:	f004 fcc5 	bl	80057dc <HAL_TIM_PWM_Stop>

        }
    }
}
 8000e52:	bf00      	nop
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop

08000e5c <MC_Control_Interrupt>:
void  MC_Control_Interrupt(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0==0x01))
 8000e62:	2101      	movs	r1, #1
 8000e64:	480d      	ldr	r0, [pc, #52]	@ (8000e9c <MC_Control_Interrupt+0x40>)
 8000e66:	f002 fbbb 	bl	80035e0 <HAL_GPIO_ReadPin>
	{
		//MC_Stop(&Rotbot_axis[0]);
	}
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	607b      	str	r3, [r7, #4]
 8000e6e:	e00c      	b.n	8000e8a <MC_Control_Interrupt+0x2e>
	{
		Rotbot_controler(&Rotbot_axis[i]);// thay đổi tần số ở đây
 8000e70:	687a      	ldr	r2, [r7, #4]
 8000e72:	4613      	mov	r3, r2
 8000e74:	00db      	lsls	r3, r3, #3
 8000e76:	4413      	add	r3, r2
 8000e78:	00db      	lsls	r3, r3, #3
 8000e7a:	4a09      	ldr	r2, [pc, #36]	@ (8000ea0 <MC_Control_Interrupt+0x44>)
 8000e7c:	4413      	add	r3, r2
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff fe54 	bl	8000b2c <Rotbot_controler>
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	3301      	adds	r3, #1
 8000e88:	607b      	str	r3, [r7, #4]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	ddef      	ble.n	8000e70 <MC_Control_Interrupt+0x14>
	}
}
 8000e90:	bf00      	nop
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40020800 	.word	0x40020800
 8000ea0:	200001dc 	.word	0x200001dc

08000ea4 <Set_Direction_OX>:




void Set_Direction_OX(uint8_t status)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, status );
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eb6:	4803      	ldr	r0, [pc, #12]	@ (8000ec4 <Set_Direction_OX+0x20>)
 8000eb8:	f002 fbaa 	bl	8003610 <HAL_GPIO_WritePin>
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	40020000 	.word	0x40020000

08000ec8 <Set_Direction_OY>:
void Set_Direction_OY(uint8_t status)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, status );
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	2180      	movs	r1, #128	@ 0x80
 8000ed8:	4803      	ldr	r0, [pc, #12]	@ (8000ee8 <Set_Direction_OY+0x20>)
 8000eda:	f002 fb99 	bl	8003610 <HAL_GPIO_WritePin>
}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40020800 	.word	0x40020800

08000eec <Set_Direction_OZ>:
void Set_Direction_OZ(uint8_t status)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9, status );
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000efe:	4803      	ldr	r0, [pc, #12]	@ (8000f0c <Set_Direction_OZ+0x20>)
 8000f00:	f002 fb86 	bl	8003610 <HAL_GPIO_WritePin>
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40020800 	.word	0x40020800

08000f10 <TIM7_Interrupt>:
	return _tGloabal_milis;
}


void TIM7_Interrupt(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
	++_tGloabal_milis;
 8000f16:	4b21      	ldr	r3, [pc, #132]	@ (8000f9c <TIM7_Interrupt+0x8c>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	4a1f      	ldr	r2, [pc, #124]	@ (8000f9c <TIM7_Interrupt+0x8c>)
 8000f1e:	6013      	str	r3, [r2, #0]
	MC_Control_Interrupt();
 8000f20:	f7ff ff9c 	bl	8000e5c <MC_Control_Interrupt>
	if(_tGloabal_milis>=0x7FFFFFFFU)
 8000f24:	4b1d      	ldr	r3, [pc, #116]	@ (8000f9c <TIM7_Interrupt+0x8c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d330      	bcc.n	8000f92 <TIM7_Interrupt+0x82>
	{
		_tGloabal_milis=0x00U;
 8000f30:	4b1a      	ldr	r3, [pc, #104]	@ (8000f9c <TIM7_Interrupt+0x8c>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8000f36:	2300      	movs	r3, #0
 8000f38:	607b      	str	r3, [r7, #4]
 8000f3a:	e027      	b.n	8000f8c <TIM7_Interrupt+0x7c>
		{
			TID_Timer[i].Time_Cur=0x00U;
 8000f3c:	4a18      	ldr	r2, [pc, #96]	@ (8000fa0 <TIM7_Interrupt+0x90>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	011b      	lsls	r3, r3, #4
 8000f42:	4413      	add	r3, r2
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
			if(TID_Timer[i].End_Time>0x7FFFFFFFU)
 8000f48:	4a15      	ldr	r2, [pc, #84]	@ (8000fa0 <TIM7_Interrupt+0x90>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	011b      	lsls	r3, r3, #4
 8000f4e:	4413      	add	r3, r2
 8000f50:	330c      	adds	r3, #12
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	da0f      	bge.n	8000f78 <TIM7_Interrupt+0x68>
			{
				TID_Timer[i].End_Time=TID_Timer[i].End_Time-0x7FFFFFFFU;
 8000f58:	4a11      	ldr	r2, [pc, #68]	@ (8000fa0 <TIM7_Interrupt+0x90>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	011b      	lsls	r3, r3, #4
 8000f5e:	4413      	add	r3, r2
 8000f60:	330c      	adds	r3, #12
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8000f68:	3301      	adds	r3, #1
 8000f6a:	490d      	ldr	r1, [pc, #52]	@ (8000fa0 <TIM7_Interrupt+0x90>)
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	0112      	lsls	r2, r2, #4
 8000f70:	440a      	add	r2, r1
 8000f72:	320c      	adds	r2, #12
 8000f74:	6013      	str	r3, [r2, #0]
 8000f76:	e006      	b.n	8000f86 <TIM7_Interrupt+0x76>
			}
			else
			{
				TID_Timer[i].End_Time=0x00U;
 8000f78:	4a09      	ldr	r2, [pc, #36]	@ (8000fa0 <TIM7_Interrupt+0x90>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	011b      	lsls	r3, r3, #4
 8000f7e:	4413      	add	r3, r2
 8000f80:	330c      	adds	r3, #12
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2b05      	cmp	r3, #5
 8000f90:	ddd4      	ble.n	8000f3c <TIM7_Interrupt+0x2c>
			}
		}
	}
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000314 	.word	0x20000314
 8000fa0:	200002b4 	.word	0x200002b4

08000fa4 <Delay_SetTimer>:
	TID_Timer[id].Time_Delay=0x00U;
	TID_Timer[id].Time_Cur=0x00U;
	TID_Timer[id].End_Time=0x00U;
}
void Delay_SetTimer(uint8_t id,uint32_t timer)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	6039      	str	r1, [r7, #0]
 8000fae:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x01U;
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	4a16      	ldr	r2, [pc, #88]	@ (800100c <Delay_SetTimer+0x68>)
 8000fb4:	011b      	lsls	r3, r3, #4
 8000fb6:	4413      	add	r3, r2
 8000fb8:	3304      	adds	r3, #4
 8000fba:	2201      	movs	r2, #1
 8000fbc:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=timer;
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	4a12      	ldr	r2, [pc, #72]	@ (800100c <Delay_SetTimer+0x68>)
 8000fc2:	011b      	lsls	r3, r3, #4
 8000fc4:	4413      	add	r3, r2
 8000fc6:	3308      	adds	r3, #8
 8000fc8:	683a      	ldr	r2, [r7, #0]
 8000fca:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	4a10      	ldr	r2, [pc, #64]	@ (8001010 <Delay_SetTimer+0x6c>)
 8000fd0:	6812      	ldr	r2, [r2, #0]
 8000fd2:	490e      	ldr	r1, [pc, #56]	@ (800100c <Delay_SetTimer+0x68>)
 8000fd4:	011b      	lsls	r3, r3, #4
 8000fd6:	440b      	add	r3, r1
 8000fd8:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=TID_Timer[id].Time_Cur+TID_Timer[id].Time_Delay;
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800100c <Delay_SetTimer+0x68>)
 8000fde:	011b      	lsls	r3, r3, #4
 8000fe0:	4413      	add	r3, r2
 8000fe2:	6819      	ldr	r1, [r3, #0]
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	4a09      	ldr	r2, [pc, #36]	@ (800100c <Delay_SetTimer+0x68>)
 8000fe8:	011b      	lsls	r3, r3, #4
 8000fea:	4413      	add	r3, r2
 8000fec:	3308      	adds	r3, #8
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	440a      	add	r2, r1
 8000ff4:	4905      	ldr	r1, [pc, #20]	@ (800100c <Delay_SetTimer+0x68>)
 8000ff6:	011b      	lsls	r3, r3, #4
 8000ff8:	440b      	add	r3, r1
 8000ffa:	330c      	adds	r3, #12
 8000ffc:	601a      	str	r2, [r3, #0]
}
 8000ffe:	bf00      	nop
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	200002b4 	.word	0x200002b4
 8001010:	20000314 	.word	0x20000314

08001014 <Delay_GetTimer>:
uint8_t Delay_GetTimer(uint8_t id)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	4a16      	ldr	r2, [pc, #88]	@ (800107c <Delay_GetTimer+0x68>)
 8001022:	6812      	ldr	r2, [r2, #0]
 8001024:	4916      	ldr	r1, [pc, #88]	@ (8001080 <Delay_GetTimer+0x6c>)
 8001026:	011b      	lsls	r3, r3, #4
 8001028:	440b      	add	r3, r1
 800102a:	601a      	str	r2, [r3, #0]
	if(TID_Timer[id].active==0x01U)
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	4a14      	ldr	r2, [pc, #80]	@ (8001080 <Delay_GetTimer+0x6c>)
 8001030:	011b      	lsls	r3, r3, #4
 8001032:	4413      	add	r3, r2
 8001034:	3304      	adds	r3, #4
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d119      	bne.n	8001070 <Delay_GetTimer+0x5c>
	{
		if(TID_Timer[id].Time_Cur>=TID_Timer[id].End_Time)
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	4a10      	ldr	r2, [pc, #64]	@ (8001080 <Delay_GetTimer+0x6c>)
 8001040:	011b      	lsls	r3, r3, #4
 8001042:	4413      	add	r3, r2
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	490d      	ldr	r1, [pc, #52]	@ (8001080 <Delay_GetTimer+0x6c>)
 800104a:	011b      	lsls	r3, r3, #4
 800104c:	440b      	add	r3, r1
 800104e:	330c      	adds	r3, #12
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	429a      	cmp	r2, r3
 8001054:	d30c      	bcc.n	8001070 <Delay_GetTimer+0x5c>
		{
			Delay_SetTimer(id,TID_Timer[id].Time_Delay);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	4a09      	ldr	r2, [pc, #36]	@ (8001080 <Delay_GetTimer+0x6c>)
 800105a:	011b      	lsls	r3, r3, #4
 800105c:	4413      	add	r3, r2
 800105e:	3308      	adds	r3, #8
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	4611      	mov	r1, r2
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff ff9c 	bl	8000fa4 <Delay_SetTimer>
			return 0x01U;
 800106c:	2301      	movs	r3, #1
 800106e:	e000      	b.n	8001072 <Delay_GetTimer+0x5e>
		}
	}
	return 0x00U;
 8001070:	2300      	movs	r3, #0
}
 8001072:	4618      	mov	r0, r3
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	20000314 	.word	0x20000314
 8001080:	200002b4 	.word	0x200002b4

08001084 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001088:	f001 fb64 	bl	8002754 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800108c:	f000 f83a 	bl	8001104 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001090:	f000 fc80 	bl	8001994 <MX_GPIO_Init>
  MX_DMA_Init();
 8001094:	f000 fc5e 	bl	8001954 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8001098:	f00a f8bc 	bl	800b214 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 800109c:	f000 f89a 	bl	80011d4 <MX_TIM1_Init>
  MX_TIM3_Init();
 80010a0:	f000 f9c6 	bl	8001430 <MX_TIM3_Init>
  MX_TIM4_Init();
 80010a4:	f000 fa52 	bl	800154c <MX_TIM4_Init>
  MX_TIM2_Init();
 80010a8:	f000 f94c 	bl	8001344 <MX_TIM2_Init>
  MX_TIM8_Init();
 80010ac:	f000 fb70 	bl	8001790 <MX_TIM8_Init>
  MX_TIM5_Init();
 80010b0:	f000 fac2 	bl	8001638 <MX_TIM5_Init>
  MX_TIM7_Init();
 80010b4:	f000 fb36 	bl	8001724 <MX_TIM7_Init>
  MX_USART2_UART_Init();
 80010b8:	f000 fc22 	bl	8001900 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  Init_Timer_chanal();
 80010bc:	f7ff f9fc 	bl	80004b8 <Init_Timer_chanal>
  Robot_Init();
 80010c0:	f7ff fa3a 	bl	8000538 <Robot_Init>
  Delay_SetTimer(TID_TIMER_1ms,1);
 80010c4:	2101      	movs	r1, #1
 80010c6:	2000      	movs	r0, #0
 80010c8:	f7ff ff6c 	bl	8000fa4 <Delay_SetTimer>
  Delay_SetTimer(TID_TIMER_1000ms,5000);
 80010cc:	f241 3188 	movw	r1, #5000	@ 0x1388
 80010d0:	2003      	movs	r0, #3
 80010d2:	f7ff ff67 	bl	8000fa4 <Delay_SetTimer>
  HMI_Init();
 80010d6:	f00a fd91 	bl	800bbfc <HMI_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 80010da:	4808      	ldr	r0, [pc, #32]	@ (80010fc <main+0x78>)
 80010dc:	f004 f9ec 	bl	80054b8 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 80010e0:	2000      	movs	r0, #0
 80010e2:	f7ff ff97 	bl	8001014 <Delay_GetTimer>
 80010e6:	4603      	mov	r3, r0
 80010e8:	461a      	mov	r2, r3
 80010ea:	4b05      	ldr	r3, [pc, #20]	@ (8001100 <main+0x7c>)
 80010ec:	701a      	strb	r2, [r3, #0]
		if(time_on==0x01)
 80010ee:	4b04      	ldr	r3, [pc, #16]	@ (8001100 <main+0x7c>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d1f4      	bne.n	80010e0 <main+0x5c>
		{
			Task_Run_HMI();
 80010f6:	f000 fdb1 	bl	8001c5c <Task_Run_HMI>
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 80010fa:	e7f1      	b.n	80010e0 <main+0x5c>
 80010fc:	20000480 	.word	0x20000480
 8001100:	200005b8 	.word	0x200005b8

08001104 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b094      	sub	sp, #80	@ 0x50
 8001108:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800110a:	f107 0320 	add.w	r3, r7, #32
 800110e:	2230      	movs	r2, #48	@ 0x30
 8001110:	2100      	movs	r1, #0
 8001112:	4618      	mov	r0, r3
 8001114:	f00b fb26 	bl	800c764 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001118:	f107 030c 	add.w	r3, r7, #12
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001128:	2300      	movs	r3, #0
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	4b27      	ldr	r3, [pc, #156]	@ (80011cc <SystemClock_Config+0xc8>)
 800112e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001130:	4a26      	ldr	r2, [pc, #152]	@ (80011cc <SystemClock_Config+0xc8>)
 8001132:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001136:	6413      	str	r3, [r2, #64]	@ 0x40
 8001138:	4b24      	ldr	r3, [pc, #144]	@ (80011cc <SystemClock_Config+0xc8>)
 800113a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001140:	60bb      	str	r3, [r7, #8]
 8001142:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001144:	2300      	movs	r3, #0
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	4b21      	ldr	r3, [pc, #132]	@ (80011d0 <SystemClock_Config+0xcc>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a20      	ldr	r2, [pc, #128]	@ (80011d0 <SystemClock_Config+0xcc>)
 800114e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001152:	6013      	str	r3, [r2, #0]
 8001154:	4b1e      	ldr	r3, [pc, #120]	@ (80011d0 <SystemClock_Config+0xcc>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001160:	2301      	movs	r3, #1
 8001162:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001164:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001168:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800116a:	2302      	movs	r3, #2
 800116c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800116e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001172:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001174:	2304      	movs	r3, #4
 8001176:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001178:	2348      	movs	r3, #72	@ 0x48
 800117a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800117c:	2302      	movs	r3, #2
 800117e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001180:	2303      	movs	r3, #3
 8001182:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001184:	f107 0320 	add.w	r3, r7, #32
 8001188:	4618      	mov	r0, r3
 800118a:	f003 fcad 	bl	8004ae8 <HAL_RCC_OscConfig>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001194:	f000 fca4 	bl	8001ae0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001198:	230f      	movs	r3, #15
 800119a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800119c:	2302      	movs	r3, #2
 800119e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	2102      	movs	r1, #2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f003 ff0f 	bl	8004fd8 <HAL_RCC_ClockConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80011c0:	f000 fc8e 	bl	8001ae0 <Error_Handler>
  }
}
 80011c4:	bf00      	nop
 80011c6:	3750      	adds	r7, #80	@ 0x50
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40007000 	.word	0x40007000

080011d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b09a      	sub	sp, #104	@ 0x68
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011da:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80011e8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
 80011f6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001202:	f107 0320 	add.w	r3, r7, #32
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	60da      	str	r2, [r3, #12]
 8001210:	611a      	str	r2, [r3, #16]
 8001212:	615a      	str	r2, [r3, #20]
 8001214:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001216:	463b      	mov	r3, r7
 8001218:	2220      	movs	r2, #32
 800121a:	2100      	movs	r1, #0
 800121c:	4618      	mov	r0, r3
 800121e:	f00b faa1 	bl	800c764 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001222:	4b46      	ldr	r3, [pc, #280]	@ (800133c <MX_TIM1_Init+0x168>)
 8001224:	4a46      	ldr	r2, [pc, #280]	@ (8001340 <MX_TIM1_Init+0x16c>)
 8001226:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001228:	4b44      	ldr	r3, [pc, #272]	@ (800133c <MX_TIM1_Init+0x168>)
 800122a:	2247      	movs	r2, #71	@ 0x47
 800122c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800122e:	4b43      	ldr	r3, [pc, #268]	@ (800133c <MX_TIM1_Init+0x168>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001234:	4b41      	ldr	r3, [pc, #260]	@ (800133c <MX_TIM1_Init+0x168>)
 8001236:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800123a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800123c:	4b3f      	ldr	r3, [pc, #252]	@ (800133c <MX_TIM1_Init+0x168>)
 800123e:	2200      	movs	r2, #0
 8001240:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001242:	4b3e      	ldr	r3, [pc, #248]	@ (800133c <MX_TIM1_Init+0x168>)
 8001244:	2200      	movs	r2, #0
 8001246:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001248:	4b3c      	ldr	r3, [pc, #240]	@ (800133c <MX_TIM1_Init+0x168>)
 800124a:	2280      	movs	r2, #128	@ 0x80
 800124c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800124e:	483b      	ldr	r0, [pc, #236]	@ (800133c <MX_TIM1_Init+0x168>)
 8001250:	f004 f8e2 	bl	8005418 <HAL_TIM_Base_Init>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800125a:	f000 fc41 	bl	8001ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800125e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001262:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001264:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001268:	4619      	mov	r1, r3
 800126a:	4834      	ldr	r0, [pc, #208]	@ (800133c <MX_TIM1_Init+0x168>)
 800126c:	f004 fcd8 	bl	8005c20 <HAL_TIM_ConfigClockSource>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001276:	f000 fc33 	bl	8001ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800127a:	4830      	ldr	r0, [pc, #192]	@ (800133c <MX_TIM1_Init+0x168>)
 800127c:	f004 f98c 	bl	8005598 <HAL_TIM_PWM_Init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8001286:	f000 fc2b 	bl	8001ae0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800128a:	2305      	movs	r3, #5
 800128c:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 800128e:	2310      	movs	r3, #16
 8001290:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001292:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001296:	4619      	mov	r1, r3
 8001298:	4828      	ldr	r0, [pc, #160]	@ (800133c <MX_TIM1_Init+0x168>)
 800129a:	f004 fd88 	bl	8005dae <HAL_TIM_SlaveConfigSynchro>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80012a4:	f000 fc1c 	bl	8001ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012a8:	2320      	movs	r3, #32
 80012aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80012ac:	2380      	movs	r3, #128	@ 0x80
 80012ae:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012b0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80012b4:	4619      	mov	r1, r3
 80012b6:	4821      	ldr	r0, [pc, #132]	@ (800133c <MX_TIM1_Init+0x168>)
 80012b8:	f005 f994 	bl	80065e4 <HAL_TIMEx_MasterConfigSynchronization>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 80012c2:	f000 fc0d 	bl	8001ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012c6:	2360      	movs	r3, #96	@ 0x60
 80012c8:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 500;
 80012ca:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012d0:	2300      	movs	r3, #0
 80012d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012d4:	2300      	movs	r3, #0
 80012d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012d8:	2300      	movs	r3, #0
 80012da:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012dc:	2300      	movs	r3, #0
 80012de:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012e0:	2300      	movs	r3, #0
 80012e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012e4:	f107 0320 	add.w	r3, r7, #32
 80012e8:	2200      	movs	r2, #0
 80012ea:	4619      	mov	r1, r3
 80012ec:	4813      	ldr	r0, [pc, #76]	@ (800133c <MX_TIM1_Init+0x168>)
 80012ee:	f004 fbd5 	bl	8005a9c <HAL_TIM_PWM_ConfigChannel>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80012f8:	f000 fbf2 	bl	8001ae0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012fc:	2300      	movs	r3, #0
 80012fe:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001300:	2300      	movs	r3, #0
 8001302:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001304:	2300      	movs	r3, #0
 8001306:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800130c:	2300      	movs	r3, #0
 800130e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001310:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001314:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001316:	2300      	movs	r3, #0
 8001318:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800131a:	463b      	mov	r3, r7
 800131c:	4619      	mov	r1, r3
 800131e:	4807      	ldr	r0, [pc, #28]	@ (800133c <MX_TIM1_Init+0x168>)
 8001320:	f005 f9dc 	bl	80066dc <HAL_TIMEx_ConfigBreakDeadTime>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800132a:	f000 fbd9 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800132e:	4803      	ldr	r0, [pc, #12]	@ (800133c <MX_TIM1_Init+0x168>)
 8001330:	f001 f86e 	bl	8002410 <HAL_TIM_MspPostInit>

}
 8001334:	bf00      	nop
 8001336:	3768      	adds	r7, #104	@ 0x68
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	20000318 	.word	0x20000318
 8001340:	40010000 	.word	0x40010000

08001344 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08e      	sub	sp, #56	@ 0x38
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800134a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
 8001358:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800135a:	f107 031c 	add.w	r3, r7, #28
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001364:	463b      	mov	r3, r7
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
 8001370:	611a      	str	r2, [r3, #16]
 8001372:	615a      	str	r2, [r3, #20]
 8001374:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001376:	4b2d      	ldr	r3, [pc, #180]	@ (800142c <MX_TIM2_Init+0xe8>)
 8001378:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800137c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800137e:	4b2b      	ldr	r3, [pc, #172]	@ (800142c <MX_TIM2_Init+0xe8>)
 8001380:	2200      	movs	r2, #0
 8001382:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001384:	4b29      	ldr	r3, [pc, #164]	@ (800142c <MX_TIM2_Init+0xe8>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 800138a:	4b28      	ldr	r3, [pc, #160]	@ (800142c <MX_TIM2_Init+0xe8>)
 800138c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001390:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001392:	4b26      	ldr	r3, [pc, #152]	@ (800142c <MX_TIM2_Init+0xe8>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001398:	4b24      	ldr	r3, [pc, #144]	@ (800142c <MX_TIM2_Init+0xe8>)
 800139a:	2280      	movs	r2, #128	@ 0x80
 800139c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800139e:	4823      	ldr	r0, [pc, #140]	@ (800142c <MX_TIM2_Init+0xe8>)
 80013a0:	f004 f83a 	bl	8005418 <HAL_TIM_Base_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80013aa:	f000 fb99 	bl	8001ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013ae:	481f      	ldr	r0, [pc, #124]	@ (800142c <MX_TIM2_Init+0xe8>)
 80013b0:	f004 f8f2 	bl	8005598 <HAL_TIM_PWM_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80013ba:	f000 fb91 	bl	8001ae0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80013be:	2307      	movs	r3, #7
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80013c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ca:	4619      	mov	r1, r3
 80013cc:	4817      	ldr	r0, [pc, #92]	@ (800142c <MX_TIM2_Init+0xe8>)
 80013ce:	f004 fcee 	bl	8005dae <HAL_TIM_SlaveConfigSynchro>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80013d8:	f000 fb82 	bl	8001ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80013dc:	2350      	movs	r3, #80	@ 0x50
 80013de:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80013e0:	2380      	movs	r3, #128	@ 0x80
 80013e2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	4619      	mov	r1, r3
 80013ea:	4810      	ldr	r0, [pc, #64]	@ (800142c <MX_TIM2_Init+0xe8>)
 80013ec:	f005 f8fa 	bl	80065e4 <HAL_TIMEx_MasterConfigSynchronization>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80013f6:	f000 fb73 	bl	8001ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013fa:	2360      	movs	r3, #96	@ 0x60
 80013fc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 80013fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001402:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001404:	2300      	movs	r3, #0
 8001406:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001408:	2300      	movs	r3, #0
 800140a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800140c:	463b      	mov	r3, r7
 800140e:	2204      	movs	r2, #4
 8001410:	4619      	mov	r1, r3
 8001412:	4806      	ldr	r0, [pc, #24]	@ (800142c <MX_TIM2_Init+0xe8>)
 8001414:	f004 fb42 	bl	8005a9c <HAL_TIM_PWM_ConfigChannel>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 800141e:	f000 fb5f 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001422:	bf00      	nop
 8001424:	3738      	adds	r7, #56	@ 0x38
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20000360 	.word	0x20000360

08001430 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b092      	sub	sp, #72	@ 0x48
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001436:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	605a      	str	r2, [r3, #4]
 8001440:	609a      	str	r2, [r3, #8]
 8001442:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001444:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001454:	f107 031c 	add.w	r3, r7, #28
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800145e:	463b      	mov	r3, r7
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]
 800146c:	615a      	str	r2, [r3, #20]
 800146e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001470:	4b34      	ldr	r3, [pc, #208]	@ (8001544 <MX_TIM3_Init+0x114>)
 8001472:	4a35      	ldr	r2, [pc, #212]	@ (8001548 <MX_TIM3_Init+0x118>)
 8001474:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001476:	4b33      	ldr	r3, [pc, #204]	@ (8001544 <MX_TIM3_Init+0x114>)
 8001478:	2247      	movs	r2, #71	@ 0x47
 800147a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800147c:	4b31      	ldr	r3, [pc, #196]	@ (8001544 <MX_TIM3_Init+0x114>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001482:	4b30      	ldr	r3, [pc, #192]	@ (8001544 <MX_TIM3_Init+0x114>)
 8001484:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001488:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800148a:	4b2e      	ldr	r3, [pc, #184]	@ (8001544 <MX_TIM3_Init+0x114>)
 800148c:	2200      	movs	r2, #0
 800148e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001490:	4b2c      	ldr	r3, [pc, #176]	@ (8001544 <MX_TIM3_Init+0x114>)
 8001492:	2280      	movs	r2, #128	@ 0x80
 8001494:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001496:	482b      	ldr	r0, [pc, #172]	@ (8001544 <MX_TIM3_Init+0x114>)
 8001498:	f003 ffbe 	bl	8005418 <HAL_TIM_Base_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80014a2:	f000 fb1d 	bl	8001ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014ac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014b0:	4619      	mov	r1, r3
 80014b2:	4824      	ldr	r0, [pc, #144]	@ (8001544 <MX_TIM3_Init+0x114>)
 80014b4:	f004 fbb4 	bl	8005c20 <HAL_TIM_ConfigClockSource>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80014be:	f000 fb0f 	bl	8001ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014c2:	4820      	ldr	r0, [pc, #128]	@ (8001544 <MX_TIM3_Init+0x114>)
 80014c4:	f004 f868 	bl	8005598 <HAL_TIM_PWM_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 80014ce:	f000 fb07 	bl	8001ae0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80014d2:	2305      	movs	r3, #5
 80014d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 80014d6:	2320      	movs	r3, #32
 80014d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80014da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014de:	4619      	mov	r1, r3
 80014e0:	4818      	ldr	r0, [pc, #96]	@ (8001544 <MX_TIM3_Init+0x114>)
 80014e2:	f004 fc64 	bl	8005dae <HAL_TIM_SlaveConfigSynchro>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 80014ec:	f000 faf8 	bl	8001ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80014f0:	2320      	movs	r3, #32
 80014f2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80014f4:	2380      	movs	r3, #128	@ 0x80
 80014f6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014f8:	f107 031c 	add.w	r3, r7, #28
 80014fc:	4619      	mov	r1, r3
 80014fe:	4811      	ldr	r0, [pc, #68]	@ (8001544 <MX_TIM3_Init+0x114>)
 8001500:	f005 f870 	bl	80065e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 800150a:	f000 fae9 	bl	8001ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800150e:	2360      	movs	r3, #96	@ 0x60
 8001510:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8001512:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001516:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001520:	463b      	mov	r3, r7
 8001522:	2200      	movs	r2, #0
 8001524:	4619      	mov	r1, r3
 8001526:	4807      	ldr	r0, [pc, #28]	@ (8001544 <MX_TIM3_Init+0x114>)
 8001528:	f004 fab8 	bl	8005a9c <HAL_TIM_PWM_ConfigChannel>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_TIM3_Init+0x106>
  {
    Error_Handler();
 8001532:	f000 fad5 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001536:	4803      	ldr	r0, [pc, #12]	@ (8001544 <MX_TIM3_Init+0x114>)
 8001538:	f000 ff6a 	bl	8002410 <HAL_TIM_MspPostInit>

}
 800153c:	bf00      	nop
 800153e:	3748      	adds	r7, #72	@ 0x48
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	200003a8 	.word	0x200003a8
 8001548:	40000400 	.word	0x40000400

0800154c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08e      	sub	sp, #56	@ 0x38
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001552:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
 8001560:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001562:	f107 031c 	add.w	r3, r7, #28
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800156c:	463b      	mov	r3, r7
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]
 8001578:	611a      	str	r2, [r3, #16]
 800157a:	615a      	str	r2, [r3, #20]
 800157c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800157e:	4b2c      	ldr	r3, [pc, #176]	@ (8001630 <MX_TIM4_Init+0xe4>)
 8001580:	4a2c      	ldr	r2, [pc, #176]	@ (8001634 <MX_TIM4_Init+0xe8>)
 8001582:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001584:	4b2a      	ldr	r3, [pc, #168]	@ (8001630 <MX_TIM4_Init+0xe4>)
 8001586:	2200      	movs	r2, #0
 8001588:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158a:	4b29      	ldr	r3, [pc, #164]	@ (8001630 <MX_TIM4_Init+0xe4>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001590:	4b27      	ldr	r3, [pc, #156]	@ (8001630 <MX_TIM4_Init+0xe4>)
 8001592:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001596:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001598:	4b25      	ldr	r3, [pc, #148]	@ (8001630 <MX_TIM4_Init+0xe4>)
 800159a:	2200      	movs	r2, #0
 800159c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800159e:	4b24      	ldr	r3, [pc, #144]	@ (8001630 <MX_TIM4_Init+0xe4>)
 80015a0:	2280      	movs	r2, #128	@ 0x80
 80015a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015a4:	4822      	ldr	r0, [pc, #136]	@ (8001630 <MX_TIM4_Init+0xe4>)
 80015a6:	f003 ff37 	bl	8005418 <HAL_TIM_Base_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80015b0:	f000 fa96 	bl	8001ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80015b4:	481e      	ldr	r0, [pc, #120]	@ (8001630 <MX_TIM4_Init+0xe4>)
 80015b6:	f003 ffef 	bl	8005598 <HAL_TIM_PWM_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80015c0:	f000 fa8e 	bl	8001ae0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80015c4:	2307      	movs	r3, #7
 80015c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 80015c8:	2330      	movs	r3, #48	@ 0x30
 80015ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 80015cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d0:	4619      	mov	r1, r3
 80015d2:	4817      	ldr	r0, [pc, #92]	@ (8001630 <MX_TIM4_Init+0xe4>)
 80015d4:	f004 fbeb 	bl	8005dae <HAL_TIM_SlaveConfigSynchro>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 80015de:	f000 fa7f 	bl	8001ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80015e2:	2340      	movs	r3, #64	@ 0x40
 80015e4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80015e6:	2380      	movs	r3, #128	@ 0x80
 80015e8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015ea:	f107 031c 	add.w	r3, r7, #28
 80015ee:	4619      	mov	r1, r3
 80015f0:	480f      	ldr	r0, [pc, #60]	@ (8001630 <MX_TIM4_Init+0xe4>)
 80015f2:	f004 fff7 	bl	80065e4 <HAL_TIMEx_MasterConfigSynchronization>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80015fc:	f000 fa70 	bl	8001ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001600:	2360      	movs	r3, #96	@ 0x60
 8001602:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 999;
 8001604:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001608:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800160a:	2300      	movs	r3, #0
 800160c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800160e:	2300      	movs	r3, #0
 8001610:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001612:	463b      	mov	r3, r7
 8001614:	2200      	movs	r2, #0
 8001616:	4619      	mov	r1, r3
 8001618:	4805      	ldr	r0, [pc, #20]	@ (8001630 <MX_TIM4_Init+0xe4>)
 800161a:	f004 fa3f 	bl	8005a9c <HAL_TIM_PWM_ConfigChannel>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_TIM4_Init+0xdc>
  {
    Error_Handler();
 8001624:	f000 fa5c 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001628:	bf00      	nop
 800162a:	3738      	adds	r7, #56	@ 0x38
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	200003f0 	.word	0x200003f0
 8001634:	40000800 	.word	0x40000800

08001638 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08e      	sub	sp, #56	@ 0x38
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800163e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
 800164c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800164e:	f107 031c 	add.w	r3, r7, #28
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001658:	463b      	mov	r3, r7
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]
 8001662:	60da      	str	r2, [r3, #12]
 8001664:	611a      	str	r2, [r3, #16]
 8001666:	615a      	str	r2, [r3, #20]
 8001668:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800166a:	4b2c      	ldr	r3, [pc, #176]	@ (800171c <MX_TIM5_Init+0xe4>)
 800166c:	4a2c      	ldr	r2, [pc, #176]	@ (8001720 <MX_TIM5_Init+0xe8>)
 800166e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001670:	4b2a      	ldr	r3, [pc, #168]	@ (800171c <MX_TIM5_Init+0xe4>)
 8001672:	2200      	movs	r2, #0
 8001674:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001676:	4b29      	ldr	r3, [pc, #164]	@ (800171c <MX_TIM5_Init+0xe4>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 800167c:	4b27      	ldr	r3, [pc, #156]	@ (800171c <MX_TIM5_Init+0xe4>)
 800167e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001682:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001684:	4b25      	ldr	r3, [pc, #148]	@ (800171c <MX_TIM5_Init+0xe4>)
 8001686:	2200      	movs	r2, #0
 8001688:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800168a:	4b24      	ldr	r3, [pc, #144]	@ (800171c <MX_TIM5_Init+0xe4>)
 800168c:	2280      	movs	r2, #128	@ 0x80
 800168e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001690:	4822      	ldr	r0, [pc, #136]	@ (800171c <MX_TIM5_Init+0xe4>)
 8001692:	f003 fec1 	bl	8005418 <HAL_TIM_Base_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 800169c:	f000 fa20 	bl	8001ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80016a0:	481e      	ldr	r0, [pc, #120]	@ (800171c <MX_TIM5_Init+0xe4>)
 80016a2:	f003 ff79 	bl	8005598 <HAL_TIM_PWM_Init>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 80016ac:	f000 fa18 	bl	8001ae0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80016b0:	2307      	movs	r3, #7
 80016b2:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80016b4:	2310      	movs	r3, #16
 80016b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 80016b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016bc:	4619      	mov	r1, r3
 80016be:	4817      	ldr	r0, [pc, #92]	@ (800171c <MX_TIM5_Init+0xe4>)
 80016c0:	f004 fb75 	bl	8005dae <HAL_TIM_SlaveConfigSynchro>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 80016ca:	f000 fa09 	bl	8001ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80016ce:	2340      	movs	r3, #64	@ 0x40
 80016d0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80016d2:	2380      	movs	r3, #128	@ 0x80
 80016d4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80016d6:	f107 031c 	add.w	r3, r7, #28
 80016da:	4619      	mov	r1, r3
 80016dc:	480f      	ldr	r0, [pc, #60]	@ (800171c <MX_TIM5_Init+0xe4>)
 80016de:	f004 ff81 	bl	80065e4 <HAL_TIMEx_MasterConfigSynchronization>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 80016e8:	f000 f9fa 	bl	8001ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016ec:	2360      	movs	r3, #96	@ 0x60
 80016ee:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 999;
 80016f0:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80016f4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016f6:	2300      	movs	r3, #0
 80016f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016fa:	2300      	movs	r3, #0
 80016fc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016fe:	463b      	mov	r3, r7
 8001700:	2200      	movs	r2, #0
 8001702:	4619      	mov	r1, r3
 8001704:	4805      	ldr	r0, [pc, #20]	@ (800171c <MX_TIM5_Init+0xe4>)
 8001706:	f004 f9c9 	bl	8005a9c <HAL_TIM_PWM_ConfigChannel>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM5_Init+0xdc>
  {
    Error_Handler();
 8001710:	f000 f9e6 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001714:	bf00      	nop
 8001716:	3738      	adds	r7, #56	@ 0x38
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000438 	.word	0x20000438
 8001720:	40000c00 	.word	0x40000c00

08001724 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800172a:	463b      	mov	r3, r7
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001732:	4b15      	ldr	r3, [pc, #84]	@ (8001788 <MX_TIM7_Init+0x64>)
 8001734:	4a15      	ldr	r2, [pc, #84]	@ (800178c <MX_TIM7_Init+0x68>)
 8001736:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 71;
 8001738:	4b13      	ldr	r3, [pc, #76]	@ (8001788 <MX_TIM7_Init+0x64>)
 800173a:	2247      	movs	r2, #71	@ 0x47
 800173c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173e:	4b12      	ldr	r3, [pc, #72]	@ (8001788 <MX_TIM7_Init+0x64>)
 8001740:	2200      	movs	r2, #0
 8001742:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8001744:	4b10      	ldr	r3, [pc, #64]	@ (8001788 <MX_TIM7_Init+0x64>)
 8001746:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800174a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800174c:	4b0e      	ldr	r3, [pc, #56]	@ (8001788 <MX_TIM7_Init+0x64>)
 800174e:	2280      	movs	r2, #128	@ 0x80
 8001750:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001752:	480d      	ldr	r0, [pc, #52]	@ (8001788 <MX_TIM7_Init+0x64>)
 8001754:	f003 fe60 	bl	8005418 <HAL_TIM_Base_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800175e:	f000 f9bf 	bl	8001ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001762:	2300      	movs	r3, #0
 8001764:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001766:	2300      	movs	r3, #0
 8001768:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800176a:	463b      	mov	r3, r7
 800176c:	4619      	mov	r1, r3
 800176e:	4806      	ldr	r0, [pc, #24]	@ (8001788 <MX_TIM7_Init+0x64>)
 8001770:	f004 ff38 	bl	80065e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800177a:	f000 f9b1 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000480 	.word	0x20000480
 800178c:	40001400 	.word	0x40001400

08001790 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b09a      	sub	sp, #104	@ 0x68
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001796:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	605a      	str	r2, [r3, #4]
 80017a0:	609a      	str	r2, [r3, #8]
 80017a2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80017a4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017be:	f107 0320 	add.w	r3, r7, #32
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
 80017c8:	609a      	str	r2, [r3, #8]
 80017ca:	60da      	str	r2, [r3, #12]
 80017cc:	611a      	str	r2, [r3, #16]
 80017ce:	615a      	str	r2, [r3, #20]
 80017d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017d2:	463b      	mov	r3, r7
 80017d4:	2220      	movs	r2, #32
 80017d6:	2100      	movs	r1, #0
 80017d8:	4618      	mov	r0, r3
 80017da:	f00a ffc3 	bl	800c764 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80017de:	4b46      	ldr	r3, [pc, #280]	@ (80018f8 <MX_TIM8_Init+0x168>)
 80017e0:	4a46      	ldr	r2, [pc, #280]	@ (80018fc <MX_TIM8_Init+0x16c>)
 80017e2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 80017e4:	4b44      	ldr	r3, [pc, #272]	@ (80018f8 <MX_TIM8_Init+0x168>)
 80017e6:	2247      	movs	r2, #71	@ 0x47
 80017e8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ea:	4b43      	ldr	r3, [pc, #268]	@ (80018f8 <MX_TIM8_Init+0x168>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 80017f0:	4b41      	ldr	r3, [pc, #260]	@ (80018f8 <MX_TIM8_Init+0x168>)
 80017f2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017f6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f8:	4b3f      	ldr	r3, [pc, #252]	@ (80018f8 <MX_TIM8_Init+0x168>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80017fe:	4b3e      	ldr	r3, [pc, #248]	@ (80018f8 <MX_TIM8_Init+0x168>)
 8001800:	2200      	movs	r2, #0
 8001802:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001804:	4b3c      	ldr	r3, [pc, #240]	@ (80018f8 <MX_TIM8_Init+0x168>)
 8001806:	2280      	movs	r2, #128	@ 0x80
 8001808:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800180a:	483b      	ldr	r0, [pc, #236]	@ (80018f8 <MX_TIM8_Init+0x168>)
 800180c:	f003 fe04 	bl	8005418 <HAL_TIM_Base_Init>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8001816:	f000 f963 	bl	8001ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800181a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800181e:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001820:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001824:	4619      	mov	r1, r3
 8001826:	4834      	ldr	r0, [pc, #208]	@ (80018f8 <MX_TIM8_Init+0x168>)
 8001828:	f004 f9fa 	bl	8005c20 <HAL_TIM_ConfigClockSource>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001832:	f000 f955 	bl	8001ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001836:	4830      	ldr	r0, [pc, #192]	@ (80018f8 <MX_TIM8_Init+0x168>)
 8001838:	f003 feae 	bl	8005598 <HAL_TIM_PWM_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 8001842:	f000 f94d 	bl	8001ae0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8001846:	2305      	movs	r3, #5
 8001848:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 800184a:	2320      	movs	r3, #32
 800184c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 800184e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001852:	4619      	mov	r1, r3
 8001854:	4828      	ldr	r0, [pc, #160]	@ (80018f8 <MX_TIM8_Init+0x168>)
 8001856:	f004 faaa 	bl	8005dae <HAL_TIM_SlaveConfigSynchro>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_TIM8_Init+0xd4>
  {
    Error_Handler();
 8001860:	f000 f93e 	bl	8001ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001864:	2320      	movs	r3, #32
 8001866:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001868:	2380      	movs	r3, #128	@ 0x80
 800186a:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800186c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001870:	4619      	mov	r1, r3
 8001872:	4821      	ldr	r0, [pc, #132]	@ (80018f8 <MX_TIM8_Init+0x168>)
 8001874:	f004 feb6 	bl	80065e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 800187e:	f000 f92f 	bl	8001ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001882:	2360      	movs	r3, #96	@ 0x60
 8001884:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 500;
 8001886:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800188a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800188c:	2300      	movs	r3, #0
 800188e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001890:	2300      	movs	r3, #0
 8001892:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001894:	2300      	movs	r3, #0
 8001896:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001898:	2300      	movs	r3, #0
 800189a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800189c:	2300      	movs	r3, #0
 800189e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80018a0:	f107 0320 	add.w	r3, r7, #32
 80018a4:	2208      	movs	r2, #8
 80018a6:	4619      	mov	r1, r3
 80018a8:	4813      	ldr	r0, [pc, #76]	@ (80018f8 <MX_TIM8_Init+0x168>)
 80018aa:	f004 f8f7 	bl	8005a9c <HAL_TIM_PWM_ConfigChannel>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 80018b4:	f000 f914 	bl	8001ae0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018b8:	2300      	movs	r3, #0
 80018ba:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018bc:	2300      	movs	r3, #0
 80018be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018c0:	2300      	movs	r3, #0
 80018c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018c8:	2300      	movs	r3, #0
 80018ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018d0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018d2:	2300      	movs	r3, #0
 80018d4:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80018d6:	463b      	mov	r3, r7
 80018d8:	4619      	mov	r1, r3
 80018da:	4807      	ldr	r0, [pc, #28]	@ (80018f8 <MX_TIM8_Init+0x168>)
 80018dc:	f004 fefe 	bl	80066dc <HAL_TIMEx_ConfigBreakDeadTime>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 80018e6:	f000 f8fb 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80018ea:	4803      	ldr	r0, [pc, #12]	@ (80018f8 <MX_TIM8_Init+0x168>)
 80018ec:	f000 fd90 	bl	8002410 <HAL_TIM_MspPostInit>

}
 80018f0:	bf00      	nop
 80018f2:	3768      	adds	r7, #104	@ 0x68
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	200004c8 	.word	0x200004c8
 80018fc:	40010400 	.word	0x40010400

08001900 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001904:	4b11      	ldr	r3, [pc, #68]	@ (800194c <MX_USART2_UART_Init+0x4c>)
 8001906:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <MX_USART2_UART_Init+0x50>)
 8001908:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800190a:	4b10      	ldr	r3, [pc, #64]	@ (800194c <MX_USART2_UART_Init+0x4c>)
 800190c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001910:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001912:	4b0e      	ldr	r3, [pc, #56]	@ (800194c <MX_USART2_UART_Init+0x4c>)
 8001914:	2200      	movs	r2, #0
 8001916:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001918:	4b0c      	ldr	r3, [pc, #48]	@ (800194c <MX_USART2_UART_Init+0x4c>)
 800191a:	2200      	movs	r2, #0
 800191c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800191e:	4b0b      	ldr	r3, [pc, #44]	@ (800194c <MX_USART2_UART_Init+0x4c>)
 8001920:	2200      	movs	r2, #0
 8001922:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001924:	4b09      	ldr	r3, [pc, #36]	@ (800194c <MX_USART2_UART_Init+0x4c>)
 8001926:	220c      	movs	r2, #12
 8001928:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800192a:	4b08      	ldr	r3, [pc, #32]	@ (800194c <MX_USART2_UART_Init+0x4c>)
 800192c:	2200      	movs	r2, #0
 800192e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001930:	4b06      	ldr	r3, [pc, #24]	@ (800194c <MX_USART2_UART_Init+0x4c>)
 8001932:	2200      	movs	r2, #0
 8001934:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001936:	4805      	ldr	r0, [pc, #20]	@ (800194c <MX_USART2_UART_Init+0x4c>)
 8001938:	f004 ff36 	bl	80067a8 <HAL_UART_Init>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001942:	f000 f8cd 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000510 	.word	0x20000510
 8001950:	40004400 	.word	0x40004400

08001954 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	4b0c      	ldr	r3, [pc, #48]	@ (8001990 <MX_DMA_Init+0x3c>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001962:	4a0b      	ldr	r2, [pc, #44]	@ (8001990 <MX_DMA_Init+0x3c>)
 8001964:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001968:	6313      	str	r3, [r2, #48]	@ 0x30
 800196a:	4b09      	ldr	r3, [pc, #36]	@ (8001990 <MX_DMA_Init+0x3c>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001972:	607b      	str	r3, [r7, #4]
 8001974:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001976:	2200      	movs	r2, #0
 8001978:	2100      	movs	r1, #0
 800197a:	2010      	movs	r0, #16
 800197c:	f001 f85b 	bl	8002a36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001980:	2010      	movs	r0, #16
 8001982:	f001 f874 	bl	8002a6e <HAL_NVIC_EnableIRQ>

}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	40023800 	.word	0x40023800

08001994 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	@ 0x28
 8001998:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199a:	f107 0314 	add.w	r3, r7, #20
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	609a      	str	r2, [r3, #8]
 80019a6:	60da      	str	r2, [r3, #12]
 80019a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	613b      	str	r3, [r7, #16]
 80019ae:	4b48      	ldr	r3, [pc, #288]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	4a47      	ldr	r2, [pc, #284]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 80019b4:	f043 0310 	orr.w	r3, r3, #16
 80019b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ba:	4b45      	ldr	r3, [pc, #276]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019be:	f003 0310 	and.w	r3, r3, #16
 80019c2:	613b      	str	r3, [r7, #16]
 80019c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	4b41      	ldr	r3, [pc, #260]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	4a40      	ldr	r2, [pc, #256]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 80019d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d6:	4b3e      	ldr	r3, [pc, #248]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	60bb      	str	r3, [r7, #8]
 80019e6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	4a39      	ldr	r2, [pc, #228]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 80019ec:	f043 0304 	orr.w	r3, r3, #4
 80019f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f2:	4b37      	ldr	r3, [pc, #220]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	f003 0304 	and.w	r3, r3, #4
 80019fa:	60bb      	str	r3, [r7, #8]
 80019fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	4b33      	ldr	r3, [pc, #204]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a06:	4a32      	ldr	r2, [pc, #200]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a0e:	4b30      	ldr	r3, [pc, #192]	@ (8001ad0 <MX_GPIO_Init+0x13c>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	217f      	movs	r1, #127	@ 0x7f
 8001a1e:	482d      	ldr	r0, [pc, #180]	@ (8001ad4 <MX_GPIO_Init+0x140>)
 8001a20:	f001 fdf6 	bl	8003610 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR_TIM3_Pin|DIR_TIM8_Pin, GPIO_PIN_RESET);
 8001a24:	2200      	movs	r2, #0
 8001a26:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8001a2a:	482b      	ldr	r0, [pc, #172]	@ (8001ad8 <MX_GPIO_Init+0x144>)
 8001a2c:	f001 fdf0 	bl	8003610 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_TIM1_Pin|DIR_NO_Pin, GPIO_PIN_RESET);
 8001a30:	2200      	movs	r2, #0
 8001a32:	f44f 4102 	mov.w	r1, #33280	@ 0x8200
 8001a36:	4829      	ldr	r0, [pc, #164]	@ (8001adc <MX_GPIO_Init+0x148>)
 8001a38:	f001 fdea 	bl	8003610 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001a3c:	237f      	movs	r3, #127	@ 0x7f
 8001a3e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a40:	2301      	movs	r3, #1
 8001a42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	4619      	mov	r1, r3
 8001a52:	4820      	ldr	r0, [pc, #128]	@ (8001ad4 <MX_GPIO_Init+0x140>)
 8001a54:	f001 fc28 	bl	80032a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	4619      	mov	r1, r3
 8001a6a:	481b      	ldr	r0, [pc, #108]	@ (8001ad8 <MX_GPIO_Init+0x144>)
 8001a6c:	f001 fc1c 	bl	80032a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001a70:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001a74:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a76:	2300      	movs	r3, #0
 8001a78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	4619      	mov	r1, r3
 8001a84:	4813      	ldr	r0, [pc, #76]	@ (8001ad4 <MX_GPIO_Init+0x140>)
 8001a86:	f001 fc0f 	bl	80032a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM3_Pin DIR_TIM8_Pin */
  GPIO_InitStruct.Pin = DIR_TIM3_Pin|DIR_TIM8_Pin;
 8001a8a:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	480d      	ldr	r0, [pc, #52]	@ (8001ad8 <MX_GPIO_Init+0x144>)
 8001aa4:	f001 fc00 	bl	80032a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM1_Pin DIR_NO_Pin */
  GPIO_InitStruct.Pin = DIR_TIM1_Pin|DIR_NO_Pin;
 8001aa8:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 8001aac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4806      	ldr	r0, [pc, #24]	@ (8001adc <MX_GPIO_Init+0x148>)
 8001ac2:	f001 fbf1 	bl	80032a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ac6:	bf00      	nop
 8001ac8:	3728      	adds	r7, #40	@ 0x28
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40020800 	.word	0x40020800
 8001adc:	40020000 	.word	0x40020000

08001ae0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ae4:	b672      	cpsid	i
}
 8001ae6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ae8:	bf00      	nop
 8001aea:	e7fd      	b.n	8001ae8 <Error_Handler+0x8>

08001aec <Init_hmi>:
	{ 1 << 16, Save_Tray_1  },
	{ 1 << 17, Save_Tray_2  },
	{ 1 << 18,Save_Tray_3  },
};
void Init_hmi(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
	Tab->bits.Motor=0x01U;
 8001af0:	4b05      	ldr	r3, [pc, #20]	@ (8001b08 <Init_hmi+0x1c>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	7813      	ldrb	r3, [r2, #0]
 8001af6:	f043 0302 	orr.w	r3, r3, #2
 8001afa:	7013      	strb	r3, [r2, #0]
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	200001b0 	.word	0x200001b0

08001b0c <Task_scan_HMI>:
    return 0xffff; // không có bit nào = 1
}
// dữ liệu đã lưu ở Coils_Database[1]; 0-5: trái 0x, phải Ox, lên 0x, xuống 0y, lên 0z, xuống 0z

void Task_scan_HMI()
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
	uint8_t current_state=0x00U;
 8001b12:	2300      	movs	r3, #0
 8001b14:	70fb      	strb	r3, [r7, #3]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8001b16:	2300      	movs	r3, #0
 8001b18:	607b      	str	r3, [r7, #4]
 8001b1a:	e08f      	b.n	8001c3c <Task_scan_HMI+0x130>
	{
		current_state= ( (Control_motor->all) &(1<<i))==0x00U ? 0x00U : 0x1U;
 8001b1c:	4b4c      	ldr	r3, [pc, #304]	@ (8001c50 <Task_scan_HMI+0x144>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	461a      	mov	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	fa42 f303 	asr.w	r3, r2, r3
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	bf14      	ite	ne
 8001b32:	2301      	movne	r3, #1
 8001b34:	2300      	moveq	r3, #0
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	70fb      	strb	r3, [r7, #3]
		if (current_state == 0x1U)
 8001b3a:	78fb      	ldrb	r3, [r7, #3]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d13a      	bne.n	8001bb6 <Task_scan_HMI+0xaa>
		{
			// --- TRƯỜNG HỢP ĐANG NHẤN ---
			hmi_btns[i].press_timer++; // Mỗi lần gọi là 1ms, cứ thế cộng dồn lên
 8001b40:	4944      	ldr	r1, [pc, #272]	@ (8001c54 <Task_scan_HMI+0x148>)
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	4613      	mov	r3, r2
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	4413      	add	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	3304      	adds	r3, #4
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	1c59      	adds	r1, r3, #1
 8001b54:	483f      	ldr	r0, [pc, #252]	@ (8001c54 <Task_scan_HMI+0x148>)
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	4403      	add	r3, r0
 8001b62:	3304      	adds	r3, #4
 8001b64:	6019      	str	r1, [r3, #0]

			// Nếu giữ đủ 500ms và chưa Jog thì kích hoạt Jog
			if (hmi_btns[i].press_timer >= 1000 && hmi_btns[i].is_jogging == 0)
 8001b66:	493b      	ldr	r1, [pc, #236]	@ (8001c54 <Task_scan_HMI+0x148>)
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	4413      	add	r3, r2
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	440b      	add	r3, r1
 8001b74:	3304      	adds	r3, #4
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b7c:	d352      	bcc.n	8001c24 <Task_scan_HMI+0x118>
 8001b7e:	4935      	ldr	r1, [pc, #212]	@ (8001c54 <Task_scan_HMI+0x148>)
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	4613      	mov	r3, r2
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	4413      	add	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	440b      	add	r3, r1
 8001b8c:	3308      	adds	r3, #8
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d147      	bne.n	8001c24 <Task_scan_HMI+0x118>
			{
				//MC_Jog(axis, direction, 10000, 5000);
				hmi_btns[i].is_jogging = 1;
 8001b94:	492f      	ldr	r1, [pc, #188]	@ (8001c54 <Task_scan_HMI+0x148>)
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	4413      	add	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	440b      	add	r3, r1
 8001ba2:	3308      	adds	r3, #8
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	701a      	strb	r2, [r3, #0]
				Handel_buttonTable[i].handler(STATUS_JOGGING_OXIS);
 8001ba8:	4a2b      	ldr	r2, [pc, #172]	@ (8001c58 <Task_scan_HMI+0x14c>)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	4798      	blx	r3
 8001bb4:	e036      	b.n	8001c24 <Task_scan_HMI+0x118>
			}
		}
		else
		{
			// --- TRƯỜNG HỢP NHẢ TAY (current_state == 0) ---
			if (hmi_btns[i].last_state == 1)
 8001bb6:	4927      	ldr	r1, [pc, #156]	@ (8001c54 <Task_scan_HMI+0x148>)
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	4413      	add	r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	440b      	add	r3, r1
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d12c      	bne.n	8001c24 <Task_scan_HMI+0x118>
			{ // Chỉ xử lý khi vừa mới nhả tay (Sườn xuống)

				if (hmi_btns[i].press_timer < 1000) {
 8001bca:	4922      	ldr	r1, [pc, #136]	@ (8001c54 <Task_scan_HMI+0x148>)
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	4413      	add	r3, r2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	440b      	add	r3, r1
 8001bd8:	3304      	adds	r3, #4
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001be0:	d206      	bcs.n	8001bf0 <Task_scan_HMI+0xe4>
					// Nhấn nhả nhanh: Nhích 100 xung
					//MC_MoveRelative(axis, direction * 100, 5000, 2000);
					Handel_buttonTable[i].handler(STATUS_STEP_OXIS);
 8001be2:	4a1d      	ldr	r2, [pc, #116]	@ (8001c58 <Task_scan_HMI+0x14c>)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bea:	2002      	movs	r0, #2
 8001bec:	4798      	blx	r3
 8001bee:	e005      	b.n	8001bfc <Task_scan_HMI+0xf0>
				}
				else {
					// Nhả sau khi đã Jog: Dừng trục
					//MC_Stop(axis, 5000);
					Handel_buttonTable[i].handler(STATUS_STOP_OXIS);
 8001bf0:	4a19      	ldr	r2, [pc, #100]	@ (8001c58 <Task_scan_HMI+0x14c>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf8:	2003      	movs	r0, #3
 8001bfa:	4798      	blx	r3
				}
				// Reset các biến để chuẩn bị cho lần nhấn sau
				hmi_btns[i].press_timer = 0;
 8001bfc:	4915      	ldr	r1, [pc, #84]	@ (8001c54 <Task_scan_HMI+0x148>)
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	4613      	mov	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	4413      	add	r3, r2
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	440b      	add	r3, r1
 8001c0a:	3304      	adds	r3, #4
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
				hmi_btns[i].is_jogging = 0;
 8001c10:	4910      	ldr	r1, [pc, #64]	@ (8001c54 <Task_scan_HMI+0x148>)
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	4613      	mov	r3, r2
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	4413      	add	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	440b      	add	r3, r1
 8001c1e:	3308      	adds	r3, #8
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]
			}
		}
		// Lưu trạng thái để bắt sườn xuống ở chu kỳ 1ms sau
		hmi_btns[i].last_state = current_state;
 8001c24:	490b      	ldr	r1, [pc, #44]	@ (8001c54 <Task_scan_HMI+0x148>)
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	4413      	add	r3, r2
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	440b      	add	r3, r1
 8001c32:	78fa      	ldrb	r2, [r7, #3]
 8001c34:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b05      	cmp	r3, #5
 8001c40:	f67f af6c 	bls.w	8001b1c <Task_scan_HMI+0x10>
	}
}
 8001c44:	bf00      	nop
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200001ac 	.word	0x200001ac
 8001c54:	200005bc 	.word	0x200005bc
 8001c58:	20000000 	.word	0x20000000

08001c5c <Task_Run_HMI>:
void Task_Run_HMI(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
	if(Emergency!=0) return;
 8001c62:	4b23      	ldr	r3, [pc, #140]	@ (8001cf0 <Task_Run_HMI+0x94>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d13d      	bne.n	8001ce6 <Task_Run_HMI+0x8a>
	if(Tab->bits.Main == 1)// && Motor_Lamp->bits.Run == 0)
 8001c6a:	4b22      	ldr	r3, [pc, #136]	@ (8001cf4 <Task_Run_HMI+0x98>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	f003 0301 	and.w	r3, r3, #1
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d136      	bne.n	8001ce8 <Task_Run_HMI+0x8c>
	{

	}
	else if (Tab->bits.Motor == 1)
 8001c7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001cf4 <Task_Run_HMI+0x98>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	f003 0302 	and.w	r3, r3, #2
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d02e      	beq.n	8001ce8 <Task_Run_HMI+0x8c>
	{
		uint32_t current = ((Save_Tray -> all) << 16)|(Worker_Control->all<< 8)| (Control_motor->all);
 8001c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf8 <Task_Run_HMI+0x9c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	041a      	lsls	r2, r3, #16
 8001c92:	4b1a      	ldr	r3, [pc, #104]	@ (8001cfc <Task_Run_HMI+0xa0>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	021b      	lsls	r3, r3, #8
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	4a18      	ldr	r2, [pc, #96]	@ (8001d00 <Task_Run_HMI+0xa4>)
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	7812      	ldrb	r2, [r2, #0]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	607b      	str	r3, [r7, #4]
		fisrtbit = __builtin_ffs(current)-7;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	fa93 f2a3 	rbit	r2, r3
 8001cac:	fab2 f282 	clz	r2, r2
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d101      	bne.n	8001cb8 <Task_Run_HMI+0x5c>
 8001cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cb8:	1c53      	adds	r3, r2, #1
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	3b07      	subs	r3, #7
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	b25a      	sxtb	r2, r3
 8001cc2:	4b10      	ldr	r3, [pc, #64]	@ (8001d04 <Task_Run_HMI+0xa8>)
 8001cc4:	701a      	strb	r2, [r3, #0]
		if(fisrtbit >= 0)
 8001cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001d04 <Task_Run_HMI+0xa8>)
 8001cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	db07      	blt.n	8001ce0 <Task_Run_HMI+0x84>
		{
			motorMoveTable[fisrtbit].handler();
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d04 <Task_Run_HMI+0xa8>)
 8001cd2:	f993 3000 	ldrsb.w	r3, [r3]
 8001cd6:	4a0c      	ldr	r2, [pc, #48]	@ (8001d08 <Task_Run_HMI+0xac>)
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	4413      	add	r3, r2
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	4798      	blx	r3
		}
		Task_scan_HMI();
 8001ce0:	f7ff ff14 	bl	8001b0c <Task_scan_HMI>
 8001ce4:	e000      	b.n	8001ce8 <Task_Run_HMI+0x8c>
	if(Emergency!=0) return;
 8001ce6:	bf00      	nop
	}
}
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	200005ba 	.word	0x200005ba
 8001cf4:	200001b0 	.word	0x200001b0
 8001cf8:	200001b4 	.word	0x200001b4
 8001cfc:	200001bc 	.word	0x200001bc
 8001d00:	200001ac 	.word	0x200001ac
 8001d04:	200005b9 	.word	0x200005b9
 8001d08:	20000018 	.word	0x20000018

08001d0c <Handle_Left>:
//		}
//	}
}
// Nut sang trai Ox -> xa gốc tọa độ
void Handle_Left(uint8_t data)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	4603      	mov	r3, r0
 8001d14:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x00);
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	f7fe fe91 	bl	8000a44 <MC_MoveHandle>
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <Handle_Right>:
void Handle_Right(uint8_t data)
{
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b082      	sub	sp, #8
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	4603      	mov	r3, r0
 8001d32:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x01u);
 8001d34:	79fb      	ldrb	r3, [r7, #7]
 8001d36:	2201      	movs	r2, #1
 8001d38:	4619      	mov	r1, r3
 8001d3a:	2000      	movs	r0, #0
 8001d3c:	f7fe fe82 	bl	8000a44 <MC_MoveHandle>
}
 8001d40:	bf00      	nop
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <Handle_In>:
void Handle_In(uint8_t data)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x00u);
 8001d52:	79fb      	ldrb	r3, [r7, #7]
 8001d54:	2200      	movs	r2, #0
 8001d56:	4619      	mov	r1, r3
 8001d58:	2001      	movs	r0, #1
 8001d5a:	f7fe fe73 	bl	8000a44 <MC_MoveHandle>
}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <Handle_Out>:
void Handle_Out(uint8_t data)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b082      	sub	sp, #8
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x01u);
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	2201      	movs	r2, #1
 8001d74:	4619      	mov	r1, r3
 8001d76:	2001      	movs	r0, #1
 8001d78:	f7fe fe64 	bl	8000a44 <MC_MoveHandle>
}
 8001d7c:	bf00      	nop
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <Handle_Up>:
void Handle_Up(uint8_t data)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x00u);
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	2200      	movs	r2, #0
 8001d92:	4619      	mov	r1, r3
 8001d94:	2002      	movs	r0, #2
 8001d96:	f7fe fe55 	bl	8000a44 <MC_MoveHandle>
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <Handle_Down>:
void Handle_Down(uint8_t data)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	4603      	mov	r3, r0
 8001daa:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x01);
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	2201      	movs	r2, #1
 8001db0:	4619      	mov	r1, r3
 8001db2:	2002      	movs	r0, #2
 8001db4:	f7fe fe46 	bl	8000a44 <MC_MoveHandle>
}
 8001db8:	bf00      	nop
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <Pick_handle1>:
void Pick_handle1(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0

}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <Release_handle1>:
void Release_handle1(void)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	af00      	add	r7, sp, #0

}
 8001dd2:	bf00      	nop
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <Pick_handle2>:
void Pick_handle2(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0

}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <Release_handle2>:
void Release_handle2(void)
{
 8001dea:	b480      	push	{r7}
 8001dec:	af00      	add	r7, sp, #0

}
 8001dee:	bf00      	nop
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <Save_1>:
void Save_1(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
	switch(save)
 8001dfc:	4b19      	ldr	r3, [pc, #100]	@ (8001e64 <Save_1+0x6c>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b03      	cmp	r3, #3
 8001e02:	d01c      	beq.n	8001e3e <Save_1+0x46>
 8001e04:	2b03      	cmp	r3, #3
 8001e06:	dc25      	bgt.n	8001e54 <Save_1+0x5c>
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d002      	beq.n	8001e12 <Save_1+0x1a>
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d00b      	beq.n	8001e28 <Save_1+0x30>
 8001e10:	e020      	b.n	8001e54 <Save_1+0x5c>
	{
		case 0x01U :
		{
			Copy_Holding_Registers(0x00U,0x06);
 8001e12:	2106      	movs	r1, #6
 8001e14:	2000      	movs	r0, #0
 8001e16:	f009 ffb1 	bl	800bd7c <Copy_Holding_Registers>
			// BẬT LED LAMP LÊN BẰNG SET BIT
			Motor_Lamp->bits.ruber1_1=0x01U;
 8001e1a:	4b13      	ldr	r3, [pc, #76]	@ (8001e68 <Save_1+0x70>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	7813      	ldrb	r3, [r2, #0]
 8001e20:	f043 0301 	orr.w	r3, r3, #1
 8001e24:	7013      	strb	r3, [r2, #0]
		}
		break;
 8001e26:	e015      	b.n	8001e54 <Save_1+0x5c>
		case 0x02U :
		{
			Copy_Holding_Registers(0x00U,0x08);
 8001e28:	2108      	movs	r1, #8
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	f009 ffa6 	bl	800bd7c <Copy_Holding_Registers>
			Motor_Lamp->bits.ruber1_2=0x01U;
 8001e30:	4b0d      	ldr	r3, [pc, #52]	@ (8001e68 <Save_1+0x70>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	7813      	ldrb	r3, [r2, #0]
 8001e36:	f043 0302 	orr.w	r3, r3, #2
 8001e3a:	7013      	strb	r3, [r2, #0]
		}
		break;
 8001e3c:	e00a      	b.n	8001e54 <Save_1+0x5c>
		case 0x03U :
		{
			Copy_Holding_Registers(0x00U,0x0a);
 8001e3e:	210a      	movs	r1, #10
 8001e40:	2000      	movs	r0, #0
 8001e42:	f009 ff9b 	bl	800bd7c <Copy_Holding_Registers>
			Motor_Lamp->bits.ruber1_3=0x01U;
 8001e46:	4b08      	ldr	r3, [pc, #32]	@ (8001e68 <Save_1+0x70>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	7813      	ldrb	r3, [r2, #0]
 8001e4c:	f043 0304 	orr.w	r3, r3, #4
 8001e50:	7013      	strb	r3, [r2, #0]
		}
		break;
 8001e52:	bf00      	nop
	}
	save=0x00;
 8001e54:	4b03      	ldr	r3, [pc, #12]	@ (8001e64 <Save_1+0x6c>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	701a      	strb	r2, [r3, #0]
	Reset_Tray(0x03);
 8001e5a:	2003      	movs	r0, #3
 8001e5c:	f009 ffb0 	bl	800bdc0 <Reset_Tray>

}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	200005bb 	.word	0x200005bb
 8001e68:	200001b8 	.word	0x200001b8

08001e6c <Save_2>:
void Save_2(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
	switch(save)
 8001e70:	4b19      	ldr	r3, [pc, #100]	@ (8001ed8 <Save_2+0x6c>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	2b06      	cmp	r3, #6
 8001e76:	d01c      	beq.n	8001eb2 <Save_2+0x46>
 8001e78:	2b06      	cmp	r3, #6
 8001e7a:	dc25      	bgt.n	8001ec8 <Save_2+0x5c>
 8001e7c:	2b04      	cmp	r3, #4
 8001e7e:	d002      	beq.n	8001e86 <Save_2+0x1a>
 8001e80:	2b05      	cmp	r3, #5
 8001e82:	d00b      	beq.n	8001e9c <Save_2+0x30>
 8001e84:	e020      	b.n	8001ec8 <Save_2+0x5c>
	{
		case 0x04U :
		{
			Copy_Holding_Registers(0x00U,12);
 8001e86:	210c      	movs	r1, #12
 8001e88:	2000      	movs	r0, #0
 8001e8a:	f009 ff77 	bl	800bd7c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray1_1=0x01U;
 8001e8e:	4b13      	ldr	r3, [pc, #76]	@ (8001edc <Save_2+0x70>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	7813      	ldrb	r3, [r2, #0]
 8001e94:	f043 0308 	orr.w	r3, r3, #8
 8001e98:	7013      	strb	r3, [r2, #0]
		}
		break;
 8001e9a:	e015      	b.n	8001ec8 <Save_2+0x5c>
		case 0x05U :
		{
			Copy_Holding_Registers(0x00U,14);
 8001e9c:	210e      	movs	r1, #14
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f009 ff6c 	bl	800bd7c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray1_2=0x01U;
 8001ea4:	4b0d      	ldr	r3, [pc, #52]	@ (8001edc <Save_2+0x70>)
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	7813      	ldrb	r3, [r2, #0]
 8001eaa:	f043 0310 	orr.w	r3, r3, #16
 8001eae:	7013      	strb	r3, [r2, #0]
		}
		break;
 8001eb0:	e00a      	b.n	8001ec8 <Save_2+0x5c>
		case 0x06U :
		{
			Copy_Holding_Registers(0x00U,16);
 8001eb2:	2110      	movs	r1, #16
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f009 ff61 	bl	800bd7c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray1_3=0x01U;
 8001eba:	4b08      	ldr	r3, [pc, #32]	@ (8001edc <Save_2+0x70>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	7813      	ldrb	r3, [r2, #0]
 8001ec0:	f043 0320 	orr.w	r3, r3, #32
 8001ec4:	7013      	strb	r3, [r2, #0]
		}
		break;
 8001ec6:	bf00      	nop
	}
	save=0x00;
 8001ec8:	4b03      	ldr	r3, [pc, #12]	@ (8001ed8 <Save_2+0x6c>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	701a      	strb	r2, [r3, #0]
	Reset_Tray(0x03);
 8001ece:	2003      	movs	r0, #3
 8001ed0:	f009 ff76 	bl	800bdc0 <Reset_Tray>
}
 8001ed4:	bf00      	nop
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	200005bb 	.word	0x200005bb
 8001edc:	200001b8 	.word	0x200001b8

08001ee0 <Save_3>:
void Save_3(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
	switch(save)
 8001ee4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f58 <Save_3+0x78>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	2b09      	cmp	r3, #9
 8001eea:	d022      	beq.n	8001f32 <Save_3+0x52>
 8001eec:	2b09      	cmp	r3, #9
 8001eee:	dc2e      	bgt.n	8001f4e <Save_3+0x6e>
 8001ef0:	2b07      	cmp	r3, #7
 8001ef2:	d002      	beq.n	8001efa <Save_3+0x1a>
 8001ef4:	2b08      	cmp	r3, #8
 8001ef6:	d00e      	beq.n	8001f16 <Save_3+0x36>
 8001ef8:	e029      	b.n	8001f4e <Save_3+0x6e>
	{
		case 0x07U :
		{
			Copy_Holding_Registers(0x00U,18);
 8001efa:	2112      	movs	r1, #18
 8001efc:	2000      	movs	r0, #0
 8001efe:	f009 ff3d 	bl	800bd7c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray2_1=0x01U;
 8001f02:	4b16      	ldr	r3, [pc, #88]	@ (8001f5c <Save_3+0x7c>)
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	7813      	ldrb	r3, [r2, #0]
 8001f08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f0c:	7013      	strb	r3, [r2, #0]
			Reset_Tray(0x03);
 8001f0e:	2003      	movs	r0, #3
 8001f10:	f009 ff56 	bl	800bdc0 <Reset_Tray>
		}
		break;
 8001f14:	e01b      	b.n	8001f4e <Save_3+0x6e>
		case 0x08U :
		{
			Copy_Holding_Registers(0x00U,20U);
 8001f16:	2114      	movs	r1, #20
 8001f18:	2000      	movs	r0, #0
 8001f1a:	f009 ff2f 	bl	800bd7c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray2_2=0x01U;
 8001f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f5c <Save_3+0x7c>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	7813      	ldrb	r3, [r2, #0]
 8001f24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f28:	7013      	strb	r3, [r2, #0]
			Reset_Tray(0x03);
 8001f2a:	2003      	movs	r0, #3
 8001f2c:	f009 ff48 	bl	800bdc0 <Reset_Tray>
		}
		break;
 8001f30:	e00d      	b.n	8001f4e <Save_3+0x6e>
		case 0x09U :
		{
			Copy_Holding_Registers(0x00U,22U);
 8001f32:	2116      	movs	r1, #22
 8001f34:	2000      	movs	r0, #0
 8001f36:	f009 ff21 	bl	800bd7c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray2_3=0x01U;
 8001f3a:	4b08      	ldr	r3, [pc, #32]	@ (8001f5c <Save_3+0x7c>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	7853      	ldrb	r3, [r2, #1]
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	7053      	strb	r3, [r2, #1]

			Reset_Tray(0x04);
 8001f46:	2004      	movs	r0, #4
 8001f48:	f009 ff3a 	bl	800bdc0 <Reset_Tray>
		}
		break;
 8001f4c:	bf00      	nop
	}
	save=0x00;
 8001f4e:	4b02      	ldr	r3, [pc, #8]	@ (8001f58 <Save_3+0x78>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	701a      	strb	r2, [r3, #0]

}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	200005bb 	.word	0x200005bb
 8001f5c:	200001b8 	.word	0x200001b8

08001f60 <Setmove_point>:
void Setmove_point(void)
{
 8001f60:	b598      	push	{r3, r4, r7, lr}
 8001f62:	af00      	add	r7, sp, #0
	switch(save)
 8001f64:	4b78      	ldr	r3, [pc, #480]	@ (8002148 <Setmove_point+0x1e8>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	3b01      	subs	r3, #1
 8001f6a:	2b08      	cmp	r3, #8
 8001f6c:	f200 80dc 	bhi.w	8002128 <Setmove_point+0x1c8>
 8001f70:	a201      	add	r2, pc, #4	@ (adr r2, 8001f78 <Setmove_point+0x18>)
 8001f72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f76:	bf00      	nop
 8001f78:	08001f9d 	.word	0x08001f9d
 8001f7c:	08001fc9 	.word	0x08001fc9
 8001f80:	08001ff5 	.word	0x08001ff5
 8001f84:	08002021 	.word	0x08002021
 8001f88:	0800204d 	.word	0x0800204d
 8001f8c:	08002079 	.word	0x08002079
 8001f90:	080020a5 	.word	0x080020a5
 8001f94:	080020d1 	.word	0x080020d1
 8001f98:	080020fd 	.word	0x080020fd
	{
		case 0x01:
		{
			MC_MoveLinear(Get_Holding_Registers(6),Get_Holding_Registers(7),Holding_Registers_Database[2],10000);
 8001f9c:	2006      	movs	r0, #6
 8001f9e:	f009 fed7 	bl	800bd50 <Get_Holding_Registers>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	461c      	mov	r4, r3
 8001fa6:	2007      	movs	r0, #7
 8001fa8:	f009 fed2 	bl	800bd50 <Get_Holding_Registers>
 8001fac:	4603      	mov	r3, r0
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4b66      	ldr	r3, [pc, #408]	@ (800214c <Setmove_point+0x1ec>)
 8001fb2:	889b      	ldrh	r3, [r3, #4]
 8001fb4:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 8002150 <Setmove_point+0x1f0>
 8001fb8:	461a      	mov	r2, r3
 8001fba:	4620      	mov	r0, r4
 8001fbc:	f7fe fcb6 	bl	800092c <MC_MoveLinear>
			Reset_Tray(0x03);
 8001fc0:	2003      	movs	r0, #3
 8001fc2:	f009 fefd 	bl	800bdc0 <Reset_Tray>
		}
		break;
 8001fc6:	e0b0      	b.n	800212a <Setmove_point+0x1ca>
		case 0x02:
		{
			MC_MoveLinear(Get_Holding_Registers(8),Get_Holding_Registers(9),Holding_Registers_Database[2],10000);
 8001fc8:	2008      	movs	r0, #8
 8001fca:	f009 fec1 	bl	800bd50 <Get_Holding_Registers>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	461c      	mov	r4, r3
 8001fd2:	2009      	movs	r0, #9
 8001fd4:	f009 febc 	bl	800bd50 <Get_Holding_Registers>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4b5b      	ldr	r3, [pc, #364]	@ (800214c <Setmove_point+0x1ec>)
 8001fde:	889b      	ldrh	r3, [r3, #4]
 8001fe0:	ed9f 0a5b 	vldr	s0, [pc, #364]	@ 8002150 <Setmove_point+0x1f0>
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4620      	mov	r0, r4
 8001fe8:	f7fe fca0 	bl	800092c <MC_MoveLinear>
			Reset_Tray(0x03);
 8001fec:	2003      	movs	r0, #3
 8001fee:	f009 fee7 	bl	800bdc0 <Reset_Tray>
		}
		break;
 8001ff2:	e09a      	b.n	800212a <Setmove_point+0x1ca>
		case 0x03:
		{
			MC_MoveLinear(Get_Holding_Registers(10),Get_Holding_Registers(11),Holding_Registers_Database[2],10000);
 8001ff4:	200a      	movs	r0, #10
 8001ff6:	f009 feab 	bl	800bd50 <Get_Holding_Registers>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	461c      	mov	r4, r3
 8001ffe:	200b      	movs	r0, #11
 8002000:	f009 fea6 	bl	800bd50 <Get_Holding_Registers>
 8002004:	4603      	mov	r3, r0
 8002006:	4619      	mov	r1, r3
 8002008:	4b50      	ldr	r3, [pc, #320]	@ (800214c <Setmove_point+0x1ec>)
 800200a:	889b      	ldrh	r3, [r3, #4]
 800200c:	ed9f 0a50 	vldr	s0, [pc, #320]	@ 8002150 <Setmove_point+0x1f0>
 8002010:	461a      	mov	r2, r3
 8002012:	4620      	mov	r0, r4
 8002014:	f7fe fc8a 	bl	800092c <MC_MoveLinear>
			Reset_Tray(0x03);
 8002018:	2003      	movs	r0, #3
 800201a:	f009 fed1 	bl	800bdc0 <Reset_Tray>
		}
		break;
 800201e:	e084      	b.n	800212a <Setmove_point+0x1ca>
		case 0x04:
		{
			MC_MoveLinear(Get_Holding_Registers(12),Get_Holding_Registers(13),Holding_Registers_Database[2],10000);
 8002020:	200c      	movs	r0, #12
 8002022:	f009 fe95 	bl	800bd50 <Get_Holding_Registers>
 8002026:	4603      	mov	r3, r0
 8002028:	461c      	mov	r4, r3
 800202a:	200d      	movs	r0, #13
 800202c:	f009 fe90 	bl	800bd50 <Get_Holding_Registers>
 8002030:	4603      	mov	r3, r0
 8002032:	4619      	mov	r1, r3
 8002034:	4b45      	ldr	r3, [pc, #276]	@ (800214c <Setmove_point+0x1ec>)
 8002036:	889b      	ldrh	r3, [r3, #4]
 8002038:	ed9f 0a45 	vldr	s0, [pc, #276]	@ 8002150 <Setmove_point+0x1f0>
 800203c:	461a      	mov	r2, r3
 800203e:	4620      	mov	r0, r4
 8002040:	f7fe fc74 	bl	800092c <MC_MoveLinear>
			Reset_Tray(0x03);
 8002044:	2003      	movs	r0, #3
 8002046:	f009 febb 	bl	800bdc0 <Reset_Tray>
		}
		break;
 800204a:	e06e      	b.n	800212a <Setmove_point+0x1ca>
		case 0x05:
		{
			MC_MoveLinear(Get_Holding_Registers(14),Get_Holding_Registers(15),Holding_Registers_Database[2],10000);
 800204c:	200e      	movs	r0, #14
 800204e:	f009 fe7f 	bl	800bd50 <Get_Holding_Registers>
 8002052:	4603      	mov	r3, r0
 8002054:	461c      	mov	r4, r3
 8002056:	200f      	movs	r0, #15
 8002058:	f009 fe7a 	bl	800bd50 <Get_Holding_Registers>
 800205c:	4603      	mov	r3, r0
 800205e:	4619      	mov	r1, r3
 8002060:	4b3a      	ldr	r3, [pc, #232]	@ (800214c <Setmove_point+0x1ec>)
 8002062:	889b      	ldrh	r3, [r3, #4]
 8002064:	ed9f 0a3a 	vldr	s0, [pc, #232]	@ 8002150 <Setmove_point+0x1f0>
 8002068:	461a      	mov	r2, r3
 800206a:	4620      	mov	r0, r4
 800206c:	f7fe fc5e 	bl	800092c <MC_MoveLinear>
			Reset_Tray(0x03);
 8002070:	2003      	movs	r0, #3
 8002072:	f009 fea5 	bl	800bdc0 <Reset_Tray>
		}
		break;
 8002076:	e058      	b.n	800212a <Setmove_point+0x1ca>
		case 0x06:
		{
			MC_MoveLinear(Get_Holding_Registers(16),Get_Holding_Registers(17),Holding_Registers_Database[2],10000);
 8002078:	2010      	movs	r0, #16
 800207a:	f009 fe69 	bl	800bd50 <Get_Holding_Registers>
 800207e:	4603      	mov	r3, r0
 8002080:	461c      	mov	r4, r3
 8002082:	2011      	movs	r0, #17
 8002084:	f009 fe64 	bl	800bd50 <Get_Holding_Registers>
 8002088:	4603      	mov	r3, r0
 800208a:	4619      	mov	r1, r3
 800208c:	4b2f      	ldr	r3, [pc, #188]	@ (800214c <Setmove_point+0x1ec>)
 800208e:	889b      	ldrh	r3, [r3, #4]
 8002090:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 8002150 <Setmove_point+0x1f0>
 8002094:	461a      	mov	r2, r3
 8002096:	4620      	mov	r0, r4
 8002098:	f7fe fc48 	bl	800092c <MC_MoveLinear>
			Reset_Tray(0x03);
 800209c:	2003      	movs	r0, #3
 800209e:	f009 fe8f 	bl	800bdc0 <Reset_Tray>
		}
		break;
 80020a2:	e042      	b.n	800212a <Setmove_point+0x1ca>
		case 0x07:
		{
			MC_MoveLinear(Get_Holding_Registers(18),Get_Holding_Registers(19),Holding_Registers_Database[2],10000);
 80020a4:	2012      	movs	r0, #18
 80020a6:	f009 fe53 	bl	800bd50 <Get_Holding_Registers>
 80020aa:	4603      	mov	r3, r0
 80020ac:	461c      	mov	r4, r3
 80020ae:	2013      	movs	r0, #19
 80020b0:	f009 fe4e 	bl	800bd50 <Get_Holding_Registers>
 80020b4:	4603      	mov	r3, r0
 80020b6:	4619      	mov	r1, r3
 80020b8:	4b24      	ldr	r3, [pc, #144]	@ (800214c <Setmove_point+0x1ec>)
 80020ba:	889b      	ldrh	r3, [r3, #4]
 80020bc:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 8002150 <Setmove_point+0x1f0>
 80020c0:	461a      	mov	r2, r3
 80020c2:	4620      	mov	r0, r4
 80020c4:	f7fe fc32 	bl	800092c <MC_MoveLinear>
			Reset_Tray(0x03);
 80020c8:	2003      	movs	r0, #3
 80020ca:	f009 fe79 	bl	800bdc0 <Reset_Tray>
		}
		break;
 80020ce:	e02c      	b.n	800212a <Setmove_point+0x1ca>
		case 0x08:
		{
			MC_MoveLinear(Get_Holding_Registers(20),Get_Holding_Registers(21),Holding_Registers_Database[2],10000);
 80020d0:	2014      	movs	r0, #20
 80020d2:	f009 fe3d 	bl	800bd50 <Get_Holding_Registers>
 80020d6:	4603      	mov	r3, r0
 80020d8:	461c      	mov	r4, r3
 80020da:	2015      	movs	r0, #21
 80020dc:	f009 fe38 	bl	800bd50 <Get_Holding_Registers>
 80020e0:	4603      	mov	r3, r0
 80020e2:	4619      	mov	r1, r3
 80020e4:	4b19      	ldr	r3, [pc, #100]	@ (800214c <Setmove_point+0x1ec>)
 80020e6:	889b      	ldrh	r3, [r3, #4]
 80020e8:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8002150 <Setmove_point+0x1f0>
 80020ec:	461a      	mov	r2, r3
 80020ee:	4620      	mov	r0, r4
 80020f0:	f7fe fc1c 	bl	800092c <MC_MoveLinear>
			Reset_Tray(0x03);
 80020f4:	2003      	movs	r0, #3
 80020f6:	f009 fe63 	bl	800bdc0 <Reset_Tray>
		}
		break;
 80020fa:	e016      	b.n	800212a <Setmove_point+0x1ca>
		case 0x09:
		{
			MC_MoveLinear(Get_Holding_Registers(22),Get_Holding_Registers(23),Holding_Registers_Database[2],10000);
 80020fc:	2016      	movs	r0, #22
 80020fe:	f009 fe27 	bl	800bd50 <Get_Holding_Registers>
 8002102:	4603      	mov	r3, r0
 8002104:	461c      	mov	r4, r3
 8002106:	2017      	movs	r0, #23
 8002108:	f009 fe22 	bl	800bd50 <Get_Holding_Registers>
 800210c:	4603      	mov	r3, r0
 800210e:	4619      	mov	r1, r3
 8002110:	4b0e      	ldr	r3, [pc, #56]	@ (800214c <Setmove_point+0x1ec>)
 8002112:	889b      	ldrh	r3, [r3, #4]
 8002114:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8002150 <Setmove_point+0x1f0>
 8002118:	461a      	mov	r2, r3
 800211a:	4620      	mov	r0, r4
 800211c:	f7fe fc06 	bl	800092c <MC_MoveLinear>
			Reset_Tray(0x04);
 8002120:	2004      	movs	r0, #4
 8002122:	f009 fe4d 	bl	800bdc0 <Reset_Tray>
		}
		break;
 8002126:	e000      	b.n	800212a <Setmove_point+0x1ca>
		default:
		break;
 8002128:	bf00      	nop
	}
	Reset_Tray(0x02);
 800212a:	2002      	movs	r0, #2
 800212c:	f009 fe48 	bl	800bdc0 <Reset_Tray>
	save=0x00U;
 8002130:	4b05      	ldr	r3, [pc, #20]	@ (8002148 <Setmove_point+0x1e8>)
 8002132:	2200      	movs	r2, #0
 8002134:	701a      	strb	r2, [r3, #0]
	Motor_Lamp->bits.led_move=0x01U;
 8002136:	4b07      	ldr	r3, [pc, #28]	@ (8002154 <Setmove_point+0x1f4>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	7853      	ldrb	r3, [r2, #1]
 800213c:	f043 0302 	orr.w	r3, r3, #2
 8002140:	7053      	strb	r3, [r2, #1]

}
 8002142:	bf00      	nop
 8002144:	bd98      	pop	{r3, r4, r7, pc}
 8002146:	bf00      	nop
 8002148:	200005bb 	.word	0x200005bb
 800214c:	200023ec 	.word	0x200023ec
 8002150:	461c4000 	.word	0x461c4000
 8002154:	200001b8 	.word	0x200001b8

08002158 <Save_Glass_1>:
void Save_Glass_1(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_1 7 và 8
	save=0x01;
 800215c:	4b03      	ldr	r3, [pc, #12]	@ (800216c <Save_Glass_1+0x14>)
 800215e:	2201      	movs	r2, #1
 8002160:	701a      	strb	r2, [r3, #0]
}
 8002162:	bf00      	nop
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	200005bb 	.word	0x200005bb

08002170 <Save_Glass_2>:
void Save_Glass_2(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x02;
 8002174:	4b03      	ldr	r3, [pc, #12]	@ (8002184 <Save_Glass_2+0x14>)
 8002176:	2202      	movs	r2, #2
 8002178:	701a      	strb	r2, [r3, #0]
}
 800217a:	bf00      	nop
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	200005bb 	.word	0x200005bb

08002188 <Save_Glass_3>:
void Save_Glass_3(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_3 vào flash và trên biến
	save=0x03;
 800218c:	4b03      	ldr	r3, [pc, #12]	@ (800219c <Save_Glass_3+0x14>)
 800218e:	2203      	movs	r2, #3
 8002190:	701a      	strb	r2, [r3, #0]
}
 8002192:	bf00      	nop
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	200005bb 	.word	0x200005bb

080021a0 <Save_Cover_1>:
{
	// Lưu giá trị glass_2 vào flash và trên biến

}
void Save_Cover_1(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x04;
 80021a4:	4b03      	ldr	r3, [pc, #12]	@ (80021b4 <Save_Cover_1+0x14>)
 80021a6:	2204      	movs	r2, #4
 80021a8:	701a      	strb	r2, [r3, #0]
}
 80021aa:	bf00      	nop
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr
 80021b4:	200005bb 	.word	0x200005bb

080021b8 <Save_Cover_2>:
void Save_Cover_2(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x05;
 80021bc:	4b03      	ldr	r3, [pc, #12]	@ (80021cc <Save_Cover_2+0x14>)
 80021be:	2205      	movs	r2, #5
 80021c0:	701a      	strb	r2, [r3, #0]
}
 80021c2:	bf00      	nop
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	200005bb 	.word	0x200005bb

080021d0 <Save_Cover_3>:
void Save_Cover_3(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x06;
 80021d4:	4b03      	ldr	r3, [pc, #12]	@ (80021e4 <Save_Cover_3+0x14>)
 80021d6:	2206      	movs	r2, #6
 80021d8:	701a      	strb	r2, [r3, #0]
}
 80021da:	bf00      	nop
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	200005bb 	.word	0x200005bb

080021e8 <Save_Tray_1>:
void Save_Cover_All(void)
{
	// Lưu giá trị glass_2 vào flash và trên biến
}
void Save_Tray_1(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
	save=0x07U;
 80021ec:	4b03      	ldr	r3, [pc, #12]	@ (80021fc <Save_Tray_1+0x14>)
 80021ee:	2207      	movs	r2, #7
 80021f0:	701a      	strb	r2, [r3, #0]
}
 80021f2:	bf00      	nop
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	200005bb 	.word	0x200005bb

08002200 <Save_Tray_2>:
void Save_Tray_2(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0

	save=0x08U;
 8002204:	4b03      	ldr	r3, [pc, #12]	@ (8002214 <Save_Tray_2+0x14>)
 8002206:	2208      	movs	r2, #8
 8002208:	701a      	strb	r2, [r3, #0]
}
 800220a:	bf00      	nop
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr
 8002214:	200005bb 	.word	0x200005bb

08002218 <Save_Tray_3>:
void Save_Tray_3(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0

	save=0x09U;
 800221c:	4b03      	ldr	r3, [pc, #12]	@ (800222c <Save_Tray_3+0x14>)
 800221e:	2209      	movs	r2, #9
 8002220:	701a      	strb	r2, [r3, #0]
}
 8002222:	bf00      	nop
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr
 800222c:	200005bb 	.word	0x200005bb

08002230 <Handle_Set>:
void Handle_Set(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
	MC_MoveLinear(Holding_Registers_Database[0],Holding_Registers_Database[1],Holding_Registers_Database[2],10000);
 8002234:	4b07      	ldr	r3, [pc, #28]	@ (8002254 <Handle_Set+0x24>)
 8002236:	881b      	ldrh	r3, [r3, #0]
 8002238:	4618      	mov	r0, r3
 800223a:	4b06      	ldr	r3, [pc, #24]	@ (8002254 <Handle_Set+0x24>)
 800223c:	885b      	ldrh	r3, [r3, #2]
 800223e:	4619      	mov	r1, r3
 8002240:	4b04      	ldr	r3, [pc, #16]	@ (8002254 <Handle_Set+0x24>)
 8002242:	889b      	ldrh	r3, [r3, #4]
 8002244:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8002258 <Handle_Set+0x28>
 8002248:	461a      	mov	r2, r3
 800224a:	f7fe fb6f 	bl	800092c <MC_MoveLinear>

}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	200023ec 	.word	0x200023ec
 8002258:	461c4000 	.word	0x461c4000

0800225c <Handle_Home>:
void Handle_Home(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
	// đi về hôm với với quang đường tối đa là max hoặc chạm cảm biến rồi dừng

	// đi xa home 1 đoạn 10cm

	// lùi lại home với tần số 1Hz, để chạm home thì đó set current_pos =0x00U;
}
 8002260:	bf00      	nop
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
	...

0800226c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	607b      	str	r3, [r7, #4]
 8002276:	4b10      	ldr	r3, [pc, #64]	@ (80022b8 <HAL_MspInit+0x4c>)
 8002278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227a:	4a0f      	ldr	r2, [pc, #60]	@ (80022b8 <HAL_MspInit+0x4c>)
 800227c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002280:	6453      	str	r3, [r2, #68]	@ 0x44
 8002282:	4b0d      	ldr	r3, [pc, #52]	@ (80022b8 <HAL_MspInit+0x4c>)
 8002284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002286:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800228a:	607b      	str	r3, [r7, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	603b      	str	r3, [r7, #0]
 8002292:	4b09      	ldr	r3, [pc, #36]	@ (80022b8 <HAL_MspInit+0x4c>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002296:	4a08      	ldr	r2, [pc, #32]	@ (80022b8 <HAL_MspInit+0x4c>)
 8002298:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800229c:	6413      	str	r3, [r2, #64]	@ 0x40
 800229e:	4b06      	ldr	r3, [pc, #24]	@ (80022b8 <HAL_MspInit+0x4c>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022a6:	603b      	str	r3, [r7, #0]
 80022a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	40023800 	.word	0x40023800

080022bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b08a      	sub	sp, #40	@ 0x28
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a4a      	ldr	r2, [pc, #296]	@ (80023f4 <HAL_TIM_Base_MspInit+0x138>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d10e      	bne.n	80022ec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80022d2:	4b49      	ldr	r3, [pc, #292]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 80022d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d6:	4a48      	ldr	r2, [pc, #288]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80022de:	4b46      	ldr	r3, [pc, #280]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 80022e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80022e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80022ea:	e07e      	b.n	80023ea <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022f4:	d10e      	bne.n	8002314 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	623b      	str	r3, [r7, #32]
 80022fa:	4b3f      	ldr	r3, [pc, #252]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	4a3e      	ldr	r2, [pc, #248]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 8002300:	f043 0301 	orr.w	r3, r3, #1
 8002304:	6413      	str	r3, [r2, #64]	@ 0x40
 8002306:	4b3c      	ldr	r3, [pc, #240]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 8002308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	623b      	str	r3, [r7, #32]
 8002310:	6a3b      	ldr	r3, [r7, #32]
}
 8002312:	e06a      	b.n	80023ea <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM3)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a38      	ldr	r2, [pc, #224]	@ (80023fc <HAL_TIM_Base_MspInit+0x140>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d10e      	bne.n	800233c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	61fb      	str	r3, [r7, #28]
 8002322:	4b35      	ldr	r3, [pc, #212]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	4a34      	ldr	r2, [pc, #208]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 8002328:	f043 0302 	orr.w	r3, r3, #2
 800232c:	6413      	str	r3, [r2, #64]	@ 0x40
 800232e:	4b32      	ldr	r3, [pc, #200]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	61fb      	str	r3, [r7, #28]
 8002338:	69fb      	ldr	r3, [r7, #28]
}
 800233a:	e056      	b.n	80023ea <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM4)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a2f      	ldr	r2, [pc, #188]	@ (8002400 <HAL_TIM_Base_MspInit+0x144>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d10e      	bne.n	8002364 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	61bb      	str	r3, [r7, #24]
 800234a:	4b2b      	ldr	r3, [pc, #172]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234e:	4a2a      	ldr	r2, [pc, #168]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 8002350:	f043 0304 	orr.w	r3, r3, #4
 8002354:	6413      	str	r3, [r2, #64]	@ 0x40
 8002356:	4b28      	ldr	r3, [pc, #160]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 8002358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235a:	f003 0304 	and.w	r3, r3, #4
 800235e:	61bb      	str	r3, [r7, #24]
 8002360:	69bb      	ldr	r3, [r7, #24]
}
 8002362:	e042      	b.n	80023ea <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a26      	ldr	r2, [pc, #152]	@ (8002404 <HAL_TIM_Base_MspInit+0x148>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d10e      	bne.n	800238c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	617b      	str	r3, [r7, #20]
 8002372:	4b21      	ldr	r3, [pc, #132]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 8002374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002376:	4a20      	ldr	r2, [pc, #128]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 8002378:	f043 0308 	orr.w	r3, r3, #8
 800237c:	6413      	str	r3, [r2, #64]	@ 0x40
 800237e:	4b1e      	ldr	r3, [pc, #120]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 8002380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002382:	f003 0308 	and.w	r3, r3, #8
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	697b      	ldr	r3, [r7, #20]
}
 800238a:	e02e      	b.n	80023ea <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a1d      	ldr	r2, [pc, #116]	@ (8002408 <HAL_TIM_Base_MspInit+0x14c>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d116      	bne.n	80023c4 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	4b17      	ldr	r3, [pc, #92]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239e:	4a16      	ldr	r2, [pc, #88]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 80023a0:	f043 0320 	orr.w	r3, r3, #32
 80023a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023a6:	4b14      	ldr	r3, [pc, #80]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023aa:	f003 0320 	and.w	r3, r3, #32
 80023ae:	613b      	str	r3, [r7, #16]
 80023b0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80023b2:	2200      	movs	r2, #0
 80023b4:	2100      	movs	r1, #0
 80023b6:	2037      	movs	r0, #55	@ 0x37
 80023b8:	f000 fb3d 	bl	8002a36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80023bc:	2037      	movs	r0, #55	@ 0x37
 80023be:	f000 fb56 	bl	8002a6e <HAL_NVIC_EnableIRQ>
}
 80023c2:	e012      	b.n	80023ea <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM8)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a10      	ldr	r2, [pc, #64]	@ (800240c <HAL_TIM_Base_MspInit+0x150>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d10d      	bne.n	80023ea <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	4b09      	ldr	r3, [pc, #36]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d6:	4a08      	ldr	r2, [pc, #32]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 80023d8:	f043 0302 	orr.w	r3, r3, #2
 80023dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80023de:	4b06      	ldr	r3, [pc, #24]	@ (80023f8 <HAL_TIM_Base_MspInit+0x13c>)
 80023e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]
}
 80023ea:	bf00      	nop
 80023ec:	3728      	adds	r7, #40	@ 0x28
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40010000 	.word	0x40010000
 80023f8:	40023800 	.word	0x40023800
 80023fc:	40000400 	.word	0x40000400
 8002400:	40000800 	.word	0x40000800
 8002404:	40000c00 	.word	0x40000c00
 8002408:	40001400 	.word	0x40001400
 800240c:	40010400 	.word	0x40010400

08002410 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b08a      	sub	sp, #40	@ 0x28
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002418:	f107 0314 	add.w	r3, r7, #20
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
 8002420:	605a      	str	r2, [r3, #4]
 8002422:	609a      	str	r2, [r3, #8]
 8002424:	60da      	str	r2, [r3, #12]
 8002426:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a37      	ldr	r2, [pc, #220]	@ (800250c <HAL_TIM_MspPostInit+0xfc>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d11f      	bne.n	8002472 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	4b36      	ldr	r3, [pc, #216]	@ (8002510 <HAL_TIM_MspPostInit+0x100>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	4a35      	ldr	r2, [pc, #212]	@ (8002510 <HAL_TIM_MspPostInit+0x100>)
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6313      	str	r3, [r2, #48]	@ 0x30
 8002442:	4b33      	ldr	r3, [pc, #204]	@ (8002510 <HAL_TIM_MspPostInit+0x100>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	613b      	str	r3, [r7, #16]
 800244c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800244e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002454:	2302      	movs	r3, #2
 8002456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245c:	2300      	movs	r3, #0
 800245e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002460:	2301      	movs	r3, #1
 8002462:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002464:	f107 0314 	add.w	r3, r7, #20
 8002468:	4619      	mov	r1, r3
 800246a:	482a      	ldr	r0, [pc, #168]	@ (8002514 <HAL_TIM_MspPostInit+0x104>)
 800246c:	f000 ff1c 	bl	80032a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002470:	e047      	b.n	8002502 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a28      	ldr	r2, [pc, #160]	@ (8002518 <HAL_TIM_MspPostInit+0x108>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d11e      	bne.n	80024ba <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800247c:	2300      	movs	r3, #0
 800247e:	60fb      	str	r3, [r7, #12]
 8002480:	4b23      	ldr	r3, [pc, #140]	@ (8002510 <HAL_TIM_MspPostInit+0x100>)
 8002482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002484:	4a22      	ldr	r2, [pc, #136]	@ (8002510 <HAL_TIM_MspPostInit+0x100>)
 8002486:	f043 0304 	orr.w	r3, r3, #4
 800248a:	6313      	str	r3, [r2, #48]	@ 0x30
 800248c:	4b20      	ldr	r3, [pc, #128]	@ (8002510 <HAL_TIM_MspPostInit+0x100>)
 800248e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002490:	f003 0304 	and.w	r3, r3, #4
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002498:	2340      	movs	r3, #64	@ 0x40
 800249a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249c:	2302      	movs	r3, #2
 800249e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a0:	2300      	movs	r3, #0
 80024a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a4:	2300      	movs	r3, #0
 80024a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024a8:	2302      	movs	r3, #2
 80024aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ac:	f107 0314 	add.w	r3, r7, #20
 80024b0:	4619      	mov	r1, r3
 80024b2:	481a      	ldr	r0, [pc, #104]	@ (800251c <HAL_TIM_MspPostInit+0x10c>)
 80024b4:	f000 fef8 	bl	80032a8 <HAL_GPIO_Init>
}
 80024b8:	e023      	b.n	8002502 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a18      	ldr	r2, [pc, #96]	@ (8002520 <HAL_TIM_MspPostInit+0x110>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d11e      	bne.n	8002502 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024c4:	2300      	movs	r3, #0
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	4b11      	ldr	r3, [pc, #68]	@ (8002510 <HAL_TIM_MspPostInit+0x100>)
 80024ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024cc:	4a10      	ldr	r2, [pc, #64]	@ (8002510 <HAL_TIM_MspPostInit+0x100>)
 80024ce:	f043 0304 	orr.w	r3, r3, #4
 80024d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002510 <HAL_TIM_MspPostInit+0x100>)
 80024d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d8:	f003 0304 	and.w	r3, r3, #4
 80024dc:	60bb      	str	r3, [r7, #8]
 80024de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80024e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e6:	2302      	movs	r3, #2
 80024e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ee:	2300      	movs	r3, #0
 80024f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80024f2:	2303      	movs	r3, #3
 80024f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024f6:	f107 0314 	add.w	r3, r7, #20
 80024fa:	4619      	mov	r1, r3
 80024fc:	4807      	ldr	r0, [pc, #28]	@ (800251c <HAL_TIM_MspPostInit+0x10c>)
 80024fe:	f000 fed3 	bl	80032a8 <HAL_GPIO_Init>
}
 8002502:	bf00      	nop
 8002504:	3728      	adds	r7, #40	@ 0x28
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40010000 	.word	0x40010000
 8002510:	40023800 	.word	0x40023800
 8002514:	40020000 	.word	0x40020000
 8002518:	40000400 	.word	0x40000400
 800251c:	40020800 	.word	0x40020800
 8002520:	40010400 	.word	0x40010400

08002524 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b08a      	sub	sp, #40	@ 0x28
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 0314 	add.w	r3, r7, #20
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a34      	ldr	r2, [pc, #208]	@ (8002614 <HAL_UART_MspInit+0xf0>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d161      	bne.n	800260a <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	613b      	str	r3, [r7, #16]
 800254a:	4b33      	ldr	r3, [pc, #204]	@ (8002618 <HAL_UART_MspInit+0xf4>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	4a32      	ldr	r2, [pc, #200]	@ (8002618 <HAL_UART_MspInit+0xf4>)
 8002550:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002554:	6413      	str	r3, [r2, #64]	@ 0x40
 8002556:	4b30      	ldr	r3, [pc, #192]	@ (8002618 <HAL_UART_MspInit+0xf4>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800255e:	613b      	str	r3, [r7, #16]
 8002560:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	4b2c      	ldr	r3, [pc, #176]	@ (8002618 <HAL_UART_MspInit+0xf4>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256a:	4a2b      	ldr	r2, [pc, #172]	@ (8002618 <HAL_UART_MspInit+0xf4>)
 800256c:	f043 0301 	orr.w	r3, r3, #1
 8002570:	6313      	str	r3, [r2, #48]	@ 0x30
 8002572:	4b29      	ldr	r3, [pc, #164]	@ (8002618 <HAL_UART_MspInit+0xf4>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800257e:	230c      	movs	r3, #12
 8002580:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002582:	2302      	movs	r3, #2
 8002584:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002586:	2300      	movs	r3, #0
 8002588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800258a:	2303      	movs	r3, #3
 800258c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800258e:	2307      	movs	r3, #7
 8002590:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002592:	f107 0314 	add.w	r3, r7, #20
 8002596:	4619      	mov	r1, r3
 8002598:	4820      	ldr	r0, [pc, #128]	@ (800261c <HAL_UART_MspInit+0xf8>)
 800259a:	f000 fe85 	bl	80032a8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800259e:	4b20      	ldr	r3, [pc, #128]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025a0:	4a20      	ldr	r2, [pc, #128]	@ (8002624 <HAL_UART_MspInit+0x100>)
 80025a2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80025a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025a6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80025aa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025b8:	4b19      	ldr	r3, [pc, #100]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025be:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025c0:	4b17      	ldr	r3, [pc, #92]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025c6:	4b16      	ldr	r3, [pc, #88]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80025cc:	4b14      	ldr	r3, [pc, #80]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80025d2:	4b13      	ldr	r3, [pc, #76]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025d8:	4b11      	ldr	r3, [pc, #68]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025da:	2200      	movs	r2, #0
 80025dc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80025de:	4810      	ldr	r0, [pc, #64]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025e0:	f000 fa60 	bl	8002aa4 <HAL_DMA_Init>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80025ea:	f7ff fa79 	bl	8001ae0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025f2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002620 <HAL_UART_MspInit+0xfc>)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80025fa:	2200      	movs	r2, #0
 80025fc:	2100      	movs	r1, #0
 80025fe:	2026      	movs	r0, #38	@ 0x26
 8002600:	f000 fa19 	bl	8002a36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002604:	2026      	movs	r0, #38	@ 0x26
 8002606:	f000 fa32 	bl	8002a6e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800260a:	bf00      	nop
 800260c:	3728      	adds	r7, #40	@ 0x28
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	40004400 	.word	0x40004400
 8002618:	40023800 	.word	0x40023800
 800261c:	40020000 	.word	0x40020000
 8002620:	20000558 	.word	0x20000558
 8002624:	40026088 	.word	0x40026088

08002628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800262c:	bf00      	nop
 800262e:	e7fd      	b.n	800262c <NMI_Handler+0x4>

08002630 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002634:	bf00      	nop
 8002636:	e7fd      	b.n	8002634 <HardFault_Handler+0x4>

08002638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800263c:	bf00      	nop
 800263e:	e7fd      	b.n	800263c <MemManage_Handler+0x4>

08002640 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002644:	bf00      	nop
 8002646:	e7fd      	b.n	8002644 <BusFault_Handler+0x4>

08002648 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800264c:	bf00      	nop
 800264e:	e7fd      	b.n	800264c <UsageFault_Handler+0x4>

08002650 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002654:	bf00      	nop
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr

0800265e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800265e:	b480      	push	{r7}
 8002660:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002662:	bf00      	nop
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800267e:	f000 f8bb 	bl	80027f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
	...

08002688 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800268c:	4802      	ldr	r0, [pc, #8]	@ (8002698 <DMA1_Stream5_IRQHandler+0x10>)
 800268e:	f000 fba1 	bl	8002dd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20000558 	.word	0x20000558

0800269c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80026a0:	4802      	ldr	r0, [pc, #8]	@ (80026ac <USART2_IRQHandler+0x10>)
 80026a2:	f004 f9b5 	bl	8006a10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000510 	.word	0x20000510

080026b0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  TIM7_Interrupt();
 80026b4:	f7fe fc2c 	bl	8000f10 <TIM7_Interrupt>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80026b8:	4802      	ldr	r0, [pc, #8]	@ (80026c4 <TIM7_IRQHandler+0x14>)
 80026ba:	f003 f8ff 	bl	80058bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80026be:	bf00      	nop
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	20000480 	.word	0x20000480

080026c8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80026cc:	4802      	ldr	r0, [pc, #8]	@ (80026d8 <OTG_FS_IRQHandler+0x10>)
 80026ce:	f001 f8fc 	bl	80038ca <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80026d2:	bf00      	nop
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20001ae8 	.word	0x20001ae8

080026dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026e0:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <SystemInit+0x20>)
 80026e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026e6:	4a05      	ldr	r2, [pc, #20]	@ (80026fc <SystemInit+0x20>)
 80026e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	e000ed00 	.word	0xe000ed00

08002700 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002700:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002738 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002704:	f7ff ffea 	bl	80026dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002708:	480c      	ldr	r0, [pc, #48]	@ (800273c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800270a:	490d      	ldr	r1, [pc, #52]	@ (8002740 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800270c:	4a0d      	ldr	r2, [pc, #52]	@ (8002744 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800270e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002710:	e002      	b.n	8002718 <LoopCopyDataInit>

08002712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002716:	3304      	adds	r3, #4

08002718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800271a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800271c:	d3f9      	bcc.n	8002712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800271e:	4a0a      	ldr	r2, [pc, #40]	@ (8002748 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002720:	4c0a      	ldr	r4, [pc, #40]	@ (800274c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002724:	e001      	b.n	800272a <LoopFillZerobss>

08002726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002728:	3204      	adds	r2, #4

0800272a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800272a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800272c:	d3fb      	bcc.n	8002726 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800272e:	f00a f821 	bl	800c774 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002732:	f7fe fca7 	bl	8001084 <main>
  bx  lr    
 8002736:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002738:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800273c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002740:	200001c0 	.word	0x200001c0
  ldr r2, =_sidata
 8002744:	0800cca8 	.word	0x0800cca8
  ldr r2, =_sbss
 8002748:	200001c0 	.word	0x200001c0
  ldr r4, =_ebss
 800274c:	2000251c 	.word	0x2000251c

08002750 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002750:	e7fe      	b.n	8002750 <ADC_IRQHandler>
	...

08002754 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002758:	4b0e      	ldr	r3, [pc, #56]	@ (8002794 <HAL_Init+0x40>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a0d      	ldr	r2, [pc, #52]	@ (8002794 <HAL_Init+0x40>)
 800275e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002762:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002764:	4b0b      	ldr	r3, [pc, #44]	@ (8002794 <HAL_Init+0x40>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a0a      	ldr	r2, [pc, #40]	@ (8002794 <HAL_Init+0x40>)
 800276a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800276e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002770:	4b08      	ldr	r3, [pc, #32]	@ (8002794 <HAL_Init+0x40>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a07      	ldr	r2, [pc, #28]	@ (8002794 <HAL_Init+0x40>)
 8002776:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800277a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800277c:	2003      	movs	r0, #3
 800277e:	f000 f94f 	bl	8002a20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002782:	200f      	movs	r0, #15
 8002784:	f000 f808 	bl	8002798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002788:	f7ff fd70 	bl	800226c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40023c00 	.word	0x40023c00

08002798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027a0:	4b12      	ldr	r3, [pc, #72]	@ (80027ec <HAL_InitTick+0x54>)
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4b12      	ldr	r3, [pc, #72]	@ (80027f0 <HAL_InitTick+0x58>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	4619      	mov	r1, r3
 80027aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80027b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 f967 	bl	8002a8a <HAL_SYSTICK_Config>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e00e      	b.n	80027e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b0f      	cmp	r3, #15
 80027ca:	d80a      	bhi.n	80027e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027cc:	2200      	movs	r2, #0
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	f04f 30ff 	mov.w	r0, #4294967295
 80027d4:	f000 f92f 	bl	8002a36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027d8:	4a06      	ldr	r2, [pc, #24]	@ (80027f4 <HAL_InitTick+0x5c>)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027de:	2300      	movs	r3, #0
 80027e0:	e000      	b.n	80027e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	200000b0 	.word	0x200000b0
 80027f0:	200000b8 	.word	0x200000b8
 80027f4:	200000b4 	.word	0x200000b4

080027f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027fc:	4b06      	ldr	r3, [pc, #24]	@ (8002818 <HAL_IncTick+0x20>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	461a      	mov	r2, r3
 8002802:	4b06      	ldr	r3, [pc, #24]	@ (800281c <HAL_IncTick+0x24>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4413      	add	r3, r2
 8002808:	4a04      	ldr	r2, [pc, #16]	@ (800281c <HAL_IncTick+0x24>)
 800280a:	6013      	str	r3, [r2, #0]
}
 800280c:	bf00      	nop
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	200000b8 	.word	0x200000b8
 800281c:	20000604 	.word	0x20000604

08002820 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return uwTick;
 8002824:	4b03      	ldr	r3, [pc, #12]	@ (8002834 <HAL_GetTick+0x14>)
 8002826:	681b      	ldr	r3, [r3, #0]
}
 8002828:	4618      	mov	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	20000604 	.word	0x20000604

08002838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002840:	f7ff ffee 	bl	8002820 <HAL_GetTick>
 8002844:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002850:	d005      	beq.n	800285e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002852:	4b0a      	ldr	r3, [pc, #40]	@ (800287c <HAL_Delay+0x44>)
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	461a      	mov	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	4413      	add	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800285e:	bf00      	nop
 8002860:	f7ff ffde 	bl	8002820 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	429a      	cmp	r2, r3
 800286e:	d8f7      	bhi.n	8002860 <HAL_Delay+0x28>
  {
  }
}
 8002870:	bf00      	nop
 8002872:	bf00      	nop
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	200000b8 	.word	0x200000b8

08002880 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f003 0307 	and.w	r3, r3, #7
 800288e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002890:	4b0c      	ldr	r3, [pc, #48]	@ (80028c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800289c:	4013      	ands	r3, r2
 800289e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028b2:	4a04      	ldr	r2, [pc, #16]	@ (80028c4 <__NVIC_SetPriorityGrouping+0x44>)
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	60d3      	str	r3, [r2, #12]
}
 80028b8:	bf00      	nop
 80028ba:	3714      	adds	r7, #20
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	e000ed00 	.word	0xe000ed00

080028c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028cc:	4b04      	ldr	r3, [pc, #16]	@ (80028e0 <__NVIC_GetPriorityGrouping+0x18>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	0a1b      	lsrs	r3, r3, #8
 80028d2:	f003 0307 	and.w	r3, r3, #7
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr
 80028e0:	e000ed00 	.word	0xe000ed00

080028e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	db0b      	blt.n	800290e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028f6:	79fb      	ldrb	r3, [r7, #7]
 80028f8:	f003 021f 	and.w	r2, r3, #31
 80028fc:	4907      	ldr	r1, [pc, #28]	@ (800291c <__NVIC_EnableIRQ+0x38>)
 80028fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002902:	095b      	lsrs	r3, r3, #5
 8002904:	2001      	movs	r0, #1
 8002906:	fa00 f202 	lsl.w	r2, r0, r2
 800290a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800290e:	bf00      	nop
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	e000e100 	.word	0xe000e100

08002920 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	4603      	mov	r3, r0
 8002928:	6039      	str	r1, [r7, #0]
 800292a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800292c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002930:	2b00      	cmp	r3, #0
 8002932:	db0a      	blt.n	800294a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	b2da      	uxtb	r2, r3
 8002938:	490c      	ldr	r1, [pc, #48]	@ (800296c <__NVIC_SetPriority+0x4c>)
 800293a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293e:	0112      	lsls	r2, r2, #4
 8002940:	b2d2      	uxtb	r2, r2
 8002942:	440b      	add	r3, r1
 8002944:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002948:	e00a      	b.n	8002960 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	b2da      	uxtb	r2, r3
 800294e:	4908      	ldr	r1, [pc, #32]	@ (8002970 <__NVIC_SetPriority+0x50>)
 8002950:	79fb      	ldrb	r3, [r7, #7]
 8002952:	f003 030f 	and.w	r3, r3, #15
 8002956:	3b04      	subs	r3, #4
 8002958:	0112      	lsls	r2, r2, #4
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	440b      	add	r3, r1
 800295e:	761a      	strb	r2, [r3, #24]
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	e000e100 	.word	0xe000e100
 8002970:	e000ed00 	.word	0xe000ed00

08002974 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002974:	b480      	push	{r7}
 8002976:	b089      	sub	sp, #36	@ 0x24
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f003 0307 	and.w	r3, r3, #7
 8002986:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	f1c3 0307 	rsb	r3, r3, #7
 800298e:	2b04      	cmp	r3, #4
 8002990:	bf28      	it	cs
 8002992:	2304      	movcs	r3, #4
 8002994:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	3304      	adds	r3, #4
 800299a:	2b06      	cmp	r3, #6
 800299c:	d902      	bls.n	80029a4 <NVIC_EncodePriority+0x30>
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	3b03      	subs	r3, #3
 80029a2:	e000      	b.n	80029a6 <NVIC_EncodePriority+0x32>
 80029a4:	2300      	movs	r3, #0
 80029a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029a8:	f04f 32ff 	mov.w	r2, #4294967295
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	43da      	mvns	r2, r3
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	401a      	ands	r2, r3
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029bc:	f04f 31ff 	mov.w	r1, #4294967295
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	fa01 f303 	lsl.w	r3, r1, r3
 80029c6:	43d9      	mvns	r1, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029cc:	4313      	orrs	r3, r2
         );
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3724      	adds	r7, #36	@ 0x24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
	...

080029dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029ec:	d301      	bcc.n	80029f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ee:	2301      	movs	r3, #1
 80029f0:	e00f      	b.n	8002a12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029f2:	4a0a      	ldr	r2, [pc, #40]	@ (8002a1c <SysTick_Config+0x40>)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	3b01      	subs	r3, #1
 80029f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029fa:	210f      	movs	r1, #15
 80029fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002a00:	f7ff ff8e 	bl	8002920 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a04:	4b05      	ldr	r3, [pc, #20]	@ (8002a1c <SysTick_Config+0x40>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a0a:	4b04      	ldr	r3, [pc, #16]	@ (8002a1c <SysTick_Config+0x40>)
 8002a0c:	2207      	movs	r2, #7
 8002a0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	e000e010 	.word	0xe000e010

08002a20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f7ff ff29 	bl	8002880 <__NVIC_SetPriorityGrouping>
}
 8002a2e:	bf00      	nop
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b086      	sub	sp, #24
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	60b9      	str	r1, [r7, #8]
 8002a40:	607a      	str	r2, [r7, #4]
 8002a42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a44:	2300      	movs	r3, #0
 8002a46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a48:	f7ff ff3e 	bl	80028c8 <__NVIC_GetPriorityGrouping>
 8002a4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	68b9      	ldr	r1, [r7, #8]
 8002a52:	6978      	ldr	r0, [r7, #20]
 8002a54:	f7ff ff8e 	bl	8002974 <NVIC_EncodePriority>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a5e:	4611      	mov	r1, r2
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff ff5d 	bl	8002920 <__NVIC_SetPriority>
}
 8002a66:	bf00      	nop
 8002a68:	3718      	adds	r7, #24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b082      	sub	sp, #8
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	4603      	mov	r3, r0
 8002a76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7ff ff31 	bl	80028e4 <__NVIC_EnableIRQ>
}
 8002a82:	bf00      	nop
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b082      	sub	sp, #8
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7ff ffa2 	bl	80029dc <SysTick_Config>
 8002a98:	4603      	mov	r3, r0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ab0:	f7ff feb6 	bl	8002820 <HAL_GetTick>
 8002ab4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e099      	b.n	8002bf4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0201 	bic.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ae0:	e00f      	b.n	8002b02 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ae2:	f7ff fe9d 	bl	8002820 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	2b05      	cmp	r3, #5
 8002aee:	d908      	bls.n	8002b02 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2220      	movs	r2, #32
 8002af4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2203      	movs	r2, #3
 8002afa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e078      	b.n	8002bf4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d1e8      	bne.n	8002ae2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	4b38      	ldr	r3, [pc, #224]	@ (8002bfc <HAL_DMA_Init+0x158>)
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b58:	2b04      	cmp	r3, #4
 8002b5a:	d107      	bne.n	8002b6c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b64:	4313      	orrs	r3, r2
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	697a      	ldr	r2, [r7, #20]
 8002b72:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	f023 0307 	bic.w	r3, r3, #7
 8002b82:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	d117      	bne.n	8002bc6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9a:	697a      	ldr	r2, [r7, #20]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d00e      	beq.n	8002bc6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f000 fb01 	bl	80031b0 <DMA_CheckFifoParam>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d008      	beq.n	8002bc6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2240      	movs	r2, #64	@ 0x40
 8002bb8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e016      	b.n	8002bf4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 fab8 	bl	8003144 <DMA_CalcBaseAndBitshift>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bdc:	223f      	movs	r2, #63	@ 0x3f
 8002bde:	409a      	lsls	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2201      	movs	r2, #1
 8002bee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	f010803f 	.word	0xf010803f

08002c00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
 8002c0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d101      	bne.n	8002c26 <HAL_DMA_Start_IT+0x26>
 8002c22:	2302      	movs	r3, #2
 8002c24:	e040      	b.n	8002ca8 <HAL_DMA_Start_IT+0xa8>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d12f      	bne.n	8002c9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2202      	movs	r2, #2
 8002c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	68b9      	ldr	r1, [r7, #8]
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f000 fa4a 	bl	80030e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c58:	223f      	movs	r2, #63	@ 0x3f
 8002c5a:	409a      	lsls	r2, r3
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 0216 	orr.w	r2, r2, #22
 8002c6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d007      	beq.n	8002c88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f042 0208 	orr.w	r2, r2, #8
 8002c86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f042 0201 	orr.w	r2, r2, #1
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	e005      	b.n	8002ca6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ca6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3718      	adds	r7, #24
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cbc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002cbe:	f7ff fdaf 	bl	8002820 <HAL_GetTick>
 8002cc2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d008      	beq.n	8002ce2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2280      	movs	r2, #128	@ 0x80
 8002cd4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e052      	b.n	8002d88 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 0216 	bic.w	r2, r2, #22
 8002cf0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	695a      	ldr	r2, [r3, #20]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d00:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d103      	bne.n	8002d12 <HAL_DMA_Abort+0x62>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d007      	beq.n	8002d22 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 0208 	bic.w	r2, r2, #8
 8002d20:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 0201 	bic.w	r2, r2, #1
 8002d30:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d32:	e013      	b.n	8002d5c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d34:	f7ff fd74 	bl	8002820 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b05      	cmp	r3, #5
 8002d40:	d90c      	bls.n	8002d5c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2220      	movs	r2, #32
 8002d46:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2203      	movs	r2, #3
 8002d4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e015      	b.n	8002d88 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1e4      	bne.n	8002d34 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d6e:	223f      	movs	r2, #63	@ 0x3f
 8002d70:	409a      	lsls	r2, r3
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d004      	beq.n	8002dae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2280      	movs	r2, #128	@ 0x80
 8002da8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e00c      	b.n	8002dc8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2205      	movs	r2, #5
 8002db2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0201 	bic.w	r2, r2, #1
 8002dc4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b086      	sub	sp, #24
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002de0:	4b8e      	ldr	r3, [pc, #568]	@ (800301c <HAL_DMA_IRQHandler+0x248>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a8e      	ldr	r2, [pc, #568]	@ (8003020 <HAL_DMA_IRQHandler+0x24c>)
 8002de6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dea:	0a9b      	lsrs	r3, r3, #10
 8002dec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfe:	2208      	movs	r2, #8
 8002e00:	409a      	lsls	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	4013      	ands	r3, r2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d01a      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d013      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f022 0204 	bic.w	r2, r2, #4
 8002e26:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e2c:	2208      	movs	r2, #8
 8002e2e:	409a      	lsls	r2, r3
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e38:	f043 0201 	orr.w	r2, r3, #1
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e44:	2201      	movs	r2, #1
 8002e46:	409a      	lsls	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d012      	beq.n	8002e76 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d00b      	beq.n	8002e76 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e62:	2201      	movs	r2, #1
 8002e64:	409a      	lsls	r2, r3
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e6e:	f043 0202 	orr.w	r2, r3, #2
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7a:	2204      	movs	r2, #4
 8002e7c:	409a      	lsls	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	4013      	ands	r3, r2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d012      	beq.n	8002eac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00b      	beq.n	8002eac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e98:	2204      	movs	r2, #4
 8002e9a:	409a      	lsls	r2, r3
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea4:	f043 0204 	orr.w	r2, r3, #4
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb0:	2210      	movs	r2, #16
 8002eb2:	409a      	lsls	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d043      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0308 	and.w	r3, r3, #8
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d03c      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ece:	2210      	movs	r2, #16
 8002ed0:	409a      	lsls	r2, r3
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d018      	beq.n	8002f16 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d108      	bne.n	8002f04 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d024      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	4798      	blx	r3
 8002f02:	e01f      	b.n	8002f44 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d01b      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	4798      	blx	r3
 8002f14:	e016      	b.n	8002f44 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d107      	bne.n	8002f34 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f022 0208 	bic.w	r2, r2, #8
 8002f32:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d003      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f48:	2220      	movs	r2, #32
 8002f4a:	409a      	lsls	r2, r3
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 808f 	beq.w	8003074 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0310 	and.w	r3, r3, #16
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f000 8087 	beq.w	8003074 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	409a      	lsls	r2, r3
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b05      	cmp	r3, #5
 8002f7c:	d136      	bne.n	8002fec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 0216 	bic.w	r2, r2, #22
 8002f8c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	695a      	ldr	r2, [r3, #20]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f9c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d103      	bne.n	8002fae <HAL_DMA_IRQHandler+0x1da>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d007      	beq.n	8002fbe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0208 	bic.w	r2, r2, #8
 8002fbc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc2:	223f      	movs	r2, #63	@ 0x3f
 8002fc4:	409a      	lsls	r2, r3
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d07e      	beq.n	80030e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	4798      	blx	r3
        }
        return;
 8002fea:	e079      	b.n	80030e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d01d      	beq.n	8003036 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10d      	bne.n	8003024 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300c:	2b00      	cmp	r3, #0
 800300e:	d031      	beq.n	8003074 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	4798      	blx	r3
 8003018:	e02c      	b.n	8003074 <HAL_DMA_IRQHandler+0x2a0>
 800301a:	bf00      	nop
 800301c:	200000b0 	.word	0x200000b0
 8003020:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003028:	2b00      	cmp	r3, #0
 800302a:	d023      	beq.n	8003074 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	4798      	blx	r3
 8003034:	e01e      	b.n	8003074 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003040:	2b00      	cmp	r3, #0
 8003042:	d10f      	bne.n	8003064 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0210 	bic.w	r2, r2, #16
 8003052:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003068:	2b00      	cmp	r3, #0
 800306a:	d003      	beq.n	8003074 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003078:	2b00      	cmp	r3, #0
 800307a:	d032      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	2b00      	cmp	r3, #0
 8003086:	d022      	beq.n	80030ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2205      	movs	r2, #5
 800308c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 0201 	bic.w	r2, r2, #1
 800309e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	3301      	adds	r3, #1
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	697a      	ldr	r2, [r7, #20]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d307      	bcc.n	80030bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1f2      	bne.n	80030a0 <HAL_DMA_IRQHandler+0x2cc>
 80030ba:	e000      	b.n	80030be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80030bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d005      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	4798      	blx	r3
 80030de:	e000      	b.n	80030e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80030e0:	bf00      	nop
    }
  }
}
 80030e2:	3718      	adds	r7, #24
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	60b9      	str	r1, [r7, #8]
 80030f2:	607a      	str	r2, [r7, #4]
 80030f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003104:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	683a      	ldr	r2, [r7, #0]
 800310c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	2b40      	cmp	r3, #64	@ 0x40
 8003114:	d108      	bne.n	8003128 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68ba      	ldr	r2, [r7, #8]
 8003124:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003126:	e007      	b.n	8003138 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	68ba      	ldr	r2, [r7, #8]
 800312e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	60da      	str	r2, [r3, #12]
}
 8003138:	bf00      	nop
 800313a:	3714      	adds	r7, #20
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	b2db      	uxtb	r3, r3
 8003152:	3b10      	subs	r3, #16
 8003154:	4a14      	ldr	r2, [pc, #80]	@ (80031a8 <DMA_CalcBaseAndBitshift+0x64>)
 8003156:	fba2 2303 	umull	r2, r3, r2, r3
 800315a:	091b      	lsrs	r3, r3, #4
 800315c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800315e:	4a13      	ldr	r2, [pc, #76]	@ (80031ac <DMA_CalcBaseAndBitshift+0x68>)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4413      	add	r3, r2
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	461a      	mov	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2b03      	cmp	r3, #3
 8003170:	d909      	bls.n	8003186 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800317a:	f023 0303 	bic.w	r3, r3, #3
 800317e:	1d1a      	adds	r2, r3, #4
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	659a      	str	r2, [r3, #88]	@ 0x58
 8003184:	e007      	b.n	8003196 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800318e:	f023 0303 	bic.w	r3, r3, #3
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800319a:	4618      	mov	r0, r3
 800319c:	3714      	adds	r7, #20
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	aaaaaaab 	.word	0xaaaaaaab
 80031ac:	0800ca90 	.word	0x0800ca90

080031b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031b8:	2300      	movs	r3, #0
 80031ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d11f      	bne.n	800320a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	d856      	bhi.n	800327e <DMA_CheckFifoParam+0xce>
 80031d0:	a201      	add	r2, pc, #4	@ (adr r2, 80031d8 <DMA_CheckFifoParam+0x28>)
 80031d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d6:	bf00      	nop
 80031d8:	080031e9 	.word	0x080031e9
 80031dc:	080031fb 	.word	0x080031fb
 80031e0:	080031e9 	.word	0x080031e9
 80031e4:	0800327f 	.word	0x0800327f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d046      	beq.n	8003282 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f8:	e043      	b.n	8003282 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031fe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003202:	d140      	bne.n	8003286 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003208:	e03d      	b.n	8003286 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003212:	d121      	bne.n	8003258 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b03      	cmp	r3, #3
 8003218:	d837      	bhi.n	800328a <DMA_CheckFifoParam+0xda>
 800321a:	a201      	add	r2, pc, #4	@ (adr r2, 8003220 <DMA_CheckFifoParam+0x70>)
 800321c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003220:	08003231 	.word	0x08003231
 8003224:	08003237 	.word	0x08003237
 8003228:	08003231 	.word	0x08003231
 800322c:	08003249 	.word	0x08003249
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	73fb      	strb	r3, [r7, #15]
      break;
 8003234:	e030      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800323a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d025      	beq.n	800328e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003246:	e022      	b.n	800328e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003250:	d11f      	bne.n	8003292 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003256:	e01c      	b.n	8003292 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	2b02      	cmp	r3, #2
 800325c:	d903      	bls.n	8003266 <DMA_CheckFifoParam+0xb6>
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	2b03      	cmp	r3, #3
 8003262:	d003      	beq.n	800326c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003264:	e018      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	73fb      	strb	r3, [r7, #15]
      break;
 800326a:	e015      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003270:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00e      	beq.n	8003296 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	73fb      	strb	r3, [r7, #15]
      break;
 800327c:	e00b      	b.n	8003296 <DMA_CheckFifoParam+0xe6>
      break;
 800327e:	bf00      	nop
 8003280:	e00a      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;
 8003282:	bf00      	nop
 8003284:	e008      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;
 8003286:	bf00      	nop
 8003288:	e006      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;
 800328a:	bf00      	nop
 800328c:	e004      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;
 800328e:	bf00      	nop
 8003290:	e002      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;   
 8003292:	bf00      	nop
 8003294:	e000      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;
 8003296:	bf00      	nop
    }
  } 
  
  return status; 
 8003298:	7bfb      	ldrb	r3, [r7, #15]
}
 800329a:	4618      	mov	r0, r3
 800329c:	3714      	adds	r7, #20
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop

080032a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b089      	sub	sp, #36	@ 0x24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032b6:	2300      	movs	r3, #0
 80032b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032ba:	2300      	movs	r3, #0
 80032bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032be:	2300      	movs	r3, #0
 80032c0:	61fb      	str	r3, [r7, #28]
 80032c2:	e16b      	b.n	800359c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032c4:	2201      	movs	r2, #1
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	4013      	ands	r3, r2
 80032d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	429a      	cmp	r2, r3
 80032de:	f040 815a 	bne.w	8003596 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d005      	beq.n	80032fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d130      	bne.n	800335c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	2203      	movs	r2, #3
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	43db      	mvns	r3, r3
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4013      	ands	r3, r2
 8003310:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	68da      	ldr	r2, [r3, #12]
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	4313      	orrs	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	69ba      	ldr	r2, [r7, #24]
 8003328:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003330:	2201      	movs	r2, #1
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	43db      	mvns	r3, r3
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	4013      	ands	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	091b      	lsrs	r3, r3, #4
 8003346:	f003 0201 	and.w	r2, r3, #1
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	4313      	orrs	r3, r2
 8003354:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f003 0303 	and.w	r3, r3, #3
 8003364:	2b03      	cmp	r3, #3
 8003366:	d017      	beq.n	8003398 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	2203      	movs	r2, #3
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4013      	ands	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	689a      	ldr	r2, [r3, #8]
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	4313      	orrs	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f003 0303 	and.w	r3, r3, #3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d123      	bne.n	80033ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	08da      	lsrs	r2, r3, #3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3208      	adds	r2, #8
 80033ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	220f      	movs	r2, #15
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	43db      	mvns	r3, r3
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	4013      	ands	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	691a      	ldr	r2, [r3, #16]
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	f003 0307 	and.w	r3, r3, #7
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	4313      	orrs	r3, r2
 80033dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	08da      	lsrs	r2, r3, #3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	3208      	adds	r2, #8
 80033e6:	69b9      	ldr	r1, [r7, #24]
 80033e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	2203      	movs	r2, #3
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f003 0203 	and.w	r2, r3, #3
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	4313      	orrs	r3, r2
 8003418:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003428:	2b00      	cmp	r3, #0
 800342a:	f000 80b4 	beq.w	8003596 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800342e:	2300      	movs	r3, #0
 8003430:	60fb      	str	r3, [r7, #12]
 8003432:	4b60      	ldr	r3, [pc, #384]	@ (80035b4 <HAL_GPIO_Init+0x30c>)
 8003434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003436:	4a5f      	ldr	r2, [pc, #380]	@ (80035b4 <HAL_GPIO_Init+0x30c>)
 8003438:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800343c:	6453      	str	r3, [r2, #68]	@ 0x44
 800343e:	4b5d      	ldr	r3, [pc, #372]	@ (80035b4 <HAL_GPIO_Init+0x30c>)
 8003440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003446:	60fb      	str	r3, [r7, #12]
 8003448:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800344a:	4a5b      	ldr	r2, [pc, #364]	@ (80035b8 <HAL_GPIO_Init+0x310>)
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	089b      	lsrs	r3, r3, #2
 8003450:	3302      	adds	r3, #2
 8003452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003456:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	220f      	movs	r2, #15
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	43db      	mvns	r3, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4013      	ands	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a52      	ldr	r2, [pc, #328]	@ (80035bc <HAL_GPIO_Init+0x314>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d02b      	beq.n	80034ce <HAL_GPIO_Init+0x226>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a51      	ldr	r2, [pc, #324]	@ (80035c0 <HAL_GPIO_Init+0x318>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d025      	beq.n	80034ca <HAL_GPIO_Init+0x222>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a50      	ldr	r2, [pc, #320]	@ (80035c4 <HAL_GPIO_Init+0x31c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d01f      	beq.n	80034c6 <HAL_GPIO_Init+0x21e>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a4f      	ldr	r2, [pc, #316]	@ (80035c8 <HAL_GPIO_Init+0x320>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d019      	beq.n	80034c2 <HAL_GPIO_Init+0x21a>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a4e      	ldr	r2, [pc, #312]	@ (80035cc <HAL_GPIO_Init+0x324>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d013      	beq.n	80034be <HAL_GPIO_Init+0x216>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a4d      	ldr	r2, [pc, #308]	@ (80035d0 <HAL_GPIO_Init+0x328>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d00d      	beq.n	80034ba <HAL_GPIO_Init+0x212>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a4c      	ldr	r2, [pc, #304]	@ (80035d4 <HAL_GPIO_Init+0x32c>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d007      	beq.n	80034b6 <HAL_GPIO_Init+0x20e>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a4b      	ldr	r2, [pc, #300]	@ (80035d8 <HAL_GPIO_Init+0x330>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d101      	bne.n	80034b2 <HAL_GPIO_Init+0x20a>
 80034ae:	2307      	movs	r3, #7
 80034b0:	e00e      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034b2:	2308      	movs	r3, #8
 80034b4:	e00c      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034b6:	2306      	movs	r3, #6
 80034b8:	e00a      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034ba:	2305      	movs	r3, #5
 80034bc:	e008      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034be:	2304      	movs	r3, #4
 80034c0:	e006      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034c2:	2303      	movs	r3, #3
 80034c4:	e004      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034c6:	2302      	movs	r3, #2
 80034c8:	e002      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034ca:	2301      	movs	r3, #1
 80034cc:	e000      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034ce:	2300      	movs	r3, #0
 80034d0:	69fa      	ldr	r2, [r7, #28]
 80034d2:	f002 0203 	and.w	r2, r2, #3
 80034d6:	0092      	lsls	r2, r2, #2
 80034d8:	4093      	lsls	r3, r2
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4313      	orrs	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034e0:	4935      	ldr	r1, [pc, #212]	@ (80035b8 <HAL_GPIO_Init+0x310>)
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	089b      	lsrs	r3, r3, #2
 80034e6:	3302      	adds	r3, #2
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ee:	4b3b      	ldr	r3, [pc, #236]	@ (80035dc <HAL_GPIO_Init+0x334>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	43db      	mvns	r3, r3
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	4013      	ands	r3, r2
 80034fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	4313      	orrs	r3, r2
 8003510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003512:	4a32      	ldr	r2, [pc, #200]	@ (80035dc <HAL_GPIO_Init+0x334>)
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003518:	4b30      	ldr	r3, [pc, #192]	@ (80035dc <HAL_GPIO_Init+0x334>)
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	43db      	mvns	r3, r3
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	4013      	ands	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d003      	beq.n	800353c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	4313      	orrs	r3, r2
 800353a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800353c:	4a27      	ldr	r2, [pc, #156]	@ (80035dc <HAL_GPIO_Init+0x334>)
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003542:	4b26      	ldr	r3, [pc, #152]	@ (80035dc <HAL_GPIO_Init+0x334>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	43db      	mvns	r3, r3
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	4013      	ands	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003566:	4a1d      	ldr	r2, [pc, #116]	@ (80035dc <HAL_GPIO_Init+0x334>)
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800356c:	4b1b      	ldr	r3, [pc, #108]	@ (80035dc <HAL_GPIO_Init+0x334>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	43db      	mvns	r3, r3
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	4013      	ands	r3, r2
 800357a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d003      	beq.n	8003590 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003590:	4a12      	ldr	r2, [pc, #72]	@ (80035dc <HAL_GPIO_Init+0x334>)
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	3301      	adds	r3, #1
 800359a:	61fb      	str	r3, [r7, #28]
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	2b0f      	cmp	r3, #15
 80035a0:	f67f ae90 	bls.w	80032c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035a4:	bf00      	nop
 80035a6:	bf00      	nop
 80035a8:	3724      	adds	r7, #36	@ 0x24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	40023800 	.word	0x40023800
 80035b8:	40013800 	.word	0x40013800
 80035bc:	40020000 	.word	0x40020000
 80035c0:	40020400 	.word	0x40020400
 80035c4:	40020800 	.word	0x40020800
 80035c8:	40020c00 	.word	0x40020c00
 80035cc:	40021000 	.word	0x40021000
 80035d0:	40021400 	.word	0x40021400
 80035d4:	40021800 	.word	0x40021800
 80035d8:	40021c00 	.word	0x40021c00
 80035dc:	40013c00 	.word	0x40013c00

080035e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	460b      	mov	r3, r1
 80035ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	691a      	ldr	r2, [r3, #16]
 80035f0:	887b      	ldrh	r3, [r7, #2]
 80035f2:	4013      	ands	r3, r2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d002      	beq.n	80035fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035f8:	2301      	movs	r3, #1
 80035fa:	73fb      	strb	r3, [r7, #15]
 80035fc:	e001      	b.n	8003602 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035fe:	2300      	movs	r3, #0
 8003600:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003602:	7bfb      	ldrb	r3, [r7, #15]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3714      	adds	r7, #20
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	460b      	mov	r3, r1
 800361a:	807b      	strh	r3, [r7, #2]
 800361c:	4613      	mov	r3, r2
 800361e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003620:	787b      	ldrb	r3, [r7, #1]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d003      	beq.n	800362e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003626:	887a      	ldrh	r2, [r7, #2]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800362c:	e003      	b.n	8003636 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800362e:	887b      	ldrh	r3, [r7, #2]
 8003630:	041a      	lsls	r2, r3, #16
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	619a      	str	r2, [r3, #24]
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr

08003642 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003642:	b580      	push	{r7, lr}
 8003644:	b086      	sub	sp, #24
 8003646:	af02      	add	r7, sp, #8
 8003648:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d101      	bne.n	8003654 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e101      	b.n	8003858 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d106      	bne.n	8003674 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f007 ffb0 	bl	800b5d4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2203      	movs	r2, #3
 8003678:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003682:	d102      	bne.n	800368a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f004 fbdb 	bl	8007e4a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6818      	ldr	r0, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	7c1a      	ldrb	r2, [r3, #16]
 800369c:	f88d 2000 	strb.w	r2, [sp]
 80036a0:	3304      	adds	r3, #4
 80036a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036a4:	f004 faba 	bl	8007c1c <USB_CoreInit>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d005      	beq.n	80036ba <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2202      	movs	r2, #2
 80036b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e0ce      	b.n	8003858 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2100      	movs	r1, #0
 80036c0:	4618      	mov	r0, r3
 80036c2:	f004 fbd3 	bl	8007e6c <USB_SetCurrentMode>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d005      	beq.n	80036d8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2202      	movs	r2, #2
 80036d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e0bf      	b.n	8003858 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036d8:	2300      	movs	r3, #0
 80036da:	73fb      	strb	r3, [r7, #15]
 80036dc:	e04a      	b.n	8003774 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80036de:	7bfa      	ldrb	r2, [r7, #15]
 80036e0:	6879      	ldr	r1, [r7, #4]
 80036e2:	4613      	mov	r3, r2
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	4413      	add	r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	440b      	add	r3, r1
 80036ec:	3315      	adds	r3, #21
 80036ee:	2201      	movs	r2, #1
 80036f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80036f2:	7bfa      	ldrb	r2, [r7, #15]
 80036f4:	6879      	ldr	r1, [r7, #4]
 80036f6:	4613      	mov	r3, r2
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	4413      	add	r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	440b      	add	r3, r1
 8003700:	3314      	adds	r3, #20
 8003702:	7bfa      	ldrb	r2, [r7, #15]
 8003704:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003706:	7bfa      	ldrb	r2, [r7, #15]
 8003708:	7bfb      	ldrb	r3, [r7, #15]
 800370a:	b298      	uxth	r0, r3
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	4613      	mov	r3, r2
 8003710:	00db      	lsls	r3, r3, #3
 8003712:	4413      	add	r3, r2
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	440b      	add	r3, r1
 8003718:	332e      	adds	r3, #46	@ 0x2e
 800371a:	4602      	mov	r2, r0
 800371c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800371e:	7bfa      	ldrb	r2, [r7, #15]
 8003720:	6879      	ldr	r1, [r7, #4]
 8003722:	4613      	mov	r3, r2
 8003724:	00db      	lsls	r3, r3, #3
 8003726:	4413      	add	r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	440b      	add	r3, r1
 800372c:	3318      	adds	r3, #24
 800372e:	2200      	movs	r2, #0
 8003730:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003732:	7bfa      	ldrb	r2, [r7, #15]
 8003734:	6879      	ldr	r1, [r7, #4]
 8003736:	4613      	mov	r3, r2
 8003738:	00db      	lsls	r3, r3, #3
 800373a:	4413      	add	r3, r2
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	440b      	add	r3, r1
 8003740:	331c      	adds	r3, #28
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003746:	7bfa      	ldrb	r2, [r7, #15]
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	4413      	add	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	440b      	add	r3, r1
 8003754:	3320      	adds	r3, #32
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800375a:	7bfa      	ldrb	r2, [r7, #15]
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	4613      	mov	r3, r2
 8003760:	00db      	lsls	r3, r3, #3
 8003762:	4413      	add	r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	3324      	adds	r3, #36	@ 0x24
 800376a:	2200      	movs	r2, #0
 800376c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800376e:	7bfb      	ldrb	r3, [r7, #15]
 8003770:	3301      	adds	r3, #1
 8003772:	73fb      	strb	r3, [r7, #15]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	791b      	ldrb	r3, [r3, #4]
 8003778:	7bfa      	ldrb	r2, [r7, #15]
 800377a:	429a      	cmp	r2, r3
 800377c:	d3af      	bcc.n	80036de <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800377e:	2300      	movs	r3, #0
 8003780:	73fb      	strb	r3, [r7, #15]
 8003782:	e044      	b.n	800380e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003784:	7bfa      	ldrb	r2, [r7, #15]
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	4613      	mov	r3, r2
 800378a:	00db      	lsls	r3, r3, #3
 800378c:	4413      	add	r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	440b      	add	r3, r1
 8003792:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003796:	2200      	movs	r2, #0
 8003798:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800379a:	7bfa      	ldrb	r2, [r7, #15]
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	00db      	lsls	r3, r3, #3
 80037a2:	4413      	add	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	440b      	add	r3, r1
 80037a8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80037ac:	7bfa      	ldrb	r2, [r7, #15]
 80037ae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80037b0:	7bfa      	ldrb	r2, [r7, #15]
 80037b2:	6879      	ldr	r1, [r7, #4]
 80037b4:	4613      	mov	r3, r2
 80037b6:	00db      	lsls	r3, r3, #3
 80037b8:	4413      	add	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	440b      	add	r3, r1
 80037be:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80037c2:	2200      	movs	r2, #0
 80037c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80037c6:	7bfa      	ldrb	r2, [r7, #15]
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	4613      	mov	r3, r2
 80037cc:	00db      	lsls	r3, r3, #3
 80037ce:	4413      	add	r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	440b      	add	r3, r1
 80037d4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80037dc:	7bfa      	ldrb	r2, [r7, #15]
 80037de:	6879      	ldr	r1, [r7, #4]
 80037e0:	4613      	mov	r3, r2
 80037e2:	00db      	lsls	r3, r3, #3
 80037e4:	4413      	add	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	440b      	add	r3, r1
 80037ea:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80037f2:	7bfa      	ldrb	r2, [r7, #15]
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	4613      	mov	r3, r2
 80037f8:	00db      	lsls	r3, r3, #3
 80037fa:	4413      	add	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	440b      	add	r3, r1
 8003800:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003804:	2200      	movs	r2, #0
 8003806:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003808:	7bfb      	ldrb	r3, [r7, #15]
 800380a:	3301      	adds	r3, #1
 800380c:	73fb      	strb	r3, [r7, #15]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	791b      	ldrb	r3, [r3, #4]
 8003812:	7bfa      	ldrb	r2, [r7, #15]
 8003814:	429a      	cmp	r2, r3
 8003816:	d3b5      	bcc.n	8003784 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6818      	ldr	r0, [r3, #0]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	7c1a      	ldrb	r2, [r3, #16]
 8003820:	f88d 2000 	strb.w	r2, [sp]
 8003824:	3304      	adds	r3, #4
 8003826:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003828:	f004 fb6c 	bl	8007f04 <USB_DevInit>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d005      	beq.n	800383e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2202      	movs	r2, #2
 8003836:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e00c      	b.n	8003858 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4618      	mov	r0, r3
 8003852:	f005 fbb6 	bl	8008fc2 <USB_DevDisconnect>

  return HAL_OK;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003874:	2b01      	cmp	r3, #1
 8003876:	d101      	bne.n	800387c <HAL_PCD_Start+0x1c>
 8003878:	2302      	movs	r3, #2
 800387a:	e022      	b.n	80038c2 <HAL_PCD_Start+0x62>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800388c:	2b00      	cmp	r3, #0
 800388e:	d009      	beq.n	80038a4 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003894:	2b01      	cmp	r3, #1
 8003896:	d105      	bne.n	80038a4 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800389c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4618      	mov	r0, r3
 80038aa:	f004 fabd 	bl	8007e28 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4618      	mov	r0, r3
 80038b4:	f005 fb64 	bl	8008f80 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80038ca:	b590      	push	{r4, r7, lr}
 80038cc:	b08d      	sub	sp, #52	@ 0x34
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038d8:	6a3b      	ldr	r3, [r7, #32]
 80038da:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f005 fc22 	bl	800912a <USB_GetMode>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	f040 848c 	bne.w	8004206 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f005 fb86 	bl	8009004 <USB_ReadInterrupts>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	f000 8482 	beq.w	8004204 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	0a1b      	lsrs	r3, r3, #8
 800390a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4618      	mov	r0, r3
 800391a:	f005 fb73 	bl	8009004 <USB_ReadInterrupts>
 800391e:	4603      	mov	r3, r0
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b02      	cmp	r3, #2
 8003926:	d107      	bne.n	8003938 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	695a      	ldr	r2, [r3, #20]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f002 0202 	and.w	r2, r2, #2
 8003936:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4618      	mov	r0, r3
 800393e:	f005 fb61 	bl	8009004 <USB_ReadInterrupts>
 8003942:	4603      	mov	r3, r0
 8003944:	f003 0310 	and.w	r3, r3, #16
 8003948:	2b10      	cmp	r3, #16
 800394a:	d161      	bne.n	8003a10 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	699a      	ldr	r2, [r3, #24]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f022 0210 	bic.w	r2, r2, #16
 800395a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800395c:	6a3b      	ldr	r3, [r7, #32]
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	f003 020f 	and.w	r2, r3, #15
 8003968:	4613      	mov	r3, r2
 800396a:	00db      	lsls	r3, r3, #3
 800396c:	4413      	add	r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	4413      	add	r3, r2
 8003978:	3304      	adds	r3, #4
 800397a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	0c5b      	lsrs	r3, r3, #17
 8003980:	f003 030f 	and.w	r3, r3, #15
 8003984:	2b02      	cmp	r3, #2
 8003986:	d124      	bne.n	80039d2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800398e:	4013      	ands	r3, r2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d035      	beq.n	8003a00 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	091b      	lsrs	r3, r3, #4
 800399c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800399e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	461a      	mov	r2, r3
 80039a6:	6a38      	ldr	r0, [r7, #32]
 80039a8:	f005 f998 	bl	8008cdc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	68da      	ldr	r2, [r3, #12]
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	091b      	lsrs	r3, r3, #4
 80039b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039b8:	441a      	add	r2, r3
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	091b      	lsrs	r3, r3, #4
 80039c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039ca:	441a      	add	r2, r3
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	615a      	str	r2, [r3, #20]
 80039d0:	e016      	b.n	8003a00 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	0c5b      	lsrs	r3, r3, #17
 80039d6:	f003 030f 	and.w	r3, r3, #15
 80039da:	2b06      	cmp	r3, #6
 80039dc:	d110      	bne.n	8003a00 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80039e4:	2208      	movs	r2, #8
 80039e6:	4619      	mov	r1, r3
 80039e8:	6a38      	ldr	r0, [r7, #32]
 80039ea:	f005 f977 	bl	8008cdc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	695a      	ldr	r2, [r3, #20]
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	091b      	lsrs	r3, r3, #4
 80039f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039fa:	441a      	add	r2, r3
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	699a      	ldr	r2, [r3, #24]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0210 	orr.w	r2, r2, #16
 8003a0e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4618      	mov	r0, r3
 8003a16:	f005 faf5 	bl	8009004 <USB_ReadInterrupts>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a20:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003a24:	f040 80a7 	bne.w	8003b76 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f005 fafa 	bl	800902a <USB_ReadDevAllOutEpInterrupt>
 8003a36:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003a38:	e099      	b.n	8003b6e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f000 808e 	beq.w	8003b62 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a4c:	b2d2      	uxtb	r2, r2
 8003a4e:	4611      	mov	r1, r2
 8003a50:	4618      	mov	r0, r3
 8003a52:	f005 fb1e 	bl	8009092 <USB_ReadDevOutEPInterrupt>
 8003a56:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00c      	beq.n	8003a7c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a64:	015a      	lsls	r2, r3, #5
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	4413      	add	r3, r2
 8003a6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a6e:	461a      	mov	r2, r3
 8003a70:	2301      	movs	r3, #1
 8003a72:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003a74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 fea4 	bl	80047c4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00c      	beq.n	8003aa0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a88:	015a      	lsls	r2, r3, #5
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	4413      	add	r3, r2
 8003a8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a92:	461a      	mov	r2, r3
 8003a94:	2308      	movs	r3, #8
 8003a96:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003a98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 ff7a 	bl	8004994 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	f003 0310 	and.w	r3, r3, #16
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d008      	beq.n	8003abc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aac:	015a      	lsls	r2, r3, #5
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	4413      	add	r3, r2
 8003ab2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	2310      	movs	r3, #16
 8003aba:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d030      	beq.n	8003b28 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003ac6:	6a3b      	ldr	r3, [r7, #32]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ace:	2b80      	cmp	r3, #128	@ 0x80
 8003ad0:	d109      	bne.n	8003ae6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	69fa      	ldr	r2, [r7, #28]
 8003adc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ae0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ae4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003ae6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ae8:	4613      	mov	r3, r2
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4413      	add	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	4413      	add	r3, r2
 8003af8:	3304      	adds	r3, #4
 8003afa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	78db      	ldrb	r3, [r3, #3]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d108      	bne.n	8003b16 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	2200      	movs	r2, #0
 8003b08:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	4619      	mov	r1, r3
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f007 fe65 	bl	800b7e0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b18:	015a      	lsls	r2, r3, #5
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b22:	461a      	mov	r2, r3
 8003b24:	2302      	movs	r3, #2
 8003b26:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	f003 0320 	and.w	r3, r3, #32
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d008      	beq.n	8003b44 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b34:	015a      	lsls	r2, r3, #5
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	4413      	add	r3, r2
 8003b3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b3e:	461a      	mov	r2, r3
 8003b40:	2320      	movs	r3, #32
 8003b42:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d009      	beq.n	8003b62 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	015a      	lsls	r2, r3, #5
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	4413      	add	r3, r2
 8003b56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003b60:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	3301      	adds	r3, #1
 8003b66:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b6a:	085b      	lsrs	r3, r3, #1
 8003b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f47f af62 	bne.w	8003a3a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f005 fa42 	bl	8009004 <USB_ReadInterrupts>
 8003b80:	4603      	mov	r3, r0
 8003b82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b8a:	f040 80db 	bne.w	8003d44 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f005 fa63 	bl	800905e <USB_ReadDevAllInEpInterrupt>
 8003b98:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003b9e:	e0cd      	b.n	8003d3c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f000 80c2 	beq.w	8003d30 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bb2:	b2d2      	uxtb	r2, r2
 8003bb4:	4611      	mov	r1, r2
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f005 fa89 	bl	80090ce <USB_ReadDevInEPInterrupt>
 8003bbc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d057      	beq.n	8003c78 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bca:	f003 030f 	and.w	r3, r3, #15
 8003bce:	2201      	movs	r2, #1
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	43db      	mvns	r3, r3
 8003be2:	69f9      	ldr	r1, [r7, #28]
 8003be4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003be8:	4013      	ands	r3, r2
 8003bea:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bee:	015a      	lsls	r2, r3, #5
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	799b      	ldrb	r3, [r3, #6]
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d132      	bne.n	8003c6c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003c06:	6879      	ldr	r1, [r7, #4]
 8003c08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	00db      	lsls	r3, r3, #3
 8003c0e:	4413      	add	r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	440b      	add	r3, r1
 8003c14:	3320      	adds	r3, #32
 8003c16:	6819      	ldr	r1, [r3, #0]
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	4413      	add	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	4403      	add	r3, r0
 8003c26:	331c      	adds	r3, #28
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4419      	add	r1, r3
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c30:	4613      	mov	r3, r2
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	4413      	add	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	4403      	add	r3, r0
 8003c3a:	3320      	adds	r3, #32
 8003c3c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d113      	bne.n	8003c6c <HAL_PCD_IRQHandler+0x3a2>
 8003c44:	6879      	ldr	r1, [r7, #4]
 8003c46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c48:	4613      	mov	r3, r2
 8003c4a:	00db      	lsls	r3, r3, #3
 8003c4c:	4413      	add	r3, r2
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	440b      	add	r3, r1
 8003c52:	3324      	adds	r3, #36	@ 0x24
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d108      	bne.n	8003c6c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6818      	ldr	r0, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003c64:	461a      	mov	r2, r3
 8003c66:	2101      	movs	r1, #1
 8003c68:	f005 fa90 	bl	800918c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	4619      	mov	r1, r3
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f007 fd2f 	bl	800b6d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	f003 0308 	and.w	r3, r3, #8
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d008      	beq.n	8003c94 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c84:	015a      	lsls	r2, r3, #5
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	4413      	add	r3, r2
 8003c8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c8e:	461a      	mov	r2, r3
 8003c90:	2308      	movs	r3, #8
 8003c92:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	f003 0310 	and.w	r3, r3, #16
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d008      	beq.n	8003cb0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca0:	015a      	lsls	r2, r3, #5
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	4413      	add	r3, r2
 8003ca6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003caa:	461a      	mov	r2, r3
 8003cac:	2310      	movs	r3, #16
 8003cae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d008      	beq.n	8003ccc <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cbc:	015a      	lsls	r2, r3, #5
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	2340      	movs	r3, #64	@ 0x40
 8003cca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d023      	beq.n	8003d1e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003cd6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003cd8:	6a38      	ldr	r0, [r7, #32]
 8003cda:	f004 fa77 	bl	80081cc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003cde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	00db      	lsls	r3, r3, #3
 8003ce4:	4413      	add	r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	3310      	adds	r3, #16
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	4413      	add	r3, r2
 8003cee:	3304      	adds	r3, #4
 8003cf0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	78db      	ldrb	r3, [r3, #3]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d108      	bne.n	8003d0c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	4619      	mov	r1, r3
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f007 fd7c 	bl	800b804 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0e:	015a      	lsls	r2, r3, #5
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	4413      	add	r3, r2
 8003d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d18:	461a      	mov	r2, r3
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d003      	beq.n	8003d30 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003d28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 fcbd 	bl	80046aa <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d32:	3301      	adds	r3, #1
 8003d34:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d38:	085b      	lsrs	r3, r3, #1
 8003d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f47f af2e 	bne.w	8003ba0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f005 f95b 	bl	8009004 <USB_ReadInterrupts>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003d54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d58:	d122      	bne.n	8003da0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	69fa      	ldr	r2, [r7, #28]
 8003d64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d68:	f023 0301 	bic.w	r3, r3, #1
 8003d6c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d108      	bne.n	8003d8a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003d80:	2100      	movs	r1, #0
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 fea4 	bl	8004ad0 <HAL_PCDEx_LPM_Callback>
 8003d88:	e002      	b.n	8003d90 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f007 fd1a 	bl	800b7c4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	695a      	ldr	r2, [r3, #20]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003d9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4618      	mov	r0, r3
 8003da6:	f005 f92d 	bl	8009004 <USB_ReadInterrupts>
 8003daa:	4603      	mov	r3, r0
 8003dac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003db0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003db4:	d112      	bne.n	8003ddc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d102      	bne.n	8003dcc <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f007 fcd6 	bl	800b778 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	695a      	ldr	r2, [r3, #20]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003dda:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f005 f90f 	bl	8009004 <USB_ReadInterrupts>
 8003de6:	4603      	mov	r3, r0
 8003de8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003dec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003df0:	f040 80b7 	bne.w	8003f62 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	69fa      	ldr	r2, [r7, #28]
 8003dfe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e02:	f023 0301 	bic.w	r3, r3, #1
 8003e06:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2110      	movs	r1, #16
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f004 f9dc 	bl	80081cc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e14:	2300      	movs	r3, #0
 8003e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e18:	e046      	b.n	8003ea8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e1c:	015a      	lsls	r2, r3, #5
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	4413      	add	r3, r2
 8003e22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e26:	461a      	mov	r2, r3
 8003e28:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003e2c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e30:	015a      	lsls	r2, r3, #5
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	4413      	add	r3, r2
 8003e36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e3e:	0151      	lsls	r1, r2, #5
 8003e40:	69fa      	ldr	r2, [r7, #28]
 8003e42:	440a      	add	r2, r1
 8003e44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003e48:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003e4c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e50:	015a      	lsls	r2, r3, #5
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	4413      	add	r3, r2
 8003e56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003e60:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e64:	015a      	lsls	r2, r3, #5
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	4413      	add	r3, r2
 8003e6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e72:	0151      	lsls	r1, r2, #5
 8003e74:	69fa      	ldr	r2, [r7, #28]
 8003e76:	440a      	add	r2, r1
 8003e78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003e7c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003e80:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e84:	015a      	lsls	r2, r3, #5
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	4413      	add	r3, r2
 8003e8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e92:	0151      	lsls	r1, r2, #5
 8003e94:	69fa      	ldr	r2, [r7, #28]
 8003e96:	440a      	add	r2, r1
 8003e98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003e9c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003ea0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	791b      	ldrb	r3, [r3, #4]
 8003eac:	461a      	mov	r2, r3
 8003eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d3b2      	bcc.n	8003e1a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003eba:	69db      	ldr	r3, [r3, #28]
 8003ebc:	69fa      	ldr	r2, [r7, #28]
 8003ebe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ec2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003ec6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	7bdb      	ldrb	r3, [r3, #15]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d016      	beq.n	8003efe <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003eda:	69fa      	ldr	r2, [r7, #28]
 8003edc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ee0:	f043 030b 	orr.w	r3, r3, #11
 8003ee4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ef0:	69fa      	ldr	r2, [r7, #28]
 8003ef2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ef6:	f043 030b 	orr.w	r3, r3, #11
 8003efa:	6453      	str	r3, [r2, #68]	@ 0x44
 8003efc:	e015      	b.n	8003f2a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	69fa      	ldr	r2, [r7, #28]
 8003f08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f0c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003f10:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003f14:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	69fa      	ldr	r2, [r7, #28]
 8003f20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f24:	f043 030b 	orr.w	r3, r3, #11
 8003f28:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	69fa      	ldr	r2, [r7, #28]
 8003f34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f38:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003f3c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6818      	ldr	r0, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	f005 f91d 	bl	800918c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695a      	ldr	r2, [r3, #20]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003f60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f005 f84c 	bl	8009004 <USB_ReadInterrupts>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f76:	d123      	bne.n	8003fc0 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f005 f8e2 	bl	8009146 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f004 f999 	bl	80082be <USB_GetDevSpeed>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	461a      	mov	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681c      	ldr	r4, [r3, #0]
 8003f98:	f001 fa0a 	bl	80053b0 <HAL_RCC_GetHCLKFreq>
 8003f9c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	4620      	mov	r0, r4
 8003fa6:	f003 fe9d 	bl	8007ce4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f007 fbbb 	bl	800b726 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	695a      	ldr	r2, [r3, #20]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003fbe:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f005 f81d 	bl	8009004 <USB_ReadInterrupts>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	f003 0308 	and.w	r3, r3, #8
 8003fd0:	2b08      	cmp	r3, #8
 8003fd2:	d10a      	bne.n	8003fea <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f007 fb98 	bl	800b70a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	695a      	ldr	r2, [r3, #20]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f002 0208 	and.w	r2, r2, #8
 8003fe8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f005 f808 	bl	8009004 <USB_ReadInterrupts>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ffa:	2b80      	cmp	r3, #128	@ 0x80
 8003ffc:	d123      	bne.n	8004046 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004006:	6a3b      	ldr	r3, [r7, #32]
 8004008:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800400a:	2301      	movs	r3, #1
 800400c:	627b      	str	r3, [r7, #36]	@ 0x24
 800400e:	e014      	b.n	800403a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004010:	6879      	ldr	r1, [r7, #4]
 8004012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004014:	4613      	mov	r3, r2
 8004016:	00db      	lsls	r3, r3, #3
 8004018:	4413      	add	r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	440b      	add	r3, r1
 800401e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d105      	bne.n	8004034 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402a:	b2db      	uxtb	r3, r3
 800402c:	4619      	mov	r1, r3
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 fb0a 	bl	8004648 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004036:	3301      	adds	r3, #1
 8004038:	627b      	str	r3, [r7, #36]	@ 0x24
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	791b      	ldrb	r3, [r3, #4]
 800403e:	461a      	mov	r2, r3
 8004040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004042:	4293      	cmp	r3, r2
 8004044:	d3e4      	bcc.n	8004010 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4618      	mov	r0, r3
 800404c:	f004 ffda 	bl	8009004 <USB_ReadInterrupts>
 8004050:	4603      	mov	r3, r0
 8004052:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004056:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800405a:	d13c      	bne.n	80040d6 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800405c:	2301      	movs	r3, #1
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004060:	e02b      	b.n	80040ba <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004064:	015a      	lsls	r2, r3, #5
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	4413      	add	r3, r2
 800406a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004072:	6879      	ldr	r1, [r7, #4]
 8004074:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004076:	4613      	mov	r3, r2
 8004078:	00db      	lsls	r3, r3, #3
 800407a:	4413      	add	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	440b      	add	r3, r1
 8004080:	3318      	adds	r3, #24
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d115      	bne.n	80040b4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004088:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800408a:	2b00      	cmp	r3, #0
 800408c:	da12      	bge.n	80040b4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800408e:	6879      	ldr	r1, [r7, #4]
 8004090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004092:	4613      	mov	r3, r2
 8004094:	00db      	lsls	r3, r3, #3
 8004096:	4413      	add	r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	440b      	add	r3, r1
 800409c:	3317      	adds	r3, #23
 800409e:	2201      	movs	r2, #1
 80040a0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80040a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	4619      	mov	r1, r3
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 faca 	bl	8004648 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b6:	3301      	adds	r3, #1
 80040b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	791b      	ldrb	r3, [r3, #4]
 80040be:	461a      	mov	r2, r3
 80040c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d3cd      	bcc.n	8004062 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	695a      	ldr	r2, [r3, #20]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80040d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4618      	mov	r0, r3
 80040dc:	f004 ff92 	bl	8009004 <USB_ReadInterrupts>
 80040e0:	4603      	mov	r3, r0
 80040e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040ea:	d156      	bne.n	800419a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040ec:	2301      	movs	r3, #1
 80040ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80040f0:	e045      	b.n	800417e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80040f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f4:	015a      	lsls	r2, r3, #5
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	4413      	add	r3, r2
 80040fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004102:	6879      	ldr	r1, [r7, #4]
 8004104:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004106:	4613      	mov	r3, r2
 8004108:	00db      	lsls	r3, r3, #3
 800410a:	4413      	add	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	440b      	add	r3, r1
 8004110:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d12e      	bne.n	8004178 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800411a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800411c:	2b00      	cmp	r3, #0
 800411e:	da2b      	bge.n	8004178 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	0c1a      	lsrs	r2, r3, #16
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800412a:	4053      	eors	r3, r2
 800412c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004130:	2b00      	cmp	r3, #0
 8004132:	d121      	bne.n	8004178 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004134:	6879      	ldr	r1, [r7, #4]
 8004136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004138:	4613      	mov	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	4413      	add	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004146:	2201      	movs	r2, #1
 8004148:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004152:	6a3b      	ldr	r3, [r7, #32]
 8004154:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004156:	6a3b      	ldr	r3, [r7, #32]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800415e:	2b00      	cmp	r3, #0
 8004160:	d10a      	bne.n	8004178 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	69fa      	ldr	r2, [r7, #28]
 800416c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004170:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004174:	6053      	str	r3, [r2, #4]
            break;
 8004176:	e008      	b.n	800418a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417a:	3301      	adds	r3, #1
 800417c:	627b      	str	r3, [r7, #36]	@ 0x24
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	791b      	ldrb	r3, [r3, #4]
 8004182:	461a      	mov	r2, r3
 8004184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004186:	4293      	cmp	r3, r2
 8004188:	d3b3      	bcc.n	80040f2 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	695a      	ldr	r2, [r3, #20]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004198:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4618      	mov	r0, r3
 80041a0:	f004 ff30 	bl	8009004 <USB_ReadInterrupts>
 80041a4:	4603      	mov	r3, r0
 80041a6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80041aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041ae:	d10a      	bne.n	80041c6 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f007 fb39 	bl	800b828 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	695a      	ldr	r2, [r3, #20]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80041c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f004 ff1a 	bl	8009004 <USB_ReadInterrupts>
 80041d0:	4603      	mov	r3, r0
 80041d2:	f003 0304 	and.w	r3, r3, #4
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	d115      	bne.n	8004206 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	f003 0304 	and.w	r3, r3, #4
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d002      	beq.n	80041f2 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f007 fb29 	bl	800b844 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	6859      	ldr	r1, [r3, #4]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	430a      	orrs	r2, r1
 8004200:	605a      	str	r2, [r3, #4]
 8004202:	e000      	b.n	8004206 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004204:	bf00      	nop
    }
  }
}
 8004206:	3734      	adds	r7, #52	@ 0x34
 8004208:	46bd      	mov	sp, r7
 800420a:	bd90      	pop	{r4, r7, pc}

0800420c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	460b      	mov	r3, r1
 8004216:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800421e:	2b01      	cmp	r3, #1
 8004220:	d101      	bne.n	8004226 <HAL_PCD_SetAddress+0x1a>
 8004222:	2302      	movs	r3, #2
 8004224:	e012      	b.n	800424c <HAL_PCD_SetAddress+0x40>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2201      	movs	r2, #1
 800422a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	78fa      	ldrb	r2, [r7, #3]
 8004232:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	78fa      	ldrb	r2, [r7, #3]
 800423a:	4611      	mov	r1, r2
 800423c:	4618      	mov	r0, r3
 800423e:	f004 fe79 	bl	8008f34 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3708      	adds	r7, #8
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	4608      	mov	r0, r1
 800425e:	4611      	mov	r1, r2
 8004260:	461a      	mov	r2, r3
 8004262:	4603      	mov	r3, r0
 8004264:	70fb      	strb	r3, [r7, #3]
 8004266:	460b      	mov	r3, r1
 8004268:	803b      	strh	r3, [r7, #0]
 800426a:	4613      	mov	r3, r2
 800426c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800426e:	2300      	movs	r3, #0
 8004270:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004272:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004276:	2b00      	cmp	r3, #0
 8004278:	da0f      	bge.n	800429a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800427a:	78fb      	ldrb	r3, [r7, #3]
 800427c:	f003 020f 	and.w	r2, r3, #15
 8004280:	4613      	mov	r3, r2
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	4413      	add	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	3310      	adds	r3, #16
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	4413      	add	r3, r2
 800428e:	3304      	adds	r3, #4
 8004290:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2201      	movs	r2, #1
 8004296:	705a      	strb	r2, [r3, #1]
 8004298:	e00f      	b.n	80042ba <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800429a:	78fb      	ldrb	r3, [r7, #3]
 800429c:	f003 020f 	and.w	r2, r3, #15
 80042a0:	4613      	mov	r3, r2
 80042a2:	00db      	lsls	r3, r3, #3
 80042a4:	4413      	add	r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	4413      	add	r3, r2
 80042b0:	3304      	adds	r3, #4
 80042b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80042ba:	78fb      	ldrb	r3, [r7, #3]
 80042bc:	f003 030f 	and.w	r3, r3, #15
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80042c6:	883b      	ldrh	r3, [r7, #0]
 80042c8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	78ba      	ldrb	r2, [r7, #2]
 80042d4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	785b      	ldrb	r3, [r3, #1]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d004      	beq.n	80042e8 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	461a      	mov	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80042e8:	78bb      	ldrb	r3, [r7, #2]
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d102      	bne.n	80042f4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d101      	bne.n	8004302 <HAL_PCD_EP_Open+0xae>
 80042fe:	2302      	movs	r3, #2
 8004300:	e00e      	b.n	8004320 <HAL_PCD_EP_Open+0xcc>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68f9      	ldr	r1, [r7, #12]
 8004310:	4618      	mov	r0, r3
 8004312:	f003 fff9 	bl	8008308 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800431e:	7afb      	ldrb	r3, [r7, #11]
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	460b      	mov	r3, r1
 8004332:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004334:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004338:	2b00      	cmp	r3, #0
 800433a:	da0f      	bge.n	800435c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800433c:	78fb      	ldrb	r3, [r7, #3]
 800433e:	f003 020f 	and.w	r2, r3, #15
 8004342:	4613      	mov	r3, r2
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	4413      	add	r3, r2
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	3310      	adds	r3, #16
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	4413      	add	r3, r2
 8004350:	3304      	adds	r3, #4
 8004352:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2201      	movs	r2, #1
 8004358:	705a      	strb	r2, [r3, #1]
 800435a:	e00f      	b.n	800437c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800435c:	78fb      	ldrb	r3, [r7, #3]
 800435e:	f003 020f 	and.w	r2, r3, #15
 8004362:	4613      	mov	r3, r2
 8004364:	00db      	lsls	r3, r3, #3
 8004366:	4413      	add	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	4413      	add	r3, r2
 8004372:	3304      	adds	r3, #4
 8004374:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800437c:	78fb      	ldrb	r3, [r7, #3]
 800437e:	f003 030f 	and.w	r3, r3, #15
 8004382:	b2da      	uxtb	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800438e:	2b01      	cmp	r3, #1
 8004390:	d101      	bne.n	8004396 <HAL_PCD_EP_Close+0x6e>
 8004392:	2302      	movs	r3, #2
 8004394:	e00e      	b.n	80043b4 <HAL_PCD_EP_Close+0x8c>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68f9      	ldr	r1, [r7, #12]
 80043a4:	4618      	mov	r0, r3
 80043a6:	f004 f837 	bl	8008418 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3710      	adds	r7, #16
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b086      	sub	sp, #24
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	607a      	str	r2, [r7, #4]
 80043c6:	603b      	str	r3, [r7, #0]
 80043c8:	460b      	mov	r3, r1
 80043ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043cc:	7afb      	ldrb	r3, [r7, #11]
 80043ce:	f003 020f 	and.w	r2, r3, #15
 80043d2:	4613      	mov	r3, r2
 80043d4:	00db      	lsls	r3, r3, #3
 80043d6:	4413      	add	r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	4413      	add	r3, r2
 80043e2:	3304      	adds	r3, #4
 80043e4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	2200      	movs	r2, #0
 80043f6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	2200      	movs	r2, #0
 80043fc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043fe:	7afb      	ldrb	r3, [r7, #11]
 8004400:	f003 030f 	and.w	r3, r3, #15
 8004404:	b2da      	uxtb	r2, r3
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	799b      	ldrb	r3, [r3, #6]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d102      	bne.n	8004418 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6818      	ldr	r0, [r3, #0]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	799b      	ldrb	r3, [r3, #6]
 8004420:	461a      	mov	r2, r3
 8004422:	6979      	ldr	r1, [r7, #20]
 8004424:	f004 f8d4 	bl	80085d0 <USB_EPStartXfer>

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3718      	adds	r7, #24
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004432:	b480      	push	{r7}
 8004434:	b083      	sub	sp, #12
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
 800443a:	460b      	mov	r3, r1
 800443c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800443e:	78fb      	ldrb	r3, [r7, #3]
 8004440:	f003 020f 	and.w	r2, r3, #15
 8004444:	6879      	ldr	r1, [r7, #4]
 8004446:	4613      	mov	r3, r2
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	4413      	add	r3, r2
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	440b      	add	r3, r1
 8004450:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004454:	681b      	ldr	r3, [r3, #0]
}
 8004456:	4618      	mov	r0, r3
 8004458:	370c      	adds	r7, #12
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr

08004462 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004462:	b580      	push	{r7, lr}
 8004464:	b086      	sub	sp, #24
 8004466:	af00      	add	r7, sp, #0
 8004468:	60f8      	str	r0, [r7, #12]
 800446a:	607a      	str	r2, [r7, #4]
 800446c:	603b      	str	r3, [r7, #0]
 800446e:	460b      	mov	r3, r1
 8004470:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004472:	7afb      	ldrb	r3, [r7, #11]
 8004474:	f003 020f 	and.w	r2, r3, #15
 8004478:	4613      	mov	r3, r2
 800447a:	00db      	lsls	r3, r3, #3
 800447c:	4413      	add	r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	3310      	adds	r3, #16
 8004482:	68fa      	ldr	r2, [r7, #12]
 8004484:	4413      	add	r3, r2
 8004486:	3304      	adds	r3, #4
 8004488:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	683a      	ldr	r2, [r7, #0]
 8004494:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	2200      	movs	r2, #0
 800449a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	2201      	movs	r2, #1
 80044a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044a2:	7afb      	ldrb	r3, [r7, #11]
 80044a4:	f003 030f 	and.w	r3, r3, #15
 80044a8:	b2da      	uxtb	r2, r3
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	799b      	ldrb	r3, [r3, #6]
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d102      	bne.n	80044bc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6818      	ldr	r0, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	799b      	ldrb	r3, [r3, #6]
 80044c4:	461a      	mov	r2, r3
 80044c6:	6979      	ldr	r1, [r7, #20]
 80044c8:	f004 f882 	bl	80085d0 <USB_EPStartXfer>

  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3718      	adds	r7, #24
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}

080044d6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044d6:	b580      	push	{r7, lr}
 80044d8:	b084      	sub	sp, #16
 80044da:	af00      	add	r7, sp, #0
 80044dc:	6078      	str	r0, [r7, #4]
 80044de:	460b      	mov	r3, r1
 80044e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80044e2:	78fb      	ldrb	r3, [r7, #3]
 80044e4:	f003 030f 	and.w	r3, r3, #15
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	7912      	ldrb	r2, [r2, #4]
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d901      	bls.n	80044f4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e04f      	b.n	8004594 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80044f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	da0f      	bge.n	800451c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044fc:	78fb      	ldrb	r3, [r7, #3]
 80044fe:	f003 020f 	and.w	r2, r3, #15
 8004502:	4613      	mov	r3, r2
 8004504:	00db      	lsls	r3, r3, #3
 8004506:	4413      	add	r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	3310      	adds	r3, #16
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	4413      	add	r3, r2
 8004510:	3304      	adds	r3, #4
 8004512:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2201      	movs	r2, #1
 8004518:	705a      	strb	r2, [r3, #1]
 800451a:	e00d      	b.n	8004538 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800451c:	78fa      	ldrb	r2, [r7, #3]
 800451e:	4613      	mov	r3, r2
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	4413      	add	r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	4413      	add	r3, r2
 800452e:	3304      	adds	r3, #4
 8004530:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2200      	movs	r2, #0
 8004536:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2201      	movs	r2, #1
 800453c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800453e:	78fb      	ldrb	r3, [r7, #3]
 8004540:	f003 030f 	and.w	r3, r3, #15
 8004544:	b2da      	uxtb	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004550:	2b01      	cmp	r3, #1
 8004552:	d101      	bne.n	8004558 <HAL_PCD_EP_SetStall+0x82>
 8004554:	2302      	movs	r3, #2
 8004556:	e01d      	b.n	8004594 <HAL_PCD_EP_SetStall+0xbe>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68f9      	ldr	r1, [r7, #12]
 8004566:	4618      	mov	r0, r3
 8004568:	f004 fc10 	bl	8008d8c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800456c:	78fb      	ldrb	r3, [r7, #3]
 800456e:	f003 030f 	and.w	r3, r3, #15
 8004572:	2b00      	cmp	r3, #0
 8004574:	d109      	bne.n	800458a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6818      	ldr	r0, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	7999      	ldrb	r1, [r3, #6]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004584:	461a      	mov	r2, r3
 8004586:	f004 fe01 	bl	800918c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	460b      	mov	r3, r1
 80045a6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80045a8:	78fb      	ldrb	r3, [r7, #3]
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	7912      	ldrb	r2, [r2, #4]
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d901      	bls.n	80045ba <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e042      	b.n	8004640 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80045ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	da0f      	bge.n	80045e2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045c2:	78fb      	ldrb	r3, [r7, #3]
 80045c4:	f003 020f 	and.w	r2, r3, #15
 80045c8:	4613      	mov	r3, r2
 80045ca:	00db      	lsls	r3, r3, #3
 80045cc:	4413      	add	r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	3310      	adds	r3, #16
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	4413      	add	r3, r2
 80045d6:	3304      	adds	r3, #4
 80045d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2201      	movs	r2, #1
 80045de:	705a      	strb	r2, [r3, #1]
 80045e0:	e00f      	b.n	8004602 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045e2:	78fb      	ldrb	r3, [r7, #3]
 80045e4:	f003 020f 	and.w	r2, r3, #15
 80045e8:	4613      	mov	r3, r2
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	4413      	add	r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	4413      	add	r3, r2
 80045f8:	3304      	adds	r3, #4
 80045fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004608:	78fb      	ldrb	r3, [r7, #3]
 800460a:	f003 030f 	and.w	r3, r3, #15
 800460e:	b2da      	uxtb	r2, r3
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800461a:	2b01      	cmp	r3, #1
 800461c:	d101      	bne.n	8004622 <HAL_PCD_EP_ClrStall+0x86>
 800461e:	2302      	movs	r3, #2
 8004620:	e00e      	b.n	8004640 <HAL_PCD_EP_ClrStall+0xa4>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2201      	movs	r2, #1
 8004626:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68f9      	ldr	r1, [r7, #12]
 8004630:	4618      	mov	r0, r3
 8004632:	f004 fc19 	bl	8008e68 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800463e:	2300      	movs	r3, #0
}
 8004640:	4618      	mov	r0, r3
 8004642:	3710      	adds	r7, #16
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}

08004648 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	460b      	mov	r3, r1
 8004652:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004654:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004658:	2b00      	cmp	r3, #0
 800465a:	da0c      	bge.n	8004676 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800465c:	78fb      	ldrb	r3, [r7, #3]
 800465e:	f003 020f 	and.w	r2, r3, #15
 8004662:	4613      	mov	r3, r2
 8004664:	00db      	lsls	r3, r3, #3
 8004666:	4413      	add	r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	3310      	adds	r3, #16
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	4413      	add	r3, r2
 8004670:	3304      	adds	r3, #4
 8004672:	60fb      	str	r3, [r7, #12]
 8004674:	e00c      	b.n	8004690 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004676:	78fb      	ldrb	r3, [r7, #3]
 8004678:	f003 020f 	and.w	r2, r3, #15
 800467c:	4613      	mov	r3, r2
 800467e:	00db      	lsls	r3, r3, #3
 8004680:	4413      	add	r3, r2
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	4413      	add	r3, r2
 800468c:	3304      	adds	r3, #4
 800468e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68f9      	ldr	r1, [r7, #12]
 8004696:	4618      	mov	r0, r3
 8004698:	f004 fa38 	bl	8008b0c <USB_EPStopXfer>
 800469c:	4603      	mov	r3, r0
 800469e:	72fb      	strb	r3, [r7, #11]

  return ret;
 80046a0:	7afb      	ldrb	r3, [r7, #11]
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}

080046aa <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046aa:	b580      	push	{r7, lr}
 80046ac:	b08a      	sub	sp, #40	@ 0x28
 80046ae:	af02      	add	r7, sp, #8
 80046b0:	6078      	str	r0, [r7, #4]
 80046b2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	4613      	mov	r3, r2
 80046c2:	00db      	lsls	r3, r3, #3
 80046c4:	4413      	add	r3, r2
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	3310      	adds	r3, #16
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	4413      	add	r3, r2
 80046ce:	3304      	adds	r3, #4
 80046d0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	695a      	ldr	r2, [r3, #20]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d901      	bls.n	80046e2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e06b      	b.n	80047ba <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	691a      	ldr	r2, [r3, #16]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	69fa      	ldr	r2, [r7, #28]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d902      	bls.n	80046fe <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	3303      	adds	r3, #3
 8004702:	089b      	lsrs	r3, r3, #2
 8004704:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004706:	e02a      	b.n	800475e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	691a      	ldr	r2, [r3, #16]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	69fa      	ldr	r2, [r7, #28]
 800471a:	429a      	cmp	r2, r3
 800471c:	d902      	bls.n	8004724 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	3303      	adds	r3, #3
 8004728:	089b      	lsrs	r3, r3, #2
 800472a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	68d9      	ldr	r1, [r3, #12]
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	b2da      	uxtb	r2, r3
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800473c:	9300      	str	r3, [sp, #0]
 800473e:	4603      	mov	r3, r0
 8004740:	6978      	ldr	r0, [r7, #20]
 8004742:	f004 fa8d 	bl	8008c60 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	68da      	ldr	r2, [r3, #12]
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	441a      	add	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	695a      	ldr	r2, [r3, #20]
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	441a      	add	r2, r3
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	015a      	lsls	r2, r3, #5
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	4413      	add	r3, r2
 8004766:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800476e:	69ba      	ldr	r2, [r7, #24]
 8004770:	429a      	cmp	r2, r3
 8004772:	d809      	bhi.n	8004788 <PCD_WriteEmptyTxFifo+0xde>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	695a      	ldr	r2, [r3, #20]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800477c:	429a      	cmp	r2, r3
 800477e:	d203      	bcs.n	8004788 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	691b      	ldr	r3, [r3, #16]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1bf      	bne.n	8004708 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	691a      	ldr	r2, [r3, #16]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	429a      	cmp	r2, r3
 8004792:	d811      	bhi.n	80047b8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	f003 030f 	and.w	r3, r3, #15
 800479a:	2201      	movs	r2, #1
 800479c:	fa02 f303 	lsl.w	r3, r2, r3
 80047a0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	43db      	mvns	r3, r3
 80047ae:	6939      	ldr	r1, [r7, #16]
 80047b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80047b4:	4013      	ands	r3, r2
 80047b6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3720      	adds	r7, #32
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
	...

080047c4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b088      	sub	sp, #32
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	333c      	adds	r3, #60	@ 0x3c
 80047dc:	3304      	adds	r3, #4
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	015a      	lsls	r2, r3, #5
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	4413      	add	r3, r2
 80047ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	799b      	ldrb	r3, [r3, #6]
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d17b      	bne.n	80048f2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	f003 0308 	and.w	r3, r3, #8
 8004800:	2b00      	cmp	r3, #0
 8004802:	d015      	beq.n	8004830 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	4a61      	ldr	r2, [pc, #388]	@ (800498c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004808:	4293      	cmp	r3, r2
 800480a:	f240 80b9 	bls.w	8004980 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004814:	2b00      	cmp	r3, #0
 8004816:	f000 80b3 	beq.w	8004980 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	015a      	lsls	r2, r3, #5
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	4413      	add	r3, r2
 8004822:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004826:	461a      	mov	r2, r3
 8004828:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800482c:	6093      	str	r3, [r2, #8]
 800482e:	e0a7      	b.n	8004980 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	f003 0320 	and.w	r3, r3, #32
 8004836:	2b00      	cmp	r3, #0
 8004838:	d009      	beq.n	800484e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	015a      	lsls	r2, r3, #5
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	4413      	add	r3, r2
 8004842:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004846:	461a      	mov	r2, r3
 8004848:	2320      	movs	r3, #32
 800484a:	6093      	str	r3, [r2, #8]
 800484c:	e098      	b.n	8004980 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004854:	2b00      	cmp	r3, #0
 8004856:	f040 8093 	bne.w	8004980 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	4a4b      	ldr	r2, [pc, #300]	@ (800498c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d90f      	bls.n	8004882 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00a      	beq.n	8004882 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	015a      	lsls	r2, r3, #5
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	4413      	add	r3, r2
 8004874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004878:	461a      	mov	r2, r3
 800487a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800487e:	6093      	str	r3, [r2, #8]
 8004880:	e07e      	b.n	8004980 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004882:	683a      	ldr	r2, [r7, #0]
 8004884:	4613      	mov	r3, r2
 8004886:	00db      	lsls	r3, r3, #3
 8004888:	4413      	add	r3, r2
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	4413      	add	r3, r2
 8004894:	3304      	adds	r3, #4
 8004896:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6a1a      	ldr	r2, [r3, #32]
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	0159      	lsls	r1, r3, #5
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	440b      	add	r3, r1
 80048a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048ae:	1ad2      	subs	r2, r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d114      	bne.n	80048e4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d109      	bne.n	80048d6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6818      	ldr	r0, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80048cc:	461a      	mov	r2, r3
 80048ce:	2101      	movs	r1, #1
 80048d0:	f004 fc5c 	bl	800918c <USB_EP0_OutStart>
 80048d4:	e006      	b.n	80048e4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	68da      	ldr	r2, [r3, #12]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	441a      	add	r2, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	4619      	mov	r1, r3
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f006 fed8 	bl	800b6a0 <HAL_PCD_DataOutStageCallback>
 80048f0:	e046      	b.n	8004980 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	4a26      	ldr	r2, [pc, #152]	@ (8004990 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d124      	bne.n	8004944 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00a      	beq.n	800491a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	015a      	lsls	r2, r3, #5
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	4413      	add	r3, r2
 800490c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004910:	461a      	mov	r2, r3
 8004912:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004916:	6093      	str	r3, [r2, #8]
 8004918:	e032      	b.n	8004980 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	f003 0320 	and.w	r3, r3, #32
 8004920:	2b00      	cmp	r3, #0
 8004922:	d008      	beq.n	8004936 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	015a      	lsls	r2, r3, #5
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	4413      	add	r3, r2
 800492c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004930:	461a      	mov	r2, r3
 8004932:	2320      	movs	r3, #32
 8004934:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	b2db      	uxtb	r3, r3
 800493a:	4619      	mov	r1, r3
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f006 feaf 	bl	800b6a0 <HAL_PCD_DataOutStageCallback>
 8004942:	e01d      	b.n	8004980 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d114      	bne.n	8004974 <PCD_EP_OutXfrComplete_int+0x1b0>
 800494a:	6879      	ldr	r1, [r7, #4]
 800494c:	683a      	ldr	r2, [r7, #0]
 800494e:	4613      	mov	r3, r2
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d108      	bne.n	8004974 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6818      	ldr	r0, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800496c:	461a      	mov	r2, r3
 800496e:	2100      	movs	r1, #0
 8004970:	f004 fc0c 	bl	800918c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	b2db      	uxtb	r3, r3
 8004978:	4619      	mov	r1, r3
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f006 fe90 	bl	800b6a0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004980:	2300      	movs	r3, #0
}
 8004982:	4618      	mov	r0, r3
 8004984:	3720      	adds	r7, #32
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	4f54300a 	.word	0x4f54300a
 8004990:	4f54310a 	.word	0x4f54310a

08004994 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	333c      	adds	r3, #60	@ 0x3c
 80049ac:	3304      	adds	r3, #4
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	015a      	lsls	r2, r3, #5
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	4413      	add	r3, r2
 80049ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	4a15      	ldr	r2, [pc, #84]	@ (8004a1c <PCD_EP_OutSetupPacket_int+0x88>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d90e      	bls.n	80049e8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d009      	beq.n	80049e8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	015a      	lsls	r2, r3, #5
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	4413      	add	r3, r2
 80049dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049e0:	461a      	mov	r2, r3
 80049e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049e6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f006 fe47 	bl	800b67c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	4a0a      	ldr	r2, [pc, #40]	@ (8004a1c <PCD_EP_OutSetupPacket_int+0x88>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d90c      	bls.n	8004a10 <PCD_EP_OutSetupPacket_int+0x7c>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	799b      	ldrb	r3, [r3, #6]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d108      	bne.n	8004a10 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6818      	ldr	r0, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a08:	461a      	mov	r2, r3
 8004a0a:	2101      	movs	r1, #1
 8004a0c:	f004 fbbe 	bl	800918c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3718      	adds	r7, #24
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	4f54300a 	.word	0x4f54300a

08004a20 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	460b      	mov	r3, r1
 8004a2a:	70fb      	strb	r3, [r7, #3]
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a36:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004a38:	78fb      	ldrb	r3, [r7, #3]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d107      	bne.n	8004a4e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004a3e:	883b      	ldrh	r3, [r7, #0]
 8004a40:	0419      	lsls	r1, r3, #16
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004a4c:	e028      	b.n	8004aa0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a54:	0c1b      	lsrs	r3, r3, #16
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	4413      	add	r3, r2
 8004a5a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	73fb      	strb	r3, [r7, #15]
 8004a60:	e00d      	b.n	8004a7e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	7bfb      	ldrb	r3, [r7, #15]
 8004a68:	3340      	adds	r3, #64	@ 0x40
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	0c1b      	lsrs	r3, r3, #16
 8004a72:	68ba      	ldr	r2, [r7, #8]
 8004a74:	4413      	add	r3, r2
 8004a76:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	73fb      	strb	r3, [r7, #15]
 8004a7e:	7bfa      	ldrb	r2, [r7, #15]
 8004a80:	78fb      	ldrb	r3, [r7, #3]
 8004a82:	3b01      	subs	r3, #1
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d3ec      	bcc.n	8004a62 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004a88:	883b      	ldrh	r3, [r7, #0]
 8004a8a:	0418      	lsls	r0, r3, #16
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6819      	ldr	r1, [r3, #0]
 8004a90:	78fb      	ldrb	r3, [r7, #3]
 8004a92:	3b01      	subs	r3, #1
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	4302      	orrs	r2, r0
 8004a98:	3340      	adds	r3, #64	@ 0x40
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3714      	adds	r7, #20
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr

08004aae <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004aae:	b480      	push	{r7}
 8004ab0:	b083      	sub	sp, #12
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	887a      	ldrh	r2, [r7, #2]
 8004ac0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	460b      	mov	r3, r1
 8004ada:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b086      	sub	sp, #24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d101      	bne.n	8004afa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e267      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d075      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b06:	4b88      	ldr	r3, [pc, #544]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f003 030c 	and.w	r3, r3, #12
 8004b0e:	2b04      	cmp	r3, #4
 8004b10:	d00c      	beq.n	8004b2c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b12:	4b85      	ldr	r3, [pc, #532]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b1a:	2b08      	cmp	r3, #8
 8004b1c:	d112      	bne.n	8004b44 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b1e:	4b82      	ldr	r3, [pc, #520]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b2a:	d10b      	bne.n	8004b44 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b2c:	4b7e      	ldr	r3, [pc, #504]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d05b      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x108>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d157      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e242      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b4c:	d106      	bne.n	8004b5c <HAL_RCC_OscConfig+0x74>
 8004b4e:	4b76      	ldr	r3, [pc, #472]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a75      	ldr	r2, [pc, #468]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b58:	6013      	str	r3, [r2, #0]
 8004b5a:	e01d      	b.n	8004b98 <HAL_RCC_OscConfig+0xb0>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b64:	d10c      	bne.n	8004b80 <HAL_RCC_OscConfig+0x98>
 8004b66:	4b70      	ldr	r3, [pc, #448]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a6f      	ldr	r2, [pc, #444]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b70:	6013      	str	r3, [r2, #0]
 8004b72:	4b6d      	ldr	r3, [pc, #436]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a6c      	ldr	r2, [pc, #432]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b7c:	6013      	str	r3, [r2, #0]
 8004b7e:	e00b      	b.n	8004b98 <HAL_RCC_OscConfig+0xb0>
 8004b80:	4b69      	ldr	r3, [pc, #420]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a68      	ldr	r2, [pc, #416]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b8a:	6013      	str	r3, [r2, #0]
 8004b8c:	4b66      	ldr	r3, [pc, #408]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a65      	ldr	r2, [pc, #404]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004b92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d013      	beq.n	8004bc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba0:	f7fd fe3e 	bl	8002820 <HAL_GetTick>
 8004ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ba6:	e008      	b.n	8004bba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ba8:	f7fd fe3a 	bl	8002820 <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	2b64      	cmp	r3, #100	@ 0x64
 8004bb4:	d901      	bls.n	8004bba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e207      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bba:	4b5b      	ldr	r3, [pc, #364]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d0f0      	beq.n	8004ba8 <HAL_RCC_OscConfig+0xc0>
 8004bc6:	e014      	b.n	8004bf2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc8:	f7fd fe2a 	bl	8002820 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bd0:	f7fd fe26 	bl	8002820 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b64      	cmp	r3, #100	@ 0x64
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e1f3      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004be2:	4b51      	ldr	r3, [pc, #324]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1f0      	bne.n	8004bd0 <HAL_RCC_OscConfig+0xe8>
 8004bee:	e000      	b.n	8004bf2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d063      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004bfe:	4b4a      	ldr	r3, [pc, #296]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f003 030c 	and.w	r3, r3, #12
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00b      	beq.n	8004c22 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c0a:	4b47      	ldr	r3, [pc, #284]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c12:	2b08      	cmp	r3, #8
 8004c14:	d11c      	bne.n	8004c50 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c16:	4b44      	ldr	r3, [pc, #272]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d116      	bne.n	8004c50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c22:	4b41      	ldr	r3, [pc, #260]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d005      	beq.n	8004c3a <HAL_RCC_OscConfig+0x152>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d001      	beq.n	8004c3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e1c7      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c3a:	4b3b      	ldr	r3, [pc, #236]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	00db      	lsls	r3, r3, #3
 8004c48:	4937      	ldr	r1, [pc, #220]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c4e:	e03a      	b.n	8004cc6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d020      	beq.n	8004c9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c58:	4b34      	ldr	r3, [pc, #208]	@ (8004d2c <HAL_RCC_OscConfig+0x244>)
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c5e:	f7fd fddf 	bl	8002820 <HAL_GetTick>
 8004c62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c64:	e008      	b.n	8004c78 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c66:	f7fd fddb 	bl	8002820 <HAL_GetTick>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d901      	bls.n	8004c78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	e1a8      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c78:	4b2b      	ldr	r3, [pc, #172]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d0f0      	beq.n	8004c66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c84:	4b28      	ldr	r3, [pc, #160]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	00db      	lsls	r3, r3, #3
 8004c92:	4925      	ldr	r1, [pc, #148]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004c94:	4313      	orrs	r3, r2
 8004c96:	600b      	str	r3, [r1, #0]
 8004c98:	e015      	b.n	8004cc6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c9a:	4b24      	ldr	r3, [pc, #144]	@ (8004d2c <HAL_RCC_OscConfig+0x244>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca0:	f7fd fdbe 	bl	8002820 <HAL_GetTick>
 8004ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ca6:	e008      	b.n	8004cba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ca8:	f7fd fdba 	bl	8002820 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e187      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cba:	4b1b      	ldr	r3, [pc, #108]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1f0      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0308 	and.w	r3, r3, #8
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d036      	beq.n	8004d40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d016      	beq.n	8004d08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cda:	4b15      	ldr	r3, [pc, #84]	@ (8004d30 <HAL_RCC_OscConfig+0x248>)
 8004cdc:	2201      	movs	r2, #1
 8004cde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ce0:	f7fd fd9e 	bl	8002820 <HAL_GetTick>
 8004ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ce6:	e008      	b.n	8004cfa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ce8:	f7fd fd9a 	bl	8002820 <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d901      	bls.n	8004cfa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e167      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8004d28 <HAL_RCC_OscConfig+0x240>)
 8004cfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d0f0      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x200>
 8004d06:	e01b      	b.n	8004d40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d08:	4b09      	ldr	r3, [pc, #36]	@ (8004d30 <HAL_RCC_OscConfig+0x248>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d0e:	f7fd fd87 	bl	8002820 <HAL_GetTick>
 8004d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d14:	e00e      	b.n	8004d34 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d16:	f7fd fd83 	bl	8002820 <HAL_GetTick>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d907      	bls.n	8004d34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e150      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
 8004d28:	40023800 	.word	0x40023800
 8004d2c:	42470000 	.word	0x42470000
 8004d30:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d34:	4b88      	ldr	r3, [pc, #544]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004d36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d38:	f003 0302 	and.w	r3, r3, #2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1ea      	bne.n	8004d16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0304 	and.w	r3, r3, #4
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	f000 8097 	beq.w	8004e7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d52:	4b81      	ldr	r3, [pc, #516]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d10f      	bne.n	8004d7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d5e:	2300      	movs	r3, #0
 8004d60:	60bb      	str	r3, [r7, #8]
 8004d62:	4b7d      	ldr	r3, [pc, #500]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d66:	4a7c      	ldr	r2, [pc, #496]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004d68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d6e:	4b7a      	ldr	r3, [pc, #488]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d76:	60bb      	str	r3, [r7, #8]
 8004d78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d7e:	4b77      	ldr	r3, [pc, #476]	@ (8004f5c <HAL_RCC_OscConfig+0x474>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d118      	bne.n	8004dbc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d8a:	4b74      	ldr	r3, [pc, #464]	@ (8004f5c <HAL_RCC_OscConfig+0x474>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a73      	ldr	r2, [pc, #460]	@ (8004f5c <HAL_RCC_OscConfig+0x474>)
 8004d90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d96:	f7fd fd43 	bl	8002820 <HAL_GetTick>
 8004d9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d9c:	e008      	b.n	8004db0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d9e:	f7fd fd3f 	bl	8002820 <HAL_GetTick>
 8004da2:	4602      	mov	r2, r0
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d901      	bls.n	8004db0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004dac:	2303      	movs	r3, #3
 8004dae:	e10c      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004db0:	4b6a      	ldr	r3, [pc, #424]	@ (8004f5c <HAL_RCC_OscConfig+0x474>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d0f0      	beq.n	8004d9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d106      	bne.n	8004dd2 <HAL_RCC_OscConfig+0x2ea>
 8004dc4:	4b64      	ldr	r3, [pc, #400]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004dc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc8:	4a63      	ldr	r2, [pc, #396]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004dca:	f043 0301 	orr.w	r3, r3, #1
 8004dce:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dd0:	e01c      	b.n	8004e0c <HAL_RCC_OscConfig+0x324>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	2b05      	cmp	r3, #5
 8004dd8:	d10c      	bne.n	8004df4 <HAL_RCC_OscConfig+0x30c>
 8004dda:	4b5f      	ldr	r3, [pc, #380]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dde:	4a5e      	ldr	r2, [pc, #376]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004de0:	f043 0304 	orr.w	r3, r3, #4
 8004de4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004de6:	4b5c      	ldr	r3, [pc, #368]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dea:	4a5b      	ldr	r2, [pc, #364]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004dec:	f043 0301 	orr.w	r3, r3, #1
 8004df0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004df2:	e00b      	b.n	8004e0c <HAL_RCC_OscConfig+0x324>
 8004df4:	4b58      	ldr	r3, [pc, #352]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004df6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004df8:	4a57      	ldr	r2, [pc, #348]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004dfa:	f023 0301 	bic.w	r3, r3, #1
 8004dfe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e00:	4b55      	ldr	r3, [pc, #340]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004e02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e04:	4a54      	ldr	r2, [pc, #336]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004e06:	f023 0304 	bic.w	r3, r3, #4
 8004e0a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d015      	beq.n	8004e40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e14:	f7fd fd04 	bl	8002820 <HAL_GetTick>
 8004e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e1a:	e00a      	b.n	8004e32 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e1c:	f7fd fd00 	bl	8002820 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d901      	bls.n	8004e32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e0cb      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e32:	4b49      	ldr	r3, [pc, #292]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d0ee      	beq.n	8004e1c <HAL_RCC_OscConfig+0x334>
 8004e3e:	e014      	b.n	8004e6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e40:	f7fd fcee 	bl	8002820 <HAL_GetTick>
 8004e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e46:	e00a      	b.n	8004e5e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e48:	f7fd fcea 	bl	8002820 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d901      	bls.n	8004e5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e0b5      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e5e:	4b3e      	ldr	r3, [pc, #248]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e62:	f003 0302 	and.w	r3, r3, #2
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1ee      	bne.n	8004e48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e6a:	7dfb      	ldrb	r3, [r7, #23]
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d105      	bne.n	8004e7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e70:	4b39      	ldr	r3, [pc, #228]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e74:	4a38      	ldr	r2, [pc, #224]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004e76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e7a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	699b      	ldr	r3, [r3, #24]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	f000 80a1 	beq.w	8004fc8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e86:	4b34      	ldr	r3, [pc, #208]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 030c 	and.w	r3, r3, #12
 8004e8e:	2b08      	cmp	r3, #8
 8004e90:	d05c      	beq.n	8004f4c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d141      	bne.n	8004f1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e9a:	4b31      	ldr	r3, [pc, #196]	@ (8004f60 <HAL_RCC_OscConfig+0x478>)
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea0:	f7fd fcbe 	bl	8002820 <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ea6:	e008      	b.n	8004eba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ea8:	f7fd fcba 	bl	8002820 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e087      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eba:	4b27      	ldr	r3, [pc, #156]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d1f0      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	69da      	ldr	r2, [r3, #28]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	431a      	orrs	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed4:	019b      	lsls	r3, r3, #6
 8004ed6:	431a      	orrs	r2, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004edc:	085b      	lsrs	r3, r3, #1
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	041b      	lsls	r3, r3, #16
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee8:	061b      	lsls	r3, r3, #24
 8004eea:	491b      	ldr	r1, [pc, #108]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8004f60 <HAL_RCC_OscConfig+0x478>)
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ef6:	f7fd fc93 	bl	8002820 <HAL_GetTick>
 8004efa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004efc:	e008      	b.n	8004f10 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004efe:	f7fd fc8f 	bl	8002820 <HAL_GetTick>
 8004f02:	4602      	mov	r2, r0
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d901      	bls.n	8004f10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e05c      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f10:	4b11      	ldr	r3, [pc, #68]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d0f0      	beq.n	8004efe <HAL_RCC_OscConfig+0x416>
 8004f1c:	e054      	b.n	8004fc8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f1e:	4b10      	ldr	r3, [pc, #64]	@ (8004f60 <HAL_RCC_OscConfig+0x478>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f24:	f7fd fc7c 	bl	8002820 <HAL_GetTick>
 8004f28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f2a:	e008      	b.n	8004f3e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f2c:	f7fd fc78 	bl	8002820 <HAL_GetTick>
 8004f30:	4602      	mov	r2, r0
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d901      	bls.n	8004f3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e045      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f3e:	4b06      	ldr	r3, [pc, #24]	@ (8004f58 <HAL_RCC_OscConfig+0x470>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d1f0      	bne.n	8004f2c <HAL_RCC_OscConfig+0x444>
 8004f4a:	e03d      	b.n	8004fc8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	699b      	ldr	r3, [r3, #24]
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d107      	bne.n	8004f64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e038      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
 8004f58:	40023800 	.word	0x40023800
 8004f5c:	40007000 	.word	0x40007000
 8004f60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f64:	4b1b      	ldr	r3, [pc, #108]	@ (8004fd4 <HAL_RCC_OscConfig+0x4ec>)
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d028      	beq.n	8004fc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d121      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d11a      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004f94:	4013      	ands	r3, r2
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d111      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004faa:	085b      	lsrs	r3, r3, #1
 8004fac:	3b01      	subs	r3, #1
 8004fae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d107      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d001      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e000      	b.n	8004fca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3718      	adds	r7, #24
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	40023800 	.word	0x40023800

08004fd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d101      	bne.n	8004fec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e0cc      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fec:	4b68      	ldr	r3, [pc, #416]	@ (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0307 	and.w	r3, r3, #7
 8004ff4:	683a      	ldr	r2, [r7, #0]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d90c      	bls.n	8005014 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ffa:	4b65      	ldr	r3, [pc, #404]	@ (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	b2d2      	uxtb	r2, r2
 8005000:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005002:	4b63      	ldr	r3, [pc, #396]	@ (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0307 	and.w	r3, r3, #7
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	429a      	cmp	r2, r3
 800500e:	d001      	beq.n	8005014 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	e0b8      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0302 	and.w	r3, r3, #2
 800501c:	2b00      	cmp	r3, #0
 800501e:	d020      	beq.n	8005062 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0304 	and.w	r3, r3, #4
 8005028:	2b00      	cmp	r3, #0
 800502a:	d005      	beq.n	8005038 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800502c:	4b59      	ldr	r3, [pc, #356]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	4a58      	ldr	r2, [pc, #352]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005032:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005036:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0308 	and.w	r3, r3, #8
 8005040:	2b00      	cmp	r3, #0
 8005042:	d005      	beq.n	8005050 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005044:	4b53      	ldr	r3, [pc, #332]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	4a52      	ldr	r2, [pc, #328]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800504a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800504e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005050:	4b50      	ldr	r3, [pc, #320]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	494d      	ldr	r1, [pc, #308]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800505e:	4313      	orrs	r3, r2
 8005060:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0301 	and.w	r3, r3, #1
 800506a:	2b00      	cmp	r3, #0
 800506c:	d044      	beq.n	80050f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d107      	bne.n	8005086 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005076:	4b47      	ldr	r3, [pc, #284]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d119      	bne.n	80050b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e07f      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	2b02      	cmp	r3, #2
 800508c:	d003      	beq.n	8005096 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005092:	2b03      	cmp	r3, #3
 8005094:	d107      	bne.n	80050a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005096:	4b3f      	ldr	r3, [pc, #252]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d109      	bne.n	80050b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e06f      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050a6:	4b3b      	ldr	r3, [pc, #236]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e067      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050b6:	4b37      	ldr	r3, [pc, #220]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f023 0203 	bic.w	r2, r3, #3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	4934      	ldr	r1, [pc, #208]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 80050c4:	4313      	orrs	r3, r2
 80050c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050c8:	f7fd fbaa 	bl	8002820 <HAL_GetTick>
 80050cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ce:	e00a      	b.n	80050e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050d0:	f7fd fba6 	bl	8002820 <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050de:	4293      	cmp	r3, r2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e04f      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050e6:	4b2b      	ldr	r3, [pc, #172]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 020c 	and.w	r2, r3, #12
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d1eb      	bne.n	80050d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050f8:	4b25      	ldr	r3, [pc, #148]	@ (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0307 	and.w	r3, r3, #7
 8005100:	683a      	ldr	r2, [r7, #0]
 8005102:	429a      	cmp	r2, r3
 8005104:	d20c      	bcs.n	8005120 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005106:	4b22      	ldr	r3, [pc, #136]	@ (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 8005108:	683a      	ldr	r2, [r7, #0]
 800510a:	b2d2      	uxtb	r2, r2
 800510c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800510e:	4b20      	ldr	r3, [pc, #128]	@ (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0307 	and.w	r3, r3, #7
 8005116:	683a      	ldr	r2, [r7, #0]
 8005118:	429a      	cmp	r2, r3
 800511a:	d001      	beq.n	8005120 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e032      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0304 	and.w	r3, r3, #4
 8005128:	2b00      	cmp	r3, #0
 800512a:	d008      	beq.n	800513e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800512c:	4b19      	ldr	r3, [pc, #100]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	4916      	ldr	r1, [pc, #88]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800513a:	4313      	orrs	r3, r2
 800513c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0308 	and.w	r3, r3, #8
 8005146:	2b00      	cmp	r3, #0
 8005148:	d009      	beq.n	800515e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800514a:	4b12      	ldr	r3, [pc, #72]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	00db      	lsls	r3, r3, #3
 8005158:	490e      	ldr	r1, [pc, #56]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800515a:	4313      	orrs	r3, r2
 800515c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800515e:	f000 f821 	bl	80051a4 <HAL_RCC_GetSysClockFreq>
 8005162:	4602      	mov	r2, r0
 8005164:	4b0b      	ldr	r3, [pc, #44]	@ (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	091b      	lsrs	r3, r3, #4
 800516a:	f003 030f 	and.w	r3, r3, #15
 800516e:	490a      	ldr	r1, [pc, #40]	@ (8005198 <HAL_RCC_ClockConfig+0x1c0>)
 8005170:	5ccb      	ldrb	r3, [r1, r3]
 8005172:	fa22 f303 	lsr.w	r3, r2, r3
 8005176:	4a09      	ldr	r2, [pc, #36]	@ (800519c <HAL_RCC_ClockConfig+0x1c4>)
 8005178:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800517a:	4b09      	ldr	r3, [pc, #36]	@ (80051a0 <HAL_RCC_ClockConfig+0x1c8>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4618      	mov	r0, r3
 8005180:	f7fd fb0a 	bl	8002798 <HAL_InitTick>

  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	40023c00 	.word	0x40023c00
 8005194:	40023800 	.word	0x40023800
 8005198:	0800ca78 	.word	0x0800ca78
 800519c:	200000b0 	.word	0x200000b0
 80051a0:	200000b4 	.word	0x200000b4

080051a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051a8:	b094      	sub	sp, #80	@ 0x50
 80051aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80051ac:	2300      	movs	r3, #0
 80051ae:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80051b4:	2300      	movs	r3, #0
 80051b6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80051b8:	2300      	movs	r3, #0
 80051ba:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051bc:	4b79      	ldr	r3, [pc, #484]	@ (80053a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f003 030c 	and.w	r3, r3, #12
 80051c4:	2b08      	cmp	r3, #8
 80051c6:	d00d      	beq.n	80051e4 <HAL_RCC_GetSysClockFreq+0x40>
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	f200 80e1 	bhi.w	8005390 <HAL_RCC_GetSysClockFreq+0x1ec>
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d002      	beq.n	80051d8 <HAL_RCC_GetSysClockFreq+0x34>
 80051d2:	2b04      	cmp	r3, #4
 80051d4:	d003      	beq.n	80051de <HAL_RCC_GetSysClockFreq+0x3a>
 80051d6:	e0db      	b.n	8005390 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051d8:	4b73      	ldr	r3, [pc, #460]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x204>)
 80051da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80051dc:	e0db      	b.n	8005396 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051de:	4b73      	ldr	r3, [pc, #460]	@ (80053ac <HAL_RCC_GetSysClockFreq+0x208>)
 80051e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80051e2:	e0d8      	b.n	8005396 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051e4:	4b6f      	ldr	r3, [pc, #444]	@ (80053a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051ec:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051ee:	4b6d      	ldr	r3, [pc, #436]	@ (80053a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d063      	beq.n	80052c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051fa:	4b6a      	ldr	r3, [pc, #424]	@ (80053a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	099b      	lsrs	r3, r3, #6
 8005200:	2200      	movs	r2, #0
 8005202:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005204:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005208:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800520c:	633b      	str	r3, [r7, #48]	@ 0x30
 800520e:	2300      	movs	r3, #0
 8005210:	637b      	str	r3, [r7, #52]	@ 0x34
 8005212:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005216:	4622      	mov	r2, r4
 8005218:	462b      	mov	r3, r5
 800521a:	f04f 0000 	mov.w	r0, #0
 800521e:	f04f 0100 	mov.w	r1, #0
 8005222:	0159      	lsls	r1, r3, #5
 8005224:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005228:	0150      	lsls	r0, r2, #5
 800522a:	4602      	mov	r2, r0
 800522c:	460b      	mov	r3, r1
 800522e:	4621      	mov	r1, r4
 8005230:	1a51      	subs	r1, r2, r1
 8005232:	6139      	str	r1, [r7, #16]
 8005234:	4629      	mov	r1, r5
 8005236:	eb63 0301 	sbc.w	r3, r3, r1
 800523a:	617b      	str	r3, [r7, #20]
 800523c:	f04f 0200 	mov.w	r2, #0
 8005240:	f04f 0300 	mov.w	r3, #0
 8005244:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005248:	4659      	mov	r1, fp
 800524a:	018b      	lsls	r3, r1, #6
 800524c:	4651      	mov	r1, sl
 800524e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005252:	4651      	mov	r1, sl
 8005254:	018a      	lsls	r2, r1, #6
 8005256:	4651      	mov	r1, sl
 8005258:	ebb2 0801 	subs.w	r8, r2, r1
 800525c:	4659      	mov	r1, fp
 800525e:	eb63 0901 	sbc.w	r9, r3, r1
 8005262:	f04f 0200 	mov.w	r2, #0
 8005266:	f04f 0300 	mov.w	r3, #0
 800526a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800526e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005272:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005276:	4690      	mov	r8, r2
 8005278:	4699      	mov	r9, r3
 800527a:	4623      	mov	r3, r4
 800527c:	eb18 0303 	adds.w	r3, r8, r3
 8005280:	60bb      	str	r3, [r7, #8]
 8005282:	462b      	mov	r3, r5
 8005284:	eb49 0303 	adc.w	r3, r9, r3
 8005288:	60fb      	str	r3, [r7, #12]
 800528a:	f04f 0200 	mov.w	r2, #0
 800528e:	f04f 0300 	mov.w	r3, #0
 8005292:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005296:	4629      	mov	r1, r5
 8005298:	024b      	lsls	r3, r1, #9
 800529a:	4621      	mov	r1, r4
 800529c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80052a0:	4621      	mov	r1, r4
 80052a2:	024a      	lsls	r2, r1, #9
 80052a4:	4610      	mov	r0, r2
 80052a6:	4619      	mov	r1, r3
 80052a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052aa:	2200      	movs	r2, #0
 80052ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80052b4:	f7fa ff88 	bl	80001c8 <__aeabi_uldivmod>
 80052b8:	4602      	mov	r2, r0
 80052ba:	460b      	mov	r3, r1
 80052bc:	4613      	mov	r3, r2
 80052be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052c0:	e058      	b.n	8005374 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052c2:	4b38      	ldr	r3, [pc, #224]	@ (80053a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	099b      	lsrs	r3, r3, #6
 80052c8:	2200      	movs	r2, #0
 80052ca:	4618      	mov	r0, r3
 80052cc:	4611      	mov	r1, r2
 80052ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80052d2:	623b      	str	r3, [r7, #32]
 80052d4:	2300      	movs	r3, #0
 80052d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80052d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80052dc:	4642      	mov	r2, r8
 80052de:	464b      	mov	r3, r9
 80052e0:	f04f 0000 	mov.w	r0, #0
 80052e4:	f04f 0100 	mov.w	r1, #0
 80052e8:	0159      	lsls	r1, r3, #5
 80052ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052ee:	0150      	lsls	r0, r2, #5
 80052f0:	4602      	mov	r2, r0
 80052f2:	460b      	mov	r3, r1
 80052f4:	4641      	mov	r1, r8
 80052f6:	ebb2 0a01 	subs.w	sl, r2, r1
 80052fa:	4649      	mov	r1, r9
 80052fc:	eb63 0b01 	sbc.w	fp, r3, r1
 8005300:	f04f 0200 	mov.w	r2, #0
 8005304:	f04f 0300 	mov.w	r3, #0
 8005308:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800530c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005310:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005314:	ebb2 040a 	subs.w	r4, r2, sl
 8005318:	eb63 050b 	sbc.w	r5, r3, fp
 800531c:	f04f 0200 	mov.w	r2, #0
 8005320:	f04f 0300 	mov.w	r3, #0
 8005324:	00eb      	lsls	r3, r5, #3
 8005326:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800532a:	00e2      	lsls	r2, r4, #3
 800532c:	4614      	mov	r4, r2
 800532e:	461d      	mov	r5, r3
 8005330:	4643      	mov	r3, r8
 8005332:	18e3      	adds	r3, r4, r3
 8005334:	603b      	str	r3, [r7, #0]
 8005336:	464b      	mov	r3, r9
 8005338:	eb45 0303 	adc.w	r3, r5, r3
 800533c:	607b      	str	r3, [r7, #4]
 800533e:	f04f 0200 	mov.w	r2, #0
 8005342:	f04f 0300 	mov.w	r3, #0
 8005346:	e9d7 4500 	ldrd	r4, r5, [r7]
 800534a:	4629      	mov	r1, r5
 800534c:	028b      	lsls	r3, r1, #10
 800534e:	4621      	mov	r1, r4
 8005350:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005354:	4621      	mov	r1, r4
 8005356:	028a      	lsls	r2, r1, #10
 8005358:	4610      	mov	r0, r2
 800535a:	4619      	mov	r1, r3
 800535c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800535e:	2200      	movs	r2, #0
 8005360:	61bb      	str	r3, [r7, #24]
 8005362:	61fa      	str	r2, [r7, #28]
 8005364:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005368:	f7fa ff2e 	bl	80001c8 <__aeabi_uldivmod>
 800536c:	4602      	mov	r2, r0
 800536e:	460b      	mov	r3, r1
 8005370:	4613      	mov	r3, r2
 8005372:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005374:	4b0b      	ldr	r3, [pc, #44]	@ (80053a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	0c1b      	lsrs	r3, r3, #16
 800537a:	f003 0303 	and.w	r3, r3, #3
 800537e:	3301      	adds	r3, #1
 8005380:	005b      	lsls	r3, r3, #1
 8005382:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005384:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005386:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005388:	fbb2 f3f3 	udiv	r3, r2, r3
 800538c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800538e:	e002      	b.n	8005396 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005390:	4b05      	ldr	r3, [pc, #20]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005392:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005394:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005396:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005398:	4618      	mov	r0, r3
 800539a:	3750      	adds	r7, #80	@ 0x50
 800539c:	46bd      	mov	sp, r7
 800539e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053a2:	bf00      	nop
 80053a4:	40023800 	.word	0x40023800
 80053a8:	00f42400 	.word	0x00f42400
 80053ac:	007a1200 	.word	0x007a1200

080053b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053b0:	b480      	push	{r7}
 80053b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053b4:	4b03      	ldr	r3, [pc, #12]	@ (80053c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80053b6:	681b      	ldr	r3, [r3, #0]
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	200000b0 	.word	0x200000b0

080053c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80053cc:	f7ff fff0 	bl	80053b0 <HAL_RCC_GetHCLKFreq>
 80053d0:	4602      	mov	r2, r0
 80053d2:	4b05      	ldr	r3, [pc, #20]	@ (80053e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	0a9b      	lsrs	r3, r3, #10
 80053d8:	f003 0307 	and.w	r3, r3, #7
 80053dc:	4903      	ldr	r1, [pc, #12]	@ (80053ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80053de:	5ccb      	ldrb	r3, [r1, r3]
 80053e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	40023800 	.word	0x40023800
 80053ec:	0800ca88 	.word	0x0800ca88

080053f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80053f4:	f7ff ffdc 	bl	80053b0 <HAL_RCC_GetHCLKFreq>
 80053f8:	4602      	mov	r2, r0
 80053fa:	4b05      	ldr	r3, [pc, #20]	@ (8005410 <HAL_RCC_GetPCLK2Freq+0x20>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	0b5b      	lsrs	r3, r3, #13
 8005400:	f003 0307 	and.w	r3, r3, #7
 8005404:	4903      	ldr	r1, [pc, #12]	@ (8005414 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005406:	5ccb      	ldrb	r3, [r1, r3]
 8005408:	fa22 f303 	lsr.w	r3, r2, r3
}
 800540c:	4618      	mov	r0, r3
 800540e:	bd80      	pop	{r7, pc}
 8005410:	40023800 	.word	0x40023800
 8005414:	0800ca88 	.word	0x0800ca88

08005418 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d101      	bne.n	800542a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e041      	b.n	80054ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b00      	cmp	r3, #0
 8005434:	d106      	bne.n	8005444 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f7fc ff3c 	bl	80022bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2202      	movs	r2, #2
 8005448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	3304      	adds	r3, #4
 8005454:	4619      	mov	r1, r3
 8005456:	4610      	mov	r0, r2
 8005458:	f000 fd1e 	bl	8005e98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3708      	adds	r7, #8
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
	...

080054b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d001      	beq.n	80054d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e04e      	b.n	800556e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2202      	movs	r2, #2
 80054d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68da      	ldr	r2, [r3, #12]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f042 0201 	orr.w	r2, r2, #1
 80054e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a23      	ldr	r2, [pc, #140]	@ (800557c <HAL_TIM_Base_Start_IT+0xc4>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d022      	beq.n	8005538 <HAL_TIM_Base_Start_IT+0x80>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054fa:	d01d      	beq.n	8005538 <HAL_TIM_Base_Start_IT+0x80>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a1f      	ldr	r2, [pc, #124]	@ (8005580 <HAL_TIM_Base_Start_IT+0xc8>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d018      	beq.n	8005538 <HAL_TIM_Base_Start_IT+0x80>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a1e      	ldr	r2, [pc, #120]	@ (8005584 <HAL_TIM_Base_Start_IT+0xcc>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d013      	beq.n	8005538 <HAL_TIM_Base_Start_IT+0x80>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a1c      	ldr	r2, [pc, #112]	@ (8005588 <HAL_TIM_Base_Start_IT+0xd0>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d00e      	beq.n	8005538 <HAL_TIM_Base_Start_IT+0x80>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a1b      	ldr	r2, [pc, #108]	@ (800558c <HAL_TIM_Base_Start_IT+0xd4>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d009      	beq.n	8005538 <HAL_TIM_Base_Start_IT+0x80>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a19      	ldr	r2, [pc, #100]	@ (8005590 <HAL_TIM_Base_Start_IT+0xd8>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d004      	beq.n	8005538 <HAL_TIM_Base_Start_IT+0x80>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a18      	ldr	r2, [pc, #96]	@ (8005594 <HAL_TIM_Base_Start_IT+0xdc>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d111      	bne.n	800555c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f003 0307 	and.w	r3, r3, #7
 8005542:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2b06      	cmp	r3, #6
 8005548:	d010      	beq.n	800556c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f042 0201 	orr.w	r2, r2, #1
 8005558:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800555a:	e007      	b.n	800556c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f042 0201 	orr.w	r2, r2, #1
 800556a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3714      	adds	r7, #20
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop
 800557c:	40010000 	.word	0x40010000
 8005580:	40000400 	.word	0x40000400
 8005584:	40000800 	.word	0x40000800
 8005588:	40000c00 	.word	0x40000c00
 800558c:	40010400 	.word	0x40010400
 8005590:	40014000 	.word	0x40014000
 8005594:	40001800 	.word	0x40001800

08005598 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b082      	sub	sp, #8
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e041      	b.n	800562e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d106      	bne.n	80055c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 f839 	bl	8005636 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2202      	movs	r2, #2
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	3304      	adds	r3, #4
 80055d4:	4619      	mov	r1, r3
 80055d6:	4610      	mov	r0, r2
 80055d8:	f000 fc5e 	bl	8005e98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3708      	adds	r7, #8
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005636:	b480      	push	{r7}
 8005638:	b083      	sub	sp, #12
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800563e:	bf00      	nop
 8005640:	370c      	adds	r7, #12
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
	...

0800564c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d109      	bne.n	8005670 <HAL_TIM_PWM_Start+0x24>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005662:	b2db      	uxtb	r3, r3
 8005664:	2b01      	cmp	r3, #1
 8005666:	bf14      	ite	ne
 8005668:	2301      	movne	r3, #1
 800566a:	2300      	moveq	r3, #0
 800566c:	b2db      	uxtb	r3, r3
 800566e:	e022      	b.n	80056b6 <HAL_TIM_PWM_Start+0x6a>
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	2b04      	cmp	r3, #4
 8005674:	d109      	bne.n	800568a <HAL_TIM_PWM_Start+0x3e>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b01      	cmp	r3, #1
 8005680:	bf14      	ite	ne
 8005682:	2301      	movne	r3, #1
 8005684:	2300      	moveq	r3, #0
 8005686:	b2db      	uxtb	r3, r3
 8005688:	e015      	b.n	80056b6 <HAL_TIM_PWM_Start+0x6a>
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	2b08      	cmp	r3, #8
 800568e:	d109      	bne.n	80056a4 <HAL_TIM_PWM_Start+0x58>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005696:	b2db      	uxtb	r3, r3
 8005698:	2b01      	cmp	r3, #1
 800569a:	bf14      	ite	ne
 800569c:	2301      	movne	r3, #1
 800569e:	2300      	moveq	r3, #0
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	e008      	b.n	80056b6 <HAL_TIM_PWM_Start+0x6a>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	bf14      	ite	ne
 80056b0:	2301      	movne	r3, #1
 80056b2:	2300      	moveq	r3, #0
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d001      	beq.n	80056be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e07c      	b.n	80057b8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d104      	bne.n	80056ce <HAL_TIM_PWM_Start+0x82>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2202      	movs	r2, #2
 80056c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056cc:	e013      	b.n	80056f6 <HAL_TIM_PWM_Start+0xaa>
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	2b04      	cmp	r3, #4
 80056d2:	d104      	bne.n	80056de <HAL_TIM_PWM_Start+0x92>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2202      	movs	r2, #2
 80056d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056dc:	e00b      	b.n	80056f6 <HAL_TIM_PWM_Start+0xaa>
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	2b08      	cmp	r3, #8
 80056e2:	d104      	bne.n	80056ee <HAL_TIM_PWM_Start+0xa2>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056ec:	e003      	b.n	80056f6 <HAL_TIM_PWM_Start+0xaa>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2202      	movs	r2, #2
 80056f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2201      	movs	r2, #1
 80056fc:	6839      	ldr	r1, [r7, #0]
 80056fe:	4618      	mov	r0, r3
 8005700:	f000 ff4b 	bl	800659a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a2d      	ldr	r2, [pc, #180]	@ (80057c0 <HAL_TIM_PWM_Start+0x174>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d004      	beq.n	8005718 <HAL_TIM_PWM_Start+0xcc>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a2c      	ldr	r2, [pc, #176]	@ (80057c4 <HAL_TIM_PWM_Start+0x178>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d101      	bne.n	800571c <HAL_TIM_PWM_Start+0xd0>
 8005718:	2301      	movs	r3, #1
 800571a:	e000      	b.n	800571e <HAL_TIM_PWM_Start+0xd2>
 800571c:	2300      	movs	r3, #0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d007      	beq.n	8005732 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005730:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a22      	ldr	r2, [pc, #136]	@ (80057c0 <HAL_TIM_PWM_Start+0x174>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d022      	beq.n	8005782 <HAL_TIM_PWM_Start+0x136>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005744:	d01d      	beq.n	8005782 <HAL_TIM_PWM_Start+0x136>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a1f      	ldr	r2, [pc, #124]	@ (80057c8 <HAL_TIM_PWM_Start+0x17c>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d018      	beq.n	8005782 <HAL_TIM_PWM_Start+0x136>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a1d      	ldr	r2, [pc, #116]	@ (80057cc <HAL_TIM_PWM_Start+0x180>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d013      	beq.n	8005782 <HAL_TIM_PWM_Start+0x136>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a1c      	ldr	r2, [pc, #112]	@ (80057d0 <HAL_TIM_PWM_Start+0x184>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d00e      	beq.n	8005782 <HAL_TIM_PWM_Start+0x136>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a16      	ldr	r2, [pc, #88]	@ (80057c4 <HAL_TIM_PWM_Start+0x178>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d009      	beq.n	8005782 <HAL_TIM_PWM_Start+0x136>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a18      	ldr	r2, [pc, #96]	@ (80057d4 <HAL_TIM_PWM_Start+0x188>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d004      	beq.n	8005782 <HAL_TIM_PWM_Start+0x136>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a16      	ldr	r2, [pc, #88]	@ (80057d8 <HAL_TIM_PWM_Start+0x18c>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d111      	bne.n	80057a6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f003 0307 	and.w	r3, r3, #7
 800578c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2b06      	cmp	r3, #6
 8005792:	d010      	beq.n	80057b6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f042 0201 	orr.w	r2, r2, #1
 80057a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057a4:	e007      	b.n	80057b6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f042 0201 	orr.w	r2, r2, #1
 80057b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	40010000 	.word	0x40010000
 80057c4:	40010400 	.word	0x40010400
 80057c8:	40000400 	.word	0x40000400
 80057cc:	40000800 	.word	0x40000800
 80057d0:	40000c00 	.word	0x40000c00
 80057d4:	40014000 	.word	0x40014000
 80057d8:	40001800 	.word	0x40001800

080057dc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b082      	sub	sp, #8
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2200      	movs	r2, #0
 80057ec:	6839      	ldr	r1, [r7, #0]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 fed3 	bl	800659a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a2e      	ldr	r2, [pc, #184]	@ (80058b4 <HAL_TIM_PWM_Stop+0xd8>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d004      	beq.n	8005808 <HAL_TIM_PWM_Stop+0x2c>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a2d      	ldr	r2, [pc, #180]	@ (80058b8 <HAL_TIM_PWM_Stop+0xdc>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d101      	bne.n	800580c <HAL_TIM_PWM_Stop+0x30>
 8005808:	2301      	movs	r3, #1
 800580a:	e000      	b.n	800580e <HAL_TIM_PWM_Stop+0x32>
 800580c:	2300      	movs	r3, #0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d017      	beq.n	8005842 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	6a1a      	ldr	r2, [r3, #32]
 8005818:	f241 1311 	movw	r3, #4369	@ 0x1111
 800581c:	4013      	ands	r3, r2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10f      	bne.n	8005842 <HAL_TIM_PWM_Stop+0x66>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	6a1a      	ldr	r2, [r3, #32]
 8005828:	f240 4344 	movw	r3, #1092	@ 0x444
 800582c:	4013      	ands	r3, r2
 800582e:	2b00      	cmp	r3, #0
 8005830:	d107      	bne.n	8005842 <HAL_TIM_PWM_Stop+0x66>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005840:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	6a1a      	ldr	r2, [r3, #32]
 8005848:	f241 1311 	movw	r3, #4369	@ 0x1111
 800584c:	4013      	ands	r3, r2
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10f      	bne.n	8005872 <HAL_TIM_PWM_Stop+0x96>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	6a1a      	ldr	r2, [r3, #32]
 8005858:	f240 4344 	movw	r3, #1092	@ 0x444
 800585c:	4013      	ands	r3, r2
 800585e:	2b00      	cmp	r3, #0
 8005860:	d107      	bne.n	8005872 <HAL_TIM_PWM_Stop+0x96>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f022 0201 	bic.w	r2, r2, #1
 8005870:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d104      	bne.n	8005882 <HAL_TIM_PWM_Stop+0xa6>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005880:	e013      	b.n	80058aa <HAL_TIM_PWM_Stop+0xce>
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	2b04      	cmp	r3, #4
 8005886:	d104      	bne.n	8005892 <HAL_TIM_PWM_Stop+0xb6>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005890:	e00b      	b.n	80058aa <HAL_TIM_PWM_Stop+0xce>
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	2b08      	cmp	r3, #8
 8005896:	d104      	bne.n	80058a2 <HAL_TIM_PWM_Stop+0xc6>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058a0:	e003      	b.n	80058aa <HAL_TIM_PWM_Stop+0xce>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3708      	adds	r7, #8
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	40010000 	.word	0x40010000
 80058b8:	40010400 	.word	0x40010400

080058bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	f003 0302 	and.w	r3, r3, #2
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d020      	beq.n	8005920 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d01b      	beq.n	8005920 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f06f 0202 	mvn.w	r2, #2
 80058f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	699b      	ldr	r3, [r3, #24]
 80058fe:	f003 0303 	and.w	r3, r3, #3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 faa7 	bl	8005e5a <HAL_TIM_IC_CaptureCallback>
 800590c:	e005      	b.n	800591a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 fa99 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 faaa 	bl	8005e6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	f003 0304 	and.w	r3, r3, #4
 8005926:	2b00      	cmp	r3, #0
 8005928:	d020      	beq.n	800596c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f003 0304 	and.w	r3, r3, #4
 8005930:	2b00      	cmp	r3, #0
 8005932:	d01b      	beq.n	800596c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f06f 0204 	mvn.w	r2, #4
 800593c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2202      	movs	r2, #2
 8005942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800594e:	2b00      	cmp	r3, #0
 8005950:	d003      	beq.n	800595a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 fa81 	bl	8005e5a <HAL_TIM_IC_CaptureCallback>
 8005958:	e005      	b.n	8005966 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 fa73 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 fa84 	bl	8005e6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	f003 0308 	and.w	r3, r3, #8
 8005972:	2b00      	cmp	r3, #0
 8005974:	d020      	beq.n	80059b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f003 0308 	and.w	r3, r3, #8
 800597c:	2b00      	cmp	r3, #0
 800597e:	d01b      	beq.n	80059b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f06f 0208 	mvn.w	r2, #8
 8005988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2204      	movs	r2, #4
 800598e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	f003 0303 	and.w	r3, r3, #3
 800599a:	2b00      	cmp	r3, #0
 800599c:	d003      	beq.n	80059a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 fa5b 	bl	8005e5a <HAL_TIM_IC_CaptureCallback>
 80059a4:	e005      	b.n	80059b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 fa4d 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 fa5e 	bl	8005e6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	f003 0310 	and.w	r3, r3, #16
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d020      	beq.n	8005a04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f003 0310 	and.w	r3, r3, #16
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d01b      	beq.n	8005a04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f06f 0210 	mvn.w	r2, #16
 80059d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2208      	movs	r2, #8
 80059da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	69db      	ldr	r3, [r3, #28]
 80059e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d003      	beq.n	80059f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 fa35 	bl	8005e5a <HAL_TIM_IC_CaptureCallback>
 80059f0:	e005      	b.n	80059fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 fa27 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f000 fa38 	bl	8005e6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d00c      	beq.n	8005a28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d007      	beq.n	8005a28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f06f 0201 	mvn.w	r2, #1
 8005a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 fa05 	bl	8005e32 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00c      	beq.n	8005a4c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d007      	beq.n	8005a4c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005a44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f000 fea4 	bl	8006794 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00c      	beq.n	8005a70 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d007      	beq.n	8005a70 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 fa09 	bl	8005e82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	f003 0320 	and.w	r3, r3, #32
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d00c      	beq.n	8005a94 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f003 0320 	and.w	r3, r3, #32
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d007      	beq.n	8005a94 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f06f 0220 	mvn.w	r2, #32
 8005a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 fe76 	bl	8006780 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a94:	bf00      	nop
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b086      	sub	sp, #24
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d101      	bne.n	8005aba <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	e0ae      	b.n	8005c18 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b0c      	cmp	r3, #12
 8005ac6:	f200 809f 	bhi.w	8005c08 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005aca:	a201      	add	r2, pc, #4	@ (adr r2, 8005ad0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad0:	08005b05 	.word	0x08005b05
 8005ad4:	08005c09 	.word	0x08005c09
 8005ad8:	08005c09 	.word	0x08005c09
 8005adc:	08005c09 	.word	0x08005c09
 8005ae0:	08005b45 	.word	0x08005b45
 8005ae4:	08005c09 	.word	0x08005c09
 8005ae8:	08005c09 	.word	0x08005c09
 8005aec:	08005c09 	.word	0x08005c09
 8005af0:	08005b87 	.word	0x08005b87
 8005af4:	08005c09 	.word	0x08005c09
 8005af8:	08005c09 	.word	0x08005c09
 8005afc:	08005c09 	.word	0x08005c09
 8005b00:	08005bc7 	.word	0x08005bc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	68b9      	ldr	r1, [r7, #8]
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f000 fa6a 	bl	8005fe4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	699a      	ldr	r2, [r3, #24]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f042 0208 	orr.w	r2, r2, #8
 8005b1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	699a      	ldr	r2, [r3, #24]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f022 0204 	bic.w	r2, r2, #4
 8005b2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	6999      	ldr	r1, [r3, #24]
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	691a      	ldr	r2, [r3, #16]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	619a      	str	r2, [r3, #24]
      break;
 8005b42:	e064      	b.n	8005c0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	68b9      	ldr	r1, [r7, #8]
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f000 faba 	bl	80060c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	699a      	ldr	r2, [r3, #24]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	699a      	ldr	r2, [r3, #24]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6999      	ldr	r1, [r3, #24]
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	691b      	ldr	r3, [r3, #16]
 8005b7a:	021a      	lsls	r2, r3, #8
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	430a      	orrs	r2, r1
 8005b82:	619a      	str	r2, [r3, #24]
      break;
 8005b84:	e043      	b.n	8005c0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68b9      	ldr	r1, [r7, #8]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f000 fb0f 	bl	80061b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	69da      	ldr	r2, [r3, #28]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f042 0208 	orr.w	r2, r2, #8
 8005ba0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	69da      	ldr	r2, [r3, #28]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f022 0204 	bic.w	r2, r2, #4
 8005bb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	69d9      	ldr	r1, [r3, #28]
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	691a      	ldr	r2, [r3, #16]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	430a      	orrs	r2, r1
 8005bc2:	61da      	str	r2, [r3, #28]
      break;
 8005bc4:	e023      	b.n	8005c0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68b9      	ldr	r1, [r7, #8]
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f000 fb63 	bl	8006298 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	69da      	ldr	r2, [r3, #28]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005be0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	69da      	ldr	r2, [r3, #28]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bf0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	69d9      	ldr	r1, [r3, #28]
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	691b      	ldr	r3, [r3, #16]
 8005bfc:	021a      	lsls	r2, r3, #8
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	61da      	str	r2, [r3, #28]
      break;
 8005c06:	e002      	b.n	8005c0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	75fb      	strb	r3, [r7, #23]
      break;
 8005c0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3718      	adds	r7, #24
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b084      	sub	sp, #16
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d101      	bne.n	8005c3c <HAL_TIM_ConfigClockSource+0x1c>
 8005c38:	2302      	movs	r3, #2
 8005c3a:	e0b4      	b.n	8005da6 <HAL_TIM_ConfigClockSource+0x186>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2202      	movs	r2, #2
 8005c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005c5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68ba      	ldr	r2, [r7, #8]
 8005c6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c74:	d03e      	beq.n	8005cf4 <HAL_TIM_ConfigClockSource+0xd4>
 8005c76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c7a:	f200 8087 	bhi.w	8005d8c <HAL_TIM_ConfigClockSource+0x16c>
 8005c7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c82:	f000 8086 	beq.w	8005d92 <HAL_TIM_ConfigClockSource+0x172>
 8005c86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c8a:	d87f      	bhi.n	8005d8c <HAL_TIM_ConfigClockSource+0x16c>
 8005c8c:	2b70      	cmp	r3, #112	@ 0x70
 8005c8e:	d01a      	beq.n	8005cc6 <HAL_TIM_ConfigClockSource+0xa6>
 8005c90:	2b70      	cmp	r3, #112	@ 0x70
 8005c92:	d87b      	bhi.n	8005d8c <HAL_TIM_ConfigClockSource+0x16c>
 8005c94:	2b60      	cmp	r3, #96	@ 0x60
 8005c96:	d050      	beq.n	8005d3a <HAL_TIM_ConfigClockSource+0x11a>
 8005c98:	2b60      	cmp	r3, #96	@ 0x60
 8005c9a:	d877      	bhi.n	8005d8c <HAL_TIM_ConfigClockSource+0x16c>
 8005c9c:	2b50      	cmp	r3, #80	@ 0x50
 8005c9e:	d03c      	beq.n	8005d1a <HAL_TIM_ConfigClockSource+0xfa>
 8005ca0:	2b50      	cmp	r3, #80	@ 0x50
 8005ca2:	d873      	bhi.n	8005d8c <HAL_TIM_ConfigClockSource+0x16c>
 8005ca4:	2b40      	cmp	r3, #64	@ 0x40
 8005ca6:	d058      	beq.n	8005d5a <HAL_TIM_ConfigClockSource+0x13a>
 8005ca8:	2b40      	cmp	r3, #64	@ 0x40
 8005caa:	d86f      	bhi.n	8005d8c <HAL_TIM_ConfigClockSource+0x16c>
 8005cac:	2b30      	cmp	r3, #48	@ 0x30
 8005cae:	d064      	beq.n	8005d7a <HAL_TIM_ConfigClockSource+0x15a>
 8005cb0:	2b30      	cmp	r3, #48	@ 0x30
 8005cb2:	d86b      	bhi.n	8005d8c <HAL_TIM_ConfigClockSource+0x16c>
 8005cb4:	2b20      	cmp	r3, #32
 8005cb6:	d060      	beq.n	8005d7a <HAL_TIM_ConfigClockSource+0x15a>
 8005cb8:	2b20      	cmp	r3, #32
 8005cba:	d867      	bhi.n	8005d8c <HAL_TIM_ConfigClockSource+0x16c>
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d05c      	beq.n	8005d7a <HAL_TIM_ConfigClockSource+0x15a>
 8005cc0:	2b10      	cmp	r3, #16
 8005cc2:	d05a      	beq.n	8005d7a <HAL_TIM_ConfigClockSource+0x15a>
 8005cc4:	e062      	b.n	8005d8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005cd6:	f000 fc40 	bl	800655a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005ce8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	68ba      	ldr	r2, [r7, #8]
 8005cf0:	609a      	str	r2, [r3, #8]
      break;
 8005cf2:	e04f      	b.n	8005d94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d04:	f000 fc29 	bl	800655a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	689a      	ldr	r2, [r3, #8]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d16:	609a      	str	r2, [r3, #8]
      break;
 8005d18:	e03c      	b.n	8005d94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d26:	461a      	mov	r2, r3
 8005d28:	f000 fb9d 	bl	8006466 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2150      	movs	r1, #80	@ 0x50
 8005d32:	4618      	mov	r0, r3
 8005d34:	f000 fbf6 	bl	8006524 <TIM_ITRx_SetConfig>
      break;
 8005d38:	e02c      	b.n	8005d94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d46:	461a      	mov	r2, r3
 8005d48:	f000 fbbc 	bl	80064c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2160      	movs	r1, #96	@ 0x60
 8005d52:	4618      	mov	r0, r3
 8005d54:	f000 fbe6 	bl	8006524 <TIM_ITRx_SetConfig>
      break;
 8005d58:	e01c      	b.n	8005d94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d66:	461a      	mov	r2, r3
 8005d68:	f000 fb7d 	bl	8006466 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2140      	movs	r1, #64	@ 0x40
 8005d72:	4618      	mov	r0, r3
 8005d74:	f000 fbd6 	bl	8006524 <TIM_ITRx_SetConfig>
      break;
 8005d78:	e00c      	b.n	8005d94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4619      	mov	r1, r3
 8005d84:	4610      	mov	r0, r2
 8005d86:	f000 fbcd 	bl	8006524 <TIM_ITRx_SetConfig>
      break;
 8005d8a:	e003      	b.n	8005d94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	73fb      	strb	r3, [r7, #15]
      break;
 8005d90:	e000      	b.n	8005d94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005d92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3710      	adds	r7, #16
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b082      	sub	sp, #8
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
 8005db6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d101      	bne.n	8005dc6 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	e031      	b.n	8005e2a <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2202      	movs	r2, #2
 8005dd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005dd6:	6839      	ldr	r1, [r7, #0]
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f000 fab3 	bl	8006344 <TIM_SlaveTimer_SetConfig>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d009      	beq.n	8005df8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e018      	b.n	8005e2a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68da      	ldr	r2, [r3, #12]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e06:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68da      	ldr	r2, [r3, #12]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005e16:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3708      	adds	r7, #8
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}

08005e32 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e32:	b480      	push	{r7}
 8005e34:	b083      	sub	sp, #12
 8005e36:	af00      	add	r7, sp, #0
 8005e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005e3a:	bf00      	nop
 8005e3c:	370c      	adds	r7, #12
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr

08005e46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e46:	b480      	push	{r7}
 8005e48:	b083      	sub	sp, #12
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e4e:	bf00      	nop
 8005e50:	370c      	adds	r7, #12
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr

08005e5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e5a:	b480      	push	{r7}
 8005e5c:	b083      	sub	sp, #12
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e62:	bf00      	nop
 8005e64:	370c      	adds	r7, #12
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr

08005e6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e6e:	b480      	push	{r7}
 8005e70:	b083      	sub	sp, #12
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b083      	sub	sp, #12
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e8a:	bf00      	nop
 8005e8c:	370c      	adds	r7, #12
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr
	...

08005e98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b085      	sub	sp, #20
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a43      	ldr	r2, [pc, #268]	@ (8005fb8 <TIM_Base_SetConfig+0x120>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d013      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eb6:	d00f      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a40      	ldr	r2, [pc, #256]	@ (8005fbc <TIM_Base_SetConfig+0x124>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d00b      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a3f      	ldr	r2, [pc, #252]	@ (8005fc0 <TIM_Base_SetConfig+0x128>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d007      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a3e      	ldr	r2, [pc, #248]	@ (8005fc4 <TIM_Base_SetConfig+0x12c>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d003      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a3d      	ldr	r2, [pc, #244]	@ (8005fc8 <TIM_Base_SetConfig+0x130>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d108      	bne.n	8005eea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ede:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a32      	ldr	r2, [pc, #200]	@ (8005fb8 <TIM_Base_SetConfig+0x120>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d02b      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ef8:	d027      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a2f      	ldr	r2, [pc, #188]	@ (8005fbc <TIM_Base_SetConfig+0x124>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d023      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a2e      	ldr	r2, [pc, #184]	@ (8005fc0 <TIM_Base_SetConfig+0x128>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d01f      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a2d      	ldr	r2, [pc, #180]	@ (8005fc4 <TIM_Base_SetConfig+0x12c>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d01b      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a2c      	ldr	r2, [pc, #176]	@ (8005fc8 <TIM_Base_SetConfig+0x130>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d017      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a2b      	ldr	r2, [pc, #172]	@ (8005fcc <TIM_Base_SetConfig+0x134>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d013      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a2a      	ldr	r2, [pc, #168]	@ (8005fd0 <TIM_Base_SetConfig+0x138>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d00f      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a29      	ldr	r2, [pc, #164]	@ (8005fd4 <TIM_Base_SetConfig+0x13c>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d00b      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a28      	ldr	r2, [pc, #160]	@ (8005fd8 <TIM_Base_SetConfig+0x140>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d007      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a27      	ldr	r2, [pc, #156]	@ (8005fdc <TIM_Base_SetConfig+0x144>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d003      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a26      	ldr	r2, [pc, #152]	@ (8005fe0 <TIM_Base_SetConfig+0x148>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d108      	bne.n	8005f5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	68fa      	ldr	r2, [r7, #12]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	695b      	ldr	r3, [r3, #20]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	689a      	ldr	r2, [r3, #8]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a0e      	ldr	r2, [pc, #56]	@ (8005fb8 <TIM_Base_SetConfig+0x120>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d003      	beq.n	8005f8a <TIM_Base_SetConfig+0xf2>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a10      	ldr	r2, [pc, #64]	@ (8005fc8 <TIM_Base_SetConfig+0x130>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d103      	bne.n	8005f92 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	691a      	ldr	r2, [r3, #16]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f043 0204 	orr.w	r2, r3, #4
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	601a      	str	r2, [r3, #0]
}
 8005faa:	bf00      	nop
 8005fac:	3714      	adds	r7, #20
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	40010000 	.word	0x40010000
 8005fbc:	40000400 	.word	0x40000400
 8005fc0:	40000800 	.word	0x40000800
 8005fc4:	40000c00 	.word	0x40000c00
 8005fc8:	40010400 	.word	0x40010400
 8005fcc:	40014000 	.word	0x40014000
 8005fd0:	40014400 	.word	0x40014400
 8005fd4:	40014800 	.word	0x40014800
 8005fd8:	40001800 	.word	0x40001800
 8005fdc:	40001c00 	.word	0x40001c00
 8005fe0:	40002000 	.word	0x40002000

08005fe4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b087      	sub	sp, #28
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a1b      	ldr	r3, [r3, #32]
 8005ff2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6a1b      	ldr	r3, [r3, #32]
 8005ff8:	f023 0201 	bic.w	r2, r3, #1
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	699b      	ldr	r3, [r3, #24]
 800600a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006012:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f023 0303 	bic.w	r3, r3, #3
 800601a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	4313      	orrs	r3, r2
 8006024:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	f023 0302 	bic.w	r3, r3, #2
 800602c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	697a      	ldr	r2, [r7, #20]
 8006034:	4313      	orrs	r3, r2
 8006036:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a20      	ldr	r2, [pc, #128]	@ (80060bc <TIM_OC1_SetConfig+0xd8>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d003      	beq.n	8006048 <TIM_OC1_SetConfig+0x64>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a1f      	ldr	r2, [pc, #124]	@ (80060c0 <TIM_OC1_SetConfig+0xdc>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d10c      	bne.n	8006062 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	f023 0308 	bic.w	r3, r3, #8
 800604e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	697a      	ldr	r2, [r7, #20]
 8006056:	4313      	orrs	r3, r2
 8006058:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	f023 0304 	bic.w	r3, r3, #4
 8006060:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a15      	ldr	r2, [pc, #84]	@ (80060bc <TIM_OC1_SetConfig+0xd8>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d003      	beq.n	8006072 <TIM_OC1_SetConfig+0x8e>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a14      	ldr	r2, [pc, #80]	@ (80060c0 <TIM_OC1_SetConfig+0xdc>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d111      	bne.n	8006096 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006078:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006080:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	695b      	ldr	r3, [r3, #20]
 8006086:	693a      	ldr	r2, [r7, #16]
 8006088:	4313      	orrs	r3, r2
 800608a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	699b      	ldr	r3, [r3, #24]
 8006090:	693a      	ldr	r2, [r7, #16]
 8006092:	4313      	orrs	r3, r2
 8006094:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	693a      	ldr	r2, [r7, #16]
 800609a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	685a      	ldr	r2, [r3, #4]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	621a      	str	r2, [r3, #32]
}
 80060b0:	bf00      	nop
 80060b2:	371c      	adds	r7, #28
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr
 80060bc:	40010000 	.word	0x40010000
 80060c0:	40010400 	.word	0x40010400

080060c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b087      	sub	sp, #28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6a1b      	ldr	r3, [r3, #32]
 80060d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6a1b      	ldr	r3, [r3, #32]
 80060d8:	f023 0210 	bic.w	r2, r3, #16
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	699b      	ldr	r3, [r3, #24]
 80060ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	021b      	lsls	r3, r3, #8
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	4313      	orrs	r3, r2
 8006106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	f023 0320 	bic.w	r3, r3, #32
 800610e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	011b      	lsls	r3, r3, #4
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	4313      	orrs	r3, r2
 800611a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a22      	ldr	r2, [pc, #136]	@ (80061a8 <TIM_OC2_SetConfig+0xe4>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d003      	beq.n	800612c <TIM_OC2_SetConfig+0x68>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a21      	ldr	r2, [pc, #132]	@ (80061ac <TIM_OC2_SetConfig+0xe8>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d10d      	bne.n	8006148 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006132:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	011b      	lsls	r3, r3, #4
 800613a:	697a      	ldr	r2, [r7, #20]
 800613c:	4313      	orrs	r3, r2
 800613e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006146:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a17      	ldr	r2, [pc, #92]	@ (80061a8 <TIM_OC2_SetConfig+0xe4>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d003      	beq.n	8006158 <TIM_OC2_SetConfig+0x94>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a16      	ldr	r2, [pc, #88]	@ (80061ac <TIM_OC2_SetConfig+0xe8>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d113      	bne.n	8006180 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800615e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006166:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	695b      	ldr	r3, [r3, #20]
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	693a      	ldr	r2, [r7, #16]
 8006170:	4313      	orrs	r3, r2
 8006172:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	4313      	orrs	r3, r2
 800617e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	693a      	ldr	r2, [r7, #16]
 8006184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	697a      	ldr	r2, [r7, #20]
 8006198:	621a      	str	r2, [r3, #32]
}
 800619a:	bf00      	nop
 800619c:	371c      	adds	r7, #28
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	40010000 	.word	0x40010000
 80061ac:	40010400 	.word	0x40010400

080061b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a1b      	ldr	r3, [r3, #32]
 80061c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	69db      	ldr	r3, [r3, #28]
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f023 0303 	bic.w	r3, r3, #3
 80061e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80061f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	021b      	lsls	r3, r3, #8
 8006200:	697a      	ldr	r2, [r7, #20]
 8006202:	4313      	orrs	r3, r2
 8006204:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a21      	ldr	r2, [pc, #132]	@ (8006290 <TIM_OC3_SetConfig+0xe0>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d003      	beq.n	8006216 <TIM_OC3_SetConfig+0x66>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a20      	ldr	r2, [pc, #128]	@ (8006294 <TIM_OC3_SetConfig+0xe4>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d10d      	bne.n	8006232 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800621c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	021b      	lsls	r3, r3, #8
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	4313      	orrs	r3, r2
 8006228:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006230:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a16      	ldr	r2, [pc, #88]	@ (8006290 <TIM_OC3_SetConfig+0xe0>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d003      	beq.n	8006242 <TIM_OC3_SetConfig+0x92>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a15      	ldr	r2, [pc, #84]	@ (8006294 <TIM_OC3_SetConfig+0xe4>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d113      	bne.n	800626a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006248:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006250:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	695b      	ldr	r3, [r3, #20]
 8006256:	011b      	lsls	r3, r3, #4
 8006258:	693a      	ldr	r2, [r7, #16]
 800625a:	4313      	orrs	r3, r2
 800625c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	011b      	lsls	r3, r3, #4
 8006264:	693a      	ldr	r2, [r7, #16]
 8006266:	4313      	orrs	r3, r2
 8006268:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	685a      	ldr	r2, [r3, #4]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	621a      	str	r2, [r3, #32]
}
 8006284:	bf00      	nop
 8006286:	371c      	adds	r7, #28
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr
 8006290:	40010000 	.word	0x40010000
 8006294:	40010400 	.word	0x40010400

08006298 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006298:	b480      	push	{r7}
 800629a:	b087      	sub	sp, #28
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	69db      	ldr	r3, [r3, #28]
 80062be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	021b      	lsls	r3, r3, #8
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	4313      	orrs	r3, r2
 80062da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	031b      	lsls	r3, r3, #12
 80062ea:	693a      	ldr	r2, [r7, #16]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a12      	ldr	r2, [pc, #72]	@ (800633c <TIM_OC4_SetConfig+0xa4>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d003      	beq.n	8006300 <TIM_OC4_SetConfig+0x68>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a11      	ldr	r2, [pc, #68]	@ (8006340 <TIM_OC4_SetConfig+0xa8>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d109      	bne.n	8006314 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006306:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	695b      	ldr	r3, [r3, #20]
 800630c:	019b      	lsls	r3, r3, #6
 800630e:	697a      	ldr	r2, [r7, #20]
 8006310:	4313      	orrs	r3, r2
 8006312:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	685a      	ldr	r2, [r3, #4]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	693a      	ldr	r2, [r7, #16]
 800632c:	621a      	str	r2, [r3, #32]
}
 800632e:	bf00      	nop
 8006330:	371c      	adds	r7, #28
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop
 800633c:	40010000 	.word	0x40010000
 8006340:	40010400 	.word	0x40010400

08006344 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b086      	sub	sp, #24
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800634e:	2300      	movs	r3, #0
 8006350:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006360:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	693a      	ldr	r2, [r7, #16]
 8006368:	4313      	orrs	r3, r2
 800636a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	f023 0307 	bic.w	r3, r3, #7
 8006372:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	693a      	ldr	r2, [r7, #16]
 800637a:	4313      	orrs	r3, r2
 800637c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	693a      	ldr	r2, [r7, #16]
 8006384:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	2b70      	cmp	r3, #112	@ 0x70
 800638c:	d01a      	beq.n	80063c4 <TIM_SlaveTimer_SetConfig+0x80>
 800638e:	2b70      	cmp	r3, #112	@ 0x70
 8006390:	d860      	bhi.n	8006454 <TIM_SlaveTimer_SetConfig+0x110>
 8006392:	2b60      	cmp	r3, #96	@ 0x60
 8006394:	d054      	beq.n	8006440 <TIM_SlaveTimer_SetConfig+0xfc>
 8006396:	2b60      	cmp	r3, #96	@ 0x60
 8006398:	d85c      	bhi.n	8006454 <TIM_SlaveTimer_SetConfig+0x110>
 800639a:	2b50      	cmp	r3, #80	@ 0x50
 800639c:	d046      	beq.n	800642c <TIM_SlaveTimer_SetConfig+0xe8>
 800639e:	2b50      	cmp	r3, #80	@ 0x50
 80063a0:	d858      	bhi.n	8006454 <TIM_SlaveTimer_SetConfig+0x110>
 80063a2:	2b40      	cmp	r3, #64	@ 0x40
 80063a4:	d019      	beq.n	80063da <TIM_SlaveTimer_SetConfig+0x96>
 80063a6:	2b40      	cmp	r3, #64	@ 0x40
 80063a8:	d854      	bhi.n	8006454 <TIM_SlaveTimer_SetConfig+0x110>
 80063aa:	2b30      	cmp	r3, #48	@ 0x30
 80063ac:	d055      	beq.n	800645a <TIM_SlaveTimer_SetConfig+0x116>
 80063ae:	2b30      	cmp	r3, #48	@ 0x30
 80063b0:	d850      	bhi.n	8006454 <TIM_SlaveTimer_SetConfig+0x110>
 80063b2:	2b20      	cmp	r3, #32
 80063b4:	d051      	beq.n	800645a <TIM_SlaveTimer_SetConfig+0x116>
 80063b6:	2b20      	cmp	r3, #32
 80063b8:	d84c      	bhi.n	8006454 <TIM_SlaveTimer_SetConfig+0x110>
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d04d      	beq.n	800645a <TIM_SlaveTimer_SetConfig+0x116>
 80063be:	2b10      	cmp	r3, #16
 80063c0:	d04b      	beq.n	800645a <TIM_SlaveTimer_SetConfig+0x116>
 80063c2:	e047      	b.n	8006454 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80063d4:	f000 f8c1 	bl	800655a <TIM_ETR_SetConfig>
      break;
 80063d8:	e040      	b.n	800645c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2b05      	cmp	r3, #5
 80063e0:	d101      	bne.n	80063e6 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e03b      	b.n	800645e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	6a1b      	ldr	r3, [r3, #32]
 80063ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	6a1a      	ldr	r2, [r3, #32]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f022 0201 	bic.w	r2, r2, #1
 80063fc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	699b      	ldr	r3, [r3, #24]
 8006404:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800640c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	011b      	lsls	r3, r3, #4
 8006414:	68ba      	ldr	r2, [r7, #8]
 8006416:	4313      	orrs	r3, r2
 8006418:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68ba      	ldr	r2, [r7, #8]
 8006420:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	621a      	str	r2, [r3, #32]
      break;
 800642a:	e017      	b.n	800645c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006438:	461a      	mov	r2, r3
 800643a:	f000 f814 	bl	8006466 <TIM_TI1_ConfigInputStage>
      break;
 800643e:	e00d      	b.n	800645c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800644c:	461a      	mov	r2, r3
 800644e:	f000 f839 	bl	80064c4 <TIM_TI2_ConfigInputStage>
      break;
 8006452:	e003      	b.n	800645c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	75fb      	strb	r3, [r7, #23]
      break;
 8006458:	e000      	b.n	800645c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800645a:	bf00      	nop
  }

  return status;
 800645c:	7dfb      	ldrb	r3, [r7, #23]
}
 800645e:	4618      	mov	r0, r3
 8006460:	3718      	adds	r7, #24
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006466:	b480      	push	{r7}
 8006468:	b087      	sub	sp, #28
 800646a:	af00      	add	r7, sp, #0
 800646c:	60f8      	str	r0, [r7, #12]
 800646e:	60b9      	str	r1, [r7, #8]
 8006470:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6a1b      	ldr	r3, [r3, #32]
 800647c:	f023 0201 	bic.w	r2, r3, #1
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	699b      	ldr	r3, [r3, #24]
 8006488:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006490:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	011b      	lsls	r3, r3, #4
 8006496:	693a      	ldr	r2, [r7, #16]
 8006498:	4313      	orrs	r3, r2
 800649a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	f023 030a 	bic.w	r3, r3, #10
 80064a2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064a4:	697a      	ldr	r2, [r7, #20]
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	4313      	orrs	r3, r2
 80064aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	621a      	str	r2, [r3, #32]
}
 80064b8:	bf00      	nop
 80064ba:	371c      	adds	r7, #28
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b087      	sub	sp, #28
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6a1b      	ldr	r3, [r3, #32]
 80064d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6a1b      	ldr	r3, [r3, #32]
 80064da:	f023 0210 	bic.w	r2, r3, #16
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	699b      	ldr	r3, [r3, #24]
 80064e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80064ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	031b      	lsls	r3, r3, #12
 80064f4:	693a      	ldr	r2, [r7, #16]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006500:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	011b      	lsls	r3, r3, #4
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	4313      	orrs	r3, r2
 800650a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	693a      	ldr	r2, [r7, #16]
 8006510:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	697a      	ldr	r2, [r7, #20]
 8006516:	621a      	str	r2, [r3, #32]
}
 8006518:	bf00      	nop
 800651a:	371c      	adds	r7, #28
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006524:	b480      	push	{r7}
 8006526:	b085      	sub	sp, #20
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800653a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800653c:	683a      	ldr	r2, [r7, #0]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	4313      	orrs	r3, r2
 8006542:	f043 0307 	orr.w	r3, r3, #7
 8006546:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	609a      	str	r2, [r3, #8]
}
 800654e:	bf00      	nop
 8006550:	3714      	adds	r7, #20
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr

0800655a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800655a:	b480      	push	{r7}
 800655c:	b087      	sub	sp, #28
 800655e:	af00      	add	r7, sp, #0
 8006560:	60f8      	str	r0, [r7, #12]
 8006562:	60b9      	str	r1, [r7, #8]
 8006564:	607a      	str	r2, [r7, #4]
 8006566:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006574:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	021a      	lsls	r2, r3, #8
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	431a      	orrs	r2, r3
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	4313      	orrs	r3, r2
 8006582:	697a      	ldr	r2, [r7, #20]
 8006584:	4313      	orrs	r3, r2
 8006586:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	609a      	str	r2, [r3, #8]
}
 800658e:	bf00      	nop
 8006590:	371c      	adds	r7, #28
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr

0800659a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800659a:	b480      	push	{r7}
 800659c:	b087      	sub	sp, #28
 800659e:	af00      	add	r7, sp, #0
 80065a0:	60f8      	str	r0, [r7, #12]
 80065a2:	60b9      	str	r1, [r7, #8]
 80065a4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	f003 031f 	and.w	r3, r3, #31
 80065ac:	2201      	movs	r2, #1
 80065ae:	fa02 f303 	lsl.w	r3, r2, r3
 80065b2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6a1a      	ldr	r2, [r3, #32]
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	43db      	mvns	r3, r3
 80065bc:	401a      	ands	r2, r3
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6a1a      	ldr	r2, [r3, #32]
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	f003 031f 	and.w	r3, r3, #31
 80065cc:	6879      	ldr	r1, [r7, #4]
 80065ce:	fa01 f303 	lsl.w	r3, r1, r3
 80065d2:	431a      	orrs	r2, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	621a      	str	r2, [r3, #32]
}
 80065d8:	bf00      	nop
 80065da:	371c      	adds	r7, #28
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d101      	bne.n	80065fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80065f8:	2302      	movs	r3, #2
 80065fa:	e05a      	b.n	80066b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2202      	movs	r2, #2
 8006608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006622:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68fa      	ldr	r2, [r7, #12]
 800662a:	4313      	orrs	r3, r2
 800662c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a21      	ldr	r2, [pc, #132]	@ (80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d022      	beq.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006648:	d01d      	beq.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a1d      	ldr	r2, [pc, #116]	@ (80066c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d018      	beq.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a1b      	ldr	r2, [pc, #108]	@ (80066c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d013      	beq.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a1a      	ldr	r2, [pc, #104]	@ (80066cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d00e      	beq.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a18      	ldr	r2, [pc, #96]	@ (80066d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d009      	beq.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a17      	ldr	r2, [pc, #92]	@ (80066d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d004      	beq.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a15      	ldr	r2, [pc, #84]	@ (80066d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d10c      	bne.n	80066a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800668c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	68ba      	ldr	r2, [r7, #8]
 8006694:	4313      	orrs	r3, r2
 8006696:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68ba      	ldr	r2, [r7, #8]
 800669e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3714      	adds	r7, #20
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	40010000 	.word	0x40010000
 80066c4:	40000400 	.word	0x40000400
 80066c8:	40000800 	.word	0x40000800
 80066cc:	40000c00 	.word	0x40000c00
 80066d0:	40010400 	.word	0x40010400
 80066d4:	40014000 	.word	0x40014000
 80066d8:	40001800 	.word	0x40001800

080066dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80066dc:	b480      	push	{r7}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80066e6:	2300      	movs	r3, #0
 80066e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d101      	bne.n	80066f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80066f4:	2302      	movs	r3, #2
 80066f6:	e03d      	b.n	8006774 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2201      	movs	r2, #1
 80066fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	4313      	orrs	r3, r2
 800670c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	4313      	orrs	r3, r2
 800671a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	4313      	orrs	r3, r2
 8006728:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4313      	orrs	r3, r2
 8006736:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	691b      	ldr	r3, [r3, #16]
 8006742:	4313      	orrs	r3, r2
 8006744:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	695b      	ldr	r3, [r3, #20]
 8006750:	4313      	orrs	r3, r2
 8006752:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	69db      	ldr	r3, [r3, #28]
 800675e:	4313      	orrs	r3, r2
 8006760:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006772:	2300      	movs	r3, #0
}
 8006774:	4618      	mov	r0, r3
 8006776:	3714      	adds	r7, #20
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006780:	b480      	push	{r7}
 8006782:	b083      	sub	sp, #12
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006788:	bf00      	nop
 800678a:	370c      	adds	r7, #12
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr

08006794 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800679c:	bf00      	nop
 800679e:	370c      	adds	r7, #12
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e042      	b.n	8006840 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d106      	bne.n	80067d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7fb fea8 	bl	8002524 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2224      	movs	r2, #36	@ 0x24
 80067d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	68da      	ldr	r2, [r3, #12]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80067ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 ffa1 	bl	8007734 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	691a      	ldr	r2, [r3, #16]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006800:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	695a      	ldr	r2, [r3, #20]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006810:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	68da      	ldr	r2, [r3, #12]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006820:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2220      	movs	r2, #32
 800682c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2220      	movs	r2, #32
 8006834:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3708      	adds	r7, #8
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}

08006848 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b08a      	sub	sp, #40	@ 0x28
 800684c:	af02      	add	r7, sp, #8
 800684e:	60f8      	str	r0, [r7, #12]
 8006850:	60b9      	str	r1, [r7, #8]
 8006852:	603b      	str	r3, [r7, #0]
 8006854:	4613      	mov	r3, r2
 8006856:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006858:	2300      	movs	r3, #0
 800685a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006862:	b2db      	uxtb	r3, r3
 8006864:	2b20      	cmp	r3, #32
 8006866:	d175      	bne.n	8006954 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d002      	beq.n	8006874 <HAL_UART_Transmit+0x2c>
 800686e:	88fb      	ldrh	r3, [r7, #6]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e06e      	b.n	8006956 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2221      	movs	r2, #33	@ 0x21
 8006882:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006886:	f7fb ffcb 	bl	8002820 <HAL_GetTick>
 800688a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	88fa      	ldrh	r2, [r7, #6]
 8006890:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	88fa      	ldrh	r2, [r7, #6]
 8006896:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068a0:	d108      	bne.n	80068b4 <HAL_UART_Transmit+0x6c>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	691b      	ldr	r3, [r3, #16]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d104      	bne.n	80068b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80068aa:	2300      	movs	r3, #0
 80068ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	61bb      	str	r3, [r7, #24]
 80068b2:	e003      	b.n	80068bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80068b8:	2300      	movs	r3, #0
 80068ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80068bc:	e02e      	b.n	800691c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	2200      	movs	r2, #0
 80068c6:	2180      	movs	r1, #128	@ 0x80
 80068c8:	68f8      	ldr	r0, [r7, #12]
 80068ca:	f000 fc71 	bl	80071b0 <UART_WaitOnFlagUntilTimeout>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d005      	beq.n	80068e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2220      	movs	r2, #32
 80068d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e03a      	b.n	8006956 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d10b      	bne.n	80068fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	881b      	ldrh	r3, [r3, #0]
 80068ea:	461a      	mov	r2, r3
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	3302      	adds	r3, #2
 80068fa:	61bb      	str	r3, [r7, #24]
 80068fc:	e007      	b.n	800690e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	781a      	ldrb	r2, [r3, #0]
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	3301      	adds	r3, #1
 800690c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006912:	b29b      	uxth	r3, r3
 8006914:	3b01      	subs	r3, #1
 8006916:	b29a      	uxth	r2, r3
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006920:	b29b      	uxth	r3, r3
 8006922:	2b00      	cmp	r3, #0
 8006924:	d1cb      	bne.n	80068be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	9300      	str	r3, [sp, #0]
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	2200      	movs	r2, #0
 800692e:	2140      	movs	r1, #64	@ 0x40
 8006930:	68f8      	ldr	r0, [r7, #12]
 8006932:	f000 fc3d 	bl	80071b0 <UART_WaitOnFlagUntilTimeout>
 8006936:	4603      	mov	r3, r0
 8006938:	2b00      	cmp	r3, #0
 800693a:	d005      	beq.n	8006948 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2220      	movs	r2, #32
 8006940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	e006      	b.n	8006956 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2220      	movs	r2, #32
 800694c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006950:	2300      	movs	r3, #0
 8006952:	e000      	b.n	8006956 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006954:	2302      	movs	r3, #2
  }
}
 8006956:	4618      	mov	r0, r3
 8006958:	3720      	adds	r7, #32
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}

0800695e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b08c      	sub	sp, #48	@ 0x30
 8006962:	af00      	add	r7, sp, #0
 8006964:	60f8      	str	r0, [r7, #12]
 8006966:	60b9      	str	r1, [r7, #8]
 8006968:	4613      	mov	r3, r2
 800696a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006972:	b2db      	uxtb	r3, r3
 8006974:	2b20      	cmp	r3, #32
 8006976:	d146      	bne.n	8006a06 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d002      	beq.n	8006984 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800697e:	88fb      	ldrh	r3, [r7, #6]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d101      	bne.n	8006988 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	e03f      	b.n	8006a08 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2201      	movs	r2, #1
 800698c:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006994:	88fb      	ldrh	r3, [r7, #6]
 8006996:	461a      	mov	r2, r3
 8006998:	68b9      	ldr	r1, [r7, #8]
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	f000 fc62 	bl	8007264 <UART_Start_Receive_DMA>
 80069a0:	4603      	mov	r3, r0
 80069a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d125      	bne.n	80069fa <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069ae:	2300      	movs	r3, #0
 80069b0:	613b      	str	r3, [r7, #16]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	613b      	str	r3, [r7, #16]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	613b      	str	r3, [r7, #16]
 80069c2:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	330c      	adds	r3, #12
 80069ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	e853 3f00 	ldrex	r3, [r3]
 80069d2:	617b      	str	r3, [r7, #20]
   return(result);
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	f043 0310 	orr.w	r3, r3, #16
 80069da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	330c      	adds	r3, #12
 80069e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80069e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e8:	6a39      	ldr	r1, [r7, #32]
 80069ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ec:	e841 2300 	strex	r3, r2, [r1]
 80069f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1e5      	bne.n	80069c4 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80069f8:	e002      	b.n	8006a00 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8006a00:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006a04:	e000      	b.n	8006a08 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8006a06:	2302      	movs	r3, #2
  }
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3730      	adds	r7, #48	@ 0x30
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}

08006a10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b0ba      	sub	sp, #232	@ 0xe8
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	695b      	ldr	r3, [r3, #20]
 8006a32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006a36:	2300      	movs	r3, #0
 8006a38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a46:	f003 030f 	and.w	r3, r3, #15
 8006a4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006a4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d10f      	bne.n	8006a76 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a5a:	f003 0320 	and.w	r3, r3, #32
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d009      	beq.n	8006a76 <HAL_UART_IRQHandler+0x66>
 8006a62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a66:	f003 0320 	and.w	r3, r3, #32
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d003      	beq.n	8006a76 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f000 fda2 	bl	80075b8 <UART_Receive_IT>
      return;
 8006a74:	e273      	b.n	8006f5e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006a76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f000 80de 	beq.w	8006c3c <HAL_UART_IRQHandler+0x22c>
 8006a80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a84:	f003 0301 	and.w	r3, r3, #1
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d106      	bne.n	8006a9a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a90:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 80d1 	beq.w	8006c3c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d00b      	beq.n	8006abe <HAL_UART_IRQHandler+0xae>
 8006aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d005      	beq.n	8006abe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ab6:	f043 0201 	orr.w	r2, r3, #1
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ac2:	f003 0304 	and.w	r3, r3, #4
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00b      	beq.n	8006ae2 <HAL_UART_IRQHandler+0xd2>
 8006aca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ace:	f003 0301 	and.w	r3, r3, #1
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d005      	beq.n	8006ae2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ada:	f043 0202 	orr.w	r2, r3, #2
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ae6:	f003 0302 	and.w	r3, r3, #2
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00b      	beq.n	8006b06 <HAL_UART_IRQHandler+0xf6>
 8006aee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006af2:	f003 0301 	and.w	r3, r3, #1
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d005      	beq.n	8006b06 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006afe:	f043 0204 	orr.w	r2, r3, #4
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006b06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b0a:	f003 0308 	and.w	r3, r3, #8
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d011      	beq.n	8006b36 <HAL_UART_IRQHandler+0x126>
 8006b12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b16:	f003 0320 	and.w	r3, r3, #32
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d105      	bne.n	8006b2a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006b1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b22:	f003 0301 	and.w	r3, r3, #1
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d005      	beq.n	8006b36 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b2e:	f043 0208 	orr.w	r2, r3, #8
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	f000 820a 	beq.w	8006f54 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b44:	f003 0320 	and.w	r3, r3, #32
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d008      	beq.n	8006b5e <HAL_UART_IRQHandler+0x14e>
 8006b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b50:	f003 0320 	and.w	r3, r3, #32
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d002      	beq.n	8006b5e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 fd2d 	bl	80075b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	695b      	ldr	r3, [r3, #20]
 8006b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b68:	2b40      	cmp	r3, #64	@ 0x40
 8006b6a:	bf0c      	ite	eq
 8006b6c:	2301      	moveq	r3, #1
 8006b6e:	2300      	movne	r3, #0
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b7a:	f003 0308 	and.w	r3, r3, #8
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d103      	bne.n	8006b8a <HAL_UART_IRQHandler+0x17a>
 8006b82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d04f      	beq.n	8006c2a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 fc38 	bl	8007400 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	695b      	ldr	r3, [r3, #20]
 8006b96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b9a:	2b40      	cmp	r3, #64	@ 0x40
 8006b9c:	d141      	bne.n	8006c22 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	3314      	adds	r3, #20
 8006ba4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006bac:	e853 3f00 	ldrex	r3, [r3]
 8006bb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006bb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006bb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	3314      	adds	r3, #20
 8006bc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006bca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006bce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006bd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006bda:	e841 2300 	strex	r3, r2, [r1]
 8006bde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006be2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1d9      	bne.n	8006b9e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d013      	beq.n	8006c1a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bf6:	4a8a      	ldr	r2, [pc, #552]	@ (8006e20 <HAL_UART_IRQHandler+0x410>)
 8006bf8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f7fc f8c6 	bl	8002d90 <HAL_DMA_Abort_IT>
 8006c04:	4603      	mov	r3, r0
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d016      	beq.n	8006c38 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006c14:	4610      	mov	r0, r2
 8006c16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c18:	e00e      	b.n	8006c38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f9c0 	bl	8006fa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c20:	e00a      	b.n	8006c38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f000 f9bc 	bl	8006fa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c28:	e006      	b.n	8006c38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 f9b8 	bl	8006fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006c36:	e18d      	b.n	8006f54 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c38:	bf00      	nop
    return;
 8006c3a:	e18b      	b.n	8006f54 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	f040 8167 	bne.w	8006f14 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c4a:	f003 0310 	and.w	r3, r3, #16
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	f000 8160 	beq.w	8006f14 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006c54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c58:	f003 0310 	and.w	r3, r3, #16
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f000 8159 	beq.w	8006f14 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c62:	2300      	movs	r3, #0
 8006c64:	60bb      	str	r3, [r7, #8]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	60bb      	str	r3, [r7, #8]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	60bb      	str	r3, [r7, #8]
 8006c76:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c82:	2b40      	cmp	r3, #64	@ 0x40
 8006c84:	f040 80ce 	bne.w	8006e24 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	f000 80a9 	beq.w	8006df0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006ca2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	f080 80a2 	bcs.w	8006df0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cb2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cb8:	69db      	ldr	r3, [r3, #28]
 8006cba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cbe:	f000 8088 	beq.w	8006dd2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	330c      	adds	r3, #12
 8006cc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ccc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cd0:	e853 3f00 	ldrex	r3, [r3]
 8006cd4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006cd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006cdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ce0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	330c      	adds	r3, #12
 8006cea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006cee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006cf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006cfa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006cfe:	e841 2300 	strex	r3, r2, [r1]
 8006d02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006d06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d1d9      	bne.n	8006cc2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	3314      	adds	r3, #20
 8006d14:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d18:	e853 3f00 	ldrex	r3, [r3]
 8006d1c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006d1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d20:	f023 0301 	bic.w	r3, r3, #1
 8006d24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	3314      	adds	r3, #20
 8006d2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006d32:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006d36:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d38:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006d3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006d3e:	e841 2300 	strex	r3, r2, [r1]
 8006d42:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006d44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1e1      	bne.n	8006d0e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	3314      	adds	r3, #20
 8006d50:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d54:	e853 3f00 	ldrex	r3, [r3]
 8006d58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006d5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	3314      	adds	r3, #20
 8006d6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006d6e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d70:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d72:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d74:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006d76:	e841 2300 	strex	r3, r2, [r1]
 8006d7a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d1e3      	bne.n	8006d4a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2220      	movs	r2, #32
 8006d86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	330c      	adds	r3, #12
 8006d96:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d9a:	e853 3f00 	ldrex	r3, [r3]
 8006d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006da0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006da2:	f023 0310 	bic.w	r3, r3, #16
 8006da6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	330c      	adds	r3, #12
 8006db0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006db4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006db6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006dba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006dbc:	e841 2300 	strex	r3, r2, [r1]
 8006dc0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006dc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d1e3      	bne.n	8006d90 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f7fb ff6f 	bl	8002cb0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2202      	movs	r2, #2
 8006dd6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	1ad3      	subs	r3, r2, r3
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	4619      	mov	r1, r3
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f004 ff49 	bl	800bc80 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006dee:	e0b3      	b.n	8006f58 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006df4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	f040 80ad 	bne.w	8006f58 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e02:	69db      	ldr	r3, [r3, #28]
 8006e04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e08:	f040 80a6 	bne.w	8006f58 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2202      	movs	r2, #2
 8006e10:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e16:	4619      	mov	r1, r3
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f004 ff31 	bl	800bc80 <HAL_UARTEx_RxEventCallback>
      return;
 8006e1e:	e09b      	b.n	8006f58 <HAL_UART_IRQHandler+0x548>
 8006e20:	080074c7 	.word	0x080074c7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	1ad3      	subs	r3, r2, r3
 8006e30:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	f000 808e 	beq.w	8006f5c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006e40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f000 8089 	beq.w	8006f5c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	330c      	adds	r3, #12
 8006e50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e54:	e853 3f00 	ldrex	r3, [r3]
 8006e58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	330c      	adds	r3, #12
 8006e6a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006e6e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006e70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e76:	e841 2300 	strex	r3, r2, [r1]
 8006e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1e3      	bne.n	8006e4a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	3314      	adds	r3, #20
 8006e88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8c:	e853 3f00 	ldrex	r3, [r3]
 8006e90:	623b      	str	r3, [r7, #32]
   return(result);
 8006e92:	6a3b      	ldr	r3, [r7, #32]
 8006e94:	f023 0301 	bic.w	r3, r3, #1
 8006e98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	3314      	adds	r3, #20
 8006ea2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ea6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006eac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eae:	e841 2300 	strex	r3, r2, [r1]
 8006eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d1e3      	bne.n	8006e82 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2220      	movs	r2, #32
 8006ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	330c      	adds	r3, #12
 8006ece:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	e853 3f00 	ldrex	r3, [r3]
 8006ed6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f023 0310 	bic.w	r3, r3, #16
 8006ede:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	330c      	adds	r3, #12
 8006ee8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006eec:	61fa      	str	r2, [r7, #28]
 8006eee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef0:	69b9      	ldr	r1, [r7, #24]
 8006ef2:	69fa      	ldr	r2, [r7, #28]
 8006ef4:	e841 2300 	strex	r3, r2, [r1]
 8006ef8:	617b      	str	r3, [r7, #20]
   return(result);
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d1e3      	bne.n	8006ec8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2202      	movs	r2, #2
 8006f04:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006f06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f004 feb7 	bl	800bc80 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006f12:	e023      	b.n	8006f5c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006f14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d009      	beq.n	8006f34 <HAL_UART_IRQHandler+0x524>
 8006f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d003      	beq.n	8006f34 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f000 fadb 	bl	80074e8 <UART_Transmit_IT>
    return;
 8006f32:	e014      	b.n	8006f5e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006f34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00e      	beq.n	8006f5e <HAL_UART_IRQHandler+0x54e>
 8006f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d008      	beq.n	8006f5e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 fb1b 	bl	8007588 <UART_EndTransmit_IT>
    return;
 8006f52:	e004      	b.n	8006f5e <HAL_UART_IRQHandler+0x54e>
    return;
 8006f54:	bf00      	nop
 8006f56:	e002      	b.n	8006f5e <HAL_UART_IRQHandler+0x54e>
      return;
 8006f58:	bf00      	nop
 8006f5a:	e000      	b.n	8006f5e <HAL_UART_IRQHandler+0x54e>
      return;
 8006f5c:	bf00      	nop
  }
}
 8006f5e:	37e8      	adds	r7, #232	@ 0xe8
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b083      	sub	sp, #12
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006f6c:	bf00      	nop
 8006f6e:	370c      	adds	r7, #12
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr

08006f78 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b083      	sub	sp, #12
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006f80:	bf00      	nop
 8006f82:	370c      	adds	r7, #12
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006f94:	bf00      	nop
 8006f96:	370c      	adds	r7, #12
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006fa8:	bf00      	nop
 8006faa:	370c      	adds	r7, #12
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b09c      	sub	sp, #112	@ 0x70
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fc0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d172      	bne.n	80070b6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006fd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	330c      	adds	r3, #12
 8006fdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fe0:	e853 3f00 	ldrex	r3, [r3]
 8006fe4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006fe6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fe8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006fec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006fee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	330c      	adds	r3, #12
 8006ff4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006ff6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006ff8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ffc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ffe:	e841 2300 	strex	r3, r2, [r1]
 8007002:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007004:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007006:	2b00      	cmp	r3, #0
 8007008:	d1e5      	bne.n	8006fd6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800700a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	3314      	adds	r3, #20
 8007010:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007014:	e853 3f00 	ldrex	r3, [r3]
 8007018:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800701a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800701c:	f023 0301 	bic.w	r3, r3, #1
 8007020:	667b      	str	r3, [r7, #100]	@ 0x64
 8007022:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	3314      	adds	r3, #20
 8007028:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800702a:	647a      	str	r2, [r7, #68]	@ 0x44
 800702c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007030:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007032:	e841 2300 	strex	r3, r2, [r1]
 8007036:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800703a:	2b00      	cmp	r3, #0
 800703c:	d1e5      	bne.n	800700a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800703e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	3314      	adds	r3, #20
 8007044:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007048:	e853 3f00 	ldrex	r3, [r3]
 800704c:	623b      	str	r3, [r7, #32]
   return(result);
 800704e:	6a3b      	ldr	r3, [r7, #32]
 8007050:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007054:	663b      	str	r3, [r7, #96]	@ 0x60
 8007056:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	3314      	adds	r3, #20
 800705c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800705e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007060:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007062:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007064:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007066:	e841 2300 	strex	r3, r2, [r1]
 800706a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800706c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800706e:	2b00      	cmp	r3, #0
 8007070:	d1e5      	bne.n	800703e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007072:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007074:	2220      	movs	r2, #32
 8007076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800707a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800707c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800707e:	2b01      	cmp	r3, #1
 8007080:	d119      	bne.n	80070b6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007082:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	330c      	adds	r3, #12
 8007088:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	e853 3f00 	ldrex	r3, [r3]
 8007090:	60fb      	str	r3, [r7, #12]
   return(result);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f023 0310 	bic.w	r3, r3, #16
 8007098:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800709a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	330c      	adds	r3, #12
 80070a0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80070a2:	61fa      	str	r2, [r7, #28]
 80070a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	69b9      	ldr	r1, [r7, #24]
 80070a8:	69fa      	ldr	r2, [r7, #28]
 80070aa:	e841 2300 	strex	r3, r2, [r1]
 80070ae:	617b      	str	r3, [r7, #20]
   return(result);
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1e5      	bne.n	8007082 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070b8:	2200      	movs	r2, #0
 80070ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d106      	bne.n	80070d2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80070c8:	4619      	mov	r1, r3
 80070ca:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80070cc:	f004 fdd8 	bl	800bc80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80070d0:	e002      	b.n	80070d8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80070d2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80070d4:	f7ff ff50 	bl	8006f78 <HAL_UART_RxCpltCallback>
}
 80070d8:	bf00      	nop
 80070da:	3770      	adds	r7, #112	@ 0x70
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}

080070e0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ec:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2201      	movs	r2, #1
 80070f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d108      	bne.n	800710e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007100:	085b      	lsrs	r3, r3, #1
 8007102:	b29b      	uxth	r3, r3
 8007104:	4619      	mov	r1, r3
 8007106:	68f8      	ldr	r0, [r7, #12]
 8007108:	f004 fdba 	bl	800bc80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800710c:	e002      	b.n	8007114 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f7ff ff3c 	bl	8006f8c <HAL_UART_RxHalfCpltCallback>
}
 8007114:	bf00      	nop
 8007116:	3710      	adds	r7, #16
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007124:	2300      	movs	r3, #0
 8007126:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800712c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	695b      	ldr	r3, [r3, #20]
 8007134:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007138:	2b80      	cmp	r3, #128	@ 0x80
 800713a:	bf0c      	ite	eq
 800713c:	2301      	moveq	r3, #1
 800713e:	2300      	movne	r3, #0
 8007140:	b2db      	uxtb	r3, r3
 8007142:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800714a:	b2db      	uxtb	r3, r3
 800714c:	2b21      	cmp	r3, #33	@ 0x21
 800714e:	d108      	bne.n	8007162 <UART_DMAError+0x46>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d005      	beq.n	8007162 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	2200      	movs	r2, #0
 800715a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800715c:	68b8      	ldr	r0, [r7, #8]
 800715e:	f000 f927 	bl	80073b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	695b      	ldr	r3, [r3, #20]
 8007168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800716c:	2b40      	cmp	r3, #64	@ 0x40
 800716e:	bf0c      	ite	eq
 8007170:	2301      	moveq	r3, #1
 8007172:	2300      	movne	r3, #0
 8007174:	b2db      	uxtb	r3, r3
 8007176:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800717e:	b2db      	uxtb	r3, r3
 8007180:	2b22      	cmp	r3, #34	@ 0x22
 8007182:	d108      	bne.n	8007196 <UART_DMAError+0x7a>
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d005      	beq.n	8007196 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	2200      	movs	r2, #0
 800718e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007190:	68b8      	ldr	r0, [r7, #8]
 8007192:	f000 f935 	bl	8007400 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800719a:	f043 0210 	orr.w	r2, r3, #16
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071a2:	68b8      	ldr	r0, [r7, #8]
 80071a4:	f7ff fefc 	bl	8006fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071a8:	bf00      	nop
 80071aa:	3710      	adds	r7, #16
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}

080071b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b086      	sub	sp, #24
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	60b9      	str	r1, [r7, #8]
 80071ba:	603b      	str	r3, [r7, #0]
 80071bc:	4613      	mov	r3, r2
 80071be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071c0:	e03b      	b.n	800723a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071c2:	6a3b      	ldr	r3, [r7, #32]
 80071c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c8:	d037      	beq.n	800723a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071ca:	f7fb fb29 	bl	8002820 <HAL_GetTick>
 80071ce:	4602      	mov	r2, r0
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	6a3a      	ldr	r2, [r7, #32]
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d302      	bcc.n	80071e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80071da:	6a3b      	ldr	r3, [r7, #32]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d101      	bne.n	80071e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80071e0:	2303      	movs	r3, #3
 80071e2:	e03a      	b.n	800725a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	f003 0304 	and.w	r3, r3, #4
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d023      	beq.n	800723a <UART_WaitOnFlagUntilTimeout+0x8a>
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	2b80      	cmp	r3, #128	@ 0x80
 80071f6:	d020      	beq.n	800723a <UART_WaitOnFlagUntilTimeout+0x8a>
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	2b40      	cmp	r3, #64	@ 0x40
 80071fc:	d01d      	beq.n	800723a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 0308 	and.w	r3, r3, #8
 8007208:	2b08      	cmp	r3, #8
 800720a:	d116      	bne.n	800723a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800720c:	2300      	movs	r3, #0
 800720e:	617b      	str	r3, [r7, #20]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	617b      	str	r3, [r7, #20]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	617b      	str	r3, [r7, #20]
 8007220:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007222:	68f8      	ldr	r0, [r7, #12]
 8007224:	f000 f8ec 	bl	8007400 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2208      	movs	r2, #8
 800722c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2200      	movs	r2, #0
 8007232:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e00f      	b.n	800725a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681a      	ldr	r2, [r3, #0]
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	4013      	ands	r3, r2
 8007244:	68ba      	ldr	r2, [r7, #8]
 8007246:	429a      	cmp	r2, r3
 8007248:	bf0c      	ite	eq
 800724a:	2301      	moveq	r3, #1
 800724c:	2300      	movne	r3, #0
 800724e:	b2db      	uxtb	r3, r3
 8007250:	461a      	mov	r2, r3
 8007252:	79fb      	ldrb	r3, [r7, #7]
 8007254:	429a      	cmp	r2, r3
 8007256:	d0b4      	beq.n	80071c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007258:	2300      	movs	r3, #0
}
 800725a:	4618      	mov	r0, r3
 800725c:	3718      	adds	r7, #24
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
	...

08007264 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b098      	sub	sp, #96	@ 0x60
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	4613      	mov	r3, r2
 8007270:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007272:	68ba      	ldr	r2, [r7, #8]
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	88fa      	ldrh	r2, [r7, #6]
 800727c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2200      	movs	r2, #0
 8007282:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2222      	movs	r2, #34	@ 0x22
 8007288:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007290:	4a44      	ldr	r2, [pc, #272]	@ (80073a4 <UART_Start_Receive_DMA+0x140>)
 8007292:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007298:	4a43      	ldr	r2, [pc, #268]	@ (80073a8 <UART_Start_Receive_DMA+0x144>)
 800729a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072a0:	4a42      	ldr	r2, [pc, #264]	@ (80073ac <UART_Start_Receive_DMA+0x148>)
 80072a2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072a8:	2200      	movs	r2, #0
 80072aa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80072ac:	f107 0308 	add.w	r3, r7, #8
 80072b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	3304      	adds	r3, #4
 80072bc:	4619      	mov	r1, r3
 80072be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	88fb      	ldrh	r3, [r7, #6]
 80072c4:	f7fb fc9c 	bl	8002c00 <HAL_DMA_Start_IT>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d008      	beq.n	80072e0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2210      	movs	r2, #16
 80072d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2220      	movs	r2, #32
 80072d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80072dc:	2301      	movs	r3, #1
 80072de:	e05d      	b.n	800739c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80072e0:	2300      	movs	r3, #0
 80072e2:	613b      	str	r3, [r7, #16]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	613b      	str	r3, [r7, #16]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	613b      	str	r3, [r7, #16]
 80072f4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d019      	beq.n	8007332 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	330c      	adds	r3, #12
 8007304:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007308:	e853 3f00 	ldrex	r3, [r3]
 800730c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800730e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007314:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	330c      	adds	r3, #12
 800731c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800731e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007320:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007322:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007324:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007326:	e841 2300 	strex	r3, r2, [r1]
 800732a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800732c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800732e:	2b00      	cmp	r3, #0
 8007330:	d1e5      	bne.n	80072fe <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	3314      	adds	r3, #20
 8007338:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800733c:	e853 3f00 	ldrex	r3, [r3]
 8007340:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007344:	f043 0301 	orr.w	r3, r3, #1
 8007348:	657b      	str	r3, [r7, #84]	@ 0x54
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	3314      	adds	r3, #20
 8007350:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007352:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007354:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007356:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007358:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800735a:	e841 2300 	strex	r3, r2, [r1]
 800735e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007362:	2b00      	cmp	r3, #0
 8007364:	d1e5      	bne.n	8007332 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	3314      	adds	r3, #20
 800736c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736e:	69bb      	ldr	r3, [r7, #24]
 8007370:	e853 3f00 	ldrex	r3, [r3]
 8007374:	617b      	str	r3, [r7, #20]
   return(result);
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800737c:	653b      	str	r3, [r7, #80]	@ 0x50
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	3314      	adds	r3, #20
 8007384:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007386:	627a      	str	r2, [r7, #36]	@ 0x24
 8007388:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738a:	6a39      	ldr	r1, [r7, #32]
 800738c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800738e:	e841 2300 	strex	r3, r2, [r1]
 8007392:	61fb      	str	r3, [r7, #28]
   return(result);
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1e5      	bne.n	8007366 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800739a:	2300      	movs	r3, #0
}
 800739c:	4618      	mov	r0, r3
 800739e:	3760      	adds	r7, #96	@ 0x60
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}
 80073a4:	08006fb5 	.word	0x08006fb5
 80073a8:	080070e1 	.word	0x080070e1
 80073ac:	0800711d 	.word	0x0800711d

080073b0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b089      	sub	sp, #36	@ 0x24
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	330c      	adds	r3, #12
 80073be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	e853 3f00 	ldrex	r3, [r3]
 80073c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80073ce:	61fb      	str	r3, [r7, #28]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	330c      	adds	r3, #12
 80073d6:	69fa      	ldr	r2, [r7, #28]
 80073d8:	61ba      	str	r2, [r7, #24]
 80073da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073dc:	6979      	ldr	r1, [r7, #20]
 80073de:	69ba      	ldr	r2, [r7, #24]
 80073e0:	e841 2300 	strex	r3, r2, [r1]
 80073e4:	613b      	str	r3, [r7, #16]
   return(result);
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d1e5      	bne.n	80073b8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2220      	movs	r2, #32
 80073f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80073f4:	bf00      	nop
 80073f6:	3724      	adds	r7, #36	@ 0x24
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007400:	b480      	push	{r7}
 8007402:	b095      	sub	sp, #84	@ 0x54
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	330c      	adds	r3, #12
 800740e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007412:	e853 3f00 	ldrex	r3, [r3]
 8007416:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800741e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	330c      	adds	r3, #12
 8007426:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007428:	643a      	str	r2, [r7, #64]	@ 0x40
 800742a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800742e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007430:	e841 2300 	strex	r3, r2, [r1]
 8007434:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1e5      	bne.n	8007408 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	3314      	adds	r3, #20
 8007442:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007444:	6a3b      	ldr	r3, [r7, #32]
 8007446:	e853 3f00 	ldrex	r3, [r3]
 800744a:	61fb      	str	r3, [r7, #28]
   return(result);
 800744c:	69fb      	ldr	r3, [r7, #28]
 800744e:	f023 0301 	bic.w	r3, r3, #1
 8007452:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	3314      	adds	r3, #20
 800745a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800745c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800745e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007460:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007462:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007464:	e841 2300 	strex	r3, r2, [r1]
 8007468:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800746a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800746c:	2b00      	cmp	r3, #0
 800746e:	d1e5      	bne.n	800743c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007474:	2b01      	cmp	r3, #1
 8007476:	d119      	bne.n	80074ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	330c      	adds	r3, #12
 800747e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	e853 3f00 	ldrex	r3, [r3]
 8007486:	60bb      	str	r3, [r7, #8]
   return(result);
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	f023 0310 	bic.w	r3, r3, #16
 800748e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	330c      	adds	r3, #12
 8007496:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007498:	61ba      	str	r2, [r7, #24]
 800749a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749c:	6979      	ldr	r1, [r7, #20]
 800749e:	69ba      	ldr	r2, [r7, #24]
 80074a0:	e841 2300 	strex	r3, r2, [r1]
 80074a4:	613b      	str	r3, [r7, #16]
   return(result);
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d1e5      	bne.n	8007478 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2220      	movs	r2, #32
 80074b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80074ba:	bf00      	nop
 80074bc:	3754      	adds	r7, #84	@ 0x54
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr

080074c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074c6:	b580      	push	{r7, lr}
 80074c8:	b084      	sub	sp, #16
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2200      	movs	r2, #0
 80074d8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074da:	68f8      	ldr	r0, [r7, #12]
 80074dc:	f7ff fd60 	bl	8006fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074e0:	bf00      	nop
 80074e2:	3710      	adds	r7, #16
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b085      	sub	sp, #20
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b21      	cmp	r3, #33	@ 0x21
 80074fa:	d13e      	bne.n	800757a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007504:	d114      	bne.n	8007530 <UART_Transmit_IT+0x48>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	691b      	ldr	r3, [r3, #16]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d110      	bne.n	8007530 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a1b      	ldr	r3, [r3, #32]
 8007512:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	881b      	ldrh	r3, [r3, #0]
 8007518:	461a      	mov	r2, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007522:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6a1b      	ldr	r3, [r3, #32]
 8007528:	1c9a      	adds	r2, r3, #2
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	621a      	str	r2, [r3, #32]
 800752e:	e008      	b.n	8007542 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a1b      	ldr	r3, [r3, #32]
 8007534:	1c59      	adds	r1, r3, #1
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	6211      	str	r1, [r2, #32]
 800753a:	781a      	ldrb	r2, [r3, #0]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007546:	b29b      	uxth	r3, r3
 8007548:	3b01      	subs	r3, #1
 800754a:	b29b      	uxth	r3, r3
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	4619      	mov	r1, r3
 8007550:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007552:	2b00      	cmp	r3, #0
 8007554:	d10f      	bne.n	8007576 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	68da      	ldr	r2, [r3, #12]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007564:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	68da      	ldr	r2, [r3, #12]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007574:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007576:	2300      	movs	r3, #0
 8007578:	e000      	b.n	800757c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800757a:	2302      	movs	r3, #2
  }
}
 800757c:	4618      	mov	r0, r3
 800757e:	3714      	adds	r7, #20
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	68da      	ldr	r2, [r3, #12]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800759e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2220      	movs	r2, #32
 80075a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f7ff fcdb 	bl	8006f64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80075ae:	2300      	movs	r3, #0
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3708      	adds	r7, #8
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b08c      	sub	sp, #48	@ 0x30
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80075c0:	2300      	movs	r3, #0
 80075c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80075c4:	2300      	movs	r3, #0
 80075c6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	2b22      	cmp	r3, #34	@ 0x22
 80075d2:	f040 80aa 	bne.w	800772a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075de:	d115      	bne.n	800760c <UART_Receive_IT+0x54>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	691b      	ldr	r3, [r3, #16]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d111      	bne.n	800760c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ec:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075fe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007604:	1c9a      	adds	r2, r3, #2
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	629a      	str	r2, [r3, #40]	@ 0x28
 800760a:	e024      	b.n	8007656 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007610:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800761a:	d007      	beq.n	800762c <UART_Receive_IT+0x74>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10a      	bne.n	800763a <UART_Receive_IT+0x82>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d106      	bne.n	800763a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	b2da      	uxtb	r2, r3
 8007634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007636:	701a      	strb	r2, [r3, #0]
 8007638:	e008      	b.n	800764c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	b2db      	uxtb	r3, r3
 8007642:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007646:	b2da      	uxtb	r2, r3
 8007648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800764a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007650:	1c5a      	adds	r2, r3, #1
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800765a:	b29b      	uxth	r3, r3
 800765c:	3b01      	subs	r3, #1
 800765e:	b29b      	uxth	r3, r3
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	4619      	mov	r1, r3
 8007664:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007666:	2b00      	cmp	r3, #0
 8007668:	d15d      	bne.n	8007726 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68da      	ldr	r2, [r3, #12]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f022 0220 	bic.w	r2, r2, #32
 8007678:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	68da      	ldr	r2, [r3, #12]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007688:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	695a      	ldr	r2, [r3, #20]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f022 0201 	bic.w	r2, r2, #1
 8007698:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2220      	movs	r2, #32
 800769e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d135      	bne.n	800771c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	330c      	adds	r3, #12
 80076bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	e853 3f00 	ldrex	r3, [r3]
 80076c4:	613b      	str	r3, [r7, #16]
   return(result);
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	f023 0310 	bic.w	r3, r3, #16
 80076cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	330c      	adds	r3, #12
 80076d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076d6:	623a      	str	r2, [r7, #32]
 80076d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076da:	69f9      	ldr	r1, [r7, #28]
 80076dc:	6a3a      	ldr	r2, [r7, #32]
 80076de:	e841 2300 	strex	r3, r2, [r1]
 80076e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1e5      	bne.n	80076b6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f003 0310 	and.w	r3, r3, #16
 80076f4:	2b10      	cmp	r3, #16
 80076f6:	d10a      	bne.n	800770e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80076f8:	2300      	movs	r3, #0
 80076fa:	60fb      	str	r3, [r7, #12]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	60fb      	str	r3, [r7, #12]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	60fb      	str	r3, [r7, #12]
 800770c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007712:	4619      	mov	r1, r3
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f004 fab3 	bl	800bc80 <HAL_UARTEx_RxEventCallback>
 800771a:	e002      	b.n	8007722 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f7ff fc2b 	bl	8006f78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007722:	2300      	movs	r3, #0
 8007724:	e002      	b.n	800772c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007726:	2300      	movs	r3, #0
 8007728:	e000      	b.n	800772c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800772a:	2302      	movs	r3, #2
  }
}
 800772c:	4618      	mov	r0, r3
 800772e:	3730      	adds	r7, #48	@ 0x30
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007734:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007738:	b0c0      	sub	sp, #256	@ 0x100
 800773a:	af00      	add	r7, sp, #0
 800773c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	691b      	ldr	r3, [r3, #16]
 8007748:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800774c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007750:	68d9      	ldr	r1, [r3, #12]
 8007752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	ea40 0301 	orr.w	r3, r0, r1
 800775c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800775e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007762:	689a      	ldr	r2, [r3, #8]
 8007764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	431a      	orrs	r2, r3
 800776c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007770:	695b      	ldr	r3, [r3, #20]
 8007772:	431a      	orrs	r2, r3
 8007774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007778:	69db      	ldr	r3, [r3, #28]
 800777a:	4313      	orrs	r3, r2
 800777c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	68db      	ldr	r3, [r3, #12]
 8007788:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800778c:	f021 010c 	bic.w	r1, r1, #12
 8007790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800779a:	430b      	orrs	r3, r1
 800779c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800779e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	695b      	ldr	r3, [r3, #20]
 80077a6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80077aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077ae:	6999      	ldr	r1, [r3, #24]
 80077b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	ea40 0301 	orr.w	r3, r0, r1
 80077ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80077bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	4b8f      	ldr	r3, [pc, #572]	@ (8007a00 <UART_SetConfig+0x2cc>)
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d005      	beq.n	80077d4 <UART_SetConfig+0xa0>
 80077c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	4b8d      	ldr	r3, [pc, #564]	@ (8007a04 <UART_SetConfig+0x2d0>)
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d104      	bne.n	80077de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80077d4:	f7fd fe0c 	bl	80053f0 <HAL_RCC_GetPCLK2Freq>
 80077d8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80077dc:	e003      	b.n	80077e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80077de:	f7fd fdf3 	bl	80053c8 <HAL_RCC_GetPCLK1Freq>
 80077e2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077ea:	69db      	ldr	r3, [r3, #28]
 80077ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077f0:	f040 810c 	bne.w	8007a0c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80077f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077f8:	2200      	movs	r2, #0
 80077fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80077fe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007802:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007806:	4622      	mov	r2, r4
 8007808:	462b      	mov	r3, r5
 800780a:	1891      	adds	r1, r2, r2
 800780c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800780e:	415b      	adcs	r3, r3
 8007810:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007812:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007816:	4621      	mov	r1, r4
 8007818:	eb12 0801 	adds.w	r8, r2, r1
 800781c:	4629      	mov	r1, r5
 800781e:	eb43 0901 	adc.w	r9, r3, r1
 8007822:	f04f 0200 	mov.w	r2, #0
 8007826:	f04f 0300 	mov.w	r3, #0
 800782a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800782e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007832:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007836:	4690      	mov	r8, r2
 8007838:	4699      	mov	r9, r3
 800783a:	4623      	mov	r3, r4
 800783c:	eb18 0303 	adds.w	r3, r8, r3
 8007840:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007844:	462b      	mov	r3, r5
 8007846:	eb49 0303 	adc.w	r3, r9, r3
 800784a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800784e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800785a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800785e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007862:	460b      	mov	r3, r1
 8007864:	18db      	adds	r3, r3, r3
 8007866:	653b      	str	r3, [r7, #80]	@ 0x50
 8007868:	4613      	mov	r3, r2
 800786a:	eb42 0303 	adc.w	r3, r2, r3
 800786e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007870:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007874:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007878:	f7f8 fca6 	bl	80001c8 <__aeabi_uldivmod>
 800787c:	4602      	mov	r2, r0
 800787e:	460b      	mov	r3, r1
 8007880:	4b61      	ldr	r3, [pc, #388]	@ (8007a08 <UART_SetConfig+0x2d4>)
 8007882:	fba3 2302 	umull	r2, r3, r3, r2
 8007886:	095b      	lsrs	r3, r3, #5
 8007888:	011c      	lsls	r4, r3, #4
 800788a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800788e:	2200      	movs	r2, #0
 8007890:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007894:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007898:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800789c:	4642      	mov	r2, r8
 800789e:	464b      	mov	r3, r9
 80078a0:	1891      	adds	r1, r2, r2
 80078a2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80078a4:	415b      	adcs	r3, r3
 80078a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80078ac:	4641      	mov	r1, r8
 80078ae:	eb12 0a01 	adds.w	sl, r2, r1
 80078b2:	4649      	mov	r1, r9
 80078b4:	eb43 0b01 	adc.w	fp, r3, r1
 80078b8:	f04f 0200 	mov.w	r2, #0
 80078bc:	f04f 0300 	mov.w	r3, #0
 80078c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80078c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80078c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078cc:	4692      	mov	sl, r2
 80078ce:	469b      	mov	fp, r3
 80078d0:	4643      	mov	r3, r8
 80078d2:	eb1a 0303 	adds.w	r3, sl, r3
 80078d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80078da:	464b      	mov	r3, r9
 80078dc:	eb4b 0303 	adc.w	r3, fp, r3
 80078e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80078e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078f0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80078f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80078f8:	460b      	mov	r3, r1
 80078fa:	18db      	adds	r3, r3, r3
 80078fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80078fe:	4613      	mov	r3, r2
 8007900:	eb42 0303 	adc.w	r3, r2, r3
 8007904:	647b      	str	r3, [r7, #68]	@ 0x44
 8007906:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800790a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800790e:	f7f8 fc5b 	bl	80001c8 <__aeabi_uldivmod>
 8007912:	4602      	mov	r2, r0
 8007914:	460b      	mov	r3, r1
 8007916:	4611      	mov	r1, r2
 8007918:	4b3b      	ldr	r3, [pc, #236]	@ (8007a08 <UART_SetConfig+0x2d4>)
 800791a:	fba3 2301 	umull	r2, r3, r3, r1
 800791e:	095b      	lsrs	r3, r3, #5
 8007920:	2264      	movs	r2, #100	@ 0x64
 8007922:	fb02 f303 	mul.w	r3, r2, r3
 8007926:	1acb      	subs	r3, r1, r3
 8007928:	00db      	lsls	r3, r3, #3
 800792a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800792e:	4b36      	ldr	r3, [pc, #216]	@ (8007a08 <UART_SetConfig+0x2d4>)
 8007930:	fba3 2302 	umull	r2, r3, r3, r2
 8007934:	095b      	lsrs	r3, r3, #5
 8007936:	005b      	lsls	r3, r3, #1
 8007938:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800793c:	441c      	add	r4, r3
 800793e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007942:	2200      	movs	r2, #0
 8007944:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007948:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800794c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007950:	4642      	mov	r2, r8
 8007952:	464b      	mov	r3, r9
 8007954:	1891      	adds	r1, r2, r2
 8007956:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007958:	415b      	adcs	r3, r3
 800795a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800795c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007960:	4641      	mov	r1, r8
 8007962:	1851      	adds	r1, r2, r1
 8007964:	6339      	str	r1, [r7, #48]	@ 0x30
 8007966:	4649      	mov	r1, r9
 8007968:	414b      	adcs	r3, r1
 800796a:	637b      	str	r3, [r7, #52]	@ 0x34
 800796c:	f04f 0200 	mov.w	r2, #0
 8007970:	f04f 0300 	mov.w	r3, #0
 8007974:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007978:	4659      	mov	r1, fp
 800797a:	00cb      	lsls	r3, r1, #3
 800797c:	4651      	mov	r1, sl
 800797e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007982:	4651      	mov	r1, sl
 8007984:	00ca      	lsls	r2, r1, #3
 8007986:	4610      	mov	r0, r2
 8007988:	4619      	mov	r1, r3
 800798a:	4603      	mov	r3, r0
 800798c:	4642      	mov	r2, r8
 800798e:	189b      	adds	r3, r3, r2
 8007990:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007994:	464b      	mov	r3, r9
 8007996:	460a      	mov	r2, r1
 8007998:	eb42 0303 	adc.w	r3, r2, r3
 800799c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80079a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80079ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80079b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80079b4:	460b      	mov	r3, r1
 80079b6:	18db      	adds	r3, r3, r3
 80079b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079ba:	4613      	mov	r3, r2
 80079bc:	eb42 0303 	adc.w	r3, r2, r3
 80079c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80079c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80079ca:	f7f8 fbfd 	bl	80001c8 <__aeabi_uldivmod>
 80079ce:	4602      	mov	r2, r0
 80079d0:	460b      	mov	r3, r1
 80079d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007a08 <UART_SetConfig+0x2d4>)
 80079d4:	fba3 1302 	umull	r1, r3, r3, r2
 80079d8:	095b      	lsrs	r3, r3, #5
 80079da:	2164      	movs	r1, #100	@ 0x64
 80079dc:	fb01 f303 	mul.w	r3, r1, r3
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	00db      	lsls	r3, r3, #3
 80079e4:	3332      	adds	r3, #50	@ 0x32
 80079e6:	4a08      	ldr	r2, [pc, #32]	@ (8007a08 <UART_SetConfig+0x2d4>)
 80079e8:	fba2 2303 	umull	r2, r3, r2, r3
 80079ec:	095b      	lsrs	r3, r3, #5
 80079ee:	f003 0207 	and.w	r2, r3, #7
 80079f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4422      	add	r2, r4
 80079fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80079fc:	e106      	b.n	8007c0c <UART_SetConfig+0x4d8>
 80079fe:	bf00      	nop
 8007a00:	40011000 	.word	0x40011000
 8007a04:	40011400 	.word	0x40011400
 8007a08:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007a0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a10:	2200      	movs	r2, #0
 8007a12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007a16:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007a1a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007a1e:	4642      	mov	r2, r8
 8007a20:	464b      	mov	r3, r9
 8007a22:	1891      	adds	r1, r2, r2
 8007a24:	6239      	str	r1, [r7, #32]
 8007a26:	415b      	adcs	r3, r3
 8007a28:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007a2e:	4641      	mov	r1, r8
 8007a30:	1854      	adds	r4, r2, r1
 8007a32:	4649      	mov	r1, r9
 8007a34:	eb43 0501 	adc.w	r5, r3, r1
 8007a38:	f04f 0200 	mov.w	r2, #0
 8007a3c:	f04f 0300 	mov.w	r3, #0
 8007a40:	00eb      	lsls	r3, r5, #3
 8007a42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a46:	00e2      	lsls	r2, r4, #3
 8007a48:	4614      	mov	r4, r2
 8007a4a:	461d      	mov	r5, r3
 8007a4c:	4643      	mov	r3, r8
 8007a4e:	18e3      	adds	r3, r4, r3
 8007a50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007a54:	464b      	mov	r3, r9
 8007a56:	eb45 0303 	adc.w	r3, r5, r3
 8007a5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007a6a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007a6e:	f04f 0200 	mov.w	r2, #0
 8007a72:	f04f 0300 	mov.w	r3, #0
 8007a76:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007a7a:	4629      	mov	r1, r5
 8007a7c:	008b      	lsls	r3, r1, #2
 8007a7e:	4621      	mov	r1, r4
 8007a80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a84:	4621      	mov	r1, r4
 8007a86:	008a      	lsls	r2, r1, #2
 8007a88:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007a8c:	f7f8 fb9c 	bl	80001c8 <__aeabi_uldivmod>
 8007a90:	4602      	mov	r2, r0
 8007a92:	460b      	mov	r3, r1
 8007a94:	4b60      	ldr	r3, [pc, #384]	@ (8007c18 <UART_SetConfig+0x4e4>)
 8007a96:	fba3 2302 	umull	r2, r3, r3, r2
 8007a9a:	095b      	lsrs	r3, r3, #5
 8007a9c:	011c      	lsls	r4, r3, #4
 8007a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007aa8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007aac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007ab0:	4642      	mov	r2, r8
 8007ab2:	464b      	mov	r3, r9
 8007ab4:	1891      	adds	r1, r2, r2
 8007ab6:	61b9      	str	r1, [r7, #24]
 8007ab8:	415b      	adcs	r3, r3
 8007aba:	61fb      	str	r3, [r7, #28]
 8007abc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ac0:	4641      	mov	r1, r8
 8007ac2:	1851      	adds	r1, r2, r1
 8007ac4:	6139      	str	r1, [r7, #16]
 8007ac6:	4649      	mov	r1, r9
 8007ac8:	414b      	adcs	r3, r1
 8007aca:	617b      	str	r3, [r7, #20]
 8007acc:	f04f 0200 	mov.w	r2, #0
 8007ad0:	f04f 0300 	mov.w	r3, #0
 8007ad4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ad8:	4659      	mov	r1, fp
 8007ada:	00cb      	lsls	r3, r1, #3
 8007adc:	4651      	mov	r1, sl
 8007ade:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ae2:	4651      	mov	r1, sl
 8007ae4:	00ca      	lsls	r2, r1, #3
 8007ae6:	4610      	mov	r0, r2
 8007ae8:	4619      	mov	r1, r3
 8007aea:	4603      	mov	r3, r0
 8007aec:	4642      	mov	r2, r8
 8007aee:	189b      	adds	r3, r3, r2
 8007af0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007af4:	464b      	mov	r3, r9
 8007af6:	460a      	mov	r2, r1
 8007af8:	eb42 0303 	adc.w	r3, r2, r3
 8007afc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007b0a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007b0c:	f04f 0200 	mov.w	r2, #0
 8007b10:	f04f 0300 	mov.w	r3, #0
 8007b14:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007b18:	4649      	mov	r1, r9
 8007b1a:	008b      	lsls	r3, r1, #2
 8007b1c:	4641      	mov	r1, r8
 8007b1e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b22:	4641      	mov	r1, r8
 8007b24:	008a      	lsls	r2, r1, #2
 8007b26:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007b2a:	f7f8 fb4d 	bl	80001c8 <__aeabi_uldivmod>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	460b      	mov	r3, r1
 8007b32:	4611      	mov	r1, r2
 8007b34:	4b38      	ldr	r3, [pc, #224]	@ (8007c18 <UART_SetConfig+0x4e4>)
 8007b36:	fba3 2301 	umull	r2, r3, r3, r1
 8007b3a:	095b      	lsrs	r3, r3, #5
 8007b3c:	2264      	movs	r2, #100	@ 0x64
 8007b3e:	fb02 f303 	mul.w	r3, r2, r3
 8007b42:	1acb      	subs	r3, r1, r3
 8007b44:	011b      	lsls	r3, r3, #4
 8007b46:	3332      	adds	r3, #50	@ 0x32
 8007b48:	4a33      	ldr	r2, [pc, #204]	@ (8007c18 <UART_SetConfig+0x4e4>)
 8007b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b4e:	095b      	lsrs	r3, r3, #5
 8007b50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b54:	441c      	add	r4, r3
 8007b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	673b      	str	r3, [r7, #112]	@ 0x70
 8007b5e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007b60:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007b64:	4642      	mov	r2, r8
 8007b66:	464b      	mov	r3, r9
 8007b68:	1891      	adds	r1, r2, r2
 8007b6a:	60b9      	str	r1, [r7, #8]
 8007b6c:	415b      	adcs	r3, r3
 8007b6e:	60fb      	str	r3, [r7, #12]
 8007b70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b74:	4641      	mov	r1, r8
 8007b76:	1851      	adds	r1, r2, r1
 8007b78:	6039      	str	r1, [r7, #0]
 8007b7a:	4649      	mov	r1, r9
 8007b7c:	414b      	adcs	r3, r1
 8007b7e:	607b      	str	r3, [r7, #4]
 8007b80:	f04f 0200 	mov.w	r2, #0
 8007b84:	f04f 0300 	mov.w	r3, #0
 8007b88:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007b8c:	4659      	mov	r1, fp
 8007b8e:	00cb      	lsls	r3, r1, #3
 8007b90:	4651      	mov	r1, sl
 8007b92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b96:	4651      	mov	r1, sl
 8007b98:	00ca      	lsls	r2, r1, #3
 8007b9a:	4610      	mov	r0, r2
 8007b9c:	4619      	mov	r1, r3
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	4642      	mov	r2, r8
 8007ba2:	189b      	adds	r3, r3, r2
 8007ba4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ba6:	464b      	mov	r3, r9
 8007ba8:	460a      	mov	r2, r1
 8007baa:	eb42 0303 	adc.w	r3, r2, r3
 8007bae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	663b      	str	r3, [r7, #96]	@ 0x60
 8007bba:	667a      	str	r2, [r7, #100]	@ 0x64
 8007bbc:	f04f 0200 	mov.w	r2, #0
 8007bc0:	f04f 0300 	mov.w	r3, #0
 8007bc4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007bc8:	4649      	mov	r1, r9
 8007bca:	008b      	lsls	r3, r1, #2
 8007bcc:	4641      	mov	r1, r8
 8007bce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bd2:	4641      	mov	r1, r8
 8007bd4:	008a      	lsls	r2, r1, #2
 8007bd6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007bda:	f7f8 faf5 	bl	80001c8 <__aeabi_uldivmod>
 8007bde:	4602      	mov	r2, r0
 8007be0:	460b      	mov	r3, r1
 8007be2:	4b0d      	ldr	r3, [pc, #52]	@ (8007c18 <UART_SetConfig+0x4e4>)
 8007be4:	fba3 1302 	umull	r1, r3, r3, r2
 8007be8:	095b      	lsrs	r3, r3, #5
 8007bea:	2164      	movs	r1, #100	@ 0x64
 8007bec:	fb01 f303 	mul.w	r3, r1, r3
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	011b      	lsls	r3, r3, #4
 8007bf4:	3332      	adds	r3, #50	@ 0x32
 8007bf6:	4a08      	ldr	r2, [pc, #32]	@ (8007c18 <UART_SetConfig+0x4e4>)
 8007bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8007bfc:	095b      	lsrs	r3, r3, #5
 8007bfe:	f003 020f 	and.w	r2, r3, #15
 8007c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4422      	add	r2, r4
 8007c0a:	609a      	str	r2, [r3, #8]
}
 8007c0c:	bf00      	nop
 8007c0e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007c12:	46bd      	mov	sp, r7
 8007c14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c18:	51eb851f 	.word	0x51eb851f

08007c1c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c1c:	b084      	sub	sp, #16
 8007c1e:	b580      	push	{r7, lr}
 8007c20:	b084      	sub	sp, #16
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	6078      	str	r0, [r7, #4]
 8007c26:	f107 001c 	add.w	r0, r7, #28
 8007c2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d123      	bne.n	8007c7e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c3a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	68db      	ldr	r3, [r3, #12]
 8007c46:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007c4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c4e:	687a      	ldr	r2, [r7, #4]
 8007c50:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	68db      	ldr	r3, [r3, #12]
 8007c56:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007c5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d105      	bne.n	8007c72 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f001 fae8 	bl	8009248 <USB_CoreReset>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	73fb      	strb	r3, [r7, #15]
 8007c7c:	e01b      	b.n	8007cb6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	68db      	ldr	r3, [r3, #12]
 8007c82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f001 fadc 	bl	8009248 <USB_CoreReset>
 8007c90:	4603      	mov	r3, r0
 8007c92:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007c94:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d106      	bne.n	8007caa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	639a      	str	r2, [r3, #56]	@ 0x38
 8007ca8:	e005      	b.n	8007cb6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007cb6:	7fbb      	ldrb	r3, [r7, #30]
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d10b      	bne.n	8007cd4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	f043 0206 	orr.w	r2, r3, #6
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	689b      	ldr	r3, [r3, #8]
 8007ccc:	f043 0220 	orr.w	r2, r3, #32
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ce0:	b004      	add	sp, #16
 8007ce2:	4770      	bx	lr

08007ce4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b087      	sub	sp, #28
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	4613      	mov	r3, r2
 8007cf0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007cf2:	79fb      	ldrb	r3, [r7, #7]
 8007cf4:	2b02      	cmp	r3, #2
 8007cf6:	d165      	bne.n	8007dc4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	4a41      	ldr	r2, [pc, #260]	@ (8007e00 <USB_SetTurnaroundTime+0x11c>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d906      	bls.n	8007d0e <USB_SetTurnaroundTime+0x2a>
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	4a40      	ldr	r2, [pc, #256]	@ (8007e04 <USB_SetTurnaroundTime+0x120>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d202      	bcs.n	8007d0e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007d08:	230f      	movs	r3, #15
 8007d0a:	617b      	str	r3, [r7, #20]
 8007d0c:	e062      	b.n	8007dd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	4a3c      	ldr	r2, [pc, #240]	@ (8007e04 <USB_SetTurnaroundTime+0x120>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d306      	bcc.n	8007d24 <USB_SetTurnaroundTime+0x40>
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	4a3b      	ldr	r2, [pc, #236]	@ (8007e08 <USB_SetTurnaroundTime+0x124>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d202      	bcs.n	8007d24 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007d1e:	230e      	movs	r3, #14
 8007d20:	617b      	str	r3, [r7, #20]
 8007d22:	e057      	b.n	8007dd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	4a38      	ldr	r2, [pc, #224]	@ (8007e08 <USB_SetTurnaroundTime+0x124>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d306      	bcc.n	8007d3a <USB_SetTurnaroundTime+0x56>
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	4a37      	ldr	r2, [pc, #220]	@ (8007e0c <USB_SetTurnaroundTime+0x128>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d202      	bcs.n	8007d3a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007d34:	230d      	movs	r3, #13
 8007d36:	617b      	str	r3, [r7, #20]
 8007d38:	e04c      	b.n	8007dd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	4a33      	ldr	r2, [pc, #204]	@ (8007e0c <USB_SetTurnaroundTime+0x128>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d306      	bcc.n	8007d50 <USB_SetTurnaroundTime+0x6c>
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	4a32      	ldr	r2, [pc, #200]	@ (8007e10 <USB_SetTurnaroundTime+0x12c>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d802      	bhi.n	8007d50 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007d4a:	230c      	movs	r3, #12
 8007d4c:	617b      	str	r3, [r7, #20]
 8007d4e:	e041      	b.n	8007dd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	4a2f      	ldr	r2, [pc, #188]	@ (8007e10 <USB_SetTurnaroundTime+0x12c>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d906      	bls.n	8007d66 <USB_SetTurnaroundTime+0x82>
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	4a2e      	ldr	r2, [pc, #184]	@ (8007e14 <USB_SetTurnaroundTime+0x130>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d802      	bhi.n	8007d66 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007d60:	230b      	movs	r3, #11
 8007d62:	617b      	str	r3, [r7, #20]
 8007d64:	e036      	b.n	8007dd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	4a2a      	ldr	r2, [pc, #168]	@ (8007e14 <USB_SetTurnaroundTime+0x130>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d906      	bls.n	8007d7c <USB_SetTurnaroundTime+0x98>
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	4a29      	ldr	r2, [pc, #164]	@ (8007e18 <USB_SetTurnaroundTime+0x134>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d802      	bhi.n	8007d7c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007d76:	230a      	movs	r3, #10
 8007d78:	617b      	str	r3, [r7, #20]
 8007d7a:	e02b      	b.n	8007dd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	4a26      	ldr	r2, [pc, #152]	@ (8007e18 <USB_SetTurnaroundTime+0x134>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d906      	bls.n	8007d92 <USB_SetTurnaroundTime+0xae>
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	4a25      	ldr	r2, [pc, #148]	@ (8007e1c <USB_SetTurnaroundTime+0x138>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d202      	bcs.n	8007d92 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007d8c:	2309      	movs	r3, #9
 8007d8e:	617b      	str	r3, [r7, #20]
 8007d90:	e020      	b.n	8007dd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	4a21      	ldr	r2, [pc, #132]	@ (8007e1c <USB_SetTurnaroundTime+0x138>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d306      	bcc.n	8007da8 <USB_SetTurnaroundTime+0xc4>
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	4a20      	ldr	r2, [pc, #128]	@ (8007e20 <USB_SetTurnaroundTime+0x13c>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d802      	bhi.n	8007da8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007da2:	2308      	movs	r3, #8
 8007da4:	617b      	str	r3, [r7, #20]
 8007da6:	e015      	b.n	8007dd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	4a1d      	ldr	r2, [pc, #116]	@ (8007e20 <USB_SetTurnaroundTime+0x13c>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d906      	bls.n	8007dbe <USB_SetTurnaroundTime+0xda>
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	4a1c      	ldr	r2, [pc, #112]	@ (8007e24 <USB_SetTurnaroundTime+0x140>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d202      	bcs.n	8007dbe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007db8:	2307      	movs	r3, #7
 8007dba:	617b      	str	r3, [r7, #20]
 8007dbc:	e00a      	b.n	8007dd4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007dbe:	2306      	movs	r3, #6
 8007dc0:	617b      	str	r3, [r7, #20]
 8007dc2:	e007      	b.n	8007dd4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007dc4:	79fb      	ldrb	r3, [r7, #7]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d102      	bne.n	8007dd0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007dca:	2309      	movs	r3, #9
 8007dcc:	617b      	str	r3, [r7, #20]
 8007dce:	e001      	b.n	8007dd4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007dd0:	2309      	movs	r3, #9
 8007dd2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	68da      	ldr	r2, [r3, #12]
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	029b      	lsls	r3, r3, #10
 8007de8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007dec:	431a      	orrs	r2, r3
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007df2:	2300      	movs	r3, #0
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	371c      	adds	r7, #28
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr
 8007e00:	00d8acbf 	.word	0x00d8acbf
 8007e04:	00e4e1c0 	.word	0x00e4e1c0
 8007e08:	00f42400 	.word	0x00f42400
 8007e0c:	01067380 	.word	0x01067380
 8007e10:	011a499f 	.word	0x011a499f
 8007e14:	01312cff 	.word	0x01312cff
 8007e18:	014ca43f 	.word	0x014ca43f
 8007e1c:	016e3600 	.word	0x016e3600
 8007e20:	01a6ab1f 	.word	0x01a6ab1f
 8007e24:	01e84800 	.word	0x01e84800

08007e28 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	f043 0201 	orr.w	r2, r3, #1
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e3c:	2300      	movs	r3, #0
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	370c      	adds	r7, #12
 8007e42:	46bd      	mov	sp, r7
 8007e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e48:	4770      	bx	lr

08007e4a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e4a:	b480      	push	{r7}
 8007e4c:	b083      	sub	sp, #12
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	f023 0201 	bic.w	r2, r3, #1
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e5e:	2300      	movs	r3, #0
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	370c      	adds	r7, #12
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	460b      	mov	r3, r1
 8007e76:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007e88:	78fb      	ldrb	r3, [r7, #3]
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d115      	bne.n	8007eba <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007e9a:	200a      	movs	r0, #10
 8007e9c:	f7fa fccc 	bl	8002838 <HAL_Delay>
      ms += 10U;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	330a      	adds	r3, #10
 8007ea4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f001 f93f 	bl	800912a <USB_GetMode>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d01e      	beq.n	8007ef0 <USB_SetCurrentMode+0x84>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2bc7      	cmp	r3, #199	@ 0xc7
 8007eb6:	d9f0      	bls.n	8007e9a <USB_SetCurrentMode+0x2e>
 8007eb8:	e01a      	b.n	8007ef0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007eba:	78fb      	ldrb	r3, [r7, #3]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d115      	bne.n	8007eec <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	68db      	ldr	r3, [r3, #12]
 8007ec4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007ecc:	200a      	movs	r0, #10
 8007ece:	f7fa fcb3 	bl	8002838 <HAL_Delay>
      ms += 10U;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	330a      	adds	r3, #10
 8007ed6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f001 f926 	bl	800912a <USB_GetMode>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d005      	beq.n	8007ef0 <USB_SetCurrentMode+0x84>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2bc7      	cmp	r3, #199	@ 0xc7
 8007ee8:	d9f0      	bls.n	8007ecc <USB_SetCurrentMode+0x60>
 8007eea:	e001      	b.n	8007ef0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007eec:	2301      	movs	r3, #1
 8007eee:	e005      	b.n	8007efc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2bc8      	cmp	r3, #200	@ 0xc8
 8007ef4:	d101      	bne.n	8007efa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e000      	b.n	8007efc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007efa:	2300      	movs	r3, #0
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3710      	adds	r7, #16
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007f04:	b084      	sub	sp, #16
 8007f06:	b580      	push	{r7, lr}
 8007f08:	b086      	sub	sp, #24
 8007f0a:	af00      	add	r7, sp, #0
 8007f0c:	6078      	str	r0, [r7, #4]
 8007f0e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007f12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007f16:	2300      	movs	r3, #0
 8007f18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007f1e:	2300      	movs	r3, #0
 8007f20:	613b      	str	r3, [r7, #16]
 8007f22:	e009      	b.n	8007f38 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007f24:	687a      	ldr	r2, [r7, #4]
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	3340      	adds	r3, #64	@ 0x40
 8007f2a:	009b      	lsls	r3, r3, #2
 8007f2c:	4413      	add	r3, r2
 8007f2e:	2200      	movs	r2, #0
 8007f30:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	3301      	adds	r3, #1
 8007f36:	613b      	str	r3, [r7, #16]
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	2b0e      	cmp	r3, #14
 8007f3c:	d9f2      	bls.n	8007f24 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007f3e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d11c      	bne.n	8007f80 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	68fa      	ldr	r2, [r7, #12]
 8007f50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f54:	f043 0302 	orr.w	r3, r3, #2
 8007f58:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f5e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f76:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f7e:	e00b      	b.n	8007f98 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f84:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f90:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007fa4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d10d      	bne.n	8007fc8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007fac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d104      	bne.n	8007fbe <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007fb4:	2100      	movs	r1, #0
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f968 	bl	800828c <USB_SetDevSpeed>
 8007fbc:	e008      	b.n	8007fd0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007fbe:	2101      	movs	r1, #1
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 f963 	bl	800828c <USB_SetDevSpeed>
 8007fc6:	e003      	b.n	8007fd0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007fc8:	2103      	movs	r1, #3
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f000 f95e 	bl	800828c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fd0:	2110      	movs	r1, #16
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 f8fa 	bl	80081cc <USB_FlushTxFifo>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d001      	beq.n	8007fe2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f000 f924 	bl	8008230 <USB_FlushRxFifo>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d001      	beq.n	8007ff2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008004:	461a      	mov	r2, r3
 8008006:	2300      	movs	r3, #0
 8008008:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008010:	461a      	mov	r2, r3
 8008012:	2300      	movs	r3, #0
 8008014:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008016:	2300      	movs	r3, #0
 8008018:	613b      	str	r3, [r7, #16]
 800801a:	e043      	b.n	80080a4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	015a      	lsls	r2, r3, #5
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	4413      	add	r3, r2
 8008024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800802e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008032:	d118      	bne.n	8008066 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d10a      	bne.n	8008050 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	015a      	lsls	r2, r3, #5
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	4413      	add	r3, r2
 8008042:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008046:	461a      	mov	r2, r3
 8008048:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800804c:	6013      	str	r3, [r2, #0]
 800804e:	e013      	b.n	8008078 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	015a      	lsls	r2, r3, #5
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	4413      	add	r3, r2
 8008058:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800805c:	461a      	mov	r2, r3
 800805e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008062:	6013      	str	r3, [r2, #0]
 8008064:	e008      	b.n	8008078 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	015a      	lsls	r2, r3, #5
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	4413      	add	r3, r2
 800806e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008072:	461a      	mov	r2, r3
 8008074:	2300      	movs	r3, #0
 8008076:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	015a      	lsls	r2, r3, #5
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	4413      	add	r3, r2
 8008080:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008084:	461a      	mov	r2, r3
 8008086:	2300      	movs	r3, #0
 8008088:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	015a      	lsls	r2, r3, #5
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	4413      	add	r3, r2
 8008092:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008096:	461a      	mov	r2, r3
 8008098:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800809c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	3301      	adds	r3, #1
 80080a2:	613b      	str	r3, [r7, #16]
 80080a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80080a8:	461a      	mov	r2, r3
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d3b5      	bcc.n	800801c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080b0:	2300      	movs	r3, #0
 80080b2:	613b      	str	r3, [r7, #16]
 80080b4:	e043      	b.n	800813e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	015a      	lsls	r2, r3, #5
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	4413      	add	r3, r2
 80080be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080cc:	d118      	bne.n	8008100 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d10a      	bne.n	80080ea <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	015a      	lsls	r2, r3, #5
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	4413      	add	r3, r2
 80080dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080e0:	461a      	mov	r2, r3
 80080e2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80080e6:	6013      	str	r3, [r2, #0]
 80080e8:	e013      	b.n	8008112 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	015a      	lsls	r2, r3, #5
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	4413      	add	r3, r2
 80080f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080f6:	461a      	mov	r2, r3
 80080f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80080fc:	6013      	str	r3, [r2, #0]
 80080fe:	e008      	b.n	8008112 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	015a      	lsls	r2, r3, #5
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	4413      	add	r3, r2
 8008108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800810c:	461a      	mov	r2, r3
 800810e:	2300      	movs	r3, #0
 8008110:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008112:	693b      	ldr	r3, [r7, #16]
 8008114:	015a      	lsls	r2, r3, #5
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	4413      	add	r3, r2
 800811a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800811e:	461a      	mov	r2, r3
 8008120:	2300      	movs	r3, #0
 8008122:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	015a      	lsls	r2, r3, #5
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	4413      	add	r3, r2
 800812c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008130:	461a      	mov	r2, r3
 8008132:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008136:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	3301      	adds	r3, #1
 800813c:	613b      	str	r3, [r7, #16]
 800813e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008142:	461a      	mov	r2, r3
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	4293      	cmp	r3, r2
 8008148:	d3b5      	bcc.n	80080b6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008158:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800815c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2200      	movs	r2, #0
 8008162:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800816a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800816c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008170:	2b00      	cmp	r3, #0
 8008172:	d105      	bne.n	8008180 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	699b      	ldr	r3, [r3, #24]
 8008178:	f043 0210 	orr.w	r2, r3, #16
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	699a      	ldr	r2, [r3, #24]
 8008184:	4b10      	ldr	r3, [pc, #64]	@ (80081c8 <USB_DevInit+0x2c4>)
 8008186:	4313      	orrs	r3, r2
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800818c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008190:	2b00      	cmp	r3, #0
 8008192:	d005      	beq.n	80081a0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	699b      	ldr	r3, [r3, #24]
 8008198:	f043 0208 	orr.w	r2, r3, #8
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80081a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d107      	bne.n	80081b8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	699b      	ldr	r3, [r3, #24]
 80081ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80081b0:	f043 0304 	orr.w	r3, r3, #4
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80081b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3718      	adds	r7, #24
 80081be:	46bd      	mov	sp, r7
 80081c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081c4:	b004      	add	sp, #16
 80081c6:	4770      	bx	lr
 80081c8:	803c3800 	.word	0x803c3800

080081cc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b085      	sub	sp, #20
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80081d6:	2300      	movs	r3, #0
 80081d8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	3301      	adds	r3, #1
 80081de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081e6:	d901      	bls.n	80081ec <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80081e8:	2303      	movs	r3, #3
 80081ea:	e01b      	b.n	8008224 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	daf2      	bge.n	80081da <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80081f4:	2300      	movs	r3, #0
 80081f6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	019b      	lsls	r3, r3, #6
 80081fc:	f043 0220 	orr.w	r2, r3, #32
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	3301      	adds	r3, #1
 8008208:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008210:	d901      	bls.n	8008216 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008212:	2303      	movs	r3, #3
 8008214:	e006      	b.n	8008224 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	f003 0320 	and.w	r3, r3, #32
 800821e:	2b20      	cmp	r3, #32
 8008220:	d0f0      	beq.n	8008204 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008222:	2300      	movs	r3, #0
}
 8008224:	4618      	mov	r0, r3
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008238:	2300      	movs	r3, #0
 800823a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	3301      	adds	r3, #1
 8008240:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008248:	d901      	bls.n	800824e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800824a:	2303      	movs	r3, #3
 800824c:	e018      	b.n	8008280 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	2b00      	cmp	r3, #0
 8008254:	daf2      	bge.n	800823c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008256:	2300      	movs	r3, #0
 8008258:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2210      	movs	r2, #16
 800825e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	3301      	adds	r3, #1
 8008264:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800826c:	d901      	bls.n	8008272 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800826e:	2303      	movs	r3, #3
 8008270:	e006      	b.n	8008280 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	f003 0310 	and.w	r3, r3, #16
 800827a:	2b10      	cmp	r3, #16
 800827c:	d0f0      	beq.n	8008260 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800827e:	2300      	movs	r3, #0
}
 8008280:	4618      	mov	r0, r3
 8008282:	3714      	adds	r7, #20
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	460b      	mov	r3, r1
 8008296:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	78fb      	ldrb	r3, [r7, #3]
 80082a6:	68f9      	ldr	r1, [r7, #12]
 80082a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80082ac:	4313      	orrs	r3, r2
 80082ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80082b0:	2300      	movs	r3, #0
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3714      	adds	r7, #20
 80082b6:	46bd      	mov	sp, r7
 80082b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082bc:	4770      	bx	lr

080082be <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80082be:	b480      	push	{r7}
 80082c0:	b087      	sub	sp, #28
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	f003 0306 	and.w	r3, r3, #6
 80082d6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d102      	bne.n	80082e4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80082de:	2300      	movs	r3, #0
 80082e0:	75fb      	strb	r3, [r7, #23]
 80082e2:	e00a      	b.n	80082fa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	d002      	beq.n	80082f0 <USB_GetDevSpeed+0x32>
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2b06      	cmp	r3, #6
 80082ee:	d102      	bne.n	80082f6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80082f0:	2302      	movs	r3, #2
 80082f2:	75fb      	strb	r3, [r7, #23]
 80082f4:	e001      	b.n	80082fa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80082f6:	230f      	movs	r3, #15
 80082f8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80082fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	371c      	adds	r7, #28
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr

08008308 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008308:	b480      	push	{r7}
 800830a:	b085      	sub	sp, #20
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
 8008310:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	781b      	ldrb	r3, [r3, #0]
 800831a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	785b      	ldrb	r3, [r3, #1]
 8008320:	2b01      	cmp	r3, #1
 8008322:	d13a      	bne.n	800839a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800832a:	69da      	ldr	r2, [r3, #28]
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	781b      	ldrb	r3, [r3, #0]
 8008330:	f003 030f 	and.w	r3, r3, #15
 8008334:	2101      	movs	r1, #1
 8008336:	fa01 f303 	lsl.w	r3, r1, r3
 800833a:	b29b      	uxth	r3, r3
 800833c:	68f9      	ldr	r1, [r7, #12]
 800833e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008342:	4313      	orrs	r3, r2
 8008344:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	015a      	lsls	r2, r3, #5
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	4413      	add	r3, r2
 800834e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008358:	2b00      	cmp	r3, #0
 800835a:	d155      	bne.n	8008408 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	015a      	lsls	r2, r3, #5
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	4413      	add	r3, r2
 8008364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	689b      	ldr	r3, [r3, #8]
 800836e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	791b      	ldrb	r3, [r3, #4]
 8008376:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008378:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	059b      	lsls	r3, r3, #22
 800837e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008380:	4313      	orrs	r3, r2
 8008382:	68ba      	ldr	r2, [r7, #8]
 8008384:	0151      	lsls	r1, r2, #5
 8008386:	68fa      	ldr	r2, [r7, #12]
 8008388:	440a      	add	r2, r1
 800838a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800838e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008392:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008396:	6013      	str	r3, [r2, #0]
 8008398:	e036      	b.n	8008408 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083a0:	69da      	ldr	r2, [r3, #28]
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	781b      	ldrb	r3, [r3, #0]
 80083a6:	f003 030f 	and.w	r3, r3, #15
 80083aa:	2101      	movs	r1, #1
 80083ac:	fa01 f303 	lsl.w	r3, r1, r3
 80083b0:	041b      	lsls	r3, r3, #16
 80083b2:	68f9      	ldr	r1, [r7, #12]
 80083b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083b8:	4313      	orrs	r3, r2
 80083ba:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	015a      	lsls	r2, r3, #5
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	4413      	add	r3, r2
 80083c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d11a      	bne.n	8008408 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	015a      	lsls	r2, r3, #5
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	4413      	add	r3, r2
 80083da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	791b      	ldrb	r3, [r3, #4]
 80083ec:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80083ee:	430b      	orrs	r3, r1
 80083f0:	4313      	orrs	r3, r2
 80083f2:	68ba      	ldr	r2, [r7, #8]
 80083f4:	0151      	lsls	r1, r2, #5
 80083f6:	68fa      	ldr	r2, [r7, #12]
 80083f8:	440a      	add	r2, r1
 80083fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008402:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008406:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	3714      	adds	r7, #20
 800840e:	46bd      	mov	sp, r7
 8008410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008414:	4770      	bx	lr
	...

08008418 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008418:	b480      	push	{r7}
 800841a:	b085      	sub	sp, #20
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	785b      	ldrb	r3, [r3, #1]
 8008430:	2b01      	cmp	r3, #1
 8008432:	d161      	bne.n	80084f8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	015a      	lsls	r2, r3, #5
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	4413      	add	r3, r2
 800843c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008446:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800844a:	d11f      	bne.n	800848c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	015a      	lsls	r2, r3, #5
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	4413      	add	r3, r2
 8008454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	68ba      	ldr	r2, [r7, #8]
 800845c:	0151      	lsls	r1, r2, #5
 800845e:	68fa      	ldr	r2, [r7, #12]
 8008460:	440a      	add	r2, r1
 8008462:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008466:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800846a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	015a      	lsls	r2, r3, #5
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	4413      	add	r3, r2
 8008474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	68ba      	ldr	r2, [r7, #8]
 800847c:	0151      	lsls	r1, r2, #5
 800847e:	68fa      	ldr	r2, [r7, #12]
 8008480:	440a      	add	r2, r1
 8008482:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008486:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800848a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008492:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	781b      	ldrb	r3, [r3, #0]
 8008498:	f003 030f 	and.w	r3, r3, #15
 800849c:	2101      	movs	r1, #1
 800849e:	fa01 f303 	lsl.w	r3, r1, r3
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	43db      	mvns	r3, r3
 80084a6:	68f9      	ldr	r1, [r7, #12]
 80084a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80084ac:	4013      	ands	r3, r2
 80084ae:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084b6:	69da      	ldr	r2, [r3, #28]
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	f003 030f 	and.w	r3, r3, #15
 80084c0:	2101      	movs	r1, #1
 80084c2:	fa01 f303 	lsl.w	r3, r1, r3
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	43db      	mvns	r3, r3
 80084ca:	68f9      	ldr	r1, [r7, #12]
 80084cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80084d0:	4013      	ands	r3, r2
 80084d2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	015a      	lsls	r2, r3, #5
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	4413      	add	r3, r2
 80084dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084e0:	681a      	ldr	r2, [r3, #0]
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	0159      	lsls	r1, r3, #5
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	440b      	add	r3, r1
 80084ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084ee:	4619      	mov	r1, r3
 80084f0:	4b35      	ldr	r3, [pc, #212]	@ (80085c8 <USB_DeactivateEndpoint+0x1b0>)
 80084f2:	4013      	ands	r3, r2
 80084f4:	600b      	str	r3, [r1, #0]
 80084f6:	e060      	b.n	80085ba <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	015a      	lsls	r2, r3, #5
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	4413      	add	r3, r2
 8008500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800850a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800850e:	d11f      	bne.n	8008550 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	015a      	lsls	r2, r3, #5
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	4413      	add	r3, r2
 8008518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	68ba      	ldr	r2, [r7, #8]
 8008520:	0151      	lsls	r1, r2, #5
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	440a      	add	r2, r1
 8008526:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800852a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800852e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	015a      	lsls	r2, r3, #5
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	4413      	add	r3, r2
 8008538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	68ba      	ldr	r2, [r7, #8]
 8008540:	0151      	lsls	r1, r2, #5
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	440a      	add	r2, r1
 8008546:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800854a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800854e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008556:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	f003 030f 	and.w	r3, r3, #15
 8008560:	2101      	movs	r1, #1
 8008562:	fa01 f303 	lsl.w	r3, r1, r3
 8008566:	041b      	lsls	r3, r3, #16
 8008568:	43db      	mvns	r3, r3
 800856a:	68f9      	ldr	r1, [r7, #12]
 800856c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008570:	4013      	ands	r3, r2
 8008572:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800857a:	69da      	ldr	r2, [r3, #28]
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	781b      	ldrb	r3, [r3, #0]
 8008580:	f003 030f 	and.w	r3, r3, #15
 8008584:	2101      	movs	r1, #1
 8008586:	fa01 f303 	lsl.w	r3, r1, r3
 800858a:	041b      	lsls	r3, r3, #16
 800858c:	43db      	mvns	r3, r3
 800858e:	68f9      	ldr	r1, [r7, #12]
 8008590:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008594:	4013      	ands	r3, r2
 8008596:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	015a      	lsls	r2, r3, #5
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	4413      	add	r3, r2
 80085a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085a4:	681a      	ldr	r2, [r3, #0]
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	0159      	lsls	r1, r3, #5
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	440b      	add	r3, r1
 80085ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085b2:	4619      	mov	r1, r3
 80085b4:	4b05      	ldr	r3, [pc, #20]	@ (80085cc <USB_DeactivateEndpoint+0x1b4>)
 80085b6:	4013      	ands	r3, r2
 80085b8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80085ba:	2300      	movs	r3, #0
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3714      	adds	r7, #20
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr
 80085c8:	ec337800 	.word	0xec337800
 80085cc:	eff37800 	.word	0xeff37800

080085d0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b08a      	sub	sp, #40	@ 0x28
 80085d4:	af02      	add	r7, sp, #8
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	4613      	mov	r3, r2
 80085dc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	785b      	ldrb	r3, [r3, #1]
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	f040 817f 	bne.w	80088f0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d132      	bne.n	8008660 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80085fa:	69bb      	ldr	r3, [r7, #24]
 80085fc:	015a      	lsls	r2, r3, #5
 80085fe:	69fb      	ldr	r3, [r7, #28]
 8008600:	4413      	add	r3, r2
 8008602:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008606:	691b      	ldr	r3, [r3, #16]
 8008608:	69ba      	ldr	r2, [r7, #24]
 800860a:	0151      	lsls	r1, r2, #5
 800860c:	69fa      	ldr	r2, [r7, #28]
 800860e:	440a      	add	r2, r1
 8008610:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008614:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008618:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800861c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800861e:	69bb      	ldr	r3, [r7, #24]
 8008620:	015a      	lsls	r2, r3, #5
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	4413      	add	r3, r2
 8008626:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800862a:	691b      	ldr	r3, [r3, #16]
 800862c:	69ba      	ldr	r2, [r7, #24]
 800862e:	0151      	lsls	r1, r2, #5
 8008630:	69fa      	ldr	r2, [r7, #28]
 8008632:	440a      	add	r2, r1
 8008634:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008638:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800863c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800863e:	69bb      	ldr	r3, [r7, #24]
 8008640:	015a      	lsls	r2, r3, #5
 8008642:	69fb      	ldr	r3, [r7, #28]
 8008644:	4413      	add	r3, r2
 8008646:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800864a:	691b      	ldr	r3, [r3, #16]
 800864c:	69ba      	ldr	r2, [r7, #24]
 800864e:	0151      	lsls	r1, r2, #5
 8008650:	69fa      	ldr	r2, [r7, #28]
 8008652:	440a      	add	r2, r1
 8008654:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008658:	0cdb      	lsrs	r3, r3, #19
 800865a:	04db      	lsls	r3, r3, #19
 800865c:	6113      	str	r3, [r2, #16]
 800865e:	e097      	b.n	8008790 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008660:	69bb      	ldr	r3, [r7, #24]
 8008662:	015a      	lsls	r2, r3, #5
 8008664:	69fb      	ldr	r3, [r7, #28]
 8008666:	4413      	add	r3, r2
 8008668:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800866c:	691b      	ldr	r3, [r3, #16]
 800866e:	69ba      	ldr	r2, [r7, #24]
 8008670:	0151      	lsls	r1, r2, #5
 8008672:	69fa      	ldr	r2, [r7, #28]
 8008674:	440a      	add	r2, r1
 8008676:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800867a:	0cdb      	lsrs	r3, r3, #19
 800867c:	04db      	lsls	r3, r3, #19
 800867e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008680:	69bb      	ldr	r3, [r7, #24]
 8008682:	015a      	lsls	r2, r3, #5
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	4413      	add	r3, r2
 8008688:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800868c:	691b      	ldr	r3, [r3, #16]
 800868e:	69ba      	ldr	r2, [r7, #24]
 8008690:	0151      	lsls	r1, r2, #5
 8008692:	69fa      	ldr	r2, [r7, #28]
 8008694:	440a      	add	r2, r1
 8008696:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800869a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800869e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80086a2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d11a      	bne.n	80086e0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	691a      	ldr	r2, [r3, #16]
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	429a      	cmp	r2, r3
 80086b4:	d903      	bls.n	80086be <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	689a      	ldr	r2, [r3, #8]
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80086be:	69bb      	ldr	r3, [r7, #24]
 80086c0:	015a      	lsls	r2, r3, #5
 80086c2:	69fb      	ldr	r3, [r7, #28]
 80086c4:	4413      	add	r3, r2
 80086c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086ca:	691b      	ldr	r3, [r3, #16]
 80086cc:	69ba      	ldr	r2, [r7, #24]
 80086ce:	0151      	lsls	r1, r2, #5
 80086d0:	69fa      	ldr	r2, [r7, #28]
 80086d2:	440a      	add	r2, r1
 80086d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80086dc:	6113      	str	r3, [r2, #16]
 80086de:	e044      	b.n	800876a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	691a      	ldr	r2, [r3, #16]
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	4413      	add	r3, r2
 80086ea:	1e5a      	subs	r2, r3, #1
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80086f4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80086f6:	69bb      	ldr	r3, [r7, #24]
 80086f8:	015a      	lsls	r2, r3, #5
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	4413      	add	r3, r2
 80086fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008702:	691a      	ldr	r2, [r3, #16]
 8008704:	8afb      	ldrh	r3, [r7, #22]
 8008706:	04d9      	lsls	r1, r3, #19
 8008708:	4ba4      	ldr	r3, [pc, #656]	@ (800899c <USB_EPStartXfer+0x3cc>)
 800870a:	400b      	ands	r3, r1
 800870c:	69b9      	ldr	r1, [r7, #24]
 800870e:	0148      	lsls	r0, r1, #5
 8008710:	69f9      	ldr	r1, [r7, #28]
 8008712:	4401      	add	r1, r0
 8008714:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008718:	4313      	orrs	r3, r2
 800871a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	791b      	ldrb	r3, [r3, #4]
 8008720:	2b01      	cmp	r3, #1
 8008722:	d122      	bne.n	800876a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008724:	69bb      	ldr	r3, [r7, #24]
 8008726:	015a      	lsls	r2, r3, #5
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	4413      	add	r3, r2
 800872c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008730:	691b      	ldr	r3, [r3, #16]
 8008732:	69ba      	ldr	r2, [r7, #24]
 8008734:	0151      	lsls	r1, r2, #5
 8008736:	69fa      	ldr	r2, [r7, #28]
 8008738:	440a      	add	r2, r1
 800873a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800873e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008742:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008744:	69bb      	ldr	r3, [r7, #24]
 8008746:	015a      	lsls	r2, r3, #5
 8008748:	69fb      	ldr	r3, [r7, #28]
 800874a:	4413      	add	r3, r2
 800874c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008750:	691a      	ldr	r2, [r3, #16]
 8008752:	8afb      	ldrh	r3, [r7, #22]
 8008754:	075b      	lsls	r3, r3, #29
 8008756:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800875a:	69b9      	ldr	r1, [r7, #24]
 800875c:	0148      	lsls	r0, r1, #5
 800875e:	69f9      	ldr	r1, [r7, #28]
 8008760:	4401      	add	r1, r0
 8008762:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008766:	4313      	orrs	r3, r2
 8008768:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800876a:	69bb      	ldr	r3, [r7, #24]
 800876c:	015a      	lsls	r2, r3, #5
 800876e:	69fb      	ldr	r3, [r7, #28]
 8008770:	4413      	add	r3, r2
 8008772:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008776:	691a      	ldr	r2, [r3, #16]
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	691b      	ldr	r3, [r3, #16]
 800877c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008780:	69b9      	ldr	r1, [r7, #24]
 8008782:	0148      	lsls	r0, r1, #5
 8008784:	69f9      	ldr	r1, [r7, #28]
 8008786:	4401      	add	r1, r0
 8008788:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800878c:	4313      	orrs	r3, r2
 800878e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008790:	79fb      	ldrb	r3, [r7, #7]
 8008792:	2b01      	cmp	r3, #1
 8008794:	d14b      	bne.n	800882e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	69db      	ldr	r3, [r3, #28]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d009      	beq.n	80087b2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800879e:	69bb      	ldr	r3, [r7, #24]
 80087a0:	015a      	lsls	r2, r3, #5
 80087a2:	69fb      	ldr	r3, [r7, #28]
 80087a4:	4413      	add	r3, r2
 80087a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087aa:	461a      	mov	r2, r3
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	69db      	ldr	r3, [r3, #28]
 80087b0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	791b      	ldrb	r3, [r3, #4]
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d128      	bne.n	800880c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80087ba:	69fb      	ldr	r3, [r7, #28]
 80087bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d110      	bne.n	80087ec <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80087ca:	69bb      	ldr	r3, [r7, #24]
 80087cc:	015a      	lsls	r2, r3, #5
 80087ce:	69fb      	ldr	r3, [r7, #28]
 80087d0:	4413      	add	r3, r2
 80087d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	69ba      	ldr	r2, [r7, #24]
 80087da:	0151      	lsls	r1, r2, #5
 80087dc:	69fa      	ldr	r2, [r7, #28]
 80087de:	440a      	add	r2, r1
 80087e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80087e8:	6013      	str	r3, [r2, #0]
 80087ea:	e00f      	b.n	800880c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80087ec:	69bb      	ldr	r3, [r7, #24]
 80087ee:	015a      	lsls	r2, r3, #5
 80087f0:	69fb      	ldr	r3, [r7, #28]
 80087f2:	4413      	add	r3, r2
 80087f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	69ba      	ldr	r2, [r7, #24]
 80087fc:	0151      	lsls	r1, r2, #5
 80087fe:	69fa      	ldr	r2, [r7, #28]
 8008800:	440a      	add	r2, r1
 8008802:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008806:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800880a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800880c:	69bb      	ldr	r3, [r7, #24]
 800880e:	015a      	lsls	r2, r3, #5
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	4413      	add	r3, r2
 8008814:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	69ba      	ldr	r2, [r7, #24]
 800881c:	0151      	lsls	r1, r2, #5
 800881e:	69fa      	ldr	r2, [r7, #28]
 8008820:	440a      	add	r2, r1
 8008822:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008826:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800882a:	6013      	str	r3, [r2, #0]
 800882c:	e166      	b.n	8008afc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800882e:	69bb      	ldr	r3, [r7, #24]
 8008830:	015a      	lsls	r2, r3, #5
 8008832:	69fb      	ldr	r3, [r7, #28]
 8008834:	4413      	add	r3, r2
 8008836:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	69ba      	ldr	r2, [r7, #24]
 800883e:	0151      	lsls	r1, r2, #5
 8008840:	69fa      	ldr	r2, [r7, #28]
 8008842:	440a      	add	r2, r1
 8008844:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008848:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800884c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	791b      	ldrb	r3, [r3, #4]
 8008852:	2b01      	cmp	r3, #1
 8008854:	d015      	beq.n	8008882 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	691b      	ldr	r3, [r3, #16]
 800885a:	2b00      	cmp	r3, #0
 800885c:	f000 814e 	beq.w	8008afc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008866:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	781b      	ldrb	r3, [r3, #0]
 800886c:	f003 030f 	and.w	r3, r3, #15
 8008870:	2101      	movs	r1, #1
 8008872:	fa01 f303 	lsl.w	r3, r1, r3
 8008876:	69f9      	ldr	r1, [r7, #28]
 8008878:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800887c:	4313      	orrs	r3, r2
 800887e:	634b      	str	r3, [r1, #52]	@ 0x34
 8008880:	e13c      	b.n	8008afc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008882:	69fb      	ldr	r3, [r7, #28]
 8008884:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800888e:	2b00      	cmp	r3, #0
 8008890:	d110      	bne.n	80088b4 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	015a      	lsls	r2, r3, #5
 8008896:	69fb      	ldr	r3, [r7, #28]
 8008898:	4413      	add	r3, r2
 800889a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	69ba      	ldr	r2, [r7, #24]
 80088a2:	0151      	lsls	r1, r2, #5
 80088a4:	69fa      	ldr	r2, [r7, #28]
 80088a6:	440a      	add	r2, r1
 80088a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088ac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80088b0:	6013      	str	r3, [r2, #0]
 80088b2:	e00f      	b.n	80088d4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	015a      	lsls	r2, r3, #5
 80088b8:	69fb      	ldr	r3, [r7, #28]
 80088ba:	4413      	add	r3, r2
 80088bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	69ba      	ldr	r2, [r7, #24]
 80088c4:	0151      	lsls	r1, r2, #5
 80088c6:	69fa      	ldr	r2, [r7, #28]
 80088c8:	440a      	add	r2, r1
 80088ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088d2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	68d9      	ldr	r1, [r3, #12]
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	781a      	ldrb	r2, [r3, #0]
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	691b      	ldr	r3, [r3, #16]
 80088e0:	b298      	uxth	r0, r3
 80088e2:	79fb      	ldrb	r3, [r7, #7]
 80088e4:	9300      	str	r3, [sp, #0]
 80088e6:	4603      	mov	r3, r0
 80088e8:	68f8      	ldr	r0, [r7, #12]
 80088ea:	f000 f9b9 	bl	8008c60 <USB_WritePacket>
 80088ee:	e105      	b.n	8008afc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	015a      	lsls	r2, r3, #5
 80088f4:	69fb      	ldr	r3, [r7, #28]
 80088f6:	4413      	add	r3, r2
 80088f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088fc:	691b      	ldr	r3, [r3, #16]
 80088fe:	69ba      	ldr	r2, [r7, #24]
 8008900:	0151      	lsls	r1, r2, #5
 8008902:	69fa      	ldr	r2, [r7, #28]
 8008904:	440a      	add	r2, r1
 8008906:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800890a:	0cdb      	lsrs	r3, r3, #19
 800890c:	04db      	lsls	r3, r3, #19
 800890e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008910:	69bb      	ldr	r3, [r7, #24]
 8008912:	015a      	lsls	r2, r3, #5
 8008914:	69fb      	ldr	r3, [r7, #28]
 8008916:	4413      	add	r3, r2
 8008918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800891c:	691b      	ldr	r3, [r3, #16]
 800891e:	69ba      	ldr	r2, [r7, #24]
 8008920:	0151      	lsls	r1, r2, #5
 8008922:	69fa      	ldr	r2, [r7, #28]
 8008924:	440a      	add	r2, r1
 8008926:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800892a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800892e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008932:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008934:	69bb      	ldr	r3, [r7, #24]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d132      	bne.n	80089a0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	691b      	ldr	r3, [r3, #16]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d003      	beq.n	800894a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	689a      	ldr	r2, [r3, #8]
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	689a      	ldr	r2, [r3, #8]
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008952:	69bb      	ldr	r3, [r7, #24]
 8008954:	015a      	lsls	r2, r3, #5
 8008956:	69fb      	ldr	r3, [r7, #28]
 8008958:	4413      	add	r3, r2
 800895a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800895e:	691a      	ldr	r2, [r3, #16]
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	6a1b      	ldr	r3, [r3, #32]
 8008964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008968:	69b9      	ldr	r1, [r7, #24]
 800896a:	0148      	lsls	r0, r1, #5
 800896c:	69f9      	ldr	r1, [r7, #28]
 800896e:	4401      	add	r1, r0
 8008970:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008974:	4313      	orrs	r3, r2
 8008976:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008978:	69bb      	ldr	r3, [r7, #24]
 800897a:	015a      	lsls	r2, r3, #5
 800897c:	69fb      	ldr	r3, [r7, #28]
 800897e:	4413      	add	r3, r2
 8008980:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008984:	691b      	ldr	r3, [r3, #16]
 8008986:	69ba      	ldr	r2, [r7, #24]
 8008988:	0151      	lsls	r1, r2, #5
 800898a:	69fa      	ldr	r2, [r7, #28]
 800898c:	440a      	add	r2, r1
 800898e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008992:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008996:	6113      	str	r3, [r2, #16]
 8008998:	e062      	b.n	8008a60 <USB_EPStartXfer+0x490>
 800899a:	bf00      	nop
 800899c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	691b      	ldr	r3, [r3, #16]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d123      	bne.n	80089f0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80089a8:	69bb      	ldr	r3, [r7, #24]
 80089aa:	015a      	lsls	r2, r3, #5
 80089ac:	69fb      	ldr	r3, [r7, #28]
 80089ae:	4413      	add	r3, r2
 80089b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089b4:	691a      	ldr	r2, [r3, #16]
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	689b      	ldr	r3, [r3, #8]
 80089ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089be:	69b9      	ldr	r1, [r7, #24]
 80089c0:	0148      	lsls	r0, r1, #5
 80089c2:	69f9      	ldr	r1, [r7, #28]
 80089c4:	4401      	add	r1, r0
 80089c6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80089ca:	4313      	orrs	r3, r2
 80089cc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	015a      	lsls	r2, r3, #5
 80089d2:	69fb      	ldr	r3, [r7, #28]
 80089d4:	4413      	add	r3, r2
 80089d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089da:	691b      	ldr	r3, [r3, #16]
 80089dc:	69ba      	ldr	r2, [r7, #24]
 80089de:	0151      	lsls	r1, r2, #5
 80089e0:	69fa      	ldr	r2, [r7, #28]
 80089e2:	440a      	add	r2, r1
 80089e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089e8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80089ec:	6113      	str	r3, [r2, #16]
 80089ee:	e037      	b.n	8008a60 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	691a      	ldr	r2, [r3, #16]
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	689b      	ldr	r3, [r3, #8]
 80089f8:	4413      	add	r3, r2
 80089fa:	1e5a      	subs	r2, r3, #1
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	689b      	ldr	r3, [r3, #8]
 8008a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a04:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	8afa      	ldrh	r2, [r7, #22]
 8008a0c:	fb03 f202 	mul.w	r2, r3, r2
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008a14:	69bb      	ldr	r3, [r7, #24]
 8008a16:	015a      	lsls	r2, r3, #5
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	4413      	add	r3, r2
 8008a1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a20:	691a      	ldr	r2, [r3, #16]
 8008a22:	8afb      	ldrh	r3, [r7, #22]
 8008a24:	04d9      	lsls	r1, r3, #19
 8008a26:	4b38      	ldr	r3, [pc, #224]	@ (8008b08 <USB_EPStartXfer+0x538>)
 8008a28:	400b      	ands	r3, r1
 8008a2a:	69b9      	ldr	r1, [r7, #24]
 8008a2c:	0148      	lsls	r0, r1, #5
 8008a2e:	69f9      	ldr	r1, [r7, #28]
 8008a30:	4401      	add	r1, r0
 8008a32:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008a36:	4313      	orrs	r3, r2
 8008a38:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008a3a:	69bb      	ldr	r3, [r7, #24]
 8008a3c:	015a      	lsls	r2, r3, #5
 8008a3e:	69fb      	ldr	r3, [r7, #28]
 8008a40:	4413      	add	r3, r2
 8008a42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a46:	691a      	ldr	r2, [r3, #16]
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	6a1b      	ldr	r3, [r3, #32]
 8008a4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a50:	69b9      	ldr	r1, [r7, #24]
 8008a52:	0148      	lsls	r0, r1, #5
 8008a54:	69f9      	ldr	r1, [r7, #28]
 8008a56:	4401      	add	r1, r0
 8008a58:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008a5c:	4313      	orrs	r3, r2
 8008a5e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008a60:	79fb      	ldrb	r3, [r7, #7]
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d10d      	bne.n	8008a82 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	68db      	ldr	r3, [r3, #12]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d009      	beq.n	8008a82 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	68d9      	ldr	r1, [r3, #12]
 8008a72:	69bb      	ldr	r3, [r7, #24]
 8008a74:	015a      	lsls	r2, r3, #5
 8008a76:	69fb      	ldr	r3, [r7, #28]
 8008a78:	4413      	add	r3, r2
 8008a7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a7e:	460a      	mov	r2, r1
 8008a80:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	791b      	ldrb	r3, [r3, #4]
 8008a86:	2b01      	cmp	r3, #1
 8008a88:	d128      	bne.n	8008adc <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a8a:	69fb      	ldr	r3, [r7, #28]
 8008a8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d110      	bne.n	8008abc <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008a9a:	69bb      	ldr	r3, [r7, #24]
 8008a9c:	015a      	lsls	r2, r3, #5
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	4413      	add	r3, r2
 8008aa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	69ba      	ldr	r2, [r7, #24]
 8008aaa:	0151      	lsls	r1, r2, #5
 8008aac:	69fa      	ldr	r2, [r7, #28]
 8008aae:	440a      	add	r2, r1
 8008ab0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ab4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008ab8:	6013      	str	r3, [r2, #0]
 8008aba:	e00f      	b.n	8008adc <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008abc:	69bb      	ldr	r3, [r7, #24]
 8008abe:	015a      	lsls	r2, r3, #5
 8008ac0:	69fb      	ldr	r3, [r7, #28]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	69ba      	ldr	r2, [r7, #24]
 8008acc:	0151      	lsls	r1, r2, #5
 8008ace:	69fa      	ldr	r2, [r7, #28]
 8008ad0:	440a      	add	r2, r1
 8008ad2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ad6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ada:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008adc:	69bb      	ldr	r3, [r7, #24]
 8008ade:	015a      	lsls	r2, r3, #5
 8008ae0:	69fb      	ldr	r3, [r7, #28]
 8008ae2:	4413      	add	r3, r2
 8008ae4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	69ba      	ldr	r2, [r7, #24]
 8008aec:	0151      	lsls	r1, r2, #5
 8008aee:	69fa      	ldr	r2, [r7, #28]
 8008af0:	440a      	add	r2, r1
 8008af2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008af6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008afa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008afc:	2300      	movs	r3, #0
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3720      	adds	r7, #32
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	1ff80000 	.word	0x1ff80000

08008b0c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b087      	sub	sp, #28
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008b16:	2300      	movs	r3, #0
 8008b18:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	785b      	ldrb	r3, [r3, #1]
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d14a      	bne.n	8008bc0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	781b      	ldrb	r3, [r3, #0]
 8008b2e:	015a      	lsls	r2, r3, #5
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	4413      	add	r3, r2
 8008b34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008b3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b42:	f040 8086 	bne.w	8008c52 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	015a      	lsls	r2, r3, #5
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	4413      	add	r3, r2
 8008b50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	683a      	ldr	r2, [r7, #0]
 8008b58:	7812      	ldrb	r2, [r2, #0]
 8008b5a:	0151      	lsls	r1, r2, #5
 8008b5c:	693a      	ldr	r2, [r7, #16]
 8008b5e:	440a      	add	r2, r1
 8008b60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b64:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008b68:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	015a      	lsls	r2, r3, #5
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	4413      	add	r3, r2
 8008b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	683a      	ldr	r2, [r7, #0]
 8008b7c:	7812      	ldrb	r2, [r2, #0]
 8008b7e:	0151      	lsls	r1, r2, #5
 8008b80:	693a      	ldr	r2, [r7, #16]
 8008b82:	440a      	add	r2, r1
 8008b84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008b8c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	3301      	adds	r3, #1
 8008b92:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d902      	bls.n	8008ba4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	75fb      	strb	r3, [r7, #23]
          break;
 8008ba2:	e056      	b.n	8008c52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	015a      	lsls	r2, r3, #5
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	4413      	add	r3, r2
 8008bae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008bb8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008bbc:	d0e7      	beq.n	8008b8e <USB_EPStopXfer+0x82>
 8008bbe:	e048      	b.n	8008c52 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	781b      	ldrb	r3, [r3, #0]
 8008bc4:	015a      	lsls	r2, r3, #5
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	4413      	add	r3, r2
 8008bca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008bd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008bd8:	d13b      	bne.n	8008c52 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	015a      	lsls	r2, r3, #5
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	4413      	add	r3, r2
 8008be4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	683a      	ldr	r2, [r7, #0]
 8008bec:	7812      	ldrb	r2, [r2, #0]
 8008bee:	0151      	lsls	r1, r2, #5
 8008bf0:	693a      	ldr	r2, [r7, #16]
 8008bf2:	440a      	add	r2, r1
 8008bf4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008bf8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008bfc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	015a      	lsls	r2, r3, #5
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	4413      	add	r3, r2
 8008c08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	683a      	ldr	r2, [r7, #0]
 8008c10:	7812      	ldrb	r2, [r2, #0]
 8008c12:	0151      	lsls	r1, r2, #5
 8008c14:	693a      	ldr	r2, [r7, #16]
 8008c16:	440a      	add	r2, r1
 8008c18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c20:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	3301      	adds	r3, #1
 8008c26:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d902      	bls.n	8008c38 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008c32:	2301      	movs	r3, #1
 8008c34:	75fb      	strb	r3, [r7, #23]
          break;
 8008c36:	e00c      	b.n	8008c52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	015a      	lsls	r2, r3, #5
 8008c3e:	693b      	ldr	r3, [r7, #16]
 8008c40:	4413      	add	r3, r2
 8008c42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c50:	d0e7      	beq.n	8008c22 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008c52:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	371c      	adds	r7, #28
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b089      	sub	sp, #36	@ 0x24
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	60f8      	str	r0, [r7, #12]
 8008c68:	60b9      	str	r1, [r7, #8]
 8008c6a:	4611      	mov	r1, r2
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	460b      	mov	r3, r1
 8008c70:	71fb      	strb	r3, [r7, #7]
 8008c72:	4613      	mov	r3, r2
 8008c74:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008c7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d123      	bne.n	8008cce <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008c86:	88bb      	ldrh	r3, [r7, #4]
 8008c88:	3303      	adds	r3, #3
 8008c8a:	089b      	lsrs	r3, r3, #2
 8008c8c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008c8e:	2300      	movs	r3, #0
 8008c90:	61bb      	str	r3, [r7, #24]
 8008c92:	e018      	b.n	8008cc6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008c94:	79fb      	ldrb	r3, [r7, #7]
 8008c96:	031a      	lsls	r2, r3, #12
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	4413      	add	r3, r2
 8008c9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	69fb      	ldr	r3, [r7, #28]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008ca8:	69fb      	ldr	r3, [r7, #28]
 8008caa:	3301      	adds	r3, #1
 8008cac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	3301      	adds	r3, #1
 8008cb2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008cb4:	69fb      	ldr	r3, [r7, #28]
 8008cb6:	3301      	adds	r3, #1
 8008cb8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008cba:	69fb      	ldr	r3, [r7, #28]
 8008cbc:	3301      	adds	r3, #1
 8008cbe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008cc0:	69bb      	ldr	r3, [r7, #24]
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	61bb      	str	r3, [r7, #24]
 8008cc6:	69ba      	ldr	r2, [r7, #24]
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	429a      	cmp	r2, r3
 8008ccc:	d3e2      	bcc.n	8008c94 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008cce:	2300      	movs	r3, #0
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3724      	adds	r7, #36	@ 0x24
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b08b      	sub	sp, #44	@ 0x2c
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	60f8      	str	r0, [r7, #12]
 8008ce4:	60b9      	str	r1, [r7, #8]
 8008ce6:	4613      	mov	r3, r2
 8008ce8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008cf2:	88fb      	ldrh	r3, [r7, #6]
 8008cf4:	089b      	lsrs	r3, r3, #2
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008cfa:	88fb      	ldrh	r3, [r7, #6]
 8008cfc:	f003 0303 	and.w	r3, r3, #3
 8008d00:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008d02:	2300      	movs	r3, #0
 8008d04:	623b      	str	r3, [r7, #32]
 8008d06:	e014      	b.n	8008d32 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008d08:	69bb      	ldr	r3, [r7, #24]
 8008d0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d0e:	681a      	ldr	r2, [r3, #0]
 8008d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d12:	601a      	str	r2, [r3, #0]
    pDest++;
 8008d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d16:	3301      	adds	r3, #1
 8008d18:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d1c:	3301      	adds	r3, #1
 8008d1e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d22:	3301      	adds	r3, #1
 8008d24:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d28:	3301      	adds	r3, #1
 8008d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008d2c:	6a3b      	ldr	r3, [r7, #32]
 8008d2e:	3301      	adds	r3, #1
 8008d30:	623b      	str	r3, [r7, #32]
 8008d32:	6a3a      	ldr	r2, [r7, #32]
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d3e6      	bcc.n	8008d08 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008d3a:	8bfb      	ldrh	r3, [r7, #30]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d01e      	beq.n	8008d7e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008d40:	2300      	movs	r3, #0
 8008d42:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008d44:	69bb      	ldr	r3, [r7, #24]
 8008d46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	f107 0310 	add.w	r3, r7, #16
 8008d50:	6812      	ldr	r2, [r2, #0]
 8008d52:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008d54:	693a      	ldr	r2, [r7, #16]
 8008d56:	6a3b      	ldr	r3, [r7, #32]
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	00db      	lsls	r3, r3, #3
 8008d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8008d60:	b2da      	uxtb	r2, r3
 8008d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d64:	701a      	strb	r2, [r3, #0]
      i++;
 8008d66:	6a3b      	ldr	r3, [r7, #32]
 8008d68:	3301      	adds	r3, #1
 8008d6a:	623b      	str	r3, [r7, #32]
      pDest++;
 8008d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d6e:	3301      	adds	r3, #1
 8008d70:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008d72:	8bfb      	ldrh	r3, [r7, #30]
 8008d74:	3b01      	subs	r3, #1
 8008d76:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008d78:	8bfb      	ldrh	r3, [r7, #30]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d1ea      	bne.n	8008d54 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	372c      	adds	r7, #44	@ 0x2c
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b085      	sub	sp, #20
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
 8008d94:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	785b      	ldrb	r3, [r3, #1]
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	d12c      	bne.n	8008e02 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	015a      	lsls	r2, r3, #5
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	4413      	add	r3, r2
 8008db0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	db12      	blt.n	8008de0 <USB_EPSetStall+0x54>
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d00f      	beq.n	8008de0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	015a      	lsls	r2, r3, #5
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	68ba      	ldr	r2, [r7, #8]
 8008dd0:	0151      	lsls	r1, r2, #5
 8008dd2:	68fa      	ldr	r2, [r7, #12]
 8008dd4:	440a      	add	r2, r1
 8008dd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008dda:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008dde:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	015a      	lsls	r2, r3, #5
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	4413      	add	r3, r2
 8008de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68ba      	ldr	r2, [r7, #8]
 8008df0:	0151      	lsls	r1, r2, #5
 8008df2:	68fa      	ldr	r2, [r7, #12]
 8008df4:	440a      	add	r2, r1
 8008df6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008dfa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008dfe:	6013      	str	r3, [r2, #0]
 8008e00:	e02b      	b.n	8008e5a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	015a      	lsls	r2, r3, #5
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	4413      	add	r3, r2
 8008e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	db12      	blt.n	8008e3a <USB_EPSetStall+0xae>
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d00f      	beq.n	8008e3a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	015a      	lsls	r2, r3, #5
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	4413      	add	r3, r2
 8008e22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68ba      	ldr	r2, [r7, #8]
 8008e2a:	0151      	lsls	r1, r2, #5
 8008e2c:	68fa      	ldr	r2, [r7, #12]
 8008e2e:	440a      	add	r2, r1
 8008e30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e34:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e38:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	015a      	lsls	r2, r3, #5
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	4413      	add	r3, r2
 8008e42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68ba      	ldr	r2, [r7, #8]
 8008e4a:	0151      	lsls	r1, r2, #5
 8008e4c:	68fa      	ldr	r2, [r7, #12]
 8008e4e:	440a      	add	r2, r1
 8008e50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e54:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008e58:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008e5a:	2300      	movs	r3, #0
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	3714      	adds	r7, #20
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr

08008e68 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b085      	sub	sp, #20
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	785b      	ldrb	r3, [r3, #1]
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d128      	bne.n	8008ed6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	015a      	lsls	r2, r3, #5
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	4413      	add	r3, r2
 8008e8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	68ba      	ldr	r2, [r7, #8]
 8008e94:	0151      	lsls	r1, r2, #5
 8008e96:	68fa      	ldr	r2, [r7, #12]
 8008e98:	440a      	add	r2, r1
 8008e9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e9e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008ea2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	791b      	ldrb	r3, [r3, #4]
 8008ea8:	2b03      	cmp	r3, #3
 8008eaa:	d003      	beq.n	8008eb4 <USB_EPClearStall+0x4c>
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	791b      	ldrb	r3, [r3, #4]
 8008eb0:	2b02      	cmp	r3, #2
 8008eb2:	d138      	bne.n	8008f26 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	015a      	lsls	r2, r3, #5
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	4413      	add	r3, r2
 8008ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	68ba      	ldr	r2, [r7, #8]
 8008ec4:	0151      	lsls	r1, r2, #5
 8008ec6:	68fa      	ldr	r2, [r7, #12]
 8008ec8:	440a      	add	r2, r1
 8008eca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ece:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ed2:	6013      	str	r3, [r2, #0]
 8008ed4:	e027      	b.n	8008f26 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	015a      	lsls	r2, r3, #5
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	4413      	add	r3, r2
 8008ede:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	68ba      	ldr	r2, [r7, #8]
 8008ee6:	0151      	lsls	r1, r2, #5
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	440a      	add	r2, r1
 8008eec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ef0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008ef4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	791b      	ldrb	r3, [r3, #4]
 8008efa:	2b03      	cmp	r3, #3
 8008efc:	d003      	beq.n	8008f06 <USB_EPClearStall+0x9e>
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	791b      	ldrb	r3, [r3, #4]
 8008f02:	2b02      	cmp	r3, #2
 8008f04:	d10f      	bne.n	8008f26 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	015a      	lsls	r2, r3, #5
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	68ba      	ldr	r2, [r7, #8]
 8008f16:	0151      	lsls	r1, r2, #5
 8008f18:	68fa      	ldr	r2, [r7, #12]
 8008f1a:	440a      	add	r2, r1
 8008f1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f24:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008f26:	2300      	movs	r3, #0
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3714      	adds	r7, #20
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr

08008f34 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68fa      	ldr	r2, [r7, #12]
 8008f4e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008f52:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008f56:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	78fb      	ldrb	r3, [r7, #3]
 8008f62:	011b      	lsls	r3, r3, #4
 8008f64:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008f68:	68f9      	ldr	r1, [r7, #12]
 8008f6a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3714      	adds	r7, #20
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7e:	4770      	bx	lr

08008f80 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b085      	sub	sp, #20
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	68fa      	ldr	r2, [r7, #12]
 8008f96:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008f9a:	f023 0303 	bic.w	r3, r3, #3
 8008f9e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fa6:	685b      	ldr	r3, [r3, #4]
 8008fa8:	68fa      	ldr	r2, [r7, #12]
 8008faa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008fae:	f023 0302 	bic.w	r3, r3, #2
 8008fb2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008fb4:	2300      	movs	r3, #0
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3714      	adds	r7, #20
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc0:	4770      	bx	lr

08008fc2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008fc2:	b480      	push	{r7}
 8008fc4:	b085      	sub	sp, #20
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	68fa      	ldr	r2, [r7, #12]
 8008fd8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008fdc:	f023 0303 	bic.w	r3, r3, #3
 8008fe0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008ff0:	f043 0302 	orr.w	r3, r3, #2
 8008ff4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008ff6:	2300      	movs	r3, #0
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3714      	adds	r7, #20
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009002:	4770      	bx	lr

08009004 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009004:	b480      	push	{r7}
 8009006:	b085      	sub	sp, #20
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	695b      	ldr	r3, [r3, #20]
 8009010:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	699b      	ldr	r3, [r3, #24]
 8009016:	68fa      	ldr	r2, [r7, #12]
 8009018:	4013      	ands	r3, r2
 800901a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800901c:	68fb      	ldr	r3, [r7, #12]
}
 800901e:	4618      	mov	r0, r3
 8009020:	3714      	adds	r7, #20
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr

0800902a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800902a:	b480      	push	{r7}
 800902c:	b085      	sub	sp, #20
 800902e:	af00      	add	r7, sp, #0
 8009030:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800903c:	699b      	ldr	r3, [r3, #24]
 800903e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009046:	69db      	ldr	r3, [r3, #28]
 8009048:	68ba      	ldr	r2, [r7, #8]
 800904a:	4013      	ands	r3, r2
 800904c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	0c1b      	lsrs	r3, r3, #16
}
 8009052:	4618      	mov	r0, r3
 8009054:	3714      	adds	r7, #20
 8009056:	46bd      	mov	sp, r7
 8009058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905c:	4770      	bx	lr

0800905e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800905e:	b480      	push	{r7}
 8009060:	b085      	sub	sp, #20
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009070:	699b      	ldr	r3, [r3, #24]
 8009072:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800907a:	69db      	ldr	r3, [r3, #28]
 800907c:	68ba      	ldr	r2, [r7, #8]
 800907e:	4013      	ands	r3, r2
 8009080:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	b29b      	uxth	r3, r3
}
 8009086:	4618      	mov	r0, r3
 8009088:	3714      	adds	r7, #20
 800908a:	46bd      	mov	sp, r7
 800908c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009090:	4770      	bx	lr

08009092 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009092:	b480      	push	{r7}
 8009094:	b085      	sub	sp, #20
 8009096:	af00      	add	r7, sp, #0
 8009098:	6078      	str	r0, [r7, #4]
 800909a:	460b      	mov	r3, r1
 800909c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80090a2:	78fb      	ldrb	r3, [r7, #3]
 80090a4:	015a      	lsls	r2, r3, #5
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	4413      	add	r3, r2
 80090aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090b8:	695b      	ldr	r3, [r3, #20]
 80090ba:	68ba      	ldr	r2, [r7, #8]
 80090bc:	4013      	ands	r3, r2
 80090be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80090c0:	68bb      	ldr	r3, [r7, #8]
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	3714      	adds	r7, #20
 80090c6:	46bd      	mov	sp, r7
 80090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090cc:	4770      	bx	lr

080090ce <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80090ce:	b480      	push	{r7}
 80090d0:	b087      	sub	sp, #28
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
 80090d6:	460b      	mov	r3, r1
 80090d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090f0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80090f2:	78fb      	ldrb	r3, [r7, #3]
 80090f4:	f003 030f 	and.w	r3, r3, #15
 80090f8:	68fa      	ldr	r2, [r7, #12]
 80090fa:	fa22 f303 	lsr.w	r3, r2, r3
 80090fe:	01db      	lsls	r3, r3, #7
 8009100:	b2db      	uxtb	r3, r3
 8009102:	693a      	ldr	r2, [r7, #16]
 8009104:	4313      	orrs	r3, r2
 8009106:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009108:	78fb      	ldrb	r3, [r7, #3]
 800910a:	015a      	lsls	r2, r3, #5
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	4413      	add	r3, r2
 8009110:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	693a      	ldr	r2, [r7, #16]
 8009118:	4013      	ands	r3, r2
 800911a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800911c:	68bb      	ldr	r3, [r7, #8]
}
 800911e:	4618      	mov	r0, r3
 8009120:	371c      	adds	r7, #28
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr

0800912a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800912a:	b480      	push	{r7}
 800912c:	b083      	sub	sp, #12
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	695b      	ldr	r3, [r3, #20]
 8009136:	f003 0301 	and.w	r3, r3, #1
}
 800913a:	4618      	mov	r0, r3
 800913c:	370c      	adds	r7, #12
 800913e:	46bd      	mov	sp, r7
 8009140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009144:	4770      	bx	lr

08009146 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009146:	b480      	push	{r7}
 8009148:	b085      	sub	sp, #20
 800914a:	af00      	add	r7, sp, #0
 800914c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	68fa      	ldr	r2, [r7, #12]
 800915c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009160:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009164:	f023 0307 	bic.w	r3, r3, #7
 8009168:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009170:	685b      	ldr	r3, [r3, #4]
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009178:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800917c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800917e:	2300      	movs	r3, #0
}
 8009180:	4618      	mov	r0, r3
 8009182:	3714      	adds	r7, #20
 8009184:	46bd      	mov	sp, r7
 8009186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918a:	4770      	bx	lr

0800918c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800918c:	b480      	push	{r7}
 800918e:	b087      	sub	sp, #28
 8009190:	af00      	add	r7, sp, #0
 8009192:	60f8      	str	r0, [r7, #12]
 8009194:	460b      	mov	r3, r1
 8009196:	607a      	str	r2, [r7, #4]
 8009198:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	333c      	adds	r3, #60	@ 0x3c
 80091a2:	3304      	adds	r3, #4
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	4a26      	ldr	r2, [pc, #152]	@ (8009244 <USB_EP0_OutStart+0xb8>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d90a      	bls.n	80091c6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80091bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80091c0:	d101      	bne.n	80091c6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80091c2:	2300      	movs	r3, #0
 80091c4:	e037      	b.n	8009236 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091cc:	461a      	mov	r2, r3
 80091ce:	2300      	movs	r3, #0
 80091d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091d8:	691b      	ldr	r3, [r3, #16]
 80091da:	697a      	ldr	r2, [r7, #20]
 80091dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091e0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80091e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091ec:	691b      	ldr	r3, [r3, #16]
 80091ee:	697a      	ldr	r2, [r7, #20]
 80091f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091f4:	f043 0318 	orr.w	r3, r3, #24
 80091f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009200:	691b      	ldr	r3, [r3, #16]
 8009202:	697a      	ldr	r2, [r7, #20]
 8009204:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009208:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800920c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800920e:	7afb      	ldrb	r3, [r7, #11]
 8009210:	2b01      	cmp	r3, #1
 8009212:	d10f      	bne.n	8009234 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800921a:	461a      	mov	r2, r3
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	697a      	ldr	r2, [r7, #20]
 800922a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800922e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009232:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	371c      	adds	r7, #28
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	4f54300a 	.word	0x4f54300a

08009248 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009248:	b480      	push	{r7}
 800924a:	b085      	sub	sp, #20
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009250:	2300      	movs	r3, #0
 8009252:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	3301      	adds	r3, #1
 8009258:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009260:	d901      	bls.n	8009266 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009262:	2303      	movs	r3, #3
 8009264:	e022      	b.n	80092ac <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	691b      	ldr	r3, [r3, #16]
 800926a:	2b00      	cmp	r3, #0
 800926c:	daf2      	bge.n	8009254 <USB_CoreReset+0xc>

  count = 10U;
 800926e:	230a      	movs	r3, #10
 8009270:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009272:	e002      	b.n	800927a <USB_CoreReset+0x32>
  {
    count--;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	3b01      	subs	r3, #1
 8009278:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d1f9      	bne.n	8009274 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	691b      	ldr	r3, [r3, #16]
 8009284:	f043 0201 	orr.w	r2, r3, #1
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	3301      	adds	r3, #1
 8009290:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009298:	d901      	bls.n	800929e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800929a:	2303      	movs	r3, #3
 800929c:	e006      	b.n	80092ac <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	691b      	ldr	r3, [r3, #16]
 80092a2:	f003 0301 	and.w	r3, r3, #1
 80092a6:	2b01      	cmp	r3, #1
 80092a8:	d0f0      	beq.n	800928c <USB_CoreReset+0x44>

  return HAL_OK;
 80092aa:	2300      	movs	r3, #0
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3714      	adds	r7, #20
 80092b0:	46bd      	mov	sp, r7
 80092b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b6:	4770      	bx	lr

080092b8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	460b      	mov	r3, r1
 80092c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80092c4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80092c8:	f002 fc54 	bl	800bb74 <USBD_static_malloc>
 80092cc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d109      	bne.n	80092e8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	32b0      	adds	r2, #176	@ 0xb0
 80092de:	2100      	movs	r1, #0
 80092e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80092e4:	2302      	movs	r3, #2
 80092e6:	e0d4      	b.n	8009492 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80092e8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80092ec:	2100      	movs	r1, #0
 80092ee:	68f8      	ldr	r0, [r7, #12]
 80092f0:	f003 fa38 	bl	800c764 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	32b0      	adds	r2, #176	@ 0xb0
 80092fe:	68f9      	ldr	r1, [r7, #12]
 8009300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	32b0      	adds	r2, #176	@ 0xb0
 800930e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	7c1b      	ldrb	r3, [r3, #16]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d138      	bne.n	8009392 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009320:	4b5e      	ldr	r3, [pc, #376]	@ (800949c <USBD_CDC_Init+0x1e4>)
 8009322:	7819      	ldrb	r1, [r3, #0]
 8009324:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009328:	2202      	movs	r2, #2
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f002 faff 	bl	800b92e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009330:	4b5a      	ldr	r3, [pc, #360]	@ (800949c <USBD_CDC_Init+0x1e4>)
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	f003 020f 	and.w	r2, r3, #15
 8009338:	6879      	ldr	r1, [r7, #4]
 800933a:	4613      	mov	r3, r2
 800933c:	009b      	lsls	r3, r3, #2
 800933e:	4413      	add	r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	440b      	add	r3, r1
 8009344:	3323      	adds	r3, #35	@ 0x23
 8009346:	2201      	movs	r2, #1
 8009348:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800934a:	4b55      	ldr	r3, [pc, #340]	@ (80094a0 <USBD_CDC_Init+0x1e8>)
 800934c:	7819      	ldrb	r1, [r3, #0]
 800934e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009352:	2202      	movs	r2, #2
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f002 faea 	bl	800b92e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800935a:	4b51      	ldr	r3, [pc, #324]	@ (80094a0 <USBD_CDC_Init+0x1e8>)
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	f003 020f 	and.w	r2, r3, #15
 8009362:	6879      	ldr	r1, [r7, #4]
 8009364:	4613      	mov	r3, r2
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	4413      	add	r3, r2
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	440b      	add	r3, r1
 800936e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009372:	2201      	movs	r2, #1
 8009374:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009376:	4b4b      	ldr	r3, [pc, #300]	@ (80094a4 <USBD_CDC_Init+0x1ec>)
 8009378:	781b      	ldrb	r3, [r3, #0]
 800937a:	f003 020f 	and.w	r2, r3, #15
 800937e:	6879      	ldr	r1, [r7, #4]
 8009380:	4613      	mov	r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	4413      	add	r3, r2
 8009386:	009b      	lsls	r3, r3, #2
 8009388:	440b      	add	r3, r1
 800938a:	331c      	adds	r3, #28
 800938c:	2210      	movs	r2, #16
 800938e:	601a      	str	r2, [r3, #0]
 8009390:	e035      	b.n	80093fe <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009392:	4b42      	ldr	r3, [pc, #264]	@ (800949c <USBD_CDC_Init+0x1e4>)
 8009394:	7819      	ldrb	r1, [r3, #0]
 8009396:	2340      	movs	r3, #64	@ 0x40
 8009398:	2202      	movs	r2, #2
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f002 fac7 	bl	800b92e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80093a0:	4b3e      	ldr	r3, [pc, #248]	@ (800949c <USBD_CDC_Init+0x1e4>)
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	f003 020f 	and.w	r2, r3, #15
 80093a8:	6879      	ldr	r1, [r7, #4]
 80093aa:	4613      	mov	r3, r2
 80093ac:	009b      	lsls	r3, r3, #2
 80093ae:	4413      	add	r3, r2
 80093b0:	009b      	lsls	r3, r3, #2
 80093b2:	440b      	add	r3, r1
 80093b4:	3323      	adds	r3, #35	@ 0x23
 80093b6:	2201      	movs	r2, #1
 80093b8:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80093ba:	4b39      	ldr	r3, [pc, #228]	@ (80094a0 <USBD_CDC_Init+0x1e8>)
 80093bc:	7819      	ldrb	r1, [r3, #0]
 80093be:	2340      	movs	r3, #64	@ 0x40
 80093c0:	2202      	movs	r2, #2
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f002 fab3 	bl	800b92e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80093c8:	4b35      	ldr	r3, [pc, #212]	@ (80094a0 <USBD_CDC_Init+0x1e8>)
 80093ca:	781b      	ldrb	r3, [r3, #0]
 80093cc:	f003 020f 	and.w	r2, r3, #15
 80093d0:	6879      	ldr	r1, [r7, #4]
 80093d2:	4613      	mov	r3, r2
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	4413      	add	r3, r2
 80093d8:	009b      	lsls	r3, r3, #2
 80093da:	440b      	add	r3, r1
 80093dc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80093e0:	2201      	movs	r2, #1
 80093e2:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80093e4:	4b2f      	ldr	r3, [pc, #188]	@ (80094a4 <USBD_CDC_Init+0x1ec>)
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	f003 020f 	and.w	r2, r3, #15
 80093ec:	6879      	ldr	r1, [r7, #4]
 80093ee:	4613      	mov	r3, r2
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	4413      	add	r3, r2
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	440b      	add	r3, r1
 80093f8:	331c      	adds	r3, #28
 80093fa:	2210      	movs	r2, #16
 80093fc:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80093fe:	4b29      	ldr	r3, [pc, #164]	@ (80094a4 <USBD_CDC_Init+0x1ec>)
 8009400:	7819      	ldrb	r1, [r3, #0]
 8009402:	2308      	movs	r3, #8
 8009404:	2203      	movs	r2, #3
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f002 fa91 	bl	800b92e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800940c:	4b25      	ldr	r3, [pc, #148]	@ (80094a4 <USBD_CDC_Init+0x1ec>)
 800940e:	781b      	ldrb	r3, [r3, #0]
 8009410:	f003 020f 	and.w	r2, r3, #15
 8009414:	6879      	ldr	r1, [r7, #4]
 8009416:	4613      	mov	r3, r2
 8009418:	009b      	lsls	r3, r3, #2
 800941a:	4413      	add	r3, r2
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	440b      	add	r3, r1
 8009420:	3323      	adds	r3, #35	@ 0x23
 8009422:	2201      	movs	r2, #1
 8009424:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	2200      	movs	r2, #0
 800942a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	33b0      	adds	r3, #176	@ 0xb0
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	4413      	add	r3, r2
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	2200      	movs	r2, #0
 8009446:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2200      	movs	r2, #0
 800944e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8009458:	2b00      	cmp	r3, #0
 800945a:	d101      	bne.n	8009460 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800945c:	2302      	movs	r3, #2
 800945e:	e018      	b.n	8009492 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	7c1b      	ldrb	r3, [r3, #16]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d10a      	bne.n	800947e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009468:	4b0d      	ldr	r3, [pc, #52]	@ (80094a0 <USBD_CDC_Init+0x1e8>)
 800946a:	7819      	ldrb	r1, [r3, #0]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009472:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f002 fb48 	bl	800bb0c <USBD_LL_PrepareReceive>
 800947c:	e008      	b.n	8009490 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800947e:	4b08      	ldr	r3, [pc, #32]	@ (80094a0 <USBD_CDC_Init+0x1e8>)
 8009480:	7819      	ldrb	r1, [r3, #0]
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009488:	2340      	movs	r3, #64	@ 0x40
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f002 fb3e 	bl	800bb0c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009490:	2300      	movs	r3, #0
}
 8009492:	4618      	mov	r0, r3
 8009494:	3710      	adds	r7, #16
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
 800949a:	bf00      	nop
 800949c:	20000143 	.word	0x20000143
 80094a0:	20000144 	.word	0x20000144
 80094a4:	20000145 	.word	0x20000145

080094a8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b082      	sub	sp, #8
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
 80094b0:	460b      	mov	r3, r1
 80094b2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80094b4:	4b3a      	ldr	r3, [pc, #232]	@ (80095a0 <USBD_CDC_DeInit+0xf8>)
 80094b6:	781b      	ldrb	r3, [r3, #0]
 80094b8:	4619      	mov	r1, r3
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f002 fa5d 	bl	800b97a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80094c0:	4b37      	ldr	r3, [pc, #220]	@ (80095a0 <USBD_CDC_DeInit+0xf8>)
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	f003 020f 	and.w	r2, r3, #15
 80094c8:	6879      	ldr	r1, [r7, #4]
 80094ca:	4613      	mov	r3, r2
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	4413      	add	r3, r2
 80094d0:	009b      	lsls	r3, r3, #2
 80094d2:	440b      	add	r3, r1
 80094d4:	3323      	adds	r3, #35	@ 0x23
 80094d6:	2200      	movs	r2, #0
 80094d8:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80094da:	4b32      	ldr	r3, [pc, #200]	@ (80095a4 <USBD_CDC_DeInit+0xfc>)
 80094dc:	781b      	ldrb	r3, [r3, #0]
 80094de:	4619      	mov	r1, r3
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f002 fa4a 	bl	800b97a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80094e6:	4b2f      	ldr	r3, [pc, #188]	@ (80095a4 <USBD_CDC_DeInit+0xfc>)
 80094e8:	781b      	ldrb	r3, [r3, #0]
 80094ea:	f003 020f 	and.w	r2, r3, #15
 80094ee:	6879      	ldr	r1, [r7, #4]
 80094f0:	4613      	mov	r3, r2
 80094f2:	009b      	lsls	r3, r3, #2
 80094f4:	4413      	add	r3, r2
 80094f6:	009b      	lsls	r3, r3, #2
 80094f8:	440b      	add	r3, r1
 80094fa:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80094fe:	2200      	movs	r2, #0
 8009500:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009502:	4b29      	ldr	r3, [pc, #164]	@ (80095a8 <USBD_CDC_DeInit+0x100>)
 8009504:	781b      	ldrb	r3, [r3, #0]
 8009506:	4619      	mov	r1, r3
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f002 fa36 	bl	800b97a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800950e:	4b26      	ldr	r3, [pc, #152]	@ (80095a8 <USBD_CDC_DeInit+0x100>)
 8009510:	781b      	ldrb	r3, [r3, #0]
 8009512:	f003 020f 	and.w	r2, r3, #15
 8009516:	6879      	ldr	r1, [r7, #4]
 8009518:	4613      	mov	r3, r2
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	4413      	add	r3, r2
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	440b      	add	r3, r1
 8009522:	3323      	adds	r3, #35	@ 0x23
 8009524:	2200      	movs	r2, #0
 8009526:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009528:	4b1f      	ldr	r3, [pc, #124]	@ (80095a8 <USBD_CDC_DeInit+0x100>)
 800952a:	781b      	ldrb	r3, [r3, #0]
 800952c:	f003 020f 	and.w	r2, r3, #15
 8009530:	6879      	ldr	r1, [r7, #4]
 8009532:	4613      	mov	r3, r2
 8009534:	009b      	lsls	r3, r3, #2
 8009536:	4413      	add	r3, r2
 8009538:	009b      	lsls	r3, r3, #2
 800953a:	440b      	add	r3, r1
 800953c:	331c      	adds	r3, #28
 800953e:	2200      	movs	r2, #0
 8009540:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	32b0      	adds	r2, #176	@ 0xb0
 800954c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d01f      	beq.n	8009594 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800955a:	687a      	ldr	r2, [r7, #4]
 800955c:	33b0      	adds	r3, #176	@ 0xb0
 800955e:	009b      	lsls	r3, r3, #2
 8009560:	4413      	add	r3, r2
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	32b0      	adds	r2, #176	@ 0xb0
 8009572:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009576:	4618      	mov	r0, r3
 8009578:	f002 fb0a 	bl	800bb90 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	32b0      	adds	r2, #176	@ 0xb0
 8009586:	2100      	movs	r1, #0
 8009588:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2200      	movs	r2, #0
 8009590:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009594:	2300      	movs	r3, #0
}
 8009596:	4618      	mov	r0, r3
 8009598:	3708      	adds	r7, #8
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}
 800959e:	bf00      	nop
 80095a0:	20000143 	.word	0x20000143
 80095a4:	20000144 	.word	0x20000144
 80095a8:	20000145 	.word	0x20000145

080095ac <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b086      	sub	sp, #24
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
 80095b4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	32b0      	adds	r2, #176	@ 0xb0
 80095c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095c4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80095c6:	2300      	movs	r3, #0
 80095c8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80095ca:	2300      	movs	r3, #0
 80095cc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80095ce:	2300      	movs	r3, #0
 80095d0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d101      	bne.n	80095dc <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80095d8:	2303      	movs	r3, #3
 80095da:	e0bf      	b.n	800975c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d050      	beq.n	800968a <USBD_CDC_Setup+0xde>
 80095e8:	2b20      	cmp	r3, #32
 80095ea:	f040 80af 	bne.w	800974c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	88db      	ldrh	r3, [r3, #6]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d03a      	beq.n	800966c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	b25b      	sxtb	r3, r3
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	da1b      	bge.n	8009638 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009606:	687a      	ldr	r2, [r7, #4]
 8009608:	33b0      	adds	r3, #176	@ 0xb0
 800960a:	009b      	lsls	r3, r3, #2
 800960c:	4413      	add	r3, r2
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	689b      	ldr	r3, [r3, #8]
 8009612:	683a      	ldr	r2, [r7, #0]
 8009614:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009616:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009618:	683a      	ldr	r2, [r7, #0]
 800961a:	88d2      	ldrh	r2, [r2, #6]
 800961c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	88db      	ldrh	r3, [r3, #6]
 8009622:	2b07      	cmp	r3, #7
 8009624:	bf28      	it	cs
 8009626:	2307      	movcs	r3, #7
 8009628:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800962a:	693b      	ldr	r3, [r7, #16]
 800962c:	89fa      	ldrh	r2, [r7, #14]
 800962e:	4619      	mov	r1, r3
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f001 fd67 	bl	800b104 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009636:	e090      	b.n	800975a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	785a      	ldrb	r2, [r3, #1]
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	88db      	ldrh	r3, [r3, #6]
 8009646:	2b3f      	cmp	r3, #63	@ 0x3f
 8009648:	d803      	bhi.n	8009652 <USBD_CDC_Setup+0xa6>
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	88db      	ldrh	r3, [r3, #6]
 800964e:	b2da      	uxtb	r2, r3
 8009650:	e000      	b.n	8009654 <USBD_CDC_Setup+0xa8>
 8009652:	2240      	movs	r2, #64	@ 0x40
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800965a:	6939      	ldr	r1, [r7, #16]
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009662:	461a      	mov	r2, r3
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f001 fd7c 	bl	800b162 <USBD_CtlPrepareRx>
      break;
 800966a:	e076      	b.n	800975a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009672:	687a      	ldr	r2, [r7, #4]
 8009674:	33b0      	adds	r3, #176	@ 0xb0
 8009676:	009b      	lsls	r3, r3, #2
 8009678:	4413      	add	r3, r2
 800967a:	685b      	ldr	r3, [r3, #4]
 800967c:	689b      	ldr	r3, [r3, #8]
 800967e:	683a      	ldr	r2, [r7, #0]
 8009680:	7850      	ldrb	r0, [r2, #1]
 8009682:	2200      	movs	r2, #0
 8009684:	6839      	ldr	r1, [r7, #0]
 8009686:	4798      	blx	r3
      break;
 8009688:	e067      	b.n	800975a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	785b      	ldrb	r3, [r3, #1]
 800968e:	2b0b      	cmp	r3, #11
 8009690:	d851      	bhi.n	8009736 <USBD_CDC_Setup+0x18a>
 8009692:	a201      	add	r2, pc, #4	@ (adr r2, 8009698 <USBD_CDC_Setup+0xec>)
 8009694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009698:	080096c9 	.word	0x080096c9
 800969c:	08009745 	.word	0x08009745
 80096a0:	08009737 	.word	0x08009737
 80096a4:	08009737 	.word	0x08009737
 80096a8:	08009737 	.word	0x08009737
 80096ac:	08009737 	.word	0x08009737
 80096b0:	08009737 	.word	0x08009737
 80096b4:	08009737 	.word	0x08009737
 80096b8:	08009737 	.word	0x08009737
 80096bc:	08009737 	.word	0x08009737
 80096c0:	080096f3 	.word	0x080096f3
 80096c4:	0800971d 	.word	0x0800971d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	2b03      	cmp	r3, #3
 80096d2:	d107      	bne.n	80096e4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80096d4:	f107 030a 	add.w	r3, r7, #10
 80096d8:	2202      	movs	r2, #2
 80096da:	4619      	mov	r1, r3
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f001 fd11 	bl	800b104 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80096e2:	e032      	b.n	800974a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80096e4:	6839      	ldr	r1, [r7, #0]
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f001 fc8f 	bl	800b00a <USBD_CtlError>
            ret = USBD_FAIL;
 80096ec:	2303      	movs	r3, #3
 80096ee:	75fb      	strb	r3, [r7, #23]
          break;
 80096f0:	e02b      	b.n	800974a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	2b03      	cmp	r3, #3
 80096fc:	d107      	bne.n	800970e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80096fe:	f107 030d 	add.w	r3, r7, #13
 8009702:	2201      	movs	r2, #1
 8009704:	4619      	mov	r1, r3
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f001 fcfc 	bl	800b104 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800970c:	e01d      	b.n	800974a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800970e:	6839      	ldr	r1, [r7, #0]
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f001 fc7a 	bl	800b00a <USBD_CtlError>
            ret = USBD_FAIL;
 8009716:	2303      	movs	r3, #3
 8009718:	75fb      	strb	r3, [r7, #23]
          break;
 800971a:	e016      	b.n	800974a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009722:	b2db      	uxtb	r3, r3
 8009724:	2b03      	cmp	r3, #3
 8009726:	d00f      	beq.n	8009748 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009728:	6839      	ldr	r1, [r7, #0]
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f001 fc6d 	bl	800b00a <USBD_CtlError>
            ret = USBD_FAIL;
 8009730:	2303      	movs	r3, #3
 8009732:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009734:	e008      	b.n	8009748 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009736:	6839      	ldr	r1, [r7, #0]
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f001 fc66 	bl	800b00a <USBD_CtlError>
          ret = USBD_FAIL;
 800973e:	2303      	movs	r3, #3
 8009740:	75fb      	strb	r3, [r7, #23]
          break;
 8009742:	e002      	b.n	800974a <USBD_CDC_Setup+0x19e>
          break;
 8009744:	bf00      	nop
 8009746:	e008      	b.n	800975a <USBD_CDC_Setup+0x1ae>
          break;
 8009748:	bf00      	nop
      }
      break;
 800974a:	e006      	b.n	800975a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800974c:	6839      	ldr	r1, [r7, #0]
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f001 fc5b 	bl	800b00a <USBD_CtlError>
      ret = USBD_FAIL;
 8009754:	2303      	movs	r3, #3
 8009756:	75fb      	strb	r3, [r7, #23]
      break;
 8009758:	bf00      	nop
  }

  return (uint8_t)ret;
 800975a:	7dfb      	ldrb	r3, [r7, #23]
}
 800975c:	4618      	mov	r0, r3
 800975e:	3718      	adds	r7, #24
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	460b      	mov	r3, r1
 800976e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009776:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	32b0      	adds	r2, #176	@ 0xb0
 8009782:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d101      	bne.n	800978e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800978a:	2303      	movs	r3, #3
 800978c:	e065      	b.n	800985a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	32b0      	adds	r2, #176	@ 0xb0
 8009798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800979c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800979e:	78fb      	ldrb	r3, [r7, #3]
 80097a0:	f003 020f 	and.w	r2, r3, #15
 80097a4:	6879      	ldr	r1, [r7, #4]
 80097a6:	4613      	mov	r3, r2
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	4413      	add	r3, r2
 80097ac:	009b      	lsls	r3, r3, #2
 80097ae:	440b      	add	r3, r1
 80097b0:	3314      	adds	r3, #20
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d02f      	beq.n	8009818 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80097b8:	78fb      	ldrb	r3, [r7, #3]
 80097ba:	f003 020f 	and.w	r2, r3, #15
 80097be:	6879      	ldr	r1, [r7, #4]
 80097c0:	4613      	mov	r3, r2
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	4413      	add	r3, r2
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	440b      	add	r3, r1
 80097ca:	3314      	adds	r3, #20
 80097cc:	681a      	ldr	r2, [r3, #0]
 80097ce:	78fb      	ldrb	r3, [r7, #3]
 80097d0:	f003 010f 	and.w	r1, r3, #15
 80097d4:	68f8      	ldr	r0, [r7, #12]
 80097d6:	460b      	mov	r3, r1
 80097d8:	00db      	lsls	r3, r3, #3
 80097da:	440b      	add	r3, r1
 80097dc:	009b      	lsls	r3, r3, #2
 80097de:	4403      	add	r3, r0
 80097e0:	331c      	adds	r3, #28
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	fbb2 f1f3 	udiv	r1, r2, r3
 80097e8:	fb01 f303 	mul.w	r3, r1, r3
 80097ec:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d112      	bne.n	8009818 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80097f2:	78fb      	ldrb	r3, [r7, #3]
 80097f4:	f003 020f 	and.w	r2, r3, #15
 80097f8:	6879      	ldr	r1, [r7, #4]
 80097fa:	4613      	mov	r3, r2
 80097fc:	009b      	lsls	r3, r3, #2
 80097fe:	4413      	add	r3, r2
 8009800:	009b      	lsls	r3, r3, #2
 8009802:	440b      	add	r3, r1
 8009804:	3314      	adds	r3, #20
 8009806:	2200      	movs	r2, #0
 8009808:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800980a:	78f9      	ldrb	r1, [r7, #3]
 800980c:	2300      	movs	r3, #0
 800980e:	2200      	movs	r2, #0
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f002 f95a 	bl	800baca <USBD_LL_Transmit>
 8009816:	e01f      	b.n	8009858 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	2200      	movs	r2, #0
 800981c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009826:	687a      	ldr	r2, [r7, #4]
 8009828:	33b0      	adds	r3, #176	@ 0xb0
 800982a:	009b      	lsls	r3, r3, #2
 800982c:	4413      	add	r3, r2
 800982e:	685b      	ldr	r3, [r3, #4]
 8009830:	691b      	ldr	r3, [r3, #16]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d010      	beq.n	8009858 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800983c:	687a      	ldr	r2, [r7, #4]
 800983e:	33b0      	adds	r3, #176	@ 0xb0
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	4413      	add	r3, r2
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	691b      	ldr	r3, [r3, #16]
 8009848:	68ba      	ldr	r2, [r7, #8]
 800984a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800984e:	68ba      	ldr	r2, [r7, #8]
 8009850:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009854:	78fa      	ldrb	r2, [r7, #3]
 8009856:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009858:	2300      	movs	r3, #0
}
 800985a:	4618      	mov	r0, r3
 800985c:	3710      	adds	r7, #16
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}

08009862 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009862:	b580      	push	{r7, lr}
 8009864:	b084      	sub	sp, #16
 8009866:	af00      	add	r7, sp, #0
 8009868:	6078      	str	r0, [r7, #4]
 800986a:	460b      	mov	r3, r1
 800986c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	32b0      	adds	r2, #176	@ 0xb0
 8009878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800987c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	32b0      	adds	r2, #176	@ 0xb0
 8009888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d101      	bne.n	8009894 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009890:	2303      	movs	r3, #3
 8009892:	e01a      	b.n	80098ca <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009894:	78fb      	ldrb	r3, [r7, #3]
 8009896:	4619      	mov	r1, r3
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f002 f958 	bl	800bb4e <USBD_LL_GetRxDataSize>
 800989e:	4602      	mov	r2, r0
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80098ac:	687a      	ldr	r2, [r7, #4]
 80098ae:	33b0      	adds	r3, #176	@ 0xb0
 80098b0:	009b      	lsls	r3, r3, #2
 80098b2:	4413      	add	r3, r2
 80098b4:	685b      	ldr	r3, [r3, #4]
 80098b6:	68db      	ldr	r3, [r3, #12]
 80098b8:	68fa      	ldr	r2, [r7, #12]
 80098ba:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80098be:	68fa      	ldr	r2, [r7, #12]
 80098c0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80098c4:	4611      	mov	r1, r2
 80098c6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80098c8:	2300      	movs	r3, #0
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3710      	adds	r7, #16
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}

080098d2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80098d2:	b580      	push	{r7, lr}
 80098d4:	b084      	sub	sp, #16
 80098d6:	af00      	add	r7, sp, #0
 80098d8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	32b0      	adds	r2, #176	@ 0xb0
 80098e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098e8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d101      	bne.n	80098f4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80098f0:	2303      	movs	r3, #3
 80098f2:	e024      	b.n	800993e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80098fa:	687a      	ldr	r2, [r7, #4]
 80098fc:	33b0      	adds	r3, #176	@ 0xb0
 80098fe:	009b      	lsls	r3, r3, #2
 8009900:	4413      	add	r3, r2
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d019      	beq.n	800993c <USBD_CDC_EP0_RxReady+0x6a>
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800990e:	2bff      	cmp	r3, #255	@ 0xff
 8009910:	d014      	beq.n	800993c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	33b0      	adds	r3, #176	@ 0xb0
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	4413      	add	r3, r2
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	689b      	ldr	r3, [r3, #8]
 8009924:	68fa      	ldr	r2, [r7, #12]
 8009926:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800992a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800992c:	68fa      	ldr	r2, [r7, #12]
 800992e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009932:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	22ff      	movs	r2, #255	@ 0xff
 8009938:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800993c:	2300      	movs	r3, #0
}
 800993e:	4618      	mov	r0, r3
 8009940:	3710      	adds	r7, #16
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
	...

08009948 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b086      	sub	sp, #24
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009950:	2182      	movs	r1, #130	@ 0x82
 8009952:	4818      	ldr	r0, [pc, #96]	@ (80099b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009954:	f000 fd22 	bl	800a39c <USBD_GetEpDesc>
 8009958:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800995a:	2101      	movs	r1, #1
 800995c:	4815      	ldr	r0, [pc, #84]	@ (80099b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800995e:	f000 fd1d 	bl	800a39c <USBD_GetEpDesc>
 8009962:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009964:	2181      	movs	r1, #129	@ 0x81
 8009966:	4813      	ldr	r0, [pc, #76]	@ (80099b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009968:	f000 fd18 	bl	800a39c <USBD_GetEpDesc>
 800996c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d002      	beq.n	800997a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	2210      	movs	r2, #16
 8009978:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d006      	beq.n	800998e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	2200      	movs	r2, #0
 8009984:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009988:	711a      	strb	r2, [r3, #4]
 800998a:	2200      	movs	r2, #0
 800998c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d006      	beq.n	80099a2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	2200      	movs	r2, #0
 8009998:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800999c:	711a      	strb	r2, [r3, #4]
 800999e:	2200      	movs	r2, #0
 80099a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2243      	movs	r2, #67	@ 0x43
 80099a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80099a8:	4b02      	ldr	r3, [pc, #8]	@ (80099b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3718      	adds	r7, #24
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}
 80099b2:	bf00      	nop
 80099b4:	20000100 	.word	0x20000100

080099b8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b086      	sub	sp, #24
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80099c0:	2182      	movs	r1, #130	@ 0x82
 80099c2:	4818      	ldr	r0, [pc, #96]	@ (8009a24 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80099c4:	f000 fcea 	bl	800a39c <USBD_GetEpDesc>
 80099c8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80099ca:	2101      	movs	r1, #1
 80099cc:	4815      	ldr	r0, [pc, #84]	@ (8009a24 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80099ce:	f000 fce5 	bl	800a39c <USBD_GetEpDesc>
 80099d2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80099d4:	2181      	movs	r1, #129	@ 0x81
 80099d6:	4813      	ldr	r0, [pc, #76]	@ (8009a24 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80099d8:	f000 fce0 	bl	800a39c <USBD_GetEpDesc>
 80099dc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d002      	beq.n	80099ea <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	2210      	movs	r2, #16
 80099e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d006      	beq.n	80099fe <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80099f0:	693b      	ldr	r3, [r7, #16]
 80099f2:	2200      	movs	r2, #0
 80099f4:	711a      	strb	r2, [r3, #4]
 80099f6:	2200      	movs	r2, #0
 80099f8:	f042 0202 	orr.w	r2, r2, #2
 80099fc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d006      	beq.n	8009a12 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	2200      	movs	r2, #0
 8009a08:	711a      	strb	r2, [r3, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f042 0202 	orr.w	r2, r2, #2
 8009a10:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2243      	movs	r2, #67	@ 0x43
 8009a16:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009a18:	4b02      	ldr	r3, [pc, #8]	@ (8009a24 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	3718      	adds	r7, #24
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bd80      	pop	{r7, pc}
 8009a22:	bf00      	nop
 8009a24:	20000100 	.word	0x20000100

08009a28 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b086      	sub	sp, #24
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009a30:	2182      	movs	r1, #130	@ 0x82
 8009a32:	4818      	ldr	r0, [pc, #96]	@ (8009a94 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009a34:	f000 fcb2 	bl	800a39c <USBD_GetEpDesc>
 8009a38:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009a3a:	2101      	movs	r1, #1
 8009a3c:	4815      	ldr	r0, [pc, #84]	@ (8009a94 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009a3e:	f000 fcad 	bl	800a39c <USBD_GetEpDesc>
 8009a42:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009a44:	2181      	movs	r1, #129	@ 0x81
 8009a46:	4813      	ldr	r0, [pc, #76]	@ (8009a94 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009a48:	f000 fca8 	bl	800a39c <USBD_GetEpDesc>
 8009a4c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d002      	beq.n	8009a5a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	2210      	movs	r2, #16
 8009a58:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009a5a:	693b      	ldr	r3, [r7, #16]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d006      	beq.n	8009a6e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	2200      	movs	r2, #0
 8009a64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a68:	711a      	strb	r2, [r3, #4]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d006      	beq.n	8009a82 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	2200      	movs	r2, #0
 8009a78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a7c:	711a      	strb	r2, [r3, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2243      	movs	r2, #67	@ 0x43
 8009a86:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009a88:	4b02      	ldr	r3, [pc, #8]	@ (8009a94 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3718      	adds	r7, #24
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}
 8009a92:	bf00      	nop
 8009a94:	20000100 	.word	0x20000100

08009a98 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b083      	sub	sp, #12
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	220a      	movs	r2, #10
 8009aa4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009aa6:	4b03      	ldr	r3, [pc, #12]	@ (8009ab4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	370c      	adds	r7, #12
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr
 8009ab4:	200000bc 	.word	0x200000bc

08009ab8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b083      	sub	sp, #12
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
 8009ac0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d101      	bne.n	8009acc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009ac8:	2303      	movs	r3, #3
 8009aca:	e009      	b.n	8009ae0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ad2:	687a      	ldr	r2, [r7, #4]
 8009ad4:	33b0      	adds	r3, #176	@ 0xb0
 8009ad6:	009b      	lsls	r3, r3, #2
 8009ad8:	4413      	add	r3, r2
 8009ada:	683a      	ldr	r2, [r7, #0]
 8009adc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009ade:	2300      	movs	r3, #0
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	370c      	adds	r7, #12
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aea:	4770      	bx	lr

08009aec <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b087      	sub	sp, #28
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	60f8      	str	r0, [r7, #12]
 8009af4:	60b9      	str	r1, [r7, #8]
 8009af6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	32b0      	adds	r2, #176	@ 0xb0
 8009b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b06:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d101      	bne.n	8009b12 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009b0e:	2303      	movs	r3, #3
 8009b10:	e008      	b.n	8009b24 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009b12:	697b      	ldr	r3, [r7, #20]
 8009b14:	68ba      	ldr	r2, [r7, #8]
 8009b16:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	687a      	ldr	r2, [r7, #4]
 8009b1e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009b22:	2300      	movs	r3, #0
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	371c      	adds	r7, #28
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2e:	4770      	bx	lr

08009b30 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009b30:	b480      	push	{r7}
 8009b32:	b085      	sub	sp, #20
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
 8009b38:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	32b0      	adds	r2, #176	@ 0xb0
 8009b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b48:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d101      	bne.n	8009b54 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009b50:	2303      	movs	r3, #3
 8009b52:	e004      	b.n	8009b5e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	683a      	ldr	r2, [r7, #0]
 8009b58:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009b5c:	2300      	movs	r3, #0
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3714      	adds	r7, #20
 8009b62:	46bd      	mov	sp, r7
 8009b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b68:	4770      	bx	lr
	...

08009b6c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b084      	sub	sp, #16
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	32b0      	adds	r2, #176	@ 0xb0
 8009b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b82:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	32b0      	adds	r2, #176	@ 0xb0
 8009b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d101      	bne.n	8009b9a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009b96:	2303      	movs	r3, #3
 8009b98:	e018      	b.n	8009bcc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	7c1b      	ldrb	r3, [r3, #16]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d10a      	bne.n	8009bb8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8009bd4 <USBD_CDC_ReceivePacket+0x68>)
 8009ba4:	7819      	ldrb	r1, [r3, #0]
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009bac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f001 ffab 	bl	800bb0c <USBD_LL_PrepareReceive>
 8009bb6:	e008      	b.n	8009bca <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009bb8:	4b06      	ldr	r3, [pc, #24]	@ (8009bd4 <USBD_CDC_ReceivePacket+0x68>)
 8009bba:	7819      	ldrb	r1, [r3, #0]
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009bc2:	2340      	movs	r3, #64	@ 0x40
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f001 ffa1 	bl	800bb0c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009bca:	2300      	movs	r3, #0
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3710      	adds	r7, #16
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}
 8009bd4:	20000144 	.word	0x20000144

08009bd8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b086      	sub	sp, #24
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	60f8      	str	r0, [r7, #12]
 8009be0:	60b9      	str	r1, [r7, #8]
 8009be2:	4613      	mov	r3, r2
 8009be4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d101      	bne.n	8009bf0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009bec:	2303      	movs	r3, #3
 8009bee:	e01f      	b.n	8009c30 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	2200      	movs	r2, #0
 8009c04:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d003      	beq.n	8009c16 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	68ba      	ldr	r2, [r7, #8]
 8009c12:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	2201      	movs	r2, #1
 8009c1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	79fa      	ldrb	r2, [r7, #7]
 8009c22:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009c24:	68f8      	ldr	r0, [r7, #12]
 8009c26:	f001 fe1b 	bl	800b860 <USBD_LL_Init>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009c2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3718      	adds	r7, #24
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}

08009c38 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b084      	sub	sp, #16
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009c42:	2300      	movs	r3, #0
 8009c44:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d101      	bne.n	8009c50 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009c4c:	2303      	movs	r3, #3
 8009c4e:	e025      	b.n	8009c9c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	683a      	ldr	r2, [r7, #0]
 8009c54:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	32ae      	adds	r2, #174	@ 0xae
 8009c62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d00f      	beq.n	8009c8c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	32ae      	adds	r2, #174	@ 0xae
 8009c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c7c:	f107 020e 	add.w	r2, r7, #14
 8009c80:	4610      	mov	r0, r2
 8009c82:	4798      	blx	r3
 8009c84:	4602      	mov	r2, r0
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009c92:	1c5a      	adds	r2, r3, #1
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009c9a:	2300      	movs	r3, #0
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3710      	adds	r7, #16
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}

08009ca4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b082      	sub	sp, #8
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f001 fe23 	bl	800b8f8 <USBD_LL_Start>
 8009cb2:	4603      	mov	r3, r0
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	3708      	adds	r7, #8
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}

08009cbc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b083      	sub	sp, #12
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009cc4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	370c      	adds	r7, #12
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd0:	4770      	bx	lr

08009cd2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009cd2:	b580      	push	{r7, lr}
 8009cd4:	b084      	sub	sp, #16
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	6078      	str	r0, [r7, #4]
 8009cda:	460b      	mov	r3, r1
 8009cdc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d009      	beq.n	8009d00 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	78fa      	ldrb	r2, [r7, #3]
 8009cf6:	4611      	mov	r1, r2
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	4798      	blx	r3
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3710      	adds	r7, #16
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}

08009d0a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d0a:	b580      	push	{r7, lr}
 8009d0c:	b084      	sub	sp, #16
 8009d0e:	af00      	add	r7, sp, #0
 8009d10:	6078      	str	r0, [r7, #4]
 8009d12:	460b      	mov	r3, r1
 8009d14:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d16:	2300      	movs	r3, #0
 8009d18:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	78fa      	ldrb	r2, [r7, #3]
 8009d24:	4611      	mov	r1, r2
 8009d26:	6878      	ldr	r0, [r7, #4]
 8009d28:	4798      	blx	r3
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d001      	beq.n	8009d34 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009d30:	2303      	movs	r3, #3
 8009d32:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3710      	adds	r7, #16
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd80      	pop	{r7, pc}

08009d3e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009d3e:	b580      	push	{r7, lr}
 8009d40:	b084      	sub	sp, #16
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	6078      	str	r0, [r7, #4]
 8009d46:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009d4e:	6839      	ldr	r1, [r7, #0]
 8009d50:	4618      	mov	r0, r3
 8009d52:	f001 f920 	bl	800af96 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	2201      	movs	r2, #1
 8009d5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009d64:	461a      	mov	r2, r3
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009d72:	f003 031f 	and.w	r3, r3, #31
 8009d76:	2b02      	cmp	r3, #2
 8009d78:	d01a      	beq.n	8009db0 <USBD_LL_SetupStage+0x72>
 8009d7a:	2b02      	cmp	r3, #2
 8009d7c:	d822      	bhi.n	8009dc4 <USBD_LL_SetupStage+0x86>
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d002      	beq.n	8009d88 <USBD_LL_SetupStage+0x4a>
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	d00a      	beq.n	8009d9c <USBD_LL_SetupStage+0x5e>
 8009d86:	e01d      	b.n	8009dc4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009d8e:	4619      	mov	r1, r3
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f000 fb75 	bl	800a480 <USBD_StdDevReq>
 8009d96:	4603      	mov	r3, r0
 8009d98:	73fb      	strb	r3, [r7, #15]
      break;
 8009d9a:	e020      	b.n	8009dde <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009da2:	4619      	mov	r1, r3
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f000 fbdd 	bl	800a564 <USBD_StdItfReq>
 8009daa:	4603      	mov	r3, r0
 8009dac:	73fb      	strb	r3, [r7, #15]
      break;
 8009dae:	e016      	b.n	8009dde <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009db6:	4619      	mov	r1, r3
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 fc3f 	bl	800a63c <USBD_StdEPReq>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	73fb      	strb	r3, [r7, #15]
      break;
 8009dc2:	e00c      	b.n	8009dde <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009dca:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009dce:	b2db      	uxtb	r3, r3
 8009dd0:	4619      	mov	r1, r3
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f001 fdf0 	bl	800b9b8 <USBD_LL_StallEP>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	73fb      	strb	r3, [r7, #15]
      break;
 8009ddc:	bf00      	nop
  }

  return ret;
 8009dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3710      	adds	r7, #16
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b086      	sub	sp, #24
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	60f8      	str	r0, [r7, #12]
 8009df0:	460b      	mov	r3, r1
 8009df2:	607a      	str	r2, [r7, #4]
 8009df4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009df6:	2300      	movs	r3, #0
 8009df8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009dfa:	7afb      	ldrb	r3, [r7, #11]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d177      	bne.n	8009ef0 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009e06:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009e0e:	2b03      	cmp	r3, #3
 8009e10:	f040 80a1 	bne.w	8009f56 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	685b      	ldr	r3, [r3, #4]
 8009e18:	693a      	ldr	r2, [r7, #16]
 8009e1a:	8992      	ldrh	r2, [r2, #12]
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d91c      	bls.n	8009e5a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	685b      	ldr	r3, [r3, #4]
 8009e24:	693a      	ldr	r2, [r7, #16]
 8009e26:	8992      	ldrh	r2, [r2, #12]
 8009e28:	1a9a      	subs	r2, r3, r2
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009e2e:	693b      	ldr	r3, [r7, #16]
 8009e30:	691b      	ldr	r3, [r3, #16]
 8009e32:	693a      	ldr	r2, [r7, #16]
 8009e34:	8992      	ldrh	r2, [r2, #12]
 8009e36:	441a      	add	r2, r3
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8009e3c:	693b      	ldr	r3, [r7, #16]
 8009e3e:	6919      	ldr	r1, [r3, #16]
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	899b      	ldrh	r3, [r3, #12]
 8009e44:	461a      	mov	r2, r3
 8009e46:	693b      	ldr	r3, [r7, #16]
 8009e48:	685b      	ldr	r3, [r3, #4]
 8009e4a:	4293      	cmp	r3, r2
 8009e4c:	bf38      	it	cc
 8009e4e:	4613      	movcc	r3, r2
 8009e50:	461a      	mov	r2, r3
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f001 f9a6 	bl	800b1a4 <USBD_CtlContinueRx>
 8009e58:	e07d      	b.n	8009f56 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009e60:	f003 031f 	and.w	r3, r3, #31
 8009e64:	2b02      	cmp	r3, #2
 8009e66:	d014      	beq.n	8009e92 <USBD_LL_DataOutStage+0xaa>
 8009e68:	2b02      	cmp	r3, #2
 8009e6a:	d81d      	bhi.n	8009ea8 <USBD_LL_DataOutStage+0xc0>
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d002      	beq.n	8009e76 <USBD_LL_DataOutStage+0x8e>
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	d003      	beq.n	8009e7c <USBD_LL_DataOutStage+0x94>
 8009e74:	e018      	b.n	8009ea8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009e76:	2300      	movs	r3, #0
 8009e78:	75bb      	strb	r3, [r7, #22]
            break;
 8009e7a:	e018      	b.n	8009eae <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	4619      	mov	r1, r3
 8009e86:	68f8      	ldr	r0, [r7, #12]
 8009e88:	f000 fa6e 	bl	800a368 <USBD_CoreFindIF>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	75bb      	strb	r3, [r7, #22]
            break;
 8009e90:	e00d      	b.n	8009eae <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009e98:	b2db      	uxtb	r3, r3
 8009e9a:	4619      	mov	r1, r3
 8009e9c:	68f8      	ldr	r0, [r7, #12]
 8009e9e:	f000 fa70 	bl	800a382 <USBD_CoreFindEP>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	75bb      	strb	r3, [r7, #22]
            break;
 8009ea6:	e002      	b.n	8009eae <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	75bb      	strb	r3, [r7, #22]
            break;
 8009eac:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009eae:	7dbb      	ldrb	r3, [r7, #22]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d119      	bne.n	8009ee8 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eba:	b2db      	uxtb	r3, r3
 8009ebc:	2b03      	cmp	r3, #3
 8009ebe:	d113      	bne.n	8009ee8 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009ec0:	7dba      	ldrb	r2, [r7, #22]
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	32ae      	adds	r2, #174	@ 0xae
 8009ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009eca:	691b      	ldr	r3, [r3, #16]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d00b      	beq.n	8009ee8 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009ed0:	7dba      	ldrb	r2, [r7, #22]
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009ed8:	7dba      	ldrb	r2, [r7, #22]
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	32ae      	adds	r2, #174	@ 0xae
 8009ede:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ee2:	691b      	ldr	r3, [r3, #16]
 8009ee4:	68f8      	ldr	r0, [r7, #12]
 8009ee6:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009ee8:	68f8      	ldr	r0, [r7, #12]
 8009eea:	f001 f96c 	bl	800b1c6 <USBD_CtlSendStatus>
 8009eee:	e032      	b.n	8009f56 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009ef0:	7afb      	ldrb	r3, [r7, #11]
 8009ef2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ef6:	b2db      	uxtb	r3, r3
 8009ef8:	4619      	mov	r1, r3
 8009efa:	68f8      	ldr	r0, [r7, #12]
 8009efc:	f000 fa41 	bl	800a382 <USBD_CoreFindEP>
 8009f00:	4603      	mov	r3, r0
 8009f02:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f04:	7dbb      	ldrb	r3, [r7, #22]
 8009f06:	2bff      	cmp	r3, #255	@ 0xff
 8009f08:	d025      	beq.n	8009f56 <USBD_LL_DataOutStage+0x16e>
 8009f0a:	7dbb      	ldrb	r3, [r7, #22]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d122      	bne.n	8009f56 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f16:	b2db      	uxtb	r3, r3
 8009f18:	2b03      	cmp	r3, #3
 8009f1a:	d117      	bne.n	8009f4c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009f1c:	7dba      	ldrb	r2, [r7, #22]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	32ae      	adds	r2, #174	@ 0xae
 8009f22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f26:	699b      	ldr	r3, [r3, #24]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d00f      	beq.n	8009f4c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8009f2c:	7dba      	ldrb	r2, [r7, #22]
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009f34:	7dba      	ldrb	r2, [r7, #22]
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	32ae      	adds	r2, #174	@ 0xae
 8009f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f3e:	699b      	ldr	r3, [r3, #24]
 8009f40:	7afa      	ldrb	r2, [r7, #11]
 8009f42:	4611      	mov	r1, r2
 8009f44:	68f8      	ldr	r0, [r7, #12]
 8009f46:	4798      	blx	r3
 8009f48:	4603      	mov	r3, r0
 8009f4a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009f4c:	7dfb      	ldrb	r3, [r7, #23]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d001      	beq.n	8009f56 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8009f52:	7dfb      	ldrb	r3, [r7, #23]
 8009f54:	e000      	b.n	8009f58 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8009f56:	2300      	movs	r3, #0
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	3718      	adds	r7, #24
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bd80      	pop	{r7, pc}

08009f60 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b086      	sub	sp, #24
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	60f8      	str	r0, [r7, #12]
 8009f68:	460b      	mov	r3, r1
 8009f6a:	607a      	str	r2, [r7, #4]
 8009f6c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009f6e:	7afb      	ldrb	r3, [r7, #11]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d178      	bne.n	800a066 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	3314      	adds	r3, #20
 8009f78:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009f80:	2b02      	cmp	r3, #2
 8009f82:	d163      	bne.n	800a04c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8009f84:	693b      	ldr	r3, [r7, #16]
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	693a      	ldr	r2, [r7, #16]
 8009f8a:	8992      	ldrh	r2, [r2, #12]
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d91c      	bls.n	8009fca <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8009f90:	693b      	ldr	r3, [r7, #16]
 8009f92:	685b      	ldr	r3, [r3, #4]
 8009f94:	693a      	ldr	r2, [r7, #16]
 8009f96:	8992      	ldrh	r2, [r2, #12]
 8009f98:	1a9a      	subs	r2, r3, r2
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	691b      	ldr	r3, [r3, #16]
 8009fa2:	693a      	ldr	r2, [r7, #16]
 8009fa4:	8992      	ldrh	r2, [r2, #12]
 8009fa6:	441a      	add	r2, r3
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	6919      	ldr	r1, [r3, #16]
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	685b      	ldr	r3, [r3, #4]
 8009fb4:	461a      	mov	r2, r3
 8009fb6:	68f8      	ldr	r0, [r7, #12]
 8009fb8:	f001 f8c2 	bl	800b140 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	2100      	movs	r1, #0
 8009fc2:	68f8      	ldr	r0, [r7, #12]
 8009fc4:	f001 fda2 	bl	800bb0c <USBD_LL_PrepareReceive>
 8009fc8:	e040      	b.n	800a04c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	899b      	ldrh	r3, [r3, #12]
 8009fce:	461a      	mov	r2, r3
 8009fd0:	693b      	ldr	r3, [r7, #16]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	d11c      	bne.n	800a012 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009fd8:	693b      	ldr	r3, [r7, #16]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	693a      	ldr	r2, [r7, #16]
 8009fde:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009fe0:	4293      	cmp	r3, r2
 8009fe2:	d316      	bcc.n	800a012 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8009fe4:	693b      	ldr	r3, [r7, #16]
 8009fe6:	681a      	ldr	r2, [r3, #0]
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009fee:	429a      	cmp	r2, r3
 8009ff0:	d20f      	bcs.n	800a012 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	2100      	movs	r1, #0
 8009ff6:	68f8      	ldr	r0, [r7, #12]
 8009ff8:	f001 f8a2 	bl	800b140 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	2200      	movs	r2, #0
 800a000:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a004:	2300      	movs	r3, #0
 800a006:	2200      	movs	r2, #0
 800a008:	2100      	movs	r1, #0
 800a00a:	68f8      	ldr	r0, [r7, #12]
 800a00c:	f001 fd7e 	bl	800bb0c <USBD_LL_PrepareReceive>
 800a010:	e01c      	b.n	800a04c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a018:	b2db      	uxtb	r3, r3
 800a01a:	2b03      	cmp	r3, #3
 800a01c:	d10f      	bne.n	800a03e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a024:	68db      	ldr	r3, [r3, #12]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d009      	beq.n	800a03e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2200      	movs	r2, #0
 800a02e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a038:	68db      	ldr	r3, [r3, #12]
 800a03a:	68f8      	ldr	r0, [r7, #12]
 800a03c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a03e:	2180      	movs	r1, #128	@ 0x80
 800a040:	68f8      	ldr	r0, [r7, #12]
 800a042:	f001 fcb9 	bl	800b9b8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a046:	68f8      	ldr	r0, [r7, #12]
 800a048:	f001 f8d0 	bl	800b1ec <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a052:	2b00      	cmp	r3, #0
 800a054:	d03a      	beq.n	800a0cc <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800a056:	68f8      	ldr	r0, [r7, #12]
 800a058:	f7ff fe30 	bl	8009cbc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	2200      	movs	r2, #0
 800a060:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a064:	e032      	b.n	800a0cc <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a066:	7afb      	ldrb	r3, [r7, #11]
 800a068:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a06c:	b2db      	uxtb	r3, r3
 800a06e:	4619      	mov	r1, r3
 800a070:	68f8      	ldr	r0, [r7, #12]
 800a072:	f000 f986 	bl	800a382 <USBD_CoreFindEP>
 800a076:	4603      	mov	r3, r0
 800a078:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a07a:	7dfb      	ldrb	r3, [r7, #23]
 800a07c:	2bff      	cmp	r3, #255	@ 0xff
 800a07e:	d025      	beq.n	800a0cc <USBD_LL_DataInStage+0x16c>
 800a080:	7dfb      	ldrb	r3, [r7, #23]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d122      	bne.n	800a0cc <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a08c:	b2db      	uxtb	r3, r3
 800a08e:	2b03      	cmp	r3, #3
 800a090:	d11c      	bne.n	800a0cc <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a092:	7dfa      	ldrb	r2, [r7, #23]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	32ae      	adds	r2, #174	@ 0xae
 800a098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a09c:	695b      	ldr	r3, [r3, #20]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d014      	beq.n	800a0cc <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800a0a2:	7dfa      	ldrb	r2, [r7, #23]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a0aa:	7dfa      	ldrb	r2, [r7, #23]
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	32ae      	adds	r2, #174	@ 0xae
 800a0b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0b4:	695b      	ldr	r3, [r3, #20]
 800a0b6:	7afa      	ldrb	r2, [r7, #11]
 800a0b8:	4611      	mov	r1, r2
 800a0ba:	68f8      	ldr	r0, [r7, #12]
 800a0bc:	4798      	blx	r3
 800a0be:	4603      	mov	r3, r0
 800a0c0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a0c2:	7dbb      	ldrb	r3, [r7, #22]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d001      	beq.n	800a0cc <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800a0c8:	7dbb      	ldrb	r3, [r7, #22]
 800a0ca:	e000      	b.n	800a0ce <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800a0cc:	2300      	movs	r3, #0
}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3718      	adds	r7, #24
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}

0800a0d6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a0d6:	b580      	push	{r7, lr}
 800a0d8:	b084      	sub	sp, #16
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2200      	movs	r2, #0
 800a104:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d014      	beq.n	800a13c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a118:	685b      	ldr	r3, [r3, #4]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d00e      	beq.n	800a13c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a124:	685b      	ldr	r3, [r3, #4]
 800a126:	687a      	ldr	r2, [r7, #4]
 800a128:	6852      	ldr	r2, [r2, #4]
 800a12a:	b2d2      	uxtb	r2, r2
 800a12c:	4611      	mov	r1, r2
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	4798      	blx	r3
 800a132:	4603      	mov	r3, r0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d001      	beq.n	800a13c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a138:	2303      	movs	r3, #3
 800a13a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a13c:	2340      	movs	r3, #64	@ 0x40
 800a13e:	2200      	movs	r2, #0
 800a140:	2100      	movs	r1, #0
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f001 fbf3 	bl	800b92e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2201      	movs	r2, #1
 800a14c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2240      	movs	r2, #64	@ 0x40
 800a154:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a158:	2340      	movs	r3, #64	@ 0x40
 800a15a:	2200      	movs	r2, #0
 800a15c:	2180      	movs	r1, #128	@ 0x80
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f001 fbe5 	bl	800b92e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2201      	movs	r2, #1
 800a168:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2240      	movs	r2, #64	@ 0x40
 800a170:	841a      	strh	r2, [r3, #32]

  return ret;
 800a172:	7bfb      	ldrb	r3, [r7, #15]
}
 800a174:	4618      	mov	r0, r3
 800a176:	3710      	adds	r7, #16
 800a178:	46bd      	mov	sp, r7
 800a17a:	bd80      	pop	{r7, pc}

0800a17c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b083      	sub	sp, #12
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
 800a184:	460b      	mov	r3, r1
 800a186:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	78fa      	ldrb	r2, [r7, #3]
 800a18c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a18e:	2300      	movs	r3, #0
}
 800a190:	4618      	mov	r0, r3
 800a192:	370c      	adds	r7, #12
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr

0800a19c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a19c:	b480      	push	{r7}
 800a19e:	b083      	sub	sp, #12
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1aa:	b2db      	uxtb	r3, r3
 800a1ac:	2b04      	cmp	r3, #4
 800a1ae:	d006      	beq.n	800a1be <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1b6:	b2da      	uxtb	r2, r3
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2204      	movs	r2, #4
 800a1c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a1c6:	2300      	movs	r3, #0
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	370c      	adds	r7, #12
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d2:	4770      	bx	lr

0800a1d4 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b083      	sub	sp, #12
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1e2:	b2db      	uxtb	r3, r3
 800a1e4:	2b04      	cmp	r3, #4
 800a1e6:	d106      	bne.n	800a1f6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a1ee:	b2da      	uxtb	r2, r3
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a1f6:	2300      	movs	r3, #0
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	370c      	adds	r7, #12
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a202:	4770      	bx	lr

0800a204 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b082      	sub	sp, #8
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a212:	b2db      	uxtb	r3, r3
 800a214:	2b03      	cmp	r3, #3
 800a216:	d110      	bne.n	800a23a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d00b      	beq.n	800a23a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a228:	69db      	ldr	r3, [r3, #28]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d005      	beq.n	800a23a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a234:	69db      	ldr	r3, [r3, #28]
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a23a:	2300      	movs	r3, #0
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3708      	adds	r7, #8
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}

0800a244 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b082      	sub	sp, #8
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
 800a24c:	460b      	mov	r3, r1
 800a24e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	32ae      	adds	r2, #174	@ 0xae
 800a25a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d101      	bne.n	800a266 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a262:	2303      	movs	r3, #3
 800a264:	e01c      	b.n	800a2a0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	2b03      	cmp	r3, #3
 800a270:	d115      	bne.n	800a29e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	32ae      	adds	r2, #174	@ 0xae
 800a27c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a280:	6a1b      	ldr	r3, [r3, #32]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d00b      	beq.n	800a29e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	32ae      	adds	r2, #174	@ 0xae
 800a290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a294:	6a1b      	ldr	r3, [r3, #32]
 800a296:	78fa      	ldrb	r2, [r7, #3]
 800a298:	4611      	mov	r1, r2
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a29e:	2300      	movs	r3, #0
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3708      	adds	r7, #8
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}

0800a2a8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
 800a2b0:	460b      	mov	r3, r1
 800a2b2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	32ae      	adds	r2, #174	@ 0xae
 800a2be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d101      	bne.n	800a2ca <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a2c6:	2303      	movs	r3, #3
 800a2c8:	e01c      	b.n	800a304 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2d0:	b2db      	uxtb	r3, r3
 800a2d2:	2b03      	cmp	r3, #3
 800a2d4:	d115      	bne.n	800a302 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	32ae      	adds	r2, #174	@ 0xae
 800a2e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d00b      	beq.n	800a302 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	32ae      	adds	r2, #174	@ 0xae
 800a2f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2fa:	78fa      	ldrb	r2, [r7, #3]
 800a2fc:	4611      	mov	r1, r2
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a302:	2300      	movs	r3, #0
}
 800a304:	4618      	mov	r0, r3
 800a306:	3708      	adds	r7, #8
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}

0800a30c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b083      	sub	sp, #12
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	370c      	adds	r7, #12
 800a31a:	46bd      	mov	sp, r7
 800a31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a320:	4770      	bx	lr

0800a322 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a322:	b580      	push	{r7, lr}
 800a324:	b084      	sub	sp, #16
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a32a:	2300      	movs	r3, #0
 800a32c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2201      	movs	r2, #1
 800a332:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d00e      	beq.n	800a35e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a346:	685b      	ldr	r3, [r3, #4]
 800a348:	687a      	ldr	r2, [r7, #4]
 800a34a:	6852      	ldr	r2, [r2, #4]
 800a34c:	b2d2      	uxtb	r2, r2
 800a34e:	4611      	mov	r1, r2
 800a350:	6878      	ldr	r0, [r7, #4]
 800a352:	4798      	blx	r3
 800a354:	4603      	mov	r3, r0
 800a356:	2b00      	cmp	r3, #0
 800a358:	d001      	beq.n	800a35e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a35a:	2303      	movs	r3, #3
 800a35c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a35e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a360:	4618      	mov	r0, r3
 800a362:	3710      	adds	r7, #16
 800a364:	46bd      	mov	sp, r7
 800a366:	bd80      	pop	{r7, pc}

0800a368 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a368:	b480      	push	{r7}
 800a36a:	b083      	sub	sp, #12
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
 800a370:	460b      	mov	r3, r1
 800a372:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a374:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a376:	4618      	mov	r0, r3
 800a378:	370c      	adds	r7, #12
 800a37a:	46bd      	mov	sp, r7
 800a37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a380:	4770      	bx	lr

0800a382 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a382:	b480      	push	{r7}
 800a384:	b083      	sub	sp, #12
 800a386:	af00      	add	r7, sp, #0
 800a388:	6078      	str	r0, [r7, #4]
 800a38a:	460b      	mov	r3, r1
 800a38c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a38e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a390:	4618      	mov	r0, r3
 800a392:	370c      	adds	r7, #12
 800a394:	46bd      	mov	sp, r7
 800a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39a:	4770      	bx	lr

0800a39c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b086      	sub	sp, #24
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
 800a3a4:	460b      	mov	r3, r1
 800a3a6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	885b      	ldrh	r3, [r3, #2]
 800a3b8:	b29b      	uxth	r3, r3
 800a3ba:	68fa      	ldr	r2, [r7, #12]
 800a3bc:	7812      	ldrb	r2, [r2, #0]
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d91f      	bls.n	800a402 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	781b      	ldrb	r3, [r3, #0]
 800a3c6:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a3c8:	e013      	b.n	800a3f2 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a3ca:	f107 030a 	add.w	r3, r7, #10
 800a3ce:	4619      	mov	r1, r3
 800a3d0:	6978      	ldr	r0, [r7, #20]
 800a3d2:	f000 f81b 	bl	800a40c <USBD_GetNextDesc>
 800a3d6:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a3d8:	697b      	ldr	r3, [r7, #20]
 800a3da:	785b      	ldrb	r3, [r3, #1]
 800a3dc:	2b05      	cmp	r3, #5
 800a3de:	d108      	bne.n	800a3f2 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	789b      	ldrb	r3, [r3, #2]
 800a3e8:	78fa      	ldrb	r2, [r7, #3]
 800a3ea:	429a      	cmp	r2, r3
 800a3ec:	d008      	beq.n	800a400 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	885b      	ldrh	r3, [r3, #2]
 800a3f6:	b29a      	uxth	r2, r3
 800a3f8:	897b      	ldrh	r3, [r7, #10]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d8e5      	bhi.n	800a3ca <USBD_GetEpDesc+0x2e>
 800a3fe:	e000      	b.n	800a402 <USBD_GetEpDesc+0x66>
          break;
 800a400:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a402:	693b      	ldr	r3, [r7, #16]
}
 800a404:	4618      	mov	r0, r3
 800a406:	3718      	adds	r7, #24
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b085      	sub	sp, #20
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	881b      	ldrh	r3, [r3, #0]
 800a41e:	68fa      	ldr	r2, [r7, #12]
 800a420:	7812      	ldrb	r2, [r2, #0]
 800a422:	4413      	add	r3, r2
 800a424:	b29a      	uxth	r2, r3
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	781b      	ldrb	r3, [r3, #0]
 800a42e:	461a      	mov	r2, r3
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	4413      	add	r3, r2
 800a434:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a436:	68fb      	ldr	r3, [r7, #12]
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3714      	adds	r7, #20
 800a43c:	46bd      	mov	sp, r7
 800a43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a442:	4770      	bx	lr

0800a444 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a444:	b480      	push	{r7}
 800a446:	b087      	sub	sp, #28
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	781b      	ldrb	r3, [r3, #0]
 800a454:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	3301      	adds	r3, #1
 800a45a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	781b      	ldrb	r3, [r3, #0]
 800a460:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a462:	8a3b      	ldrh	r3, [r7, #16]
 800a464:	021b      	lsls	r3, r3, #8
 800a466:	b21a      	sxth	r2, r3
 800a468:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a46c:	4313      	orrs	r3, r2
 800a46e:	b21b      	sxth	r3, r3
 800a470:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a472:	89fb      	ldrh	r3, [r7, #14]
}
 800a474:	4618      	mov	r0, r3
 800a476:	371c      	adds	r7, #28
 800a478:	46bd      	mov	sp, r7
 800a47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47e:	4770      	bx	lr

0800a480 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b084      	sub	sp, #16
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
 800a488:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a48a:	2300      	movs	r3, #0
 800a48c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	781b      	ldrb	r3, [r3, #0]
 800a492:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a496:	2b40      	cmp	r3, #64	@ 0x40
 800a498:	d005      	beq.n	800a4a6 <USBD_StdDevReq+0x26>
 800a49a:	2b40      	cmp	r3, #64	@ 0x40
 800a49c:	d857      	bhi.n	800a54e <USBD_StdDevReq+0xce>
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d00f      	beq.n	800a4c2 <USBD_StdDevReq+0x42>
 800a4a2:	2b20      	cmp	r3, #32
 800a4a4:	d153      	bne.n	800a54e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	32ae      	adds	r2, #174	@ 0xae
 800a4b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4b4:	689b      	ldr	r3, [r3, #8]
 800a4b6:	6839      	ldr	r1, [r7, #0]
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	4798      	blx	r3
 800a4bc:	4603      	mov	r3, r0
 800a4be:	73fb      	strb	r3, [r7, #15]
      break;
 800a4c0:	e04a      	b.n	800a558 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	785b      	ldrb	r3, [r3, #1]
 800a4c6:	2b09      	cmp	r3, #9
 800a4c8:	d83b      	bhi.n	800a542 <USBD_StdDevReq+0xc2>
 800a4ca:	a201      	add	r2, pc, #4	@ (adr r2, 800a4d0 <USBD_StdDevReq+0x50>)
 800a4cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4d0:	0800a525 	.word	0x0800a525
 800a4d4:	0800a539 	.word	0x0800a539
 800a4d8:	0800a543 	.word	0x0800a543
 800a4dc:	0800a52f 	.word	0x0800a52f
 800a4e0:	0800a543 	.word	0x0800a543
 800a4e4:	0800a503 	.word	0x0800a503
 800a4e8:	0800a4f9 	.word	0x0800a4f9
 800a4ec:	0800a543 	.word	0x0800a543
 800a4f0:	0800a51b 	.word	0x0800a51b
 800a4f4:	0800a50d 	.word	0x0800a50d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a4f8:	6839      	ldr	r1, [r7, #0]
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 fa3e 	bl	800a97c <USBD_GetDescriptor>
          break;
 800a500:	e024      	b.n	800a54c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a502:	6839      	ldr	r1, [r7, #0]
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f000 fba3 	bl	800ac50 <USBD_SetAddress>
          break;
 800a50a:	e01f      	b.n	800a54c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a50c:	6839      	ldr	r1, [r7, #0]
 800a50e:	6878      	ldr	r0, [r7, #4]
 800a510:	f000 fbe2 	bl	800acd8 <USBD_SetConfig>
 800a514:	4603      	mov	r3, r0
 800a516:	73fb      	strb	r3, [r7, #15]
          break;
 800a518:	e018      	b.n	800a54c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a51a:	6839      	ldr	r1, [r7, #0]
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f000 fc85 	bl	800ae2c <USBD_GetConfig>
          break;
 800a522:	e013      	b.n	800a54c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a524:	6839      	ldr	r1, [r7, #0]
 800a526:	6878      	ldr	r0, [r7, #4]
 800a528:	f000 fcb6 	bl	800ae98 <USBD_GetStatus>
          break;
 800a52c:	e00e      	b.n	800a54c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a52e:	6839      	ldr	r1, [r7, #0]
 800a530:	6878      	ldr	r0, [r7, #4]
 800a532:	f000 fce5 	bl	800af00 <USBD_SetFeature>
          break;
 800a536:	e009      	b.n	800a54c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a538:	6839      	ldr	r1, [r7, #0]
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f000 fd09 	bl	800af52 <USBD_ClrFeature>
          break;
 800a540:	e004      	b.n	800a54c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a542:	6839      	ldr	r1, [r7, #0]
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f000 fd60 	bl	800b00a <USBD_CtlError>
          break;
 800a54a:	bf00      	nop
      }
      break;
 800a54c:	e004      	b.n	800a558 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a54e:	6839      	ldr	r1, [r7, #0]
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f000 fd5a 	bl	800b00a <USBD_CtlError>
      break;
 800a556:	bf00      	nop
  }

  return ret;
 800a558:	7bfb      	ldrb	r3, [r7, #15]
}
 800a55a:	4618      	mov	r0, r3
 800a55c:	3710      	adds	r7, #16
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}
 800a562:	bf00      	nop

0800a564 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b084      	sub	sp, #16
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
 800a56c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a56e:	2300      	movs	r3, #0
 800a570:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	781b      	ldrb	r3, [r3, #0]
 800a576:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a57a:	2b40      	cmp	r3, #64	@ 0x40
 800a57c:	d005      	beq.n	800a58a <USBD_StdItfReq+0x26>
 800a57e:	2b40      	cmp	r3, #64	@ 0x40
 800a580:	d852      	bhi.n	800a628 <USBD_StdItfReq+0xc4>
 800a582:	2b00      	cmp	r3, #0
 800a584:	d001      	beq.n	800a58a <USBD_StdItfReq+0x26>
 800a586:	2b20      	cmp	r3, #32
 800a588:	d14e      	bne.n	800a628 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a590:	b2db      	uxtb	r3, r3
 800a592:	3b01      	subs	r3, #1
 800a594:	2b02      	cmp	r3, #2
 800a596:	d840      	bhi.n	800a61a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	889b      	ldrh	r3, [r3, #4]
 800a59c:	b2db      	uxtb	r3, r3
 800a59e:	2b01      	cmp	r3, #1
 800a5a0:	d836      	bhi.n	800a610 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	889b      	ldrh	r3, [r3, #4]
 800a5a6:	b2db      	uxtb	r3, r3
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f7ff fedc 	bl	800a368 <USBD_CoreFindIF>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a5b4:	7bbb      	ldrb	r3, [r7, #14]
 800a5b6:	2bff      	cmp	r3, #255	@ 0xff
 800a5b8:	d01d      	beq.n	800a5f6 <USBD_StdItfReq+0x92>
 800a5ba:	7bbb      	ldrb	r3, [r7, #14]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d11a      	bne.n	800a5f6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a5c0:	7bba      	ldrb	r2, [r7, #14]
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	32ae      	adds	r2, #174	@ 0xae
 800a5c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ca:	689b      	ldr	r3, [r3, #8]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d00f      	beq.n	800a5f0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a5d0:	7bba      	ldrb	r2, [r7, #14]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a5d8:	7bba      	ldrb	r2, [r7, #14]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	32ae      	adds	r2, #174	@ 0xae
 800a5de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5e2:	689b      	ldr	r3, [r3, #8]
 800a5e4:	6839      	ldr	r1, [r7, #0]
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	4798      	blx	r3
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a5ee:	e004      	b.n	800a5fa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a5f0:	2303      	movs	r3, #3
 800a5f2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a5f4:	e001      	b.n	800a5fa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a5f6:	2303      	movs	r3, #3
 800a5f8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	88db      	ldrh	r3, [r3, #6]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d110      	bne.n	800a624 <USBD_StdItfReq+0xc0>
 800a602:	7bfb      	ldrb	r3, [r7, #15]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d10d      	bne.n	800a624 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f000 fddc 	bl	800b1c6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a60e:	e009      	b.n	800a624 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a610:	6839      	ldr	r1, [r7, #0]
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f000 fcf9 	bl	800b00a <USBD_CtlError>
          break;
 800a618:	e004      	b.n	800a624 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a61a:	6839      	ldr	r1, [r7, #0]
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f000 fcf4 	bl	800b00a <USBD_CtlError>
          break;
 800a622:	e000      	b.n	800a626 <USBD_StdItfReq+0xc2>
          break;
 800a624:	bf00      	nop
      }
      break;
 800a626:	e004      	b.n	800a632 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a628:	6839      	ldr	r1, [r7, #0]
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	f000 fced 	bl	800b00a <USBD_CtlError>
      break;
 800a630:	bf00      	nop
  }

  return ret;
 800a632:	7bfb      	ldrb	r3, [r7, #15]
}
 800a634:	4618      	mov	r0, r3
 800a636:	3710      	adds	r7, #16
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}

0800a63c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b084      	sub	sp, #16
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
 800a644:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a646:	2300      	movs	r3, #0
 800a648:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	889b      	ldrh	r3, [r3, #4]
 800a64e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	781b      	ldrb	r3, [r3, #0]
 800a654:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a658:	2b40      	cmp	r3, #64	@ 0x40
 800a65a:	d007      	beq.n	800a66c <USBD_StdEPReq+0x30>
 800a65c:	2b40      	cmp	r3, #64	@ 0x40
 800a65e:	f200 8181 	bhi.w	800a964 <USBD_StdEPReq+0x328>
 800a662:	2b00      	cmp	r3, #0
 800a664:	d02a      	beq.n	800a6bc <USBD_StdEPReq+0x80>
 800a666:	2b20      	cmp	r3, #32
 800a668:	f040 817c 	bne.w	800a964 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a66c:	7bbb      	ldrb	r3, [r7, #14]
 800a66e:	4619      	mov	r1, r3
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f7ff fe86 	bl	800a382 <USBD_CoreFindEP>
 800a676:	4603      	mov	r3, r0
 800a678:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a67a:	7b7b      	ldrb	r3, [r7, #13]
 800a67c:	2bff      	cmp	r3, #255	@ 0xff
 800a67e:	f000 8176 	beq.w	800a96e <USBD_StdEPReq+0x332>
 800a682:	7b7b      	ldrb	r3, [r7, #13]
 800a684:	2b00      	cmp	r3, #0
 800a686:	f040 8172 	bne.w	800a96e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800a68a:	7b7a      	ldrb	r2, [r7, #13]
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a692:	7b7a      	ldrb	r2, [r7, #13]
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	32ae      	adds	r2, #174	@ 0xae
 800a698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a69c:	689b      	ldr	r3, [r3, #8]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	f000 8165 	beq.w	800a96e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a6a4:	7b7a      	ldrb	r2, [r7, #13]
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	32ae      	adds	r2, #174	@ 0xae
 800a6aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ae:	689b      	ldr	r3, [r3, #8]
 800a6b0:	6839      	ldr	r1, [r7, #0]
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	4798      	blx	r3
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a6ba:	e158      	b.n	800a96e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	785b      	ldrb	r3, [r3, #1]
 800a6c0:	2b03      	cmp	r3, #3
 800a6c2:	d008      	beq.n	800a6d6 <USBD_StdEPReq+0x9a>
 800a6c4:	2b03      	cmp	r3, #3
 800a6c6:	f300 8147 	bgt.w	800a958 <USBD_StdEPReq+0x31c>
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	f000 809b 	beq.w	800a806 <USBD_StdEPReq+0x1ca>
 800a6d0:	2b01      	cmp	r3, #1
 800a6d2:	d03c      	beq.n	800a74e <USBD_StdEPReq+0x112>
 800a6d4:	e140      	b.n	800a958 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6dc:	b2db      	uxtb	r3, r3
 800a6de:	2b02      	cmp	r3, #2
 800a6e0:	d002      	beq.n	800a6e8 <USBD_StdEPReq+0xac>
 800a6e2:	2b03      	cmp	r3, #3
 800a6e4:	d016      	beq.n	800a714 <USBD_StdEPReq+0xd8>
 800a6e6:	e02c      	b.n	800a742 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a6e8:	7bbb      	ldrb	r3, [r7, #14]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d00d      	beq.n	800a70a <USBD_StdEPReq+0xce>
 800a6ee:	7bbb      	ldrb	r3, [r7, #14]
 800a6f0:	2b80      	cmp	r3, #128	@ 0x80
 800a6f2:	d00a      	beq.n	800a70a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a6f4:	7bbb      	ldrb	r3, [r7, #14]
 800a6f6:	4619      	mov	r1, r3
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	f001 f95d 	bl	800b9b8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a6fe:	2180      	movs	r1, #128	@ 0x80
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f001 f959 	bl	800b9b8 <USBD_LL_StallEP>
 800a706:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a708:	e020      	b.n	800a74c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a70a:	6839      	ldr	r1, [r7, #0]
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f000 fc7c 	bl	800b00a <USBD_CtlError>
              break;
 800a712:	e01b      	b.n	800a74c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	885b      	ldrh	r3, [r3, #2]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d10e      	bne.n	800a73a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a71c:	7bbb      	ldrb	r3, [r7, #14]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d00b      	beq.n	800a73a <USBD_StdEPReq+0xfe>
 800a722:	7bbb      	ldrb	r3, [r7, #14]
 800a724:	2b80      	cmp	r3, #128	@ 0x80
 800a726:	d008      	beq.n	800a73a <USBD_StdEPReq+0xfe>
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	88db      	ldrh	r3, [r3, #6]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d104      	bne.n	800a73a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a730:	7bbb      	ldrb	r3, [r7, #14]
 800a732:	4619      	mov	r1, r3
 800a734:	6878      	ldr	r0, [r7, #4]
 800a736:	f001 f93f 	bl	800b9b8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f000 fd43 	bl	800b1c6 <USBD_CtlSendStatus>

              break;
 800a740:	e004      	b.n	800a74c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a742:	6839      	ldr	r1, [r7, #0]
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f000 fc60 	bl	800b00a <USBD_CtlError>
              break;
 800a74a:	bf00      	nop
          }
          break;
 800a74c:	e109      	b.n	800a962 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a754:	b2db      	uxtb	r3, r3
 800a756:	2b02      	cmp	r3, #2
 800a758:	d002      	beq.n	800a760 <USBD_StdEPReq+0x124>
 800a75a:	2b03      	cmp	r3, #3
 800a75c:	d016      	beq.n	800a78c <USBD_StdEPReq+0x150>
 800a75e:	e04b      	b.n	800a7f8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a760:	7bbb      	ldrb	r3, [r7, #14]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d00d      	beq.n	800a782 <USBD_StdEPReq+0x146>
 800a766:	7bbb      	ldrb	r3, [r7, #14]
 800a768:	2b80      	cmp	r3, #128	@ 0x80
 800a76a:	d00a      	beq.n	800a782 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a76c:	7bbb      	ldrb	r3, [r7, #14]
 800a76e:	4619      	mov	r1, r3
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f001 f921 	bl	800b9b8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a776:	2180      	movs	r1, #128	@ 0x80
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f001 f91d 	bl	800b9b8 <USBD_LL_StallEP>
 800a77e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a780:	e040      	b.n	800a804 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a782:	6839      	ldr	r1, [r7, #0]
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 fc40 	bl	800b00a <USBD_CtlError>
              break;
 800a78a:	e03b      	b.n	800a804 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	885b      	ldrh	r3, [r3, #2]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d136      	bne.n	800a802 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a794:	7bbb      	ldrb	r3, [r7, #14]
 800a796:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d004      	beq.n	800a7a8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a79e:	7bbb      	ldrb	r3, [r7, #14]
 800a7a0:	4619      	mov	r1, r3
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f001 f927 	bl	800b9f6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 fd0c 	bl	800b1c6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a7ae:	7bbb      	ldrb	r3, [r7, #14]
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f7ff fde5 	bl	800a382 <USBD_CoreFindEP>
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a7bc:	7b7b      	ldrb	r3, [r7, #13]
 800a7be:	2bff      	cmp	r3, #255	@ 0xff
 800a7c0:	d01f      	beq.n	800a802 <USBD_StdEPReq+0x1c6>
 800a7c2:	7b7b      	ldrb	r3, [r7, #13]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d11c      	bne.n	800a802 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a7c8:	7b7a      	ldrb	r2, [r7, #13]
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a7d0:	7b7a      	ldrb	r2, [r7, #13]
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	32ae      	adds	r2, #174	@ 0xae
 800a7d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7da:	689b      	ldr	r3, [r3, #8]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d010      	beq.n	800a802 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a7e0:	7b7a      	ldrb	r2, [r7, #13]
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	32ae      	adds	r2, #174	@ 0xae
 800a7e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7ea:	689b      	ldr	r3, [r3, #8]
 800a7ec:	6839      	ldr	r1, [r7, #0]
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	4798      	blx	r3
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a7f6:	e004      	b.n	800a802 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a7f8:	6839      	ldr	r1, [r7, #0]
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 fc05 	bl	800b00a <USBD_CtlError>
              break;
 800a800:	e000      	b.n	800a804 <USBD_StdEPReq+0x1c8>
              break;
 800a802:	bf00      	nop
          }
          break;
 800a804:	e0ad      	b.n	800a962 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a80c:	b2db      	uxtb	r3, r3
 800a80e:	2b02      	cmp	r3, #2
 800a810:	d002      	beq.n	800a818 <USBD_StdEPReq+0x1dc>
 800a812:	2b03      	cmp	r3, #3
 800a814:	d033      	beq.n	800a87e <USBD_StdEPReq+0x242>
 800a816:	e099      	b.n	800a94c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a818:	7bbb      	ldrb	r3, [r7, #14]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d007      	beq.n	800a82e <USBD_StdEPReq+0x1f2>
 800a81e:	7bbb      	ldrb	r3, [r7, #14]
 800a820:	2b80      	cmp	r3, #128	@ 0x80
 800a822:	d004      	beq.n	800a82e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a824:	6839      	ldr	r1, [r7, #0]
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f000 fbef 	bl	800b00a <USBD_CtlError>
                break;
 800a82c:	e093      	b.n	800a956 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a82e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a832:	2b00      	cmp	r3, #0
 800a834:	da0b      	bge.n	800a84e <USBD_StdEPReq+0x212>
 800a836:	7bbb      	ldrb	r3, [r7, #14]
 800a838:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a83c:	4613      	mov	r3, r2
 800a83e:	009b      	lsls	r3, r3, #2
 800a840:	4413      	add	r3, r2
 800a842:	009b      	lsls	r3, r3, #2
 800a844:	3310      	adds	r3, #16
 800a846:	687a      	ldr	r2, [r7, #4]
 800a848:	4413      	add	r3, r2
 800a84a:	3304      	adds	r3, #4
 800a84c:	e00b      	b.n	800a866 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a84e:	7bbb      	ldrb	r3, [r7, #14]
 800a850:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a854:	4613      	mov	r3, r2
 800a856:	009b      	lsls	r3, r3, #2
 800a858:	4413      	add	r3, r2
 800a85a:	009b      	lsls	r3, r3, #2
 800a85c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	4413      	add	r3, r2
 800a864:	3304      	adds	r3, #4
 800a866:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	2200      	movs	r2, #0
 800a86c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	330e      	adds	r3, #14
 800a872:	2202      	movs	r2, #2
 800a874:	4619      	mov	r1, r3
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 fc44 	bl	800b104 <USBD_CtlSendData>
              break;
 800a87c:	e06b      	b.n	800a956 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a87e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a882:	2b00      	cmp	r3, #0
 800a884:	da11      	bge.n	800a8aa <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a886:	7bbb      	ldrb	r3, [r7, #14]
 800a888:	f003 020f 	and.w	r2, r3, #15
 800a88c:	6879      	ldr	r1, [r7, #4]
 800a88e:	4613      	mov	r3, r2
 800a890:	009b      	lsls	r3, r3, #2
 800a892:	4413      	add	r3, r2
 800a894:	009b      	lsls	r3, r3, #2
 800a896:	440b      	add	r3, r1
 800a898:	3323      	adds	r3, #35	@ 0x23
 800a89a:	781b      	ldrb	r3, [r3, #0]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d117      	bne.n	800a8d0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a8a0:	6839      	ldr	r1, [r7, #0]
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f000 fbb1 	bl	800b00a <USBD_CtlError>
                  break;
 800a8a8:	e055      	b.n	800a956 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a8aa:	7bbb      	ldrb	r3, [r7, #14]
 800a8ac:	f003 020f 	and.w	r2, r3, #15
 800a8b0:	6879      	ldr	r1, [r7, #4]
 800a8b2:	4613      	mov	r3, r2
 800a8b4:	009b      	lsls	r3, r3, #2
 800a8b6:	4413      	add	r3, r2
 800a8b8:	009b      	lsls	r3, r3, #2
 800a8ba:	440b      	add	r3, r1
 800a8bc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a8c0:	781b      	ldrb	r3, [r3, #0]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d104      	bne.n	800a8d0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a8c6:	6839      	ldr	r1, [r7, #0]
 800a8c8:	6878      	ldr	r0, [r7, #4]
 800a8ca:	f000 fb9e 	bl	800b00a <USBD_CtlError>
                  break;
 800a8ce:	e042      	b.n	800a956 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a8d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	da0b      	bge.n	800a8f0 <USBD_StdEPReq+0x2b4>
 800a8d8:	7bbb      	ldrb	r3, [r7, #14]
 800a8da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a8de:	4613      	mov	r3, r2
 800a8e0:	009b      	lsls	r3, r3, #2
 800a8e2:	4413      	add	r3, r2
 800a8e4:	009b      	lsls	r3, r3, #2
 800a8e6:	3310      	adds	r3, #16
 800a8e8:	687a      	ldr	r2, [r7, #4]
 800a8ea:	4413      	add	r3, r2
 800a8ec:	3304      	adds	r3, #4
 800a8ee:	e00b      	b.n	800a908 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a8f0:	7bbb      	ldrb	r3, [r7, #14]
 800a8f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a8f6:	4613      	mov	r3, r2
 800a8f8:	009b      	lsls	r3, r3, #2
 800a8fa:	4413      	add	r3, r2
 800a8fc:	009b      	lsls	r3, r3, #2
 800a8fe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a902:	687a      	ldr	r2, [r7, #4]
 800a904:	4413      	add	r3, r2
 800a906:	3304      	adds	r3, #4
 800a908:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a90a:	7bbb      	ldrb	r3, [r7, #14]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d002      	beq.n	800a916 <USBD_StdEPReq+0x2da>
 800a910:	7bbb      	ldrb	r3, [r7, #14]
 800a912:	2b80      	cmp	r3, #128	@ 0x80
 800a914:	d103      	bne.n	800a91e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	2200      	movs	r2, #0
 800a91a:	739a      	strb	r2, [r3, #14]
 800a91c:	e00e      	b.n	800a93c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a91e:	7bbb      	ldrb	r3, [r7, #14]
 800a920:	4619      	mov	r1, r3
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f001 f886 	bl	800ba34 <USBD_LL_IsStallEP>
 800a928:	4603      	mov	r3, r0
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d003      	beq.n	800a936 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	2201      	movs	r2, #1
 800a932:	739a      	strb	r2, [r3, #14]
 800a934:	e002      	b.n	800a93c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	2200      	movs	r2, #0
 800a93a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	330e      	adds	r3, #14
 800a940:	2202      	movs	r2, #2
 800a942:	4619      	mov	r1, r3
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 fbdd 	bl	800b104 <USBD_CtlSendData>
              break;
 800a94a:	e004      	b.n	800a956 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800a94c:	6839      	ldr	r1, [r7, #0]
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 fb5b 	bl	800b00a <USBD_CtlError>
              break;
 800a954:	bf00      	nop
          }
          break;
 800a956:	e004      	b.n	800a962 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800a958:	6839      	ldr	r1, [r7, #0]
 800a95a:	6878      	ldr	r0, [r7, #4]
 800a95c:	f000 fb55 	bl	800b00a <USBD_CtlError>
          break;
 800a960:	bf00      	nop
      }
      break;
 800a962:	e005      	b.n	800a970 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800a964:	6839      	ldr	r1, [r7, #0]
 800a966:	6878      	ldr	r0, [r7, #4]
 800a968:	f000 fb4f 	bl	800b00a <USBD_CtlError>
      break;
 800a96c:	e000      	b.n	800a970 <USBD_StdEPReq+0x334>
      break;
 800a96e:	bf00      	nop
  }

  return ret;
 800a970:	7bfb      	ldrb	r3, [r7, #15]
}
 800a972:	4618      	mov	r0, r3
 800a974:	3710      	adds	r7, #16
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}
	...

0800a97c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b084      	sub	sp, #16
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
 800a984:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a986:	2300      	movs	r3, #0
 800a988:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a98a:	2300      	movs	r3, #0
 800a98c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a98e:	2300      	movs	r3, #0
 800a990:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	885b      	ldrh	r3, [r3, #2]
 800a996:	0a1b      	lsrs	r3, r3, #8
 800a998:	b29b      	uxth	r3, r3
 800a99a:	3b01      	subs	r3, #1
 800a99c:	2b06      	cmp	r3, #6
 800a99e:	f200 8128 	bhi.w	800abf2 <USBD_GetDescriptor+0x276>
 800a9a2:	a201      	add	r2, pc, #4	@ (adr r2, 800a9a8 <USBD_GetDescriptor+0x2c>)
 800a9a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9a8:	0800a9c5 	.word	0x0800a9c5
 800a9ac:	0800a9dd 	.word	0x0800a9dd
 800a9b0:	0800aa1d 	.word	0x0800aa1d
 800a9b4:	0800abf3 	.word	0x0800abf3
 800a9b8:	0800abf3 	.word	0x0800abf3
 800a9bc:	0800ab93 	.word	0x0800ab93
 800a9c0:	0800abbf 	.word	0x0800abbf
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	687a      	ldr	r2, [r7, #4]
 800a9ce:	7c12      	ldrb	r2, [r2, #16]
 800a9d0:	f107 0108 	add.w	r1, r7, #8
 800a9d4:	4610      	mov	r0, r2
 800a9d6:	4798      	blx	r3
 800a9d8:	60f8      	str	r0, [r7, #12]
      break;
 800a9da:	e112      	b.n	800ac02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	7c1b      	ldrb	r3, [r3, #16]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d10d      	bne.n	800aa00 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9ec:	f107 0208 	add.w	r2, r7, #8
 800a9f0:	4610      	mov	r0, r2
 800a9f2:	4798      	blx	r3
 800a9f4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	3301      	adds	r3, #1
 800a9fa:	2202      	movs	r2, #2
 800a9fc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a9fe:	e100      	b.n	800ac02 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa08:	f107 0208 	add.w	r2, r7, #8
 800aa0c:	4610      	mov	r0, r2
 800aa0e:	4798      	blx	r3
 800aa10:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	3301      	adds	r3, #1
 800aa16:	2202      	movs	r2, #2
 800aa18:	701a      	strb	r2, [r3, #0]
      break;
 800aa1a:	e0f2      	b.n	800ac02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	885b      	ldrh	r3, [r3, #2]
 800aa20:	b2db      	uxtb	r3, r3
 800aa22:	2b05      	cmp	r3, #5
 800aa24:	f200 80ac 	bhi.w	800ab80 <USBD_GetDescriptor+0x204>
 800aa28:	a201      	add	r2, pc, #4	@ (adr r2, 800aa30 <USBD_GetDescriptor+0xb4>)
 800aa2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa2e:	bf00      	nop
 800aa30:	0800aa49 	.word	0x0800aa49
 800aa34:	0800aa7d 	.word	0x0800aa7d
 800aa38:	0800aab1 	.word	0x0800aab1
 800aa3c:	0800aae5 	.word	0x0800aae5
 800aa40:	0800ab19 	.word	0x0800ab19
 800aa44:	0800ab4d 	.word	0x0800ab4d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d00b      	beq.n	800aa6c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa5a:	685b      	ldr	r3, [r3, #4]
 800aa5c:	687a      	ldr	r2, [r7, #4]
 800aa5e:	7c12      	ldrb	r2, [r2, #16]
 800aa60:	f107 0108 	add.w	r1, r7, #8
 800aa64:	4610      	mov	r0, r2
 800aa66:	4798      	blx	r3
 800aa68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa6a:	e091      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aa6c:	6839      	ldr	r1, [r7, #0]
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f000 facb 	bl	800b00a <USBD_CtlError>
            err++;
 800aa74:	7afb      	ldrb	r3, [r7, #11]
 800aa76:	3301      	adds	r3, #1
 800aa78:	72fb      	strb	r3, [r7, #11]
          break;
 800aa7a:	e089      	b.n	800ab90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa82:	689b      	ldr	r3, [r3, #8]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d00b      	beq.n	800aaa0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa8e:	689b      	ldr	r3, [r3, #8]
 800aa90:	687a      	ldr	r2, [r7, #4]
 800aa92:	7c12      	ldrb	r2, [r2, #16]
 800aa94:	f107 0108 	add.w	r1, r7, #8
 800aa98:	4610      	mov	r0, r2
 800aa9a:	4798      	blx	r3
 800aa9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa9e:	e077      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aaa0:	6839      	ldr	r1, [r7, #0]
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 fab1 	bl	800b00a <USBD_CtlError>
            err++;
 800aaa8:	7afb      	ldrb	r3, [r7, #11]
 800aaaa:	3301      	adds	r3, #1
 800aaac:	72fb      	strb	r3, [r7, #11]
          break;
 800aaae:	e06f      	b.n	800ab90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aab6:	68db      	ldr	r3, [r3, #12]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d00b      	beq.n	800aad4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aac2:	68db      	ldr	r3, [r3, #12]
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	7c12      	ldrb	r2, [r2, #16]
 800aac8:	f107 0108 	add.w	r1, r7, #8
 800aacc:	4610      	mov	r0, r2
 800aace:	4798      	blx	r3
 800aad0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aad2:	e05d      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aad4:	6839      	ldr	r1, [r7, #0]
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f000 fa97 	bl	800b00a <USBD_CtlError>
            err++;
 800aadc:	7afb      	ldrb	r3, [r7, #11]
 800aade:	3301      	adds	r3, #1
 800aae0:	72fb      	strb	r3, [r7, #11]
          break;
 800aae2:	e055      	b.n	800ab90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aaea:	691b      	ldr	r3, [r3, #16]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d00b      	beq.n	800ab08 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aaf6:	691b      	ldr	r3, [r3, #16]
 800aaf8:	687a      	ldr	r2, [r7, #4]
 800aafa:	7c12      	ldrb	r2, [r2, #16]
 800aafc:	f107 0108 	add.w	r1, r7, #8
 800ab00:	4610      	mov	r0, r2
 800ab02:	4798      	blx	r3
 800ab04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab06:	e043      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab08:	6839      	ldr	r1, [r7, #0]
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 fa7d 	bl	800b00a <USBD_CtlError>
            err++;
 800ab10:	7afb      	ldrb	r3, [r7, #11]
 800ab12:	3301      	adds	r3, #1
 800ab14:	72fb      	strb	r3, [r7, #11]
          break;
 800ab16:	e03b      	b.n	800ab90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab1e:	695b      	ldr	r3, [r3, #20]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d00b      	beq.n	800ab3c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab2a:	695b      	ldr	r3, [r3, #20]
 800ab2c:	687a      	ldr	r2, [r7, #4]
 800ab2e:	7c12      	ldrb	r2, [r2, #16]
 800ab30:	f107 0108 	add.w	r1, r7, #8
 800ab34:	4610      	mov	r0, r2
 800ab36:	4798      	blx	r3
 800ab38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab3a:	e029      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab3c:	6839      	ldr	r1, [r7, #0]
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f000 fa63 	bl	800b00a <USBD_CtlError>
            err++;
 800ab44:	7afb      	ldrb	r3, [r7, #11]
 800ab46:	3301      	adds	r3, #1
 800ab48:	72fb      	strb	r3, [r7, #11]
          break;
 800ab4a:	e021      	b.n	800ab90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab52:	699b      	ldr	r3, [r3, #24]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d00b      	beq.n	800ab70 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab5e:	699b      	ldr	r3, [r3, #24]
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	7c12      	ldrb	r2, [r2, #16]
 800ab64:	f107 0108 	add.w	r1, r7, #8
 800ab68:	4610      	mov	r0, r2
 800ab6a:	4798      	blx	r3
 800ab6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab6e:	e00f      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab70:	6839      	ldr	r1, [r7, #0]
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f000 fa49 	bl	800b00a <USBD_CtlError>
            err++;
 800ab78:	7afb      	ldrb	r3, [r7, #11]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	72fb      	strb	r3, [r7, #11]
          break;
 800ab7e:	e007      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ab80:	6839      	ldr	r1, [r7, #0]
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f000 fa41 	bl	800b00a <USBD_CtlError>
          err++;
 800ab88:	7afb      	ldrb	r3, [r7, #11]
 800ab8a:	3301      	adds	r3, #1
 800ab8c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ab8e:	bf00      	nop
      }
      break;
 800ab90:	e037      	b.n	800ac02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	7c1b      	ldrb	r3, [r3, #16]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d109      	bne.n	800abae <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aba2:	f107 0208 	add.w	r2, r7, #8
 800aba6:	4610      	mov	r0, r2
 800aba8:	4798      	blx	r3
 800abaa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800abac:	e029      	b.n	800ac02 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800abae:	6839      	ldr	r1, [r7, #0]
 800abb0:	6878      	ldr	r0, [r7, #4]
 800abb2:	f000 fa2a 	bl	800b00a <USBD_CtlError>
        err++;
 800abb6:	7afb      	ldrb	r3, [r7, #11]
 800abb8:	3301      	adds	r3, #1
 800abba:	72fb      	strb	r3, [r7, #11]
      break;
 800abbc:	e021      	b.n	800ac02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	7c1b      	ldrb	r3, [r3, #16]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d10d      	bne.n	800abe2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abce:	f107 0208 	add.w	r2, r7, #8
 800abd2:	4610      	mov	r0, r2
 800abd4:	4798      	blx	r3
 800abd6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	3301      	adds	r3, #1
 800abdc:	2207      	movs	r2, #7
 800abde:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800abe0:	e00f      	b.n	800ac02 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800abe2:	6839      	ldr	r1, [r7, #0]
 800abe4:	6878      	ldr	r0, [r7, #4]
 800abe6:	f000 fa10 	bl	800b00a <USBD_CtlError>
        err++;
 800abea:	7afb      	ldrb	r3, [r7, #11]
 800abec:	3301      	adds	r3, #1
 800abee:	72fb      	strb	r3, [r7, #11]
      break;
 800abf0:	e007      	b.n	800ac02 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800abf2:	6839      	ldr	r1, [r7, #0]
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f000 fa08 	bl	800b00a <USBD_CtlError>
      err++;
 800abfa:	7afb      	ldrb	r3, [r7, #11]
 800abfc:	3301      	adds	r3, #1
 800abfe:	72fb      	strb	r3, [r7, #11]
      break;
 800ac00:	bf00      	nop
  }

  if (err != 0U)
 800ac02:	7afb      	ldrb	r3, [r7, #11]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d11e      	bne.n	800ac46 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	88db      	ldrh	r3, [r3, #6]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d016      	beq.n	800ac3e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ac10:	893b      	ldrh	r3, [r7, #8]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d00e      	beq.n	800ac34 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	88da      	ldrh	r2, [r3, #6]
 800ac1a:	893b      	ldrh	r3, [r7, #8]
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	bf28      	it	cs
 800ac20:	4613      	movcs	r3, r2
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ac26:	893b      	ldrh	r3, [r7, #8]
 800ac28:	461a      	mov	r2, r3
 800ac2a:	68f9      	ldr	r1, [r7, #12]
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f000 fa69 	bl	800b104 <USBD_CtlSendData>
 800ac32:	e009      	b.n	800ac48 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ac34:	6839      	ldr	r1, [r7, #0]
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f000 f9e7 	bl	800b00a <USBD_CtlError>
 800ac3c:	e004      	b.n	800ac48 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f000 fac1 	bl	800b1c6 <USBD_CtlSendStatus>
 800ac44:	e000      	b.n	800ac48 <USBD_GetDescriptor+0x2cc>
    return;
 800ac46:	bf00      	nop
  }
}
 800ac48:	3710      	adds	r7, #16
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}
 800ac4e:	bf00      	nop

0800ac50 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b084      	sub	sp, #16
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
 800ac58:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	889b      	ldrh	r3, [r3, #4]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d131      	bne.n	800acc6 <USBD_SetAddress+0x76>
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	88db      	ldrh	r3, [r3, #6]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d12d      	bne.n	800acc6 <USBD_SetAddress+0x76>
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	885b      	ldrh	r3, [r3, #2]
 800ac6e:	2b7f      	cmp	r3, #127	@ 0x7f
 800ac70:	d829      	bhi.n	800acc6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	885b      	ldrh	r3, [r3, #2]
 800ac76:	b2db      	uxtb	r3, r3
 800ac78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac7c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac84:	b2db      	uxtb	r3, r3
 800ac86:	2b03      	cmp	r3, #3
 800ac88:	d104      	bne.n	800ac94 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ac8a:	6839      	ldr	r1, [r7, #0]
 800ac8c:	6878      	ldr	r0, [r7, #4]
 800ac8e:	f000 f9bc 	bl	800b00a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac92:	e01d      	b.n	800acd0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	7bfa      	ldrb	r2, [r7, #15]
 800ac98:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ac9c:	7bfb      	ldrb	r3, [r7, #15]
 800ac9e:	4619      	mov	r1, r3
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f000 fef3 	bl	800ba8c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f000 fa8d 	bl	800b1c6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800acac:	7bfb      	ldrb	r3, [r7, #15]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d004      	beq.n	800acbc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2202      	movs	r2, #2
 800acb6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acba:	e009      	b.n	800acd0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2201      	movs	r2, #1
 800acc0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acc4:	e004      	b.n	800acd0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800acc6:	6839      	ldr	r1, [r7, #0]
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f000 f99e 	bl	800b00a <USBD_CtlError>
  }
}
 800acce:	bf00      	nop
 800acd0:	bf00      	nop
 800acd2:	3710      	adds	r7, #16
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b084      	sub	sp, #16
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
 800ace0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ace2:	2300      	movs	r3, #0
 800ace4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	885b      	ldrh	r3, [r3, #2]
 800acea:	b2da      	uxtb	r2, r3
 800acec:	4b4e      	ldr	r3, [pc, #312]	@ (800ae28 <USBD_SetConfig+0x150>)
 800acee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800acf0:	4b4d      	ldr	r3, [pc, #308]	@ (800ae28 <USBD_SetConfig+0x150>)
 800acf2:	781b      	ldrb	r3, [r3, #0]
 800acf4:	2b01      	cmp	r3, #1
 800acf6:	d905      	bls.n	800ad04 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800acf8:	6839      	ldr	r1, [r7, #0]
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f000 f985 	bl	800b00a <USBD_CtlError>
    return USBD_FAIL;
 800ad00:	2303      	movs	r3, #3
 800ad02:	e08c      	b.n	800ae1e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad0a:	b2db      	uxtb	r3, r3
 800ad0c:	2b02      	cmp	r3, #2
 800ad0e:	d002      	beq.n	800ad16 <USBD_SetConfig+0x3e>
 800ad10:	2b03      	cmp	r3, #3
 800ad12:	d029      	beq.n	800ad68 <USBD_SetConfig+0x90>
 800ad14:	e075      	b.n	800ae02 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ad16:	4b44      	ldr	r3, [pc, #272]	@ (800ae28 <USBD_SetConfig+0x150>)
 800ad18:	781b      	ldrb	r3, [r3, #0]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d020      	beq.n	800ad60 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ad1e:	4b42      	ldr	r3, [pc, #264]	@ (800ae28 <USBD_SetConfig+0x150>)
 800ad20:	781b      	ldrb	r3, [r3, #0]
 800ad22:	461a      	mov	r2, r3
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ad28:	4b3f      	ldr	r3, [pc, #252]	@ (800ae28 <USBD_SetConfig+0x150>)
 800ad2a:	781b      	ldrb	r3, [r3, #0]
 800ad2c:	4619      	mov	r1, r3
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f7fe ffcf 	bl	8009cd2 <USBD_SetClassConfig>
 800ad34:	4603      	mov	r3, r0
 800ad36:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ad38:	7bfb      	ldrb	r3, [r7, #15]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d008      	beq.n	800ad50 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ad3e:	6839      	ldr	r1, [r7, #0]
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f000 f962 	bl	800b00a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2202      	movs	r2, #2
 800ad4a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ad4e:	e065      	b.n	800ae1c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ad50:	6878      	ldr	r0, [r7, #4]
 800ad52:	f000 fa38 	bl	800b1c6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2203      	movs	r2, #3
 800ad5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ad5e:	e05d      	b.n	800ae1c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ad60:	6878      	ldr	r0, [r7, #4]
 800ad62:	f000 fa30 	bl	800b1c6 <USBD_CtlSendStatus>
      break;
 800ad66:	e059      	b.n	800ae1c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ad68:	4b2f      	ldr	r3, [pc, #188]	@ (800ae28 <USBD_SetConfig+0x150>)
 800ad6a:	781b      	ldrb	r3, [r3, #0]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d112      	bne.n	800ad96 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2202      	movs	r2, #2
 800ad74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ad78:	4b2b      	ldr	r3, [pc, #172]	@ (800ae28 <USBD_SetConfig+0x150>)
 800ad7a:	781b      	ldrb	r3, [r3, #0]
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ad82:	4b29      	ldr	r3, [pc, #164]	@ (800ae28 <USBD_SetConfig+0x150>)
 800ad84:	781b      	ldrb	r3, [r3, #0]
 800ad86:	4619      	mov	r1, r3
 800ad88:	6878      	ldr	r0, [r7, #4]
 800ad8a:	f7fe ffbe 	bl	8009d0a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f000 fa19 	bl	800b1c6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ad94:	e042      	b.n	800ae1c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ad96:	4b24      	ldr	r3, [pc, #144]	@ (800ae28 <USBD_SetConfig+0x150>)
 800ad98:	781b      	ldrb	r3, [r3, #0]
 800ad9a:	461a      	mov	r2, r3
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	429a      	cmp	r2, r3
 800ada2:	d02a      	beq.n	800adfa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	685b      	ldr	r3, [r3, #4]
 800ada8:	b2db      	uxtb	r3, r3
 800adaa:	4619      	mov	r1, r3
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f7fe ffac 	bl	8009d0a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800adb2:	4b1d      	ldr	r3, [pc, #116]	@ (800ae28 <USBD_SetConfig+0x150>)
 800adb4:	781b      	ldrb	r3, [r3, #0]
 800adb6:	461a      	mov	r2, r3
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800adbc:	4b1a      	ldr	r3, [pc, #104]	@ (800ae28 <USBD_SetConfig+0x150>)
 800adbe:	781b      	ldrb	r3, [r3, #0]
 800adc0:	4619      	mov	r1, r3
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f7fe ff85 	bl	8009cd2 <USBD_SetClassConfig>
 800adc8:	4603      	mov	r3, r0
 800adca:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800adcc:	7bfb      	ldrb	r3, [r7, #15]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d00f      	beq.n	800adf2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800add2:	6839      	ldr	r1, [r7, #0]
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f000 f918 	bl	800b00a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	685b      	ldr	r3, [r3, #4]
 800adde:	b2db      	uxtb	r3, r3
 800ade0:	4619      	mov	r1, r3
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f7fe ff91 	bl	8009d0a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2202      	movs	r2, #2
 800adec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800adf0:	e014      	b.n	800ae1c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 f9e7 	bl	800b1c6 <USBD_CtlSendStatus>
      break;
 800adf8:	e010      	b.n	800ae1c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f000 f9e3 	bl	800b1c6 <USBD_CtlSendStatus>
      break;
 800ae00:	e00c      	b.n	800ae1c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ae02:	6839      	ldr	r1, [r7, #0]
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f000 f900 	bl	800b00a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ae0a:	4b07      	ldr	r3, [pc, #28]	@ (800ae28 <USBD_SetConfig+0x150>)
 800ae0c:	781b      	ldrb	r3, [r3, #0]
 800ae0e:	4619      	mov	r1, r3
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f7fe ff7a 	bl	8009d0a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ae16:	2303      	movs	r3, #3
 800ae18:	73fb      	strb	r3, [r7, #15]
      break;
 800ae1a:	bf00      	nop
  }

  return ret;
 800ae1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae1e:	4618      	mov	r0, r3
 800ae20:	3710      	adds	r7, #16
 800ae22:	46bd      	mov	sp, r7
 800ae24:	bd80      	pop	{r7, pc}
 800ae26:	bf00      	nop
 800ae28:	20000608 	.word	0x20000608

0800ae2c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b082      	sub	sp, #8
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	88db      	ldrh	r3, [r3, #6]
 800ae3a:	2b01      	cmp	r3, #1
 800ae3c:	d004      	beq.n	800ae48 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ae3e:	6839      	ldr	r1, [r7, #0]
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f000 f8e2 	bl	800b00a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ae46:	e023      	b.n	800ae90 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae4e:	b2db      	uxtb	r3, r3
 800ae50:	2b02      	cmp	r3, #2
 800ae52:	dc02      	bgt.n	800ae5a <USBD_GetConfig+0x2e>
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	dc03      	bgt.n	800ae60 <USBD_GetConfig+0x34>
 800ae58:	e015      	b.n	800ae86 <USBD_GetConfig+0x5a>
 800ae5a:	2b03      	cmp	r3, #3
 800ae5c:	d00b      	beq.n	800ae76 <USBD_GetConfig+0x4a>
 800ae5e:	e012      	b.n	800ae86 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2200      	movs	r2, #0
 800ae64:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	3308      	adds	r3, #8
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	4619      	mov	r1, r3
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f000 f948 	bl	800b104 <USBD_CtlSendData>
        break;
 800ae74:	e00c      	b.n	800ae90 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	3304      	adds	r3, #4
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f000 f940 	bl	800b104 <USBD_CtlSendData>
        break;
 800ae84:	e004      	b.n	800ae90 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ae86:	6839      	ldr	r1, [r7, #0]
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f000 f8be 	bl	800b00a <USBD_CtlError>
        break;
 800ae8e:	bf00      	nop
}
 800ae90:	bf00      	nop
 800ae92:	3708      	adds	r7, #8
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}

0800ae98 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b082      	sub	sp, #8
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aea8:	b2db      	uxtb	r3, r3
 800aeaa:	3b01      	subs	r3, #1
 800aeac:	2b02      	cmp	r3, #2
 800aeae:	d81e      	bhi.n	800aeee <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	88db      	ldrh	r3, [r3, #6]
 800aeb4:	2b02      	cmp	r3, #2
 800aeb6:	d004      	beq.n	800aec2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800aeb8:	6839      	ldr	r1, [r7, #0]
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f000 f8a5 	bl	800b00a <USBD_CtlError>
        break;
 800aec0:	e01a      	b.n	800aef8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2201      	movs	r2, #1
 800aec6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d005      	beq.n	800aede <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	68db      	ldr	r3, [r3, #12]
 800aed6:	f043 0202 	orr.w	r2, r3, #2
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	330c      	adds	r3, #12
 800aee2:	2202      	movs	r2, #2
 800aee4:	4619      	mov	r1, r3
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f000 f90c 	bl	800b104 <USBD_CtlSendData>
      break;
 800aeec:	e004      	b.n	800aef8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800aeee:	6839      	ldr	r1, [r7, #0]
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f000 f88a 	bl	800b00a <USBD_CtlError>
      break;
 800aef6:	bf00      	nop
  }
}
 800aef8:	bf00      	nop
 800aefa:	3708      	adds	r7, #8
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bd80      	pop	{r7, pc}

0800af00 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b082      	sub	sp, #8
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	885b      	ldrh	r3, [r3, #2]
 800af0e:	2b01      	cmp	r3, #1
 800af10:	d107      	bne.n	800af22 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2201      	movs	r2, #1
 800af16:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f000 f953 	bl	800b1c6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800af20:	e013      	b.n	800af4a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	885b      	ldrh	r3, [r3, #2]
 800af26:	2b02      	cmp	r3, #2
 800af28:	d10b      	bne.n	800af42 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	889b      	ldrh	r3, [r3, #4]
 800af2e:	0a1b      	lsrs	r3, r3, #8
 800af30:	b29b      	uxth	r3, r3
 800af32:	b2da      	uxtb	r2, r3
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f000 f943 	bl	800b1c6 <USBD_CtlSendStatus>
}
 800af40:	e003      	b.n	800af4a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800af42:	6839      	ldr	r1, [r7, #0]
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f000 f860 	bl	800b00a <USBD_CtlError>
}
 800af4a:	bf00      	nop
 800af4c:	3708      	adds	r7, #8
 800af4e:	46bd      	mov	sp, r7
 800af50:	bd80      	pop	{r7, pc}

0800af52 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af52:	b580      	push	{r7, lr}
 800af54:	b082      	sub	sp, #8
 800af56:	af00      	add	r7, sp, #0
 800af58:	6078      	str	r0, [r7, #4]
 800af5a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af62:	b2db      	uxtb	r3, r3
 800af64:	3b01      	subs	r3, #1
 800af66:	2b02      	cmp	r3, #2
 800af68:	d80b      	bhi.n	800af82 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	885b      	ldrh	r3, [r3, #2]
 800af6e:	2b01      	cmp	r3, #1
 800af70:	d10c      	bne.n	800af8c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2200      	movs	r2, #0
 800af76:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	f000 f923 	bl	800b1c6 <USBD_CtlSendStatus>
      }
      break;
 800af80:	e004      	b.n	800af8c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800af82:	6839      	ldr	r1, [r7, #0]
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f000 f840 	bl	800b00a <USBD_CtlError>
      break;
 800af8a:	e000      	b.n	800af8e <USBD_ClrFeature+0x3c>
      break;
 800af8c:	bf00      	nop
  }
}
 800af8e:	bf00      	nop
 800af90:	3708      	adds	r7, #8
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}

0800af96 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800af96:	b580      	push	{r7, lr}
 800af98:	b084      	sub	sp, #16
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
 800af9e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	781a      	ldrb	r2, [r3, #0]
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	3301      	adds	r3, #1
 800afb0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	781a      	ldrb	r2, [r3, #0]
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	3301      	adds	r3, #1
 800afbe:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800afc0:	68f8      	ldr	r0, [r7, #12]
 800afc2:	f7ff fa3f 	bl	800a444 <SWAPBYTE>
 800afc6:	4603      	mov	r3, r0
 800afc8:	461a      	mov	r2, r3
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	3301      	adds	r3, #1
 800afd2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	3301      	adds	r3, #1
 800afd8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800afda:	68f8      	ldr	r0, [r7, #12]
 800afdc:	f7ff fa32 	bl	800a444 <SWAPBYTE>
 800afe0:	4603      	mov	r3, r0
 800afe2:	461a      	mov	r2, r3
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	3301      	adds	r3, #1
 800afec:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	3301      	adds	r3, #1
 800aff2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800aff4:	68f8      	ldr	r0, [r7, #12]
 800aff6:	f7ff fa25 	bl	800a444 <SWAPBYTE>
 800affa:	4603      	mov	r3, r0
 800affc:	461a      	mov	r2, r3
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	80da      	strh	r2, [r3, #6]
}
 800b002:	bf00      	nop
 800b004:	3710      	adds	r7, #16
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}

0800b00a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b00a:	b580      	push	{r7, lr}
 800b00c:	b082      	sub	sp, #8
 800b00e:	af00      	add	r7, sp, #0
 800b010:	6078      	str	r0, [r7, #4]
 800b012:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b014:	2180      	movs	r1, #128	@ 0x80
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f000 fcce 	bl	800b9b8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b01c:	2100      	movs	r1, #0
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f000 fcca 	bl	800b9b8 <USBD_LL_StallEP>
}
 800b024:	bf00      	nop
 800b026:	3708      	adds	r7, #8
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd80      	pop	{r7, pc}

0800b02c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b086      	sub	sp, #24
 800b030:	af00      	add	r7, sp, #0
 800b032:	60f8      	str	r0, [r7, #12]
 800b034:	60b9      	str	r1, [r7, #8]
 800b036:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b038:	2300      	movs	r3, #0
 800b03a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d042      	beq.n	800b0c8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b046:	6938      	ldr	r0, [r7, #16]
 800b048:	f000 f842 	bl	800b0d0 <USBD_GetLen>
 800b04c:	4603      	mov	r3, r0
 800b04e:	3301      	adds	r3, #1
 800b050:	005b      	lsls	r3, r3, #1
 800b052:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b056:	d808      	bhi.n	800b06a <USBD_GetString+0x3e>
 800b058:	6938      	ldr	r0, [r7, #16]
 800b05a:	f000 f839 	bl	800b0d0 <USBD_GetLen>
 800b05e:	4603      	mov	r3, r0
 800b060:	3301      	adds	r3, #1
 800b062:	b29b      	uxth	r3, r3
 800b064:	005b      	lsls	r3, r3, #1
 800b066:	b29a      	uxth	r2, r3
 800b068:	e001      	b.n	800b06e <USBD_GetString+0x42>
 800b06a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b072:	7dfb      	ldrb	r3, [r7, #23]
 800b074:	68ba      	ldr	r2, [r7, #8]
 800b076:	4413      	add	r3, r2
 800b078:	687a      	ldr	r2, [r7, #4]
 800b07a:	7812      	ldrb	r2, [r2, #0]
 800b07c:	701a      	strb	r2, [r3, #0]
  idx++;
 800b07e:	7dfb      	ldrb	r3, [r7, #23]
 800b080:	3301      	adds	r3, #1
 800b082:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b084:	7dfb      	ldrb	r3, [r7, #23]
 800b086:	68ba      	ldr	r2, [r7, #8]
 800b088:	4413      	add	r3, r2
 800b08a:	2203      	movs	r2, #3
 800b08c:	701a      	strb	r2, [r3, #0]
  idx++;
 800b08e:	7dfb      	ldrb	r3, [r7, #23]
 800b090:	3301      	adds	r3, #1
 800b092:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b094:	e013      	b.n	800b0be <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b096:	7dfb      	ldrb	r3, [r7, #23]
 800b098:	68ba      	ldr	r2, [r7, #8]
 800b09a:	4413      	add	r3, r2
 800b09c:	693a      	ldr	r2, [r7, #16]
 800b09e:	7812      	ldrb	r2, [r2, #0]
 800b0a0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b0a2:	693b      	ldr	r3, [r7, #16]
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	613b      	str	r3, [r7, #16]
    idx++;
 800b0a8:	7dfb      	ldrb	r3, [r7, #23]
 800b0aa:	3301      	adds	r3, #1
 800b0ac:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b0ae:	7dfb      	ldrb	r3, [r7, #23]
 800b0b0:	68ba      	ldr	r2, [r7, #8]
 800b0b2:	4413      	add	r3, r2
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	701a      	strb	r2, [r3, #0]
    idx++;
 800b0b8:	7dfb      	ldrb	r3, [r7, #23]
 800b0ba:	3301      	adds	r3, #1
 800b0bc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	781b      	ldrb	r3, [r3, #0]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d1e7      	bne.n	800b096 <USBD_GetString+0x6a>
 800b0c6:	e000      	b.n	800b0ca <USBD_GetString+0x9e>
    return;
 800b0c8:	bf00      	nop
  }
}
 800b0ca:	3718      	adds	r7, #24
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b085      	sub	sp, #20
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b0e0:	e005      	b.n	800b0ee <USBD_GetLen+0x1e>
  {
    len++;
 800b0e2:	7bfb      	ldrb	r3, [r7, #15]
 800b0e4:	3301      	adds	r3, #1
 800b0e6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b0e8:	68bb      	ldr	r3, [r7, #8]
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	781b      	ldrb	r3, [r3, #0]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d1f5      	bne.n	800b0e2 <USBD_GetLen+0x12>
  }

  return len;
 800b0f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	3714      	adds	r7, #20
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b102:	4770      	bx	lr

0800b104 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b084      	sub	sp, #16
 800b108:	af00      	add	r7, sp, #0
 800b10a:	60f8      	str	r0, [r7, #12]
 800b10c:	60b9      	str	r1, [r7, #8]
 800b10e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	2202      	movs	r2, #2
 800b114:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	687a      	ldr	r2, [r7, #4]
 800b11c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	68ba      	ldr	r2, [r7, #8]
 800b122:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	687a      	ldr	r2, [r7, #4]
 800b128:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	68ba      	ldr	r2, [r7, #8]
 800b12e:	2100      	movs	r1, #0
 800b130:	68f8      	ldr	r0, [r7, #12]
 800b132:	f000 fcca 	bl	800baca <USBD_LL_Transmit>

  return USBD_OK;
 800b136:	2300      	movs	r3, #0
}
 800b138:	4618      	mov	r0, r3
 800b13a:	3710      	adds	r7, #16
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}

0800b140 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b084      	sub	sp, #16
 800b144:	af00      	add	r7, sp, #0
 800b146:	60f8      	str	r0, [r7, #12]
 800b148:	60b9      	str	r1, [r7, #8]
 800b14a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	68ba      	ldr	r2, [r7, #8]
 800b150:	2100      	movs	r1, #0
 800b152:	68f8      	ldr	r0, [r7, #12]
 800b154:	f000 fcb9 	bl	800baca <USBD_LL_Transmit>

  return USBD_OK;
 800b158:	2300      	movs	r3, #0
}
 800b15a:	4618      	mov	r0, r3
 800b15c:	3710      	adds	r7, #16
 800b15e:	46bd      	mov	sp, r7
 800b160:	bd80      	pop	{r7, pc}

0800b162 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b162:	b580      	push	{r7, lr}
 800b164:	b084      	sub	sp, #16
 800b166:	af00      	add	r7, sp, #0
 800b168:	60f8      	str	r0, [r7, #12]
 800b16a:	60b9      	str	r1, [r7, #8]
 800b16c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	2203      	movs	r2, #3
 800b172:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	687a      	ldr	r2, [r7, #4]
 800b17a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	68ba      	ldr	r2, [r7, #8]
 800b182:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	687a      	ldr	r2, [r7, #4]
 800b18a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	68ba      	ldr	r2, [r7, #8]
 800b192:	2100      	movs	r1, #0
 800b194:	68f8      	ldr	r0, [r7, #12]
 800b196:	f000 fcb9 	bl	800bb0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b19a:	2300      	movs	r3, #0
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3710      	adds	r7, #16
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}

0800b1a4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b084      	sub	sp, #16
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	60f8      	str	r0, [r7, #12]
 800b1ac:	60b9      	str	r1, [r7, #8]
 800b1ae:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	68ba      	ldr	r2, [r7, #8]
 800b1b4:	2100      	movs	r1, #0
 800b1b6:	68f8      	ldr	r0, [r7, #12]
 800b1b8:	f000 fca8 	bl	800bb0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b1bc:	2300      	movs	r3, #0
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3710      	adds	r7, #16
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}

0800b1c6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b1c6:	b580      	push	{r7, lr}
 800b1c8:	b082      	sub	sp, #8
 800b1ca:	af00      	add	r7, sp, #0
 800b1cc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2204      	movs	r2, #4
 800b1d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	2200      	movs	r2, #0
 800b1da:	2100      	movs	r1, #0
 800b1dc:	6878      	ldr	r0, [r7, #4]
 800b1de:	f000 fc74 	bl	800baca <USBD_LL_Transmit>

  return USBD_OK;
 800b1e2:	2300      	movs	r3, #0
}
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	3708      	adds	r7, #8
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}

0800b1ec <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b082      	sub	sp, #8
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2205      	movs	r2, #5
 800b1f8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	2200      	movs	r2, #0
 800b200:	2100      	movs	r1, #0
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f000 fc82 	bl	800bb0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b208:	2300      	movs	r3, #0
}
 800b20a:	4618      	mov	r0, r3
 800b20c:	3708      	adds	r7, #8
 800b20e:	46bd      	mov	sp, r7
 800b210:	bd80      	pop	{r7, pc}
	...

0800b214 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b218:	2200      	movs	r2, #0
 800b21a:	4912      	ldr	r1, [pc, #72]	@ (800b264 <MX_USB_DEVICE_Init+0x50>)
 800b21c:	4812      	ldr	r0, [pc, #72]	@ (800b268 <MX_USB_DEVICE_Init+0x54>)
 800b21e:	f7fe fcdb 	bl	8009bd8 <USBD_Init>
 800b222:	4603      	mov	r3, r0
 800b224:	2b00      	cmp	r3, #0
 800b226:	d001      	beq.n	800b22c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b228:	f7f6 fc5a 	bl	8001ae0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b22c:	490f      	ldr	r1, [pc, #60]	@ (800b26c <MX_USB_DEVICE_Init+0x58>)
 800b22e:	480e      	ldr	r0, [pc, #56]	@ (800b268 <MX_USB_DEVICE_Init+0x54>)
 800b230:	f7fe fd02 	bl	8009c38 <USBD_RegisterClass>
 800b234:	4603      	mov	r3, r0
 800b236:	2b00      	cmp	r3, #0
 800b238:	d001      	beq.n	800b23e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b23a:	f7f6 fc51 	bl	8001ae0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b23e:	490c      	ldr	r1, [pc, #48]	@ (800b270 <MX_USB_DEVICE_Init+0x5c>)
 800b240:	4809      	ldr	r0, [pc, #36]	@ (800b268 <MX_USB_DEVICE_Init+0x54>)
 800b242:	f7fe fc39 	bl	8009ab8 <USBD_CDC_RegisterInterface>
 800b246:	4603      	mov	r3, r0
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d001      	beq.n	800b250 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b24c:	f7f6 fc48 	bl	8001ae0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b250:	4805      	ldr	r0, [pc, #20]	@ (800b268 <MX_USB_DEVICE_Init+0x54>)
 800b252:	f7fe fd27 	bl	8009ca4 <USBD_Start>
 800b256:	4603      	mov	r3, r0
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d001      	beq.n	800b260 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b25c:	f7f6 fc40 	bl	8001ae0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b260:	bf00      	nop
 800b262:	bd80      	pop	{r7, pc}
 800b264:	2000015c 	.word	0x2000015c
 800b268:	2000060c 	.word	0x2000060c
 800b26c:	200000c8 	.word	0x200000c8
 800b270:	20000148 	.word	0x20000148

0800b274 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b278:	2200      	movs	r2, #0
 800b27a:	4905      	ldr	r1, [pc, #20]	@ (800b290 <CDC_Init_FS+0x1c>)
 800b27c:	4805      	ldr	r0, [pc, #20]	@ (800b294 <CDC_Init_FS+0x20>)
 800b27e:	f7fe fc35 	bl	8009aec <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b282:	4905      	ldr	r1, [pc, #20]	@ (800b298 <CDC_Init_FS+0x24>)
 800b284:	4803      	ldr	r0, [pc, #12]	@ (800b294 <CDC_Init_FS+0x20>)
 800b286:	f7fe fc53 	bl	8009b30 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b28a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	bd80      	pop	{r7, pc}
 800b290:	200010e8 	.word	0x200010e8
 800b294:	2000060c 	.word	0x2000060c
 800b298:	200008e8 	.word	0x200008e8

0800b29c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b29c:	b480      	push	{r7}
 800b29e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b2a0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr

0800b2ac <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b2ac:	b480      	push	{r7}
 800b2ae:	b083      	sub	sp, #12
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	6039      	str	r1, [r7, #0]
 800b2b6:	71fb      	strb	r3, [r7, #7]
 800b2b8:	4613      	mov	r3, r2
 800b2ba:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b2bc:	79fb      	ldrb	r3, [r7, #7]
 800b2be:	2b23      	cmp	r3, #35	@ 0x23
 800b2c0:	d84a      	bhi.n	800b358 <CDC_Control_FS+0xac>
 800b2c2:	a201      	add	r2, pc, #4	@ (adr r2, 800b2c8 <CDC_Control_FS+0x1c>)
 800b2c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2c8:	0800b359 	.word	0x0800b359
 800b2cc:	0800b359 	.word	0x0800b359
 800b2d0:	0800b359 	.word	0x0800b359
 800b2d4:	0800b359 	.word	0x0800b359
 800b2d8:	0800b359 	.word	0x0800b359
 800b2dc:	0800b359 	.word	0x0800b359
 800b2e0:	0800b359 	.word	0x0800b359
 800b2e4:	0800b359 	.word	0x0800b359
 800b2e8:	0800b359 	.word	0x0800b359
 800b2ec:	0800b359 	.word	0x0800b359
 800b2f0:	0800b359 	.word	0x0800b359
 800b2f4:	0800b359 	.word	0x0800b359
 800b2f8:	0800b359 	.word	0x0800b359
 800b2fc:	0800b359 	.word	0x0800b359
 800b300:	0800b359 	.word	0x0800b359
 800b304:	0800b359 	.word	0x0800b359
 800b308:	0800b359 	.word	0x0800b359
 800b30c:	0800b359 	.word	0x0800b359
 800b310:	0800b359 	.word	0x0800b359
 800b314:	0800b359 	.word	0x0800b359
 800b318:	0800b359 	.word	0x0800b359
 800b31c:	0800b359 	.word	0x0800b359
 800b320:	0800b359 	.word	0x0800b359
 800b324:	0800b359 	.word	0x0800b359
 800b328:	0800b359 	.word	0x0800b359
 800b32c:	0800b359 	.word	0x0800b359
 800b330:	0800b359 	.word	0x0800b359
 800b334:	0800b359 	.word	0x0800b359
 800b338:	0800b359 	.word	0x0800b359
 800b33c:	0800b359 	.word	0x0800b359
 800b340:	0800b359 	.word	0x0800b359
 800b344:	0800b359 	.word	0x0800b359
 800b348:	0800b359 	.word	0x0800b359
 800b34c:	0800b359 	.word	0x0800b359
 800b350:	0800b359 	.word	0x0800b359
 800b354:	0800b359 	.word	0x0800b359
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b358:	bf00      	nop
  }

  return (USBD_OK);
 800b35a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	370c      	adds	r7, #12
 800b360:	46bd      	mov	sp, r7
 800b362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b366:	4770      	bx	lr

0800b368 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b082      	sub	sp, #8
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
 800b370:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b372:	6879      	ldr	r1, [r7, #4]
 800b374:	4805      	ldr	r0, [pc, #20]	@ (800b38c <CDC_Receive_FS+0x24>)
 800b376:	f7fe fbdb 	bl	8009b30 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b37a:	4804      	ldr	r0, [pc, #16]	@ (800b38c <CDC_Receive_FS+0x24>)
 800b37c:	f7fe fbf6 	bl	8009b6c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b380:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b382:	4618      	mov	r0, r3
 800b384:	3708      	adds	r7, #8
 800b386:	46bd      	mov	sp, r7
 800b388:	bd80      	pop	{r7, pc}
 800b38a:	bf00      	nop
 800b38c:	2000060c 	.word	0x2000060c

0800b390 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b390:	b480      	push	{r7}
 800b392:	b087      	sub	sp, #28
 800b394:	af00      	add	r7, sp, #0
 800b396:	60f8      	str	r0, [r7, #12]
 800b398:	60b9      	str	r1, [r7, #8]
 800b39a:	4613      	mov	r3, r2
 800b39c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b3a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	371c      	adds	r7, #28
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b0:	4770      	bx	lr
	...

0800b3b4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3b4:	b480      	push	{r7}
 800b3b6:	b083      	sub	sp, #12
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	6039      	str	r1, [r7, #0]
 800b3be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	2212      	movs	r2, #18
 800b3c4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b3c6:	4b03      	ldr	r3, [pc, #12]	@ (800b3d4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	370c      	adds	r7, #12
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d2:	4770      	bx	lr
 800b3d4:	20000178 	.word	0x20000178

0800b3d8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3d8:	b480      	push	{r7}
 800b3da:	b083      	sub	sp, #12
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	4603      	mov	r3, r0
 800b3e0:	6039      	str	r1, [r7, #0]
 800b3e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	2204      	movs	r2, #4
 800b3e8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b3ea:	4b03      	ldr	r3, [pc, #12]	@ (800b3f8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	370c      	adds	r7, #12
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f6:	4770      	bx	lr
 800b3f8:	2000018c 	.word	0x2000018c

0800b3fc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b082      	sub	sp, #8
 800b400:	af00      	add	r7, sp, #0
 800b402:	4603      	mov	r3, r0
 800b404:	6039      	str	r1, [r7, #0]
 800b406:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b408:	79fb      	ldrb	r3, [r7, #7]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d105      	bne.n	800b41a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b40e:	683a      	ldr	r2, [r7, #0]
 800b410:	4907      	ldr	r1, [pc, #28]	@ (800b430 <USBD_FS_ProductStrDescriptor+0x34>)
 800b412:	4808      	ldr	r0, [pc, #32]	@ (800b434 <USBD_FS_ProductStrDescriptor+0x38>)
 800b414:	f7ff fe0a 	bl	800b02c <USBD_GetString>
 800b418:	e004      	b.n	800b424 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b41a:	683a      	ldr	r2, [r7, #0]
 800b41c:	4904      	ldr	r1, [pc, #16]	@ (800b430 <USBD_FS_ProductStrDescriptor+0x34>)
 800b41e:	4805      	ldr	r0, [pc, #20]	@ (800b434 <USBD_FS_ProductStrDescriptor+0x38>)
 800b420:	f7ff fe04 	bl	800b02c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b424:	4b02      	ldr	r3, [pc, #8]	@ (800b430 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b426:	4618      	mov	r0, r3
 800b428:	3708      	adds	r7, #8
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}
 800b42e:	bf00      	nop
 800b430:	200018e8 	.word	0x200018e8
 800b434:	0800c7d4 	.word	0x0800c7d4

0800b438 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b082      	sub	sp, #8
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	4603      	mov	r3, r0
 800b440:	6039      	str	r1, [r7, #0]
 800b442:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b444:	683a      	ldr	r2, [r7, #0]
 800b446:	4904      	ldr	r1, [pc, #16]	@ (800b458 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b448:	4804      	ldr	r0, [pc, #16]	@ (800b45c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b44a:	f7ff fdef 	bl	800b02c <USBD_GetString>
  return USBD_StrDesc;
 800b44e:	4b02      	ldr	r3, [pc, #8]	@ (800b458 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b450:	4618      	mov	r0, r3
 800b452:	3708      	adds	r7, #8
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}
 800b458:	200018e8 	.word	0x200018e8
 800b45c:	0800c7ec 	.word	0x0800c7ec

0800b460 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b082      	sub	sp, #8
 800b464:	af00      	add	r7, sp, #0
 800b466:	4603      	mov	r3, r0
 800b468:	6039      	str	r1, [r7, #0]
 800b46a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	221a      	movs	r2, #26
 800b470:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b472:	f000 f843 	bl	800b4fc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b476:	4b02      	ldr	r3, [pc, #8]	@ (800b480 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b478:	4618      	mov	r0, r3
 800b47a:	3708      	adds	r7, #8
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}
 800b480:	20000190 	.word	0x20000190

0800b484 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b082      	sub	sp, #8
 800b488:	af00      	add	r7, sp, #0
 800b48a:	4603      	mov	r3, r0
 800b48c:	6039      	str	r1, [r7, #0]
 800b48e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b490:	79fb      	ldrb	r3, [r7, #7]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d105      	bne.n	800b4a2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b496:	683a      	ldr	r2, [r7, #0]
 800b498:	4907      	ldr	r1, [pc, #28]	@ (800b4b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b49a:	4808      	ldr	r0, [pc, #32]	@ (800b4bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800b49c:	f7ff fdc6 	bl	800b02c <USBD_GetString>
 800b4a0:	e004      	b.n	800b4ac <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b4a2:	683a      	ldr	r2, [r7, #0]
 800b4a4:	4904      	ldr	r1, [pc, #16]	@ (800b4b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b4a6:	4805      	ldr	r0, [pc, #20]	@ (800b4bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800b4a8:	f7ff fdc0 	bl	800b02c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b4ac:	4b02      	ldr	r3, [pc, #8]	@ (800b4b8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3708      	adds	r7, #8
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}
 800b4b6:	bf00      	nop
 800b4b8:	200018e8 	.word	0x200018e8
 800b4bc:	0800c800 	.word	0x0800c800

0800b4c0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b082      	sub	sp, #8
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	6039      	str	r1, [r7, #0]
 800b4ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b4cc:	79fb      	ldrb	r3, [r7, #7]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d105      	bne.n	800b4de <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b4d2:	683a      	ldr	r2, [r7, #0]
 800b4d4:	4907      	ldr	r1, [pc, #28]	@ (800b4f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b4d6:	4808      	ldr	r0, [pc, #32]	@ (800b4f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b4d8:	f7ff fda8 	bl	800b02c <USBD_GetString>
 800b4dc:	e004      	b.n	800b4e8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b4de:	683a      	ldr	r2, [r7, #0]
 800b4e0:	4904      	ldr	r1, [pc, #16]	@ (800b4f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b4e2:	4805      	ldr	r0, [pc, #20]	@ (800b4f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b4e4:	f7ff fda2 	bl	800b02c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b4e8:	4b02      	ldr	r3, [pc, #8]	@ (800b4f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	3708      	adds	r7, #8
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}
 800b4f2:	bf00      	nop
 800b4f4:	200018e8 	.word	0x200018e8
 800b4f8:	0800c80c 	.word	0x0800c80c

0800b4fc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b084      	sub	sp, #16
 800b500:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b502:	4b0f      	ldr	r3, [pc, #60]	@ (800b540 <Get_SerialNum+0x44>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b508:	4b0e      	ldr	r3, [pc, #56]	@ (800b544 <Get_SerialNum+0x48>)
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b50e:	4b0e      	ldr	r3, [pc, #56]	@ (800b548 <Get_SerialNum+0x4c>)
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b514:	68fa      	ldr	r2, [r7, #12]
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	4413      	add	r3, r2
 800b51a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d009      	beq.n	800b536 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b522:	2208      	movs	r2, #8
 800b524:	4909      	ldr	r1, [pc, #36]	@ (800b54c <Get_SerialNum+0x50>)
 800b526:	68f8      	ldr	r0, [r7, #12]
 800b528:	f000 f814 	bl	800b554 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b52c:	2204      	movs	r2, #4
 800b52e:	4908      	ldr	r1, [pc, #32]	@ (800b550 <Get_SerialNum+0x54>)
 800b530:	68b8      	ldr	r0, [r7, #8]
 800b532:	f000 f80f 	bl	800b554 <IntToUnicode>
  }
}
 800b536:	bf00      	nop
 800b538:	3710      	adds	r7, #16
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd80      	pop	{r7, pc}
 800b53e:	bf00      	nop
 800b540:	1fff7a10 	.word	0x1fff7a10
 800b544:	1fff7a14 	.word	0x1fff7a14
 800b548:	1fff7a18 	.word	0x1fff7a18
 800b54c:	20000192 	.word	0x20000192
 800b550:	200001a2 	.word	0x200001a2

0800b554 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b554:	b480      	push	{r7}
 800b556:	b087      	sub	sp, #28
 800b558:	af00      	add	r7, sp, #0
 800b55a:	60f8      	str	r0, [r7, #12]
 800b55c:	60b9      	str	r1, [r7, #8]
 800b55e:	4613      	mov	r3, r2
 800b560:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b562:	2300      	movs	r3, #0
 800b564:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b566:	2300      	movs	r3, #0
 800b568:	75fb      	strb	r3, [r7, #23]
 800b56a:	e027      	b.n	800b5bc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	0f1b      	lsrs	r3, r3, #28
 800b570:	2b09      	cmp	r3, #9
 800b572:	d80b      	bhi.n	800b58c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	0f1b      	lsrs	r3, r3, #28
 800b578:	b2da      	uxtb	r2, r3
 800b57a:	7dfb      	ldrb	r3, [r7, #23]
 800b57c:	005b      	lsls	r3, r3, #1
 800b57e:	4619      	mov	r1, r3
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	440b      	add	r3, r1
 800b584:	3230      	adds	r2, #48	@ 0x30
 800b586:	b2d2      	uxtb	r2, r2
 800b588:	701a      	strb	r2, [r3, #0]
 800b58a:	e00a      	b.n	800b5a2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	0f1b      	lsrs	r3, r3, #28
 800b590:	b2da      	uxtb	r2, r3
 800b592:	7dfb      	ldrb	r3, [r7, #23]
 800b594:	005b      	lsls	r3, r3, #1
 800b596:	4619      	mov	r1, r3
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	440b      	add	r3, r1
 800b59c:	3237      	adds	r2, #55	@ 0x37
 800b59e:	b2d2      	uxtb	r2, r2
 800b5a0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	011b      	lsls	r3, r3, #4
 800b5a6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b5a8:	7dfb      	ldrb	r3, [r7, #23]
 800b5aa:	005b      	lsls	r3, r3, #1
 800b5ac:	3301      	adds	r3, #1
 800b5ae:	68ba      	ldr	r2, [r7, #8]
 800b5b0:	4413      	add	r3, r2
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b5b6:	7dfb      	ldrb	r3, [r7, #23]
 800b5b8:	3301      	adds	r3, #1
 800b5ba:	75fb      	strb	r3, [r7, #23]
 800b5bc:	7dfa      	ldrb	r2, [r7, #23]
 800b5be:	79fb      	ldrb	r3, [r7, #7]
 800b5c0:	429a      	cmp	r2, r3
 800b5c2:	d3d3      	bcc.n	800b56c <IntToUnicode+0x18>
  }
}
 800b5c4:	bf00      	nop
 800b5c6:	bf00      	nop
 800b5c8:	371c      	adds	r7, #28
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d0:	4770      	bx	lr
	...

0800b5d4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b08a      	sub	sp, #40	@ 0x28
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b5dc:	f107 0314 	add.w	r3, r7, #20
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	601a      	str	r2, [r3, #0]
 800b5e4:	605a      	str	r2, [r3, #4]
 800b5e6:	609a      	str	r2, [r3, #8]
 800b5e8:	60da      	str	r2, [r3, #12]
 800b5ea:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b5f4:	d13a      	bne.n	800b66c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	613b      	str	r3, [r7, #16]
 800b5fa:	4b1e      	ldr	r3, [pc, #120]	@ (800b674 <HAL_PCD_MspInit+0xa0>)
 800b5fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5fe:	4a1d      	ldr	r2, [pc, #116]	@ (800b674 <HAL_PCD_MspInit+0xa0>)
 800b600:	f043 0301 	orr.w	r3, r3, #1
 800b604:	6313      	str	r3, [r2, #48]	@ 0x30
 800b606:	4b1b      	ldr	r3, [pc, #108]	@ (800b674 <HAL_PCD_MspInit+0xa0>)
 800b608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b60a:	f003 0301 	and.w	r3, r3, #1
 800b60e:	613b      	str	r3, [r7, #16]
 800b610:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b612:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b616:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b618:	2302      	movs	r3, #2
 800b61a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b61c:	2300      	movs	r3, #0
 800b61e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b620:	2303      	movs	r3, #3
 800b622:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b624:	230a      	movs	r3, #10
 800b626:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b628:	f107 0314 	add.w	r3, r7, #20
 800b62c:	4619      	mov	r1, r3
 800b62e:	4812      	ldr	r0, [pc, #72]	@ (800b678 <HAL_PCD_MspInit+0xa4>)
 800b630:	f7f7 fe3a 	bl	80032a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b634:	4b0f      	ldr	r3, [pc, #60]	@ (800b674 <HAL_PCD_MspInit+0xa0>)
 800b636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b638:	4a0e      	ldr	r2, [pc, #56]	@ (800b674 <HAL_PCD_MspInit+0xa0>)
 800b63a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b63e:	6353      	str	r3, [r2, #52]	@ 0x34
 800b640:	2300      	movs	r3, #0
 800b642:	60fb      	str	r3, [r7, #12]
 800b644:	4b0b      	ldr	r3, [pc, #44]	@ (800b674 <HAL_PCD_MspInit+0xa0>)
 800b646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b648:	4a0a      	ldr	r2, [pc, #40]	@ (800b674 <HAL_PCD_MspInit+0xa0>)
 800b64a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b64e:	6453      	str	r3, [r2, #68]	@ 0x44
 800b650:	4b08      	ldr	r3, [pc, #32]	@ (800b674 <HAL_PCD_MspInit+0xa0>)
 800b652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b654:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b658:	60fb      	str	r3, [r7, #12]
 800b65a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b65c:	2200      	movs	r2, #0
 800b65e:	2100      	movs	r1, #0
 800b660:	2043      	movs	r0, #67	@ 0x43
 800b662:	f7f7 f9e8 	bl	8002a36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b666:	2043      	movs	r0, #67	@ 0x43
 800b668:	f7f7 fa01 	bl	8002a6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b66c:	bf00      	nop
 800b66e:	3728      	adds	r7, #40	@ 0x28
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}
 800b674:	40023800 	.word	0x40023800
 800b678:	40020000 	.word	0x40020000

0800b67c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b082      	sub	sp, #8
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b690:	4619      	mov	r1, r3
 800b692:	4610      	mov	r0, r2
 800b694:	f7fe fb53 	bl	8009d3e <USBD_LL_SetupStage>
}
 800b698:	bf00      	nop
 800b69a:	3708      	adds	r7, #8
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}

0800b6a0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b082      	sub	sp, #8
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b6b2:	78fa      	ldrb	r2, [r7, #3]
 800b6b4:	6879      	ldr	r1, [r7, #4]
 800b6b6:	4613      	mov	r3, r2
 800b6b8:	00db      	lsls	r3, r3, #3
 800b6ba:	4413      	add	r3, r2
 800b6bc:	009b      	lsls	r3, r3, #2
 800b6be:	440b      	add	r3, r1
 800b6c0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b6c4:	681a      	ldr	r2, [r3, #0]
 800b6c6:	78fb      	ldrb	r3, [r7, #3]
 800b6c8:	4619      	mov	r1, r3
 800b6ca:	f7fe fb8d 	bl	8009de8 <USBD_LL_DataOutStage>
}
 800b6ce:	bf00      	nop
 800b6d0:	3708      	adds	r7, #8
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	bd80      	pop	{r7, pc}

0800b6d6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6d6:	b580      	push	{r7, lr}
 800b6d8:	b082      	sub	sp, #8
 800b6da:	af00      	add	r7, sp, #0
 800b6dc:	6078      	str	r0, [r7, #4]
 800b6de:	460b      	mov	r3, r1
 800b6e0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b6e8:	78fa      	ldrb	r2, [r7, #3]
 800b6ea:	6879      	ldr	r1, [r7, #4]
 800b6ec:	4613      	mov	r3, r2
 800b6ee:	00db      	lsls	r3, r3, #3
 800b6f0:	4413      	add	r3, r2
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	440b      	add	r3, r1
 800b6f6:	3320      	adds	r3, #32
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	78fb      	ldrb	r3, [r7, #3]
 800b6fc:	4619      	mov	r1, r3
 800b6fe:	f7fe fc2f 	bl	8009f60 <USBD_LL_DataInStage>
}
 800b702:	bf00      	nop
 800b704:	3708      	adds	r7, #8
 800b706:	46bd      	mov	sp, r7
 800b708:	bd80      	pop	{r7, pc}

0800b70a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b70a:	b580      	push	{r7, lr}
 800b70c:	b082      	sub	sp, #8
 800b70e:	af00      	add	r7, sp, #0
 800b710:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b718:	4618      	mov	r0, r3
 800b71a:	f7fe fd73 	bl	800a204 <USBD_LL_SOF>
}
 800b71e:	bf00      	nop
 800b720:	3708      	adds	r7, #8
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}

0800b726 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b726:	b580      	push	{r7, lr}
 800b728:	b084      	sub	sp, #16
 800b72a:	af00      	add	r7, sp, #0
 800b72c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b72e:	2301      	movs	r3, #1
 800b730:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	79db      	ldrb	r3, [r3, #7]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d102      	bne.n	800b740 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b73a:	2300      	movs	r3, #0
 800b73c:	73fb      	strb	r3, [r7, #15]
 800b73e:	e008      	b.n	800b752 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	79db      	ldrb	r3, [r3, #7]
 800b744:	2b02      	cmp	r3, #2
 800b746:	d102      	bne.n	800b74e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b748:	2301      	movs	r3, #1
 800b74a:	73fb      	strb	r3, [r7, #15]
 800b74c:	e001      	b.n	800b752 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b74e:	f7f6 f9c7 	bl	8001ae0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b758:	7bfa      	ldrb	r2, [r7, #15]
 800b75a:	4611      	mov	r1, r2
 800b75c:	4618      	mov	r0, r3
 800b75e:	f7fe fd0d 	bl	800a17c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b768:	4618      	mov	r0, r3
 800b76a:	f7fe fcb4 	bl	800a0d6 <USBD_LL_Reset>
}
 800b76e:	bf00      	nop
 800b770:	3710      	adds	r7, #16
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}
	...

0800b778 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b082      	sub	sp, #8
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b786:	4618      	mov	r0, r3
 800b788:	f7fe fd08 	bl	800a19c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	687a      	ldr	r2, [r7, #4]
 800b798:	6812      	ldr	r2, [r2, #0]
 800b79a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b79e:	f043 0301 	orr.w	r3, r3, #1
 800b7a2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	7adb      	ldrb	r3, [r3, #11]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d005      	beq.n	800b7b8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b7ac:	4b04      	ldr	r3, [pc, #16]	@ (800b7c0 <HAL_PCD_SuspendCallback+0x48>)
 800b7ae:	691b      	ldr	r3, [r3, #16]
 800b7b0:	4a03      	ldr	r2, [pc, #12]	@ (800b7c0 <HAL_PCD_SuspendCallback+0x48>)
 800b7b2:	f043 0306 	orr.w	r3, r3, #6
 800b7b6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b7b8:	bf00      	nop
 800b7ba:	3708      	adds	r7, #8
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bd80      	pop	{r7, pc}
 800b7c0:	e000ed00 	.word	0xe000ed00

0800b7c4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b082      	sub	sp, #8
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	f7fe fcfe 	bl	800a1d4 <USBD_LL_Resume>
}
 800b7d8:	bf00      	nop
 800b7da:	3708      	adds	r7, #8
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}

0800b7e0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b082      	sub	sp, #8
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
 800b7e8:	460b      	mov	r3, r1
 800b7ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b7f2:	78fa      	ldrb	r2, [r7, #3]
 800b7f4:	4611      	mov	r1, r2
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	f7fe fd56 	bl	800a2a8 <USBD_LL_IsoOUTIncomplete>
}
 800b7fc:	bf00      	nop
 800b7fe:	3708      	adds	r7, #8
 800b800:	46bd      	mov	sp, r7
 800b802:	bd80      	pop	{r7, pc}

0800b804 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b082      	sub	sp, #8
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
 800b80c:	460b      	mov	r3, r1
 800b80e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b816:	78fa      	ldrb	r2, [r7, #3]
 800b818:	4611      	mov	r1, r2
 800b81a:	4618      	mov	r0, r3
 800b81c:	f7fe fd12 	bl	800a244 <USBD_LL_IsoINIncomplete>
}
 800b820:	bf00      	nop
 800b822:	3708      	adds	r7, #8
 800b824:	46bd      	mov	sp, r7
 800b826:	bd80      	pop	{r7, pc}

0800b828 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b082      	sub	sp, #8
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b836:	4618      	mov	r0, r3
 800b838:	f7fe fd68 	bl	800a30c <USBD_LL_DevConnected>
}
 800b83c:	bf00      	nop
 800b83e:	3708      	adds	r7, #8
 800b840:	46bd      	mov	sp, r7
 800b842:	bd80      	pop	{r7, pc}

0800b844 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b082      	sub	sp, #8
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b852:	4618      	mov	r0, r3
 800b854:	f7fe fd65 	bl	800a322 <USBD_LL_DevDisconnected>
}
 800b858:	bf00      	nop
 800b85a:	3708      	adds	r7, #8
 800b85c:	46bd      	mov	sp, r7
 800b85e:	bd80      	pop	{r7, pc}

0800b860 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b082      	sub	sp, #8
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	781b      	ldrb	r3, [r3, #0]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d13c      	bne.n	800b8ea <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b870:	4a20      	ldr	r2, [pc, #128]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	4a1e      	ldr	r2, [pc, #120]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b87c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b880:	4b1c      	ldr	r3, [pc, #112]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b882:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b886:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b888:	4b1a      	ldr	r3, [pc, #104]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b88a:	2204      	movs	r2, #4
 800b88c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b88e:	4b19      	ldr	r3, [pc, #100]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b890:	2202      	movs	r2, #2
 800b892:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b894:	4b17      	ldr	r3, [pc, #92]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b896:	2200      	movs	r2, #0
 800b898:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b89a:	4b16      	ldr	r3, [pc, #88]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b89c:	2202      	movs	r2, #2
 800b89e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b8a0:	4b14      	ldr	r3, [pc, #80]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b8a6:	4b13      	ldr	r3, [pc, #76]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b8ac:	4b11      	ldr	r3, [pc, #68]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b8b2:	4b10      	ldr	r3, [pc, #64]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b8b8:	4b0e      	ldr	r3, [pc, #56]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b8be:	480d      	ldr	r0, [pc, #52]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b8c0:	f7f7 febf 	bl	8003642 <HAL_PCD_Init>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d001      	beq.n	800b8ce <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b8ca:	f7f6 f909 	bl	8001ae0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b8ce:	2180      	movs	r1, #128	@ 0x80
 800b8d0:	4808      	ldr	r0, [pc, #32]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b8d2:	f7f9 f8ec 	bl	8004aae <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b8d6:	2240      	movs	r2, #64	@ 0x40
 800b8d8:	2100      	movs	r1, #0
 800b8da:	4806      	ldr	r0, [pc, #24]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b8dc:	f7f9 f8a0 	bl	8004a20 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b8e0:	2280      	movs	r2, #128	@ 0x80
 800b8e2:	2101      	movs	r1, #1
 800b8e4:	4803      	ldr	r0, [pc, #12]	@ (800b8f4 <USBD_LL_Init+0x94>)
 800b8e6:	f7f9 f89b 	bl	8004a20 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b8ea:	2300      	movs	r3, #0
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3708      	adds	r7, #8
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	bd80      	pop	{r7, pc}
 800b8f4:	20001ae8 	.word	0x20001ae8

0800b8f8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b084      	sub	sp, #16
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b900:	2300      	movs	r3, #0
 800b902:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b904:	2300      	movs	r3, #0
 800b906:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b90e:	4618      	mov	r0, r3
 800b910:	f7f7 ffa6 	bl	8003860 <HAL_PCD_Start>
 800b914:	4603      	mov	r3, r0
 800b916:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b918:	7bfb      	ldrb	r3, [r7, #15]
 800b91a:	4618      	mov	r0, r3
 800b91c:	f000 f942 	bl	800bba4 <USBD_Get_USB_Status>
 800b920:	4603      	mov	r3, r0
 800b922:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b924:	7bbb      	ldrb	r3, [r7, #14]
}
 800b926:	4618      	mov	r0, r3
 800b928:	3710      	adds	r7, #16
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}

0800b92e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b92e:	b580      	push	{r7, lr}
 800b930:	b084      	sub	sp, #16
 800b932:	af00      	add	r7, sp, #0
 800b934:	6078      	str	r0, [r7, #4]
 800b936:	4608      	mov	r0, r1
 800b938:	4611      	mov	r1, r2
 800b93a:	461a      	mov	r2, r3
 800b93c:	4603      	mov	r3, r0
 800b93e:	70fb      	strb	r3, [r7, #3]
 800b940:	460b      	mov	r3, r1
 800b942:	70bb      	strb	r3, [r7, #2]
 800b944:	4613      	mov	r3, r2
 800b946:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b948:	2300      	movs	r3, #0
 800b94a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b94c:	2300      	movs	r3, #0
 800b94e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b956:	78bb      	ldrb	r3, [r7, #2]
 800b958:	883a      	ldrh	r2, [r7, #0]
 800b95a:	78f9      	ldrb	r1, [r7, #3]
 800b95c:	f7f8 fc7a 	bl	8004254 <HAL_PCD_EP_Open>
 800b960:	4603      	mov	r3, r0
 800b962:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b964:	7bfb      	ldrb	r3, [r7, #15]
 800b966:	4618      	mov	r0, r3
 800b968:	f000 f91c 	bl	800bba4 <USBD_Get_USB_Status>
 800b96c:	4603      	mov	r3, r0
 800b96e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b970:	7bbb      	ldrb	r3, [r7, #14]
}
 800b972:	4618      	mov	r0, r3
 800b974:	3710      	adds	r7, #16
 800b976:	46bd      	mov	sp, r7
 800b978:	bd80      	pop	{r7, pc}

0800b97a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b97a:	b580      	push	{r7, lr}
 800b97c:	b084      	sub	sp, #16
 800b97e:	af00      	add	r7, sp, #0
 800b980:	6078      	str	r0, [r7, #4]
 800b982:	460b      	mov	r3, r1
 800b984:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b986:	2300      	movs	r3, #0
 800b988:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b98a:	2300      	movs	r3, #0
 800b98c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b994:	78fa      	ldrb	r2, [r7, #3]
 800b996:	4611      	mov	r1, r2
 800b998:	4618      	mov	r0, r3
 800b99a:	f7f8 fcc5 	bl	8004328 <HAL_PCD_EP_Close>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9a2:	7bfb      	ldrb	r3, [r7, #15]
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f000 f8fd 	bl	800bba4 <USBD_Get_USB_Status>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9ae:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3710      	adds	r7, #16
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b084      	sub	sp, #16
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
 800b9c0:	460b      	mov	r3, r1
 800b9c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b9d2:	78fa      	ldrb	r2, [r7, #3]
 800b9d4:	4611      	mov	r1, r2
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	f7f8 fd7d 	bl	80044d6 <HAL_PCD_EP_SetStall>
 800b9dc:	4603      	mov	r3, r0
 800b9de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9e0:	7bfb      	ldrb	r3, [r7, #15]
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f000 f8de 	bl	800bba4 <USBD_Get_USB_Status>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3710      	adds	r7, #16
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}

0800b9f6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b9f6:	b580      	push	{r7, lr}
 800b9f8:	b084      	sub	sp, #16
 800b9fa:	af00      	add	r7, sp, #0
 800b9fc:	6078      	str	r0, [r7, #4]
 800b9fe:	460b      	mov	r3, r1
 800ba00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba02:	2300      	movs	r3, #0
 800ba04:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba06:	2300      	movs	r3, #0
 800ba08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba10:	78fa      	ldrb	r2, [r7, #3]
 800ba12:	4611      	mov	r1, r2
 800ba14:	4618      	mov	r0, r3
 800ba16:	f7f8 fdc1 	bl	800459c <HAL_PCD_EP_ClrStall>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba1e:	7bfb      	ldrb	r3, [r7, #15]
 800ba20:	4618      	mov	r0, r3
 800ba22:	f000 f8bf 	bl	800bba4 <USBD_Get_USB_Status>
 800ba26:	4603      	mov	r3, r0
 800ba28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba2a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	3710      	adds	r7, #16
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}

0800ba34 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba34:	b480      	push	{r7}
 800ba36:	b085      	sub	sp, #20
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
 800ba3c:	460b      	mov	r3, r1
 800ba3e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba46:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ba48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	da0b      	bge.n	800ba68 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ba50:	78fb      	ldrb	r3, [r7, #3]
 800ba52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ba56:	68f9      	ldr	r1, [r7, #12]
 800ba58:	4613      	mov	r3, r2
 800ba5a:	00db      	lsls	r3, r3, #3
 800ba5c:	4413      	add	r3, r2
 800ba5e:	009b      	lsls	r3, r3, #2
 800ba60:	440b      	add	r3, r1
 800ba62:	3316      	adds	r3, #22
 800ba64:	781b      	ldrb	r3, [r3, #0]
 800ba66:	e00b      	b.n	800ba80 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ba68:	78fb      	ldrb	r3, [r7, #3]
 800ba6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ba6e:	68f9      	ldr	r1, [r7, #12]
 800ba70:	4613      	mov	r3, r2
 800ba72:	00db      	lsls	r3, r3, #3
 800ba74:	4413      	add	r3, r2
 800ba76:	009b      	lsls	r3, r3, #2
 800ba78:	440b      	add	r3, r1
 800ba7a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ba7e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	3714      	adds	r7, #20
 800ba84:	46bd      	mov	sp, r7
 800ba86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8a:	4770      	bx	lr

0800ba8c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b084      	sub	sp, #16
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
 800ba94:	460b      	mov	r3, r1
 800ba96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba98:	2300      	movs	r3, #0
 800ba9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800baa6:	78fa      	ldrb	r2, [r7, #3]
 800baa8:	4611      	mov	r1, r2
 800baaa:	4618      	mov	r0, r3
 800baac:	f7f8 fbae 	bl	800420c <HAL_PCD_SetAddress>
 800bab0:	4603      	mov	r3, r0
 800bab2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bab4:	7bfb      	ldrb	r3, [r7, #15]
 800bab6:	4618      	mov	r0, r3
 800bab8:	f000 f874 	bl	800bba4 <USBD_Get_USB_Status>
 800babc:	4603      	mov	r3, r0
 800babe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bac0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	3710      	adds	r7, #16
 800bac6:	46bd      	mov	sp, r7
 800bac8:	bd80      	pop	{r7, pc}

0800baca <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800baca:	b580      	push	{r7, lr}
 800bacc:	b086      	sub	sp, #24
 800bace:	af00      	add	r7, sp, #0
 800bad0:	60f8      	str	r0, [r7, #12]
 800bad2:	607a      	str	r2, [r7, #4]
 800bad4:	603b      	str	r3, [r7, #0]
 800bad6:	460b      	mov	r3, r1
 800bad8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bada:	2300      	movs	r3, #0
 800badc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bade:	2300      	movs	r3, #0
 800bae0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bae8:	7af9      	ldrb	r1, [r7, #11]
 800baea:	683b      	ldr	r3, [r7, #0]
 800baec:	687a      	ldr	r2, [r7, #4]
 800baee:	f7f8 fcb8 	bl	8004462 <HAL_PCD_EP_Transmit>
 800baf2:	4603      	mov	r3, r0
 800baf4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800baf6:	7dfb      	ldrb	r3, [r7, #23]
 800baf8:	4618      	mov	r0, r3
 800bafa:	f000 f853 	bl	800bba4 <USBD_Get_USB_Status>
 800bafe:	4603      	mov	r3, r0
 800bb00:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bb02:	7dbb      	ldrb	r3, [r7, #22]
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	3718      	adds	r7, #24
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}

0800bb0c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b086      	sub	sp, #24
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	60f8      	str	r0, [r7, #12]
 800bb14:	607a      	str	r2, [r7, #4]
 800bb16:	603b      	str	r3, [r7, #0]
 800bb18:	460b      	mov	r3, r1
 800bb1a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb20:	2300      	movs	r3, #0
 800bb22:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bb2a:	7af9      	ldrb	r1, [r7, #11]
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	687a      	ldr	r2, [r7, #4]
 800bb30:	f7f8 fc44 	bl	80043bc <HAL_PCD_EP_Receive>
 800bb34:	4603      	mov	r3, r0
 800bb36:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb38:	7dfb      	ldrb	r3, [r7, #23]
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f000 f832 	bl	800bba4 <USBD_Get_USB_Status>
 800bb40:	4603      	mov	r3, r0
 800bb42:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bb44:	7dbb      	ldrb	r3, [r7, #22]
}
 800bb46:	4618      	mov	r0, r3
 800bb48:	3718      	adds	r7, #24
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	bd80      	pop	{r7, pc}

0800bb4e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bb4e:	b580      	push	{r7, lr}
 800bb50:	b082      	sub	sp, #8
 800bb52:	af00      	add	r7, sp, #0
 800bb54:	6078      	str	r0, [r7, #4]
 800bb56:	460b      	mov	r3, r1
 800bb58:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bb60:	78fa      	ldrb	r2, [r7, #3]
 800bb62:	4611      	mov	r1, r2
 800bb64:	4618      	mov	r0, r3
 800bb66:	f7f8 fc64 	bl	8004432 <HAL_PCD_EP_GetRxCount>
 800bb6a:	4603      	mov	r3, r0
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3708      	adds	r7, #8
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bb74:	b480      	push	{r7}
 800bb76:	b083      	sub	sp, #12
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bb7c:	4b03      	ldr	r3, [pc, #12]	@ (800bb8c <USBD_static_malloc+0x18>)
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	370c      	adds	r7, #12
 800bb82:	46bd      	mov	sp, r7
 800bb84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb88:	4770      	bx	lr
 800bb8a:	bf00      	nop
 800bb8c:	20001fcc 	.word	0x20001fcc

0800bb90 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bb90:	b480      	push	{r7}
 800bb92:	b083      	sub	sp, #12
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]

}
 800bb98:	bf00      	nop
 800bb9a:	370c      	adds	r7, #12
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba2:	4770      	bx	lr

0800bba4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bba4:	b480      	push	{r7}
 800bba6:	b085      	sub	sp, #20
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	4603      	mov	r3, r0
 800bbac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bbb2:	79fb      	ldrb	r3, [r7, #7]
 800bbb4:	2b03      	cmp	r3, #3
 800bbb6:	d817      	bhi.n	800bbe8 <USBD_Get_USB_Status+0x44>
 800bbb8:	a201      	add	r2, pc, #4	@ (adr r2, 800bbc0 <USBD_Get_USB_Status+0x1c>)
 800bbba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbbe:	bf00      	nop
 800bbc0:	0800bbd1 	.word	0x0800bbd1
 800bbc4:	0800bbd7 	.word	0x0800bbd7
 800bbc8:	0800bbdd 	.word	0x0800bbdd
 800bbcc:	0800bbe3 	.word	0x0800bbe3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	73fb      	strb	r3, [r7, #15]
    break;
 800bbd4:	e00b      	b.n	800bbee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bbd6:	2303      	movs	r3, #3
 800bbd8:	73fb      	strb	r3, [r7, #15]
    break;
 800bbda:	e008      	b.n	800bbee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bbdc:	2301      	movs	r3, #1
 800bbde:	73fb      	strb	r3, [r7, #15]
    break;
 800bbe0:	e005      	b.n	800bbee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bbe2:	2303      	movs	r3, #3
 800bbe4:	73fb      	strb	r3, [r7, #15]
    break;
 800bbe6:	e002      	b.n	800bbee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bbe8:	2303      	movs	r3, #3
 800bbea:	73fb      	strb	r3, [r7, #15]
    break;
 800bbec:	bf00      	nop
  }
  return usb_status;
 800bbee:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	3714      	adds	r7, #20
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfa:	4770      	bx	lr

0800bbfc <HMI_Init>:
uint16_t* Mark = &Holding_Registers_Database[3];
uint16_t Glass_Index = 0;
uint8_t end_Cover = 25;

void HMI_Init(void)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800bc00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bc04:	4903      	ldr	r1, [pc, #12]	@ (800bc14 <HMI_Init+0x18>)
 800bc06:	4804      	ldr	r0, [pc, #16]	@ (800bc18 <HMI_Init+0x1c>)
 800bc08:	f7fa fea9 	bl	800695e <HAL_UARTEx_ReceiveToIdle_DMA>
	Init_hmi();
 800bc0c:	f7f5 ff6e 	bl	8001aec <Init_hmi>
}
 800bc10:	bf00      	nop
 800bc12:	bd80      	pop	{r7, pc}
 800bc14:	200021ec 	.word	0x200021ec
 800bc18:	20000510 	.word	0x20000510

0800bc1c <DecodeModbusRtu>:
uint8_t DecodeModbusRtu(const uint8_t *data, uint16_t length )
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b084      	sub	sp, #16
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
 800bc24:	460b      	mov	r3, r1
 800bc26:	807b      	strh	r3, [r7, #2]
	uint8_t crc_low_byte = data[length - 2]; // Byte thấp được gửi trước
 800bc28:	887b      	ldrh	r3, [r7, #2]
 800bc2a:	3b02      	subs	r3, #2
 800bc2c:	687a      	ldr	r2, [r7, #4]
 800bc2e:	4413      	add	r3, r2
 800bc30:	781b      	ldrb	r3, [r3, #0]
 800bc32:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_high_byte = data[length - 1]; // Byte cao được gửi sau
 800bc34:	887b      	ldrh	r3, [r7, #2]
 800bc36:	3b01      	subs	r3, #1
 800bc38:	687a      	ldr	r2, [r7, #4]
 800bc3a:	4413      	add	r3, r2
 800bc3c:	781b      	ldrb	r3, [r3, #0]
 800bc3e:	73bb      	strb	r3, [r7, #14]
	// Tái tạo giá trị CRC-16 (16-bit)
	uint16_t received_crc = (uint16_t) (crc_high_byte << 8) | (uint16_t)crc_low_byte;
 800bc40:	7bbb      	ldrb	r3, [r7, #14]
 800bc42:	b29b      	uxth	r3, r3
 800bc44:	021b      	lsls	r3, r3, #8
 800bc46:	b29a      	uxth	r2, r3
 800bc48:	7bfb      	ldrb	r3, [r7, #15]
 800bc4a:	b29b      	uxth	r3, r3
 800bc4c:	4313      	orrs	r3, r2
 800bc4e:	81bb      	strh	r3, [r7, #12]
	if(received_crc==crc16((uint8_t *)data,length-2))
 800bc50:	887b      	ldrh	r3, [r7, #2]
 800bc52:	3b02      	subs	r3, #2
 800bc54:	b29b      	uxth	r3, r3
 800bc56:	4619      	mov	r1, r3
 800bc58:	6878      	ldr	r0, [r7, #4]
 800bc5a:	f000 fd4d 	bl	800c6f8 <crc16>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	461a      	mov	r2, r3
 800bc62:	89bb      	ldrh	r3, [r7, #12]
 800bc64:	4293      	cmp	r3, r2
 800bc66:	d105      	bne.n	800bc74 <DecodeModbusRtu+0x58>
	{
		if(data[0]==SLAVE_ID)
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	781b      	ldrb	r3, [r3, #0]
 800bc6c:	2b01      	cmp	r3, #1
 800bc6e:	d101      	bne.n	800bc74 <DecodeModbusRtu+0x58>
		{
			return 0x01;
 800bc70:	2301      	movs	r3, #1
 800bc72:	e000      	b.n	800bc76 <DecodeModbusRtu+0x5a>
		}
	}
	return 0x00;
 800bc74:	2300      	movs	r3, #0
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	3710      	adds	r7, #16
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	bd80      	pop	{r7, pc}
	...

0800bc80 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b082      	sub	sp, #8
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
 800bc88:	460b      	mov	r3, r1
 800bc8a:	807b      	strh	r3, [r7, #2]
	if(huart-> Instance == USART2){
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	4a2c      	ldr	r2, [pc, #176]	@ (800bd44 <HAL_UARTEx_RxEventCallback+0xc4>)
 800bc92:	4293      	cmp	r3, r2
 800bc94:	d152      	bne.n	800bd3c <HAL_UARTEx_RxEventCallback+0xbc>
		if (DecodeModbusRtu(RxData, Size))
 800bc96:	887b      	ldrh	r3, [r7, #2]
 800bc98:	4619      	mov	r1, r3
 800bc9a:	482b      	ldr	r0, [pc, #172]	@ (800bd48 <HAL_UARTEx_RxEventCallback+0xc8>)
 800bc9c:	f7ff ffbe 	bl	800bc1c <DecodeModbusRtu>
 800bca0:	4603      	mov	r3, r0
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d044      	beq.n	800bd30 <HAL_UARTEx_RxEventCallback+0xb0>
				{
					switch (RxData[1]){
 800bca6:	4b28      	ldr	r3, [pc, #160]	@ (800bd48 <HAL_UARTEx_RxEventCallback+0xc8>)
 800bca8:	785b      	ldrb	r3, [r3, #1]
 800bcaa:	3b01      	subs	r3, #1
 800bcac:	2b0f      	cmp	r3, #15
 800bcae:	d83b      	bhi.n	800bd28 <HAL_UARTEx_RxEventCallback+0xa8>
 800bcb0:	a201      	add	r2, pc, #4	@ (adr r2, 800bcb8 <HAL_UARTEx_RxEventCallback+0x38>)
 800bcb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcb6:	bf00      	nop
 800bcb8:	0800bd05 	.word	0x0800bd05
 800bcbc:	0800bd0b 	.word	0x0800bd0b
 800bcc0:	0800bcf9 	.word	0x0800bcf9
 800bcc4:	0800bcff 	.word	0x0800bcff
 800bcc8:	0800bd1d 	.word	0x0800bd1d
 800bccc:	0800bd11 	.word	0x0800bd11
 800bcd0:	0800bd29 	.word	0x0800bd29
 800bcd4:	0800bd29 	.word	0x0800bd29
 800bcd8:	0800bd29 	.word	0x0800bd29
 800bcdc:	0800bd29 	.word	0x0800bd29
 800bce0:	0800bd29 	.word	0x0800bd29
 800bce4:	0800bd29 	.word	0x0800bd29
 800bce8:	0800bd29 	.word	0x0800bd29
 800bcec:	0800bd29 	.word	0x0800bd29
 800bcf0:	0800bd23 	.word	0x0800bd23
 800bcf4:	0800bd17 	.word	0x0800bd17
					case 0x03:
						readHoldingRegs();
 800bcf8:	f000 f8c0 	bl	800be7c <readHoldingRegs>
						break;
 800bcfc:	e018      	b.n	800bd30 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x04:
						readInputRegs();
 800bcfe:	f000 f92f 	bl	800bf60 <readInputRegs>
						break;
 800bd02:	e015      	b.n	800bd30 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x01:
						readCoils();
 800bd04:	f000 f99e 	bl	800c044 <readCoils>
						break;
 800bd08:	e012      	b.n	800bd30 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x02:
						readInputs();
 800bd0a:	f000 fa4b 	bl	800c1a4 <readInputs>
						break;
 800bd0e:	e00f      	b.n	800bd30 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x06:
						writeSingleReg();
 800bd10:	f000 fb74 	bl	800c3fc <writeSingleReg>
						break;
 800bd14:	e00c      	b.n	800bd30 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x10:
						writeHoldingRegs();
 800bd16:	f000 faf5 	bl	800c304 <writeHoldingRegs>
						break;
 800bd1a:	e009      	b.n	800bd30 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x05:
						writeSingleCoil();
 800bd1c:	f000 fbb8 	bl	800c490 <writeSingleCoil>
						break;
 800bd20:	e006      	b.n	800bd30 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x0F:
						writeMultiCoils();
 800bd22:	f000 fc31 	bl	800c588 <writeMultiCoils>
						break;
 800bd26:	e003      	b.n	800bd30 <HAL_UARTEx_RxEventCallback+0xb0>
					default:
						modbusException(ILLEGAL_FUNCTION);
 800bd28:	2001      	movs	r0, #1
 800bd2a:	f000 f887 	bl	800be3c <modbusException>
						break;
 800bd2e:	bf00      	nop
					}
				}
			//uart2_receive_IDLE_DMA();
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800bd30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bd34:	4904      	ldr	r1, [pc, #16]	@ (800bd48 <HAL_UARTEx_RxEventCallback+0xc8>)
 800bd36:	4805      	ldr	r0, [pc, #20]	@ (800bd4c <HAL_UARTEx_RxEventCallback+0xcc>)
 800bd38:	f7fa fe11 	bl	800695e <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 800bd3c:	bf00      	nop
 800bd3e:	3708      	adds	r7, #8
 800bd40:	46bd      	mov	sp, r7
 800bd42:	bd80      	pop	{r7, pc}
 800bd44:	40004400 	.word	0x40004400
 800bd48:	200021ec 	.word	0x200021ec
 800bd4c:	20000510 	.word	0x20000510

0800bd50 <Get_Holding_Registers>:
uint8_t Coils_Database[50]={0,};
uint8_t Inputs_Database[50]={ 0,};
uint16_t Input_Registers_Database[50]={0,};

uint16_t Get_Holding_Registers(uint8_t index)
{
 800bd50:	b480      	push	{r7}
 800bd52:	b083      	sub	sp, #12
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	4603      	mov	r3, r0
 800bd58:	71fb      	strb	r3, [r7, #7]
	if(index>50) return 0x00U;
 800bd5a:	79fb      	ldrb	r3, [r7, #7]
 800bd5c:	2b32      	cmp	r3, #50	@ 0x32
 800bd5e:	d901      	bls.n	800bd64 <Get_Holding_Registers+0x14>
 800bd60:	2300      	movs	r3, #0
 800bd62:	e003      	b.n	800bd6c <Get_Holding_Registers+0x1c>
	return Holding_Registers_Database[index];
 800bd64:	79fb      	ldrb	r3, [r7, #7]
 800bd66:	4a04      	ldr	r2, [pc, #16]	@ (800bd78 <Get_Holding_Registers+0x28>)
 800bd68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	370c      	adds	r7, #12
 800bd70:	46bd      	mov	sp, r7
 800bd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd76:	4770      	bx	lr
 800bd78:	200023ec 	.word	0x200023ec

0800bd7c <Copy_Holding_Registers>:
void Copy_Holding_Registers(uint8_t index,uint8_t index_coppy)
{
 800bd7c:	b480      	push	{r7}
 800bd7e:	b083      	sub	sp, #12
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	4603      	mov	r3, r0
 800bd84:	460a      	mov	r2, r1
 800bd86:	71fb      	strb	r3, [r7, #7]
 800bd88:	4613      	mov	r3, r2
 800bd8a:	71bb      	strb	r3, [r7, #6]
	Holding_Registers_Database[index_coppy]=Holding_Registers_Database[index];
 800bd8c:	79fa      	ldrb	r2, [r7, #7]
 800bd8e:	79bb      	ldrb	r3, [r7, #6]
 800bd90:	490a      	ldr	r1, [pc, #40]	@ (800bdbc <Copy_Holding_Registers+0x40>)
 800bd92:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800bd96:	4a09      	ldr	r2, [pc, #36]	@ (800bdbc <Copy_Holding_Registers+0x40>)
 800bd98:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	Holding_Registers_Database[index_coppy+1]=Holding_Registers_Database[index+1];
 800bd9c:	79fb      	ldrb	r3, [r7, #7]
 800bd9e:	1c5a      	adds	r2, r3, #1
 800bda0:	79bb      	ldrb	r3, [r7, #6]
 800bda2:	3301      	adds	r3, #1
 800bda4:	4905      	ldr	r1, [pc, #20]	@ (800bdbc <Copy_Holding_Registers+0x40>)
 800bda6:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800bdaa:	4a04      	ldr	r2, [pc, #16]	@ (800bdbc <Copy_Holding_Registers+0x40>)
 800bdac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 800bdb0:	bf00      	nop
 800bdb2:	370c      	adds	r7, #12
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdba:	4770      	bx	lr
 800bdbc:	200023ec 	.word	0x200023ec

0800bdc0 <Reset_Tray>:
void Set_bit_Coilt_lamp(uint8_t)
{

}
void Reset_Tray(uint8_t index)
{
 800bdc0:	b480      	push	{r7}
 800bdc2:	b083      	sub	sp, #12
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	71fb      	strb	r3, [r7, #7]
	Coils_Database[index] = 0x00U;
 800bdca:	79fb      	ldrb	r3, [r7, #7]
 800bdcc:	4a04      	ldr	r2, [pc, #16]	@ (800bde0 <Reset_Tray+0x20>)
 800bdce:	2100      	movs	r1, #0
 800bdd0:	54d1      	strb	r1, [r2, r3]
}
 800bdd2:	bf00      	nop
 800bdd4:	370c      	adds	r7, #12
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bddc:	4770      	bx	lr
 800bdde:	bf00      	nop
 800bde0:	20002450 	.word	0x20002450

0800bde4 <sendData>:
void sendData (uint8_t *data, int size)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b084      	sub	sp, #16
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
 800bdec:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	b29b      	uxth	r3, r3
 800bdf2:	4619      	mov	r1, r3
 800bdf4:	6878      	ldr	r0, [r7, #4]
 800bdf6:	f000 fc7f 	bl	800c6f8 <crc16>
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	687a      	ldr	r2, [r7, #4]
 800be02:	4413      	add	r3, r2
 800be04:	89fa      	ldrh	r2, [r7, #14]
 800be06:	b2d2      	uxtb	r2, r2
 800be08:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 800be0a:	89fb      	ldrh	r3, [r7, #14]
 800be0c:	0a1b      	lsrs	r3, r3, #8
 800be0e:	b299      	uxth	r1, r3
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	3301      	adds	r3, #1
 800be14:	687a      	ldr	r2, [r7, #4]
 800be16:	4413      	add	r3, r2
 800be18:	b2ca      	uxtb	r2, r1
 800be1a:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	b29b      	uxth	r3, r3
 800be20:	3302      	adds	r3, #2
 800be22:	b29a      	uxth	r2, r3
 800be24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800be28:	6879      	ldr	r1, [r7, #4]
 800be2a:	4803      	ldr	r0, [pc, #12]	@ (800be38 <sendData+0x54>)
 800be2c:	f7fa fd0c 	bl	8006848 <HAL_UART_Transmit>
}
 800be30:	bf00      	nop
 800be32:	3710      	adds	r7, #16
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}
 800be38:	20000510 	.word	0x20000510

0800be3c <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b082      	sub	sp, #8
 800be40:	af00      	add	r7, sp, #0
 800be42:	4603      	mov	r3, r0
 800be44:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800be46:	4b0b      	ldr	r3, [pc, #44]	@ (800be74 <modbusException+0x38>)
 800be48:	781a      	ldrb	r2, [r3, #0]
 800be4a:	4b0b      	ldr	r3, [pc, #44]	@ (800be78 <modbusException+0x3c>)
 800be4c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 800be4e:	4b09      	ldr	r3, [pc, #36]	@ (800be74 <modbusException+0x38>)
 800be50:	785b      	ldrb	r3, [r3, #1]
 800be52:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800be56:	b2da      	uxtb	r2, r3
 800be58:	4b07      	ldr	r3, [pc, #28]	@ (800be78 <modbusException+0x3c>)
 800be5a:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 800be5c:	4a06      	ldr	r2, [pc, #24]	@ (800be78 <modbusException+0x3c>)
 800be5e:	79fb      	ldrb	r3, [r7, #7]
 800be60:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800be62:	2103      	movs	r1, #3
 800be64:	4804      	ldr	r0, [pc, #16]	@ (800be78 <modbusException+0x3c>)
 800be66:	f7ff ffbd 	bl	800bde4 <sendData>
}
 800be6a:	bf00      	nop
 800be6c:	3708      	adds	r7, #8
 800be6e:	46bd      	mov	sp, r7
 800be70:	bd80      	pop	{r7, pc}
 800be72:	bf00      	nop
 800be74:	200021ec 	.word	0x200021ec
 800be78:	200022ec 	.word	0x200022ec

0800be7c <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b084      	sub	sp, #16
 800be80:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800be82:	4b34      	ldr	r3, [pc, #208]	@ (800bf54 <readHoldingRegs+0xd8>)
 800be84:	789b      	ldrb	r3, [r3, #2]
 800be86:	021b      	lsls	r3, r3, #8
 800be88:	b21a      	sxth	r2, r3
 800be8a:	4b32      	ldr	r3, [pc, #200]	@ (800bf54 <readHoldingRegs+0xd8>)
 800be8c:	78db      	ldrb	r3, [r3, #3]
 800be8e:	b21b      	sxth	r3, r3
 800be90:	4313      	orrs	r3, r2
 800be92:	b21b      	sxth	r3, r3
 800be94:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800be96:	4b2f      	ldr	r3, [pc, #188]	@ (800bf54 <readHoldingRegs+0xd8>)
 800be98:	791b      	ldrb	r3, [r3, #4]
 800be9a:	021b      	lsls	r3, r3, #8
 800be9c:	b21a      	sxth	r2, r3
 800be9e:	4b2d      	ldr	r3, [pc, #180]	@ (800bf54 <readHoldingRegs+0xd8>)
 800bea0:	795b      	ldrb	r3, [r3, #5]
 800bea2:	b21b      	sxth	r3, r3
 800bea4:	4313      	orrs	r3, r2
 800bea6:	b21b      	sxth	r3, r3
 800bea8:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800beaa:	887b      	ldrh	r3, [r7, #2]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d002      	beq.n	800beb6 <readHoldingRegs+0x3a>
 800beb0:	887b      	ldrh	r3, [r7, #2]
 800beb2:	2b7d      	cmp	r3, #125	@ 0x7d
 800beb4:	d904      	bls.n	800bec0 <readHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800beb6:	2003      	movs	r0, #3
 800beb8:	f7ff ffc0 	bl	800be3c <modbusException>
		return 0;
 800bebc:	2300      	movs	r3, #0
 800bebe:	e044      	b.n	800bf4a <readHoldingRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800bec0:	89fa      	ldrh	r2, [r7, #14]
 800bec2:	887b      	ldrh	r3, [r7, #2]
 800bec4:	4413      	add	r3, r2
 800bec6:	b29b      	uxth	r3, r3
 800bec8:	3b01      	subs	r3, #1
 800beca:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800becc:	883b      	ldrh	r3, [r7, #0]
 800bece:	2b31      	cmp	r3, #49	@ 0x31
 800bed0:	d904      	bls.n	800bedc <readHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800bed2:	2002      	movs	r0, #2
 800bed4:	f7ff ffb2 	bl	800be3c <modbusException>
		return 0;
 800bed8:	2300      	movs	r3, #0
 800beda:	e036      	b.n	800bf4a <readHoldingRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800bedc:	4b1e      	ldr	r3, [pc, #120]	@ (800bf58 <readHoldingRegs+0xdc>)
 800bede:	2201      	movs	r2, #1
 800bee0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800bee2:	4b1c      	ldr	r3, [pc, #112]	@ (800bf54 <readHoldingRegs+0xd8>)
 800bee4:	785a      	ldrb	r2, [r3, #1]
 800bee6:	4b1c      	ldr	r3, [pc, #112]	@ (800bf58 <readHoldingRegs+0xdc>)
 800bee8:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800beea:	887b      	ldrh	r3, [r7, #2]
 800beec:	b2db      	uxtb	r3, r3
 800beee:	005b      	lsls	r3, r3, #1
 800bef0:	b2da      	uxtb	r2, r3
 800bef2:	4b19      	ldr	r3, [pc, #100]	@ (800bf58 <readHoldingRegs+0xdc>)
 800bef4:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800bef6:	2303      	movs	r3, #3
 800bef8:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800befa:	2300      	movs	r3, #0
 800befc:	607b      	str	r3, [r7, #4]
 800befe:	e01b      	b.n	800bf38 <readHoldingRegs+0xbc>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800bf00:	89fb      	ldrh	r3, [r7, #14]
 800bf02:	4a16      	ldr	r2, [pc, #88]	@ (800bf5c <readHoldingRegs+0xe0>)
 800bf04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf08:	0a1b      	lsrs	r3, r3, #8
 800bf0a:	b299      	uxth	r1, r3
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	1c5a      	adds	r2, r3, #1
 800bf10:	60ba      	str	r2, [r7, #8]
 800bf12:	b2c9      	uxtb	r1, r1
 800bf14:	4a10      	ldr	r2, [pc, #64]	@ (800bf58 <readHoldingRegs+0xdc>)
 800bf16:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800bf18:	89fb      	ldrh	r3, [r7, #14]
 800bf1a:	4a10      	ldr	r2, [pc, #64]	@ (800bf5c <readHoldingRegs+0xe0>)
 800bf1c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bf20:	68bb      	ldr	r3, [r7, #8]
 800bf22:	1c5a      	adds	r2, r3, #1
 800bf24:	60ba      	str	r2, [r7, #8]
 800bf26:	b2c9      	uxtb	r1, r1
 800bf28:	4a0b      	ldr	r2, [pc, #44]	@ (800bf58 <readHoldingRegs+0xdc>)
 800bf2a:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800bf2c:	89fb      	ldrh	r3, [r7, #14]
 800bf2e:	3301      	adds	r3, #1
 800bf30:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	3301      	adds	r3, #1
 800bf36:	607b      	str	r3, [r7, #4]
 800bf38:	887b      	ldrh	r3, [r7, #2]
 800bf3a:	687a      	ldr	r2, [r7, #4]
 800bf3c:	429a      	cmp	r2, r3
 800bf3e:	dbdf      	blt.n	800bf00 <readHoldingRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800bf40:	68b9      	ldr	r1, [r7, #8]
 800bf42:	4805      	ldr	r0, [pc, #20]	@ (800bf58 <readHoldingRegs+0xdc>)
 800bf44:	f7ff ff4e 	bl	800bde4 <sendData>
	return 1;   // success
 800bf48:	2301      	movs	r3, #1
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3710      	adds	r7, #16
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}
 800bf52:	bf00      	nop
 800bf54:	200021ec 	.word	0x200021ec
 800bf58:	200022ec 	.word	0x200022ec
 800bf5c:	200023ec 	.word	0x200023ec

0800bf60 <readInputRegs>:

uint8_t readInputRegs (void)
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b084      	sub	sp, #16
 800bf64:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800bf66:	4b34      	ldr	r3, [pc, #208]	@ (800c038 <readInputRegs+0xd8>)
 800bf68:	789b      	ldrb	r3, [r3, #2]
 800bf6a:	021b      	lsls	r3, r3, #8
 800bf6c:	b21a      	sxth	r2, r3
 800bf6e:	4b32      	ldr	r3, [pc, #200]	@ (800c038 <readInputRegs+0xd8>)
 800bf70:	78db      	ldrb	r3, [r3, #3]
 800bf72:	b21b      	sxth	r3, r3
 800bf74:	4313      	orrs	r3, r2
 800bf76:	b21b      	sxth	r3, r3
 800bf78:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800bf7a:	4b2f      	ldr	r3, [pc, #188]	@ (800c038 <readInputRegs+0xd8>)
 800bf7c:	791b      	ldrb	r3, [r3, #4]
 800bf7e:	021b      	lsls	r3, r3, #8
 800bf80:	b21a      	sxth	r2, r3
 800bf82:	4b2d      	ldr	r3, [pc, #180]	@ (800c038 <readInputRegs+0xd8>)
 800bf84:	795b      	ldrb	r3, [r3, #5]
 800bf86:	b21b      	sxth	r3, r3
 800bf88:	4313      	orrs	r3, r2
 800bf8a:	b21b      	sxth	r3, r3
 800bf8c:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800bf8e:	887b      	ldrh	r3, [r7, #2]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d002      	beq.n	800bf9a <readInputRegs+0x3a>
 800bf94:	887b      	ldrh	r3, [r7, #2]
 800bf96:	2b7d      	cmp	r3, #125	@ 0x7d
 800bf98:	d904      	bls.n	800bfa4 <readInputRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800bf9a:	2003      	movs	r0, #3
 800bf9c:	f7ff ff4e 	bl	800be3c <modbusException>
		return 0;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	e044      	b.n	800c02e <readInputRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800bfa4:	89fa      	ldrh	r2, [r7, #14]
 800bfa6:	887b      	ldrh	r3, [r7, #2]
 800bfa8:	4413      	add	r3, r2
 800bfaa:	b29b      	uxth	r3, r3
 800bfac:	3b01      	subs	r3, #1
 800bfae:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800bfb0:	883b      	ldrh	r3, [r7, #0]
 800bfb2:	2b31      	cmp	r3, #49	@ 0x31
 800bfb4:	d904      	bls.n	800bfc0 <readInputRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800bfb6:	2002      	movs	r0, #2
 800bfb8:	f7ff ff40 	bl	800be3c <modbusException>
		return 0;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	e036      	b.n	800c02e <readInputRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800bfc0:	4b1e      	ldr	r3, [pc, #120]	@ (800c03c <readInputRegs+0xdc>)
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800bfc6:	4b1c      	ldr	r3, [pc, #112]	@ (800c038 <readInputRegs+0xd8>)
 800bfc8:	785a      	ldrb	r2, [r3, #1]
 800bfca:	4b1c      	ldr	r3, [pc, #112]	@ (800c03c <readInputRegs+0xdc>)
 800bfcc:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800bfce:	887b      	ldrh	r3, [r7, #2]
 800bfd0:	b2db      	uxtb	r3, r3
 800bfd2:	005b      	lsls	r3, r3, #1
 800bfd4:	b2da      	uxtb	r2, r3
 800bfd6:	4b19      	ldr	r3, [pc, #100]	@ (800c03c <readInputRegs+0xdc>)
 800bfd8:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800bfda:	2303      	movs	r3, #3
 800bfdc:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800bfde:	2300      	movs	r3, #0
 800bfe0:	607b      	str	r3, [r7, #4]
 800bfe2:	e01b      	b.n	800c01c <readInputRegs+0xbc>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800bfe4:	89fb      	ldrh	r3, [r7, #14]
 800bfe6:	4a16      	ldr	r2, [pc, #88]	@ (800c040 <readInputRegs+0xe0>)
 800bfe8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bfec:	0a1b      	lsrs	r3, r3, #8
 800bfee:	b299      	uxth	r1, r3
 800bff0:	68bb      	ldr	r3, [r7, #8]
 800bff2:	1c5a      	adds	r2, r3, #1
 800bff4:	60ba      	str	r2, [r7, #8]
 800bff6:	b2c9      	uxtb	r1, r1
 800bff8:	4a10      	ldr	r2, [pc, #64]	@ (800c03c <readInputRegs+0xdc>)
 800bffa:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800bffc:	89fb      	ldrh	r3, [r7, #14]
 800bffe:	4a10      	ldr	r2, [pc, #64]	@ (800c040 <readInputRegs+0xe0>)
 800c000:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800c004:	68bb      	ldr	r3, [r7, #8]
 800c006:	1c5a      	adds	r2, r3, #1
 800c008:	60ba      	str	r2, [r7, #8]
 800c00a:	b2c9      	uxtb	r1, r1
 800c00c:	4a0b      	ldr	r2, [pc, #44]	@ (800c03c <readInputRegs+0xdc>)
 800c00e:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800c010:	89fb      	ldrh	r3, [r7, #14]
 800c012:	3301      	adds	r3, #1
 800c014:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	3301      	adds	r3, #1
 800c01a:	607b      	str	r3, [r7, #4]
 800c01c:	887b      	ldrh	r3, [r7, #2]
 800c01e:	687a      	ldr	r2, [r7, #4]
 800c020:	429a      	cmp	r2, r3
 800c022:	dbdf      	blt.n	800bfe4 <readInputRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800c024:	68b9      	ldr	r1, [r7, #8]
 800c026:	4805      	ldr	r0, [pc, #20]	@ (800c03c <readInputRegs+0xdc>)
 800c028:	f7ff fedc 	bl	800bde4 <sendData>
	return 1;   // success
 800c02c:	2301      	movs	r3, #1
}
 800c02e:	4618      	mov	r0, r3
 800c030:	3710      	adds	r7, #16
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}
 800c036:	bf00      	nop
 800c038:	200021ec 	.word	0x200021ec
 800c03c:	200022ec 	.word	0x200022ec
 800c040:	200024b8 	.word	0x200024b8

0800c044 <readCoils>:

uint8_t readCoils (void)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b088      	sub	sp, #32
 800c048:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800c04a:	4b53      	ldr	r3, [pc, #332]	@ (800c198 <readCoils+0x154>)
 800c04c:	789b      	ldrb	r3, [r3, #2]
 800c04e:	021b      	lsls	r3, r3, #8
 800c050:	b21a      	sxth	r2, r3
 800c052:	4b51      	ldr	r3, [pc, #324]	@ (800c198 <readCoils+0x154>)
 800c054:	78db      	ldrb	r3, [r3, #3]
 800c056:	b21b      	sxth	r3, r3
 800c058:	4313      	orrs	r3, r2
 800c05a:	b21b      	sxth	r3, r3
 800c05c:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800c05e:	4b4e      	ldr	r3, [pc, #312]	@ (800c198 <readCoils+0x154>)
 800c060:	791b      	ldrb	r3, [r3, #4]
 800c062:	021b      	lsls	r3, r3, #8
 800c064:	b21a      	sxth	r2, r3
 800c066:	4b4c      	ldr	r3, [pc, #304]	@ (800c198 <readCoils+0x154>)
 800c068:	795b      	ldrb	r3, [r3, #5]
 800c06a:	b21b      	sxth	r3, r3
 800c06c:	4313      	orrs	r3, r2
 800c06e:	b21b      	sxth	r3, r3
 800c070:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800c072:	893b      	ldrh	r3, [r7, #8]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d003      	beq.n	800c080 <readCoils+0x3c>
 800c078:	893b      	ldrh	r3, [r7, #8]
 800c07a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c07e:	d904      	bls.n	800c08a <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c080:	2003      	movs	r0, #3
 800c082:	f7ff fedb 	bl	800be3c <modbusException>
		return 0;
 800c086:	2300      	movs	r3, #0
 800c088:	e081      	b.n	800c18e <readCoils+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800c08a:	897a      	ldrh	r2, [r7, #10]
 800c08c:	893b      	ldrh	r3, [r7, #8]
 800c08e:	4413      	add	r3, r2
 800c090:	b29b      	uxth	r3, r3
 800c092:	3b01      	subs	r3, #1
 800c094:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800c096:	88fb      	ldrh	r3, [r7, #6]
 800c098:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800c09c:	d304      	bcc.n	800c0a8 <readCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c09e:	2002      	movs	r0, #2
 800c0a0:	f7ff fecc 	bl	800be3c <modbusException>
		return 0;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	e072      	b.n	800c18e <readCoils+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800c0a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c0ac:	2100      	movs	r1, #0
 800c0ae:	483b      	ldr	r0, [pc, #236]	@ (800c19c <readCoils+0x158>)
 800c0b0:	f000 fb58 	bl	800c764 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800c0b4:	4b39      	ldr	r3, [pc, #228]	@ (800c19c <readCoils+0x158>)
 800c0b6:	2201      	movs	r2, #1
 800c0b8:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800c0ba:	4b37      	ldr	r3, [pc, #220]	@ (800c198 <readCoils+0x154>)
 800c0bc:	785a      	ldrb	r2, [r3, #1]
 800c0be:	4b37      	ldr	r3, [pc, #220]	@ (800c19c <readCoils+0x158>)
 800c0c0:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800c0c2:	893b      	ldrh	r3, [r7, #8]
 800c0c4:	08db      	lsrs	r3, r3, #3
 800c0c6:	b29b      	uxth	r3, r3
 800c0c8:	b2db      	uxtb	r3, r3
 800c0ca:	893a      	ldrh	r2, [r7, #8]
 800c0cc:	f002 0207 	and.w	r2, r2, #7
 800c0d0:	b292      	uxth	r2, r2
 800c0d2:	2a00      	cmp	r2, #0
 800c0d4:	bf14      	ite	ne
 800c0d6:	2201      	movne	r2, #1
 800c0d8:	2200      	moveq	r2, #0
 800c0da:	b2d2      	uxtb	r2, r2
 800c0dc:	4413      	add	r3, r2
 800c0de:	b2da      	uxtb	r2, r3
 800c0e0:	4b2e      	ldr	r3, [pc, #184]	@ (800c19c <readCoils+0x158>)
 800c0e2:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800c0e4:	2303      	movs	r3, #3
 800c0e6:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800c0e8:	897b      	ldrh	r3, [r7, #10]
 800c0ea:	08db      	lsrs	r3, r3, #3
 800c0ec:	b29b      	uxth	r3, r3
 800c0ee:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800c0f0:	897b      	ldrh	r3, [r7, #10]
 800c0f2:	f003 0307 	and.w	r3, r3, #7
 800c0f6:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	60fb      	str	r3, [r7, #12]
 800c100:	e033      	b.n	800c16a <readCoils+0x126>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800c102:	4a26      	ldr	r2, [pc, #152]	@ (800c19c <readCoils+0x158>)
 800c104:	69fb      	ldr	r3, [r7, #28]
 800c106:	4413      	add	r3, r2
 800c108:	781b      	ldrb	r3, [r3, #0]
 800c10a:	b25a      	sxtb	r2, r3
 800c10c:	4924      	ldr	r1, [pc, #144]	@ (800c1a0 <readCoils+0x15c>)
 800c10e:	69bb      	ldr	r3, [r7, #24]
 800c110:	440b      	add	r3, r1
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	4619      	mov	r1, r3
 800c116:	8afb      	ldrh	r3, [r7, #22]
 800c118:	fa41 f303 	asr.w	r3, r1, r3
 800c11c:	f003 0101 	and.w	r1, r3, #1
 800c120:	693b      	ldr	r3, [r7, #16]
 800c122:	fa01 f303 	lsl.w	r3, r1, r3
 800c126:	b25b      	sxtb	r3, r3
 800c128:	4313      	orrs	r3, r2
 800c12a:	b25b      	sxtb	r3, r3
 800c12c:	b2d9      	uxtb	r1, r3
 800c12e:	4a1b      	ldr	r2, [pc, #108]	@ (800c19c <readCoils+0x158>)
 800c130:	69fb      	ldr	r3, [r7, #28]
 800c132:	4413      	add	r3, r2
 800c134:	460a      	mov	r2, r1
 800c136:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800c138:	693b      	ldr	r3, [r7, #16]
 800c13a:	3301      	adds	r3, #1
 800c13c:	613b      	str	r3, [r7, #16]
 800c13e:	8afb      	ldrh	r3, [r7, #22]
 800c140:	3301      	adds	r3, #1
 800c142:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800c144:	693b      	ldr	r3, [r7, #16]
 800c146:	2b07      	cmp	r3, #7
 800c148:	dd04      	ble.n	800c154 <readCoils+0x110>
		{
			indxPosition = 0;
 800c14a:	2300      	movs	r3, #0
 800c14c:	613b      	str	r3, [r7, #16]
			indx++;
 800c14e:	69fb      	ldr	r3, [r7, #28]
 800c150:	3301      	adds	r3, #1
 800c152:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800c154:	8afb      	ldrh	r3, [r7, #22]
 800c156:	2b07      	cmp	r3, #7
 800c158:	d904      	bls.n	800c164 <readCoils+0x120>
		{
			bitPosition=0;
 800c15a:	2300      	movs	r3, #0
 800c15c:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800c15e:	69bb      	ldr	r3, [r7, #24]
 800c160:	3301      	adds	r3, #1
 800c162:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	3301      	adds	r3, #1
 800c168:	60fb      	str	r3, [r7, #12]
 800c16a:	893b      	ldrh	r3, [r7, #8]
 800c16c:	68fa      	ldr	r2, [r7, #12]
 800c16e:	429a      	cmp	r2, r3
 800c170:	dbc7      	blt.n	800c102 <readCoils+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800c172:	893b      	ldrh	r3, [r7, #8]
 800c174:	f003 0307 	and.w	r3, r3, #7
 800c178:	b29b      	uxth	r3, r3
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d002      	beq.n	800c184 <readCoils+0x140>
 800c17e:	69fb      	ldr	r3, [r7, #28]
 800c180:	3301      	adds	r3, #1
 800c182:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800c184:	69f9      	ldr	r1, [r7, #28]
 800c186:	4805      	ldr	r0, [pc, #20]	@ (800c19c <readCoils+0x158>)
 800c188:	f7ff fe2c 	bl	800bde4 <sendData>
	return 1;   // success
 800c18c:	2301      	movs	r3, #1
}
 800c18e:	4618      	mov	r0, r3
 800c190:	3720      	adds	r7, #32
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}
 800c196:	bf00      	nop
 800c198:	200021ec 	.word	0x200021ec
 800c19c:	200022ec 	.word	0x200022ec
 800c1a0:	20002450 	.word	0x20002450

0800c1a4 <readInputs>:

uint8_t readInputs (void)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b088      	sub	sp, #32
 800c1a8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800c1aa:	4b53      	ldr	r3, [pc, #332]	@ (800c2f8 <readInputs+0x154>)
 800c1ac:	789b      	ldrb	r3, [r3, #2]
 800c1ae:	021b      	lsls	r3, r3, #8
 800c1b0:	b21a      	sxth	r2, r3
 800c1b2:	4b51      	ldr	r3, [pc, #324]	@ (800c2f8 <readInputs+0x154>)
 800c1b4:	78db      	ldrb	r3, [r3, #3]
 800c1b6:	b21b      	sxth	r3, r3
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	b21b      	sxth	r3, r3
 800c1bc:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800c1be:	4b4e      	ldr	r3, [pc, #312]	@ (800c2f8 <readInputs+0x154>)
 800c1c0:	791b      	ldrb	r3, [r3, #4]
 800c1c2:	021b      	lsls	r3, r3, #8
 800c1c4:	b21a      	sxth	r2, r3
 800c1c6:	4b4c      	ldr	r3, [pc, #304]	@ (800c2f8 <readInputs+0x154>)
 800c1c8:	795b      	ldrb	r3, [r3, #5]
 800c1ca:	b21b      	sxth	r3, r3
 800c1cc:	4313      	orrs	r3, r2
 800c1ce:	b21b      	sxth	r3, r3
 800c1d0:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800c1d2:	893b      	ldrh	r3, [r7, #8]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d003      	beq.n	800c1e0 <readInputs+0x3c>
 800c1d8:	893b      	ldrh	r3, [r7, #8]
 800c1da:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c1de:	d904      	bls.n	800c1ea <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c1e0:	2003      	movs	r0, #3
 800c1e2:	f7ff fe2b 	bl	800be3c <modbusException>
		return 0;
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	e081      	b.n	800c2ee <readInputs+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800c1ea:	897a      	ldrh	r2, [r7, #10]
 800c1ec:	893b      	ldrh	r3, [r7, #8]
 800c1ee:	4413      	add	r3, r2
 800c1f0:	b29b      	uxth	r3, r3
 800c1f2:	3b01      	subs	r3, #1
 800c1f4:	80fb      	strh	r3, [r7, #6]
	if (endAddr>599)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800c1f6:	88fb      	ldrh	r3, [r7, #6]
 800c1f8:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800c1fc:	d304      	bcc.n	800c208 <readInputs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c1fe:	2002      	movs	r0, #2
 800c200:	f7ff fe1c 	bl	800be3c <modbusException>
		return 0;
 800c204:	2300      	movs	r3, #0
 800c206:	e072      	b.n	800c2ee <readInputs+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800c208:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c20c:	2100      	movs	r1, #0
 800c20e:	483b      	ldr	r0, [pc, #236]	@ (800c2fc <readInputs+0x158>)
 800c210:	f000 faa8 	bl	800c764 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800c214:	4b39      	ldr	r3, [pc, #228]	@ (800c2fc <readInputs+0x158>)
 800c216:	2201      	movs	r2, #1
 800c218:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800c21a:	4b37      	ldr	r3, [pc, #220]	@ (800c2f8 <readInputs+0x154>)
 800c21c:	785a      	ldrb	r2, [r3, #1]
 800c21e:	4b37      	ldr	r3, [pc, #220]	@ (800c2fc <readInputs+0x158>)
 800c220:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800c222:	893b      	ldrh	r3, [r7, #8]
 800c224:	08db      	lsrs	r3, r3, #3
 800c226:	b29b      	uxth	r3, r3
 800c228:	b2db      	uxtb	r3, r3
 800c22a:	893a      	ldrh	r2, [r7, #8]
 800c22c:	f002 0207 	and.w	r2, r2, #7
 800c230:	b292      	uxth	r2, r2
 800c232:	2a00      	cmp	r2, #0
 800c234:	bf14      	ite	ne
 800c236:	2201      	movne	r2, #1
 800c238:	2200      	moveq	r2, #0
 800c23a:	b2d2      	uxtb	r2, r2
 800c23c:	4413      	add	r3, r2
 800c23e:	b2da      	uxtb	r2, r3
 800c240:	4b2e      	ldr	r3, [pc, #184]	@ (800c2fc <readInputs+0x158>)
 800c242:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800c244:	2303      	movs	r3, #3
 800c246:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800c248:	897b      	ldrh	r3, [r7, #10]
 800c24a:	08db      	lsrs	r3, r3, #3
 800c24c:	b29b      	uxth	r3, r3
 800c24e:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800c250:	897b      	ldrh	r3, [r7, #10]
 800c252:	f003 0307 	and.w	r3, r3, #7
 800c256:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800c258:	2300      	movs	r3, #0
 800c25a:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800c25c:	2300      	movs	r3, #0
 800c25e:	60fb      	str	r3, [r7, #12]
 800c260:	e033      	b.n	800c2ca <readInputs+0x126>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800c262:	4a26      	ldr	r2, [pc, #152]	@ (800c2fc <readInputs+0x158>)
 800c264:	69fb      	ldr	r3, [r7, #28]
 800c266:	4413      	add	r3, r2
 800c268:	781b      	ldrb	r3, [r3, #0]
 800c26a:	b25a      	sxtb	r2, r3
 800c26c:	4924      	ldr	r1, [pc, #144]	@ (800c300 <readInputs+0x15c>)
 800c26e:	69bb      	ldr	r3, [r7, #24]
 800c270:	440b      	add	r3, r1
 800c272:	781b      	ldrb	r3, [r3, #0]
 800c274:	4619      	mov	r1, r3
 800c276:	8afb      	ldrh	r3, [r7, #22]
 800c278:	fa41 f303 	asr.w	r3, r1, r3
 800c27c:	f003 0101 	and.w	r1, r3, #1
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	fa01 f303 	lsl.w	r3, r1, r3
 800c286:	b25b      	sxtb	r3, r3
 800c288:	4313      	orrs	r3, r2
 800c28a:	b25b      	sxtb	r3, r3
 800c28c:	b2d9      	uxtb	r1, r3
 800c28e:	4a1b      	ldr	r2, [pc, #108]	@ (800c2fc <readInputs+0x158>)
 800c290:	69fb      	ldr	r3, [r7, #28]
 800c292:	4413      	add	r3, r2
 800c294:	460a      	mov	r2, r1
 800c296:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800c298:	693b      	ldr	r3, [r7, #16]
 800c29a:	3301      	adds	r3, #1
 800c29c:	613b      	str	r3, [r7, #16]
 800c29e:	8afb      	ldrh	r3, [r7, #22]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800c2a4:	693b      	ldr	r3, [r7, #16]
 800c2a6:	2b07      	cmp	r3, #7
 800c2a8:	dd04      	ble.n	800c2b4 <readInputs+0x110>
		{
			indxPosition = 0;
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	613b      	str	r3, [r7, #16]
			indx++;
 800c2ae:	69fb      	ldr	r3, [r7, #28]
 800c2b0:	3301      	adds	r3, #1
 800c2b2:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800c2b4:	8afb      	ldrh	r3, [r7, #22]
 800c2b6:	2b07      	cmp	r3, #7
 800c2b8:	d904      	bls.n	800c2c4 <readInputs+0x120>
		{
			bitPosition=0;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800c2be:	69bb      	ldr	r3, [r7, #24]
 800c2c0:	3301      	adds	r3, #1
 800c2c2:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	3301      	adds	r3, #1
 800c2c8:	60fb      	str	r3, [r7, #12]
 800c2ca:	893b      	ldrh	r3, [r7, #8]
 800c2cc:	68fa      	ldr	r2, [r7, #12]
 800c2ce:	429a      	cmp	r2, r3
 800c2d0:	dbc7      	blt.n	800c262 <readInputs+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800c2d2:	893b      	ldrh	r3, [r7, #8]
 800c2d4:	f003 0307 	and.w	r3, r3, #7
 800c2d8:	b29b      	uxth	r3, r3
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d002      	beq.n	800c2e4 <readInputs+0x140>
 800c2de:	69fb      	ldr	r3, [r7, #28]
 800c2e0:	3301      	adds	r3, #1
 800c2e2:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800c2e4:	69f9      	ldr	r1, [r7, #28]
 800c2e6:	4805      	ldr	r0, [pc, #20]	@ (800c2fc <readInputs+0x158>)
 800c2e8:	f7ff fd7c 	bl	800bde4 <sendData>
	return 1;   // success
 800c2ec:	2301      	movs	r3, #1
}
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	3720      	adds	r7, #32
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}
 800c2f6:	bf00      	nop
 800c2f8:	200021ec 	.word	0x200021ec
 800c2fc:	200022ec 	.word	0x200022ec
 800c300:	20002484 	.word	0x20002484

0800c304 <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b084      	sub	sp, #16
 800c308:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800c30a:	4b39      	ldr	r3, [pc, #228]	@ (800c3f0 <writeHoldingRegs+0xec>)
 800c30c:	789b      	ldrb	r3, [r3, #2]
 800c30e:	021b      	lsls	r3, r3, #8
 800c310:	b21a      	sxth	r2, r3
 800c312:	4b37      	ldr	r3, [pc, #220]	@ (800c3f0 <writeHoldingRegs+0xec>)
 800c314:	78db      	ldrb	r3, [r3, #3]
 800c316:	b21b      	sxth	r3, r3
 800c318:	4313      	orrs	r3, r2
 800c31a:	b21b      	sxth	r3, r3
 800c31c:	81fb      	strh	r3, [r7, #14]
    uint8_t indx = 7;  // we need to keep track of index in RxData
 800c31e:	2307      	movs	r3, #7
 800c320:	737b      	strb	r3, [r7, #13]
	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800c322:	4b33      	ldr	r3, [pc, #204]	@ (800c3f0 <writeHoldingRegs+0xec>)
 800c324:	791b      	ldrb	r3, [r3, #4]
 800c326:	021b      	lsls	r3, r3, #8
 800c328:	b21a      	sxth	r2, r3
 800c32a:	4b31      	ldr	r3, [pc, #196]	@ (800c3f0 <writeHoldingRegs+0xec>)
 800c32c:	795b      	ldrb	r3, [r3, #5]
 800c32e:	b21b      	sxth	r3, r3
 800c330:	4313      	orrs	r3, r2
 800c332:	b21b      	sxth	r3, r3
 800c334:	80fb      	strh	r3, [r7, #6]
	if ((numRegs<1)||(numRegs>123))  // maximum no. of Registers as per the PDF
 800c336:	88fb      	ldrh	r3, [r7, #6]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d002      	beq.n	800c342 <writeHoldingRegs+0x3e>
 800c33c:	88fb      	ldrh	r3, [r7, #6]
 800c33e:	2b7b      	cmp	r3, #123	@ 0x7b
 800c340:	d904      	bls.n	800c34c <writeHoldingRegs+0x48>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c342:	2003      	movs	r0, #3
 800c344:	f7ff fd7a 	bl	800be3c <modbusException>
		return 0;
 800c348:	2300      	movs	r3, #0
 800c34a:	e04c      	b.n	800c3e6 <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800c34c:	89fa      	ldrh	r2, [r7, #14]
 800c34e:	88fb      	ldrh	r3, [r7, #6]
 800c350:	4413      	add	r3, r2
 800c352:	b29b      	uxth	r3, r3
 800c354:	3b01      	subs	r3, #1
 800c356:	80bb      	strh	r3, [r7, #4]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800c358:	88bb      	ldrh	r3, [r7, #4]
 800c35a:	2b31      	cmp	r3, #49	@ 0x31
 800c35c:	d904      	bls.n	800c368 <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c35e:	2002      	movs	r0, #2
 800c360:	f7ff fd6c 	bl	800be3c <modbusException>
		return 0;
 800c364:	2300      	movs	r3, #0
 800c366:	e03e      	b.n	800c3e6 <writeHoldingRegs+0xe2>
	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */

	for (int i=0; i<numRegs; i++)
 800c368:	2300      	movs	r3, #0
 800c36a:	60bb      	str	r3, [r7, #8]
 800c36c:	e01b      	b.n	800c3a6 <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 800c36e:	7b7b      	ldrb	r3, [r7, #13]
 800c370:	1c5a      	adds	r2, r3, #1
 800c372:	737a      	strb	r2, [r7, #13]
 800c374:	461a      	mov	r2, r3
 800c376:	4b1e      	ldr	r3, [pc, #120]	@ (800c3f0 <writeHoldingRegs+0xec>)
 800c378:	5c9b      	ldrb	r3, [r3, r2]
 800c37a:	021b      	lsls	r3, r3, #8
 800c37c:	b21a      	sxth	r2, r3
 800c37e:	7b7b      	ldrb	r3, [r7, #13]
 800c380:	1c59      	adds	r1, r3, #1
 800c382:	7379      	strb	r1, [r7, #13]
 800c384:	4619      	mov	r1, r3
 800c386:	4b1a      	ldr	r3, [pc, #104]	@ (800c3f0 <writeHoldingRegs+0xec>)
 800c388:	5c5b      	ldrb	r3, [r3, r1]
 800c38a:	b21b      	sxth	r3, r3
 800c38c:	4313      	orrs	r3, r2
 800c38e:	b219      	sxth	r1, r3
 800c390:	89fb      	ldrh	r3, [r7, #14]
 800c392:	1c5a      	adds	r2, r3, #1
 800c394:	81fa      	strh	r2, [r7, #14]
 800c396:	461a      	mov	r2, r3
 800c398:	b289      	uxth	r1, r1
 800c39a:	4b16      	ldr	r3, [pc, #88]	@ (800c3f4 <writeHoldingRegs+0xf0>)
 800c39c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	60bb      	str	r3, [r7, #8]
 800c3a6:	88fb      	ldrh	r3, [r7, #6]
 800c3a8:	68ba      	ldr	r2, [r7, #8]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	dbdf      	blt.n	800c36e <writeHoldingRegs+0x6a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800c3ae:	4b12      	ldr	r3, [pc, #72]	@ (800c3f8 <writeHoldingRegs+0xf4>)
 800c3b0:	2201      	movs	r2, #1
 800c3b2:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800c3b4:	4b0e      	ldr	r3, [pc, #56]	@ (800c3f0 <writeHoldingRegs+0xec>)
 800c3b6:	785a      	ldrb	r2, [r3, #1]
 800c3b8:	4b0f      	ldr	r3, [pc, #60]	@ (800c3f8 <writeHoldingRegs+0xf4>)
 800c3ba:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800c3bc:	4b0c      	ldr	r3, [pc, #48]	@ (800c3f0 <writeHoldingRegs+0xec>)
 800c3be:	789a      	ldrb	r2, [r3, #2]
 800c3c0:	4b0d      	ldr	r3, [pc, #52]	@ (800c3f8 <writeHoldingRegs+0xf4>)
 800c3c2:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800c3c4:	4b0a      	ldr	r3, [pc, #40]	@ (800c3f0 <writeHoldingRegs+0xec>)
 800c3c6:	78da      	ldrb	r2, [r3, #3]
 800c3c8:	4b0b      	ldr	r3, [pc, #44]	@ (800c3f8 <writeHoldingRegs+0xf4>)
 800c3ca:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 800c3cc:	4b08      	ldr	r3, [pc, #32]	@ (800c3f0 <writeHoldingRegs+0xec>)
 800c3ce:	791a      	ldrb	r2, [r3, #4]
 800c3d0:	4b09      	ldr	r3, [pc, #36]	@ (800c3f8 <writeHoldingRegs+0xf4>)
 800c3d2:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 800c3d4:	4b06      	ldr	r3, [pc, #24]	@ (800c3f0 <writeHoldingRegs+0xec>)
 800c3d6:	795a      	ldrb	r2, [r3, #5]
 800c3d8:	4b07      	ldr	r3, [pc, #28]	@ (800c3f8 <writeHoldingRegs+0xf4>)
 800c3da:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800c3dc:	2106      	movs	r1, #6
 800c3de:	4806      	ldr	r0, [pc, #24]	@ (800c3f8 <writeHoldingRegs+0xf4>)
 800c3e0:	f7ff fd00 	bl	800bde4 <sendData>
	return 1;   // success
 800c3e4:	2301      	movs	r3, #1
}
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	3710      	adds	r7, #16
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	bd80      	pop	{r7, pc}
 800c3ee:	bf00      	nop
 800c3f0:	200021ec 	.word	0x200021ec
 800c3f4:	200023ec 	.word	0x200023ec
 800c3f8:	200022ec 	.word	0x200022ec

0800c3fc <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b082      	sub	sp, #8
 800c400:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800c402:	4b20      	ldr	r3, [pc, #128]	@ (800c484 <writeSingleReg+0x88>)
 800c404:	789b      	ldrb	r3, [r3, #2]
 800c406:	021b      	lsls	r3, r3, #8
 800c408:	b21a      	sxth	r2, r3
 800c40a:	4b1e      	ldr	r3, [pc, #120]	@ (800c484 <writeSingleReg+0x88>)
 800c40c:	78db      	ldrb	r3, [r3, #3]
 800c40e:	b21b      	sxth	r3, r3
 800c410:	4313      	orrs	r3, r2
 800c412:	b21b      	sxth	r3, r3
 800c414:	80fb      	strh	r3, [r7, #6]

	if (startAddr>49)  // The Register Address can not be more than 49 as we only have record of 50 Registers in total
 800c416:	88fb      	ldrh	r3, [r7, #6]
 800c418:	2b31      	cmp	r3, #49	@ 0x31
 800c41a:	d904      	bls.n	800c426 <writeSingleReg+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c41c:	2002      	movs	r0, #2
 800c41e:	f7ff fd0d 	bl	800be3c <modbusException>
		return 0;
 800c422:	2300      	movs	r3, #0
 800c424:	e029      	b.n	800c47a <writeSingleReg+0x7e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 800c426:	4b17      	ldr	r3, [pc, #92]	@ (800c484 <writeSingleReg+0x88>)
 800c428:	791b      	ldrb	r3, [r3, #4]
 800c42a:	021b      	lsls	r3, r3, #8
 800c42c:	b21a      	sxth	r2, r3
 800c42e:	4b15      	ldr	r3, [pc, #84]	@ (800c484 <writeSingleReg+0x88>)
 800c430:	795b      	ldrb	r3, [r3, #5]
 800c432:	b21b      	sxth	r3, r3
 800c434:	4313      	orrs	r3, r2
 800c436:	b21a      	sxth	r2, r3
 800c438:	88fb      	ldrh	r3, [r7, #6]
 800c43a:	b291      	uxth	r1, r2
 800c43c:	4a12      	ldr	r2, [pc, #72]	@ (800c488 <writeSingleReg+0x8c>)
 800c43e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800c442:	4b12      	ldr	r3, [pc, #72]	@ (800c48c <writeSingleReg+0x90>)
 800c444:	2201      	movs	r2, #1
 800c446:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800c448:	4b0e      	ldr	r3, [pc, #56]	@ (800c484 <writeSingleReg+0x88>)
 800c44a:	785a      	ldrb	r2, [r3, #1]
 800c44c:	4b0f      	ldr	r3, [pc, #60]	@ (800c48c <writeSingleReg+0x90>)
 800c44e:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800c450:	4b0c      	ldr	r3, [pc, #48]	@ (800c484 <writeSingleReg+0x88>)
 800c452:	789a      	ldrb	r2, [r3, #2]
 800c454:	4b0d      	ldr	r3, [pc, #52]	@ (800c48c <writeSingleReg+0x90>)
 800c456:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800c458:	4b0a      	ldr	r3, [pc, #40]	@ (800c484 <writeSingleReg+0x88>)
 800c45a:	78da      	ldrb	r2, [r3, #3]
 800c45c:	4b0b      	ldr	r3, [pc, #44]	@ (800c48c <writeSingleReg+0x90>)
 800c45e:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 800c460:	4b08      	ldr	r3, [pc, #32]	@ (800c484 <writeSingleReg+0x88>)
 800c462:	791a      	ldrb	r2, [r3, #4]
 800c464:	4b09      	ldr	r3, [pc, #36]	@ (800c48c <writeSingleReg+0x90>)
 800c466:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 800c468:	4b06      	ldr	r3, [pc, #24]	@ (800c484 <writeSingleReg+0x88>)
 800c46a:	795a      	ldrb	r2, [r3, #5]
 800c46c:	4b07      	ldr	r3, [pc, #28]	@ (800c48c <writeSingleReg+0x90>)
 800c46e:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800c470:	2106      	movs	r1, #6
 800c472:	4806      	ldr	r0, [pc, #24]	@ (800c48c <writeSingleReg+0x90>)
 800c474:	f7ff fcb6 	bl	800bde4 <sendData>
	return 1;   // success
 800c478:	2301      	movs	r3, #1
}
 800c47a:	4618      	mov	r0, r3
 800c47c:	3708      	adds	r7, #8
 800c47e:	46bd      	mov	sp, r7
 800c480:	bd80      	pop	{r7, pc}
 800c482:	bf00      	nop
 800c484:	200021ec 	.word	0x200021ec
 800c488:	200023ec 	.word	0x200023ec
 800c48c:	200022ec 	.word	0x200022ec

0800c490 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b084      	sub	sp, #16
 800c494:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800c496:	4b39      	ldr	r3, [pc, #228]	@ (800c57c <writeSingleCoil+0xec>)
 800c498:	789b      	ldrb	r3, [r3, #2]
 800c49a:	021b      	lsls	r3, r3, #8
 800c49c:	b21a      	sxth	r2, r3
 800c49e:	4b37      	ldr	r3, [pc, #220]	@ (800c57c <writeSingleCoil+0xec>)
 800c4a0:	78db      	ldrb	r3, [r3, #3]
 800c4a2:	b21b      	sxth	r3, r3
 800c4a4:	4313      	orrs	r3, r2
 800c4a6:	b21b      	sxth	r3, r3
 800c4a8:	81fb      	strh	r3, [r7, #14]

	if (startAddr>499)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 800c4aa:	89fb      	ldrh	r3, [r7, #14]
 800c4ac:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800c4b0:	d304      	bcc.n	800c4bc <writeSingleCoil+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c4b2:	2002      	movs	r0, #2
 800c4b4:	f7ff fcc2 	bl	800be3c <modbusException>
		return 0;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	e05a      	b.n	800c572 <writeSingleCoil+0xe2>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800c4bc:	89fb      	ldrh	r3, [r7, #14]
 800c4be:	08db      	lsrs	r3, r3, #3
 800c4c0:	b29b      	uxth	r3, r3
 800c4c2:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800c4c4:	89fb      	ldrh	r3, [r7, #14]
 800c4c6:	f003 0307 	and.w	r3, r3, #7
 800c4ca:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 800c4cc:	4b2b      	ldr	r3, [pc, #172]	@ (800c57c <writeSingleCoil+0xec>)
 800c4ce:	791b      	ldrb	r3, [r3, #4]
 800c4d0:	2bff      	cmp	r3, #255	@ 0xff
 800c4d2:	d116      	bne.n	800c502 <writeSingleCoil+0x72>
 800c4d4:	4b29      	ldr	r3, [pc, #164]	@ (800c57c <writeSingleCoil+0xec>)
 800c4d6:	795b      	ldrb	r3, [r3, #5]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d112      	bne.n	800c502 <writeSingleCoil+0x72>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 800c4dc:	4a28      	ldr	r2, [pc, #160]	@ (800c580 <writeSingleCoil+0xf0>)
 800c4de:	68bb      	ldr	r3, [r7, #8]
 800c4e0:	4413      	add	r3, r2
 800c4e2:	781b      	ldrb	r3, [r3, #0]
 800c4e4:	b25a      	sxtb	r2, r3
 800c4e6:	88fb      	ldrh	r3, [r7, #6]
 800c4e8:	2101      	movs	r1, #1
 800c4ea:	fa01 f303 	lsl.w	r3, r1, r3
 800c4ee:	b25b      	sxtb	r3, r3
 800c4f0:	4313      	orrs	r3, r2
 800c4f2:	b25b      	sxtb	r3, r3
 800c4f4:	b2d9      	uxtb	r1, r3
 800c4f6:	4a22      	ldr	r2, [pc, #136]	@ (800c580 <writeSingleCoil+0xf0>)
 800c4f8:	68bb      	ldr	r3, [r7, #8]
 800c4fa:	4413      	add	r3, r2
 800c4fc:	460a      	mov	r2, r1
 800c4fe:	701a      	strb	r2, [r3, #0]
 800c500:	e01b      	b.n	800c53a <writeSingleCoil+0xaa>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 800c502:	4b1e      	ldr	r3, [pc, #120]	@ (800c57c <writeSingleCoil+0xec>)
 800c504:	791b      	ldrb	r3, [r3, #4]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d117      	bne.n	800c53a <writeSingleCoil+0xaa>
 800c50a:	4b1c      	ldr	r3, [pc, #112]	@ (800c57c <writeSingleCoil+0xec>)
 800c50c:	795b      	ldrb	r3, [r3, #5]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d113      	bne.n	800c53a <writeSingleCoil+0xaa>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 800c512:	4a1b      	ldr	r2, [pc, #108]	@ (800c580 <writeSingleCoil+0xf0>)
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	4413      	add	r3, r2
 800c518:	781b      	ldrb	r3, [r3, #0]
 800c51a:	b25a      	sxtb	r2, r3
 800c51c:	88fb      	ldrh	r3, [r7, #6]
 800c51e:	2101      	movs	r1, #1
 800c520:	fa01 f303 	lsl.w	r3, r1, r3
 800c524:	b25b      	sxtb	r3, r3
 800c526:	43db      	mvns	r3, r3
 800c528:	b25b      	sxtb	r3, r3
 800c52a:	4013      	ands	r3, r2
 800c52c:	b25b      	sxtb	r3, r3
 800c52e:	b2d9      	uxtb	r1, r3
 800c530:	4a13      	ldr	r2, [pc, #76]	@ (800c580 <writeSingleCoil+0xf0>)
 800c532:	68bb      	ldr	r3, [r7, #8]
 800c534:	4413      	add	r3, r2
 800c536:	460a      	mov	r2, r1
 800c538:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800c53a:	4b12      	ldr	r3, [pc, #72]	@ (800c584 <writeSingleCoil+0xf4>)
 800c53c:	2201      	movs	r2, #1
 800c53e:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800c540:	4b0e      	ldr	r3, [pc, #56]	@ (800c57c <writeSingleCoil+0xec>)
 800c542:	785a      	ldrb	r2, [r3, #1]
 800c544:	4b0f      	ldr	r3, [pc, #60]	@ (800c584 <writeSingleCoil+0xf4>)
 800c546:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800c548:	4b0c      	ldr	r3, [pc, #48]	@ (800c57c <writeSingleCoil+0xec>)
 800c54a:	789a      	ldrb	r2, [r3, #2]
 800c54c:	4b0d      	ldr	r3, [pc, #52]	@ (800c584 <writeSingleCoil+0xf4>)
 800c54e:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800c550:	4b0a      	ldr	r3, [pc, #40]	@ (800c57c <writeSingleCoil+0xec>)
 800c552:	78da      	ldrb	r2, [r3, #3]
 800c554:	4b0b      	ldr	r3, [pc, #44]	@ (800c584 <writeSingleCoil+0xf4>)
 800c556:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 800c558:	4b08      	ldr	r3, [pc, #32]	@ (800c57c <writeSingleCoil+0xec>)
 800c55a:	791a      	ldrb	r2, [r3, #4]
 800c55c:	4b09      	ldr	r3, [pc, #36]	@ (800c584 <writeSingleCoil+0xf4>)
 800c55e:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 800c560:	4b06      	ldr	r3, [pc, #24]	@ (800c57c <writeSingleCoil+0xec>)
 800c562:	795a      	ldrb	r2, [r3, #5]
 800c564:	4b07      	ldr	r3, [pc, #28]	@ (800c584 <writeSingleCoil+0xf4>)
 800c566:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800c568:	2106      	movs	r1, #6
 800c56a:	4806      	ldr	r0, [pc, #24]	@ (800c584 <writeSingleCoil+0xf4>)
 800c56c:	f7ff fc3a 	bl	800bde4 <sendData>
	return 1;   // success
 800c570:	2301      	movs	r3, #1
}
 800c572:	4618      	mov	r0, r3
 800c574:	3710      	adds	r7, #16
 800c576:	46bd      	mov	sp, r7
 800c578:	bd80      	pop	{r7, pc}
 800c57a:	bf00      	nop
 800c57c:	200021ec 	.word	0x200021ec
 800c580:	20002450 	.word	0x20002450
 800c584:	200022ec 	.word	0x200022ec

0800c588 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 800c588:	b580      	push	{r7, lr}
 800c58a:	b088      	sub	sp, #32
 800c58c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800c58e:	4b57      	ldr	r3, [pc, #348]	@ (800c6ec <writeMultiCoils+0x164>)
 800c590:	789b      	ldrb	r3, [r3, #2]
 800c592:	021b      	lsls	r3, r3, #8
 800c594:	b21a      	sxth	r2, r3
 800c596:	4b55      	ldr	r3, [pc, #340]	@ (800c6ec <writeMultiCoils+0x164>)
 800c598:	78db      	ldrb	r3, [r3, #3]
 800c59a:	b21b      	sxth	r3, r3
 800c59c:	4313      	orrs	r3, r2
 800c59e:	b21b      	sxth	r3, r3
 800c5a0:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800c5a2:	4b52      	ldr	r3, [pc, #328]	@ (800c6ec <writeMultiCoils+0x164>)
 800c5a4:	791b      	ldrb	r3, [r3, #4]
 800c5a6:	021b      	lsls	r3, r3, #8
 800c5a8:	b21a      	sxth	r2, r3
 800c5aa:	4b50      	ldr	r3, [pc, #320]	@ (800c6ec <writeMultiCoils+0x164>)
 800c5ac:	795b      	ldrb	r3, [r3, #5]
 800c5ae:	b21b      	sxth	r3, r3
 800c5b0:	4313      	orrs	r3, r2
 800c5b2:	b21b      	sxth	r3, r3
 800c5b4:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 800c5b6:	893b      	ldrh	r3, [r7, #8]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d003      	beq.n	800c5c4 <writeMultiCoils+0x3c>
 800c5bc:	893b      	ldrh	r3, [r7, #8]
 800c5be:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 800c5c2:	d904      	bls.n	800c5ce <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c5c4:	2003      	movs	r0, #3
 800c5c6:	f7ff fc39 	bl	800be3c <modbusException>
		return 0;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	e089      	b.n	800c6e2 <writeMultiCoils+0x15a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800c5ce:	897a      	ldrh	r2, [r7, #10]
 800c5d0:	893b      	ldrh	r3, [r7, #8]
 800c5d2:	4413      	add	r3, r2
 800c5d4:	b29b      	uxth	r3, r3
 800c5d6:	3b01      	subs	r3, #1
 800c5d8:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800c5da:	88fb      	ldrh	r3, [r7, #6]
 800c5dc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800c5e0:	d304      	bcc.n	800c5ec <writeMultiCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c5e2:	2002      	movs	r0, #2
 800c5e4:	f7ff fc2a 	bl	800be3c <modbusException>
		return 0;
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	e07a      	b.n	800c6e2 <writeMultiCoils+0x15a>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800c5ec:	897b      	ldrh	r3, [r7, #10]
 800c5ee:	08db      	lsrs	r3, r3, #3
 800c5f0:	b29b      	uxth	r3, r3
 800c5f2:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800c5f4:	897b      	ldrh	r3, [r7, #10]
 800c5f6:	f003 0307 	and.w	r3, r3, #7
 800c5fa:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 800c600:	2307      	movs	r3, #7
 800c602:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 800c604:	2300      	movs	r3, #0
 800c606:	60fb      	str	r3, [r7, #12]
 800c608:	e04b      	b.n	800c6a2 <writeMultiCoils+0x11a>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 800c60a:	4a38      	ldr	r2, [pc, #224]	@ (800c6ec <writeMultiCoils+0x164>)
 800c60c:	693b      	ldr	r3, [r7, #16]
 800c60e:	4413      	add	r3, r2
 800c610:	781b      	ldrb	r3, [r3, #0]
 800c612:	461a      	mov	r2, r3
 800c614:	697b      	ldr	r3, [r7, #20]
 800c616:	fa42 f303 	asr.w	r3, r2, r3
 800c61a:	f003 0301 	and.w	r3, r3, #1
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d012      	beq.n	800c648 <writeMultiCoils+0xc0>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 800c622:	4a33      	ldr	r2, [pc, #204]	@ (800c6f0 <writeMultiCoils+0x168>)
 800c624:	69fb      	ldr	r3, [r7, #28]
 800c626:	4413      	add	r3, r2
 800c628:	781b      	ldrb	r3, [r3, #0]
 800c62a:	b25a      	sxtb	r2, r3
 800c62c:	8b7b      	ldrh	r3, [r7, #26]
 800c62e:	2101      	movs	r1, #1
 800c630:	fa01 f303 	lsl.w	r3, r1, r3
 800c634:	b25b      	sxtb	r3, r3
 800c636:	4313      	orrs	r3, r2
 800c638:	b25b      	sxtb	r3, r3
 800c63a:	b2d9      	uxtb	r1, r3
 800c63c:	4a2c      	ldr	r2, [pc, #176]	@ (800c6f0 <writeMultiCoils+0x168>)
 800c63e:	69fb      	ldr	r3, [r7, #28]
 800c640:	4413      	add	r3, r2
 800c642:	460a      	mov	r2, r1
 800c644:	701a      	strb	r2, [r3, #0]
 800c646:	e013      	b.n	800c670 <writeMultiCoils+0xe8>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 800c648:	4a29      	ldr	r2, [pc, #164]	@ (800c6f0 <writeMultiCoils+0x168>)
 800c64a:	69fb      	ldr	r3, [r7, #28]
 800c64c:	4413      	add	r3, r2
 800c64e:	781b      	ldrb	r3, [r3, #0]
 800c650:	b25a      	sxtb	r2, r3
 800c652:	8b7b      	ldrh	r3, [r7, #26]
 800c654:	2101      	movs	r1, #1
 800c656:	fa01 f303 	lsl.w	r3, r1, r3
 800c65a:	b25b      	sxtb	r3, r3
 800c65c:	43db      	mvns	r3, r3
 800c65e:	b25b      	sxtb	r3, r3
 800c660:	4013      	ands	r3, r2
 800c662:	b25b      	sxtb	r3, r3
 800c664:	b2d9      	uxtb	r1, r3
 800c666:	4a22      	ldr	r2, [pc, #136]	@ (800c6f0 <writeMultiCoils+0x168>)
 800c668:	69fb      	ldr	r3, [r7, #28]
 800c66a:	4413      	add	r3, r2
 800c66c:	460a      	mov	r2, r1
 800c66e:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 800c670:	8b7b      	ldrh	r3, [r7, #26]
 800c672:	3301      	adds	r3, #1
 800c674:	837b      	strh	r3, [r7, #26]
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	3301      	adds	r3, #1
 800c67a:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	2b07      	cmp	r3, #7
 800c680:	dd04      	ble.n	800c68c <writeMultiCoils+0x104>
		{
			indxPosition = 0;
 800c682:	2300      	movs	r3, #0
 800c684:	617b      	str	r3, [r7, #20]
			indx++;
 800c686:	693b      	ldr	r3, [r7, #16]
 800c688:	3301      	adds	r3, #1
 800c68a:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800c68c:	8b7b      	ldrh	r3, [r7, #26]
 800c68e:	2b07      	cmp	r3, #7
 800c690:	d904      	bls.n	800c69c <writeMultiCoils+0x114>
		{
			bitPosition=0;
 800c692:	2300      	movs	r3, #0
 800c694:	837b      	strh	r3, [r7, #26]
			startByte++;
 800c696:	69fb      	ldr	r3, [r7, #28]
 800c698:	3301      	adds	r3, #1
 800c69a:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	3301      	adds	r3, #1
 800c6a0:	60fb      	str	r3, [r7, #12]
 800c6a2:	893b      	ldrh	r3, [r7, #8]
 800c6a4:	68fa      	ldr	r2, [r7, #12]
 800c6a6:	429a      	cmp	r2, r3
 800c6a8:	dbaf      	blt.n	800c60a <writeMultiCoils+0x82>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800c6aa:	4b12      	ldr	r3, [pc, #72]	@ (800c6f4 <writeMultiCoils+0x16c>)
 800c6ac:	2201      	movs	r2, #1
 800c6ae:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800c6b0:	4b0e      	ldr	r3, [pc, #56]	@ (800c6ec <writeMultiCoils+0x164>)
 800c6b2:	785a      	ldrb	r2, [r3, #1]
 800c6b4:	4b0f      	ldr	r3, [pc, #60]	@ (800c6f4 <writeMultiCoils+0x16c>)
 800c6b6:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800c6b8:	4b0c      	ldr	r3, [pc, #48]	@ (800c6ec <writeMultiCoils+0x164>)
 800c6ba:	789a      	ldrb	r2, [r3, #2]
 800c6bc:	4b0d      	ldr	r3, [pc, #52]	@ (800c6f4 <writeMultiCoils+0x16c>)
 800c6be:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800c6c0:	4b0a      	ldr	r3, [pc, #40]	@ (800c6ec <writeMultiCoils+0x164>)
 800c6c2:	78da      	ldrb	r2, [r3, #3]
 800c6c4:	4b0b      	ldr	r3, [pc, #44]	@ (800c6f4 <writeMultiCoils+0x16c>)
 800c6c6:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 800c6c8:	4b08      	ldr	r3, [pc, #32]	@ (800c6ec <writeMultiCoils+0x164>)
 800c6ca:	791a      	ldrb	r2, [r3, #4]
 800c6cc:	4b09      	ldr	r3, [pc, #36]	@ (800c6f4 <writeMultiCoils+0x16c>)
 800c6ce:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 800c6d0:	4b06      	ldr	r3, [pc, #24]	@ (800c6ec <writeMultiCoils+0x164>)
 800c6d2:	795a      	ldrb	r2, [r3, #5]
 800c6d4:	4b07      	ldr	r3, [pc, #28]	@ (800c6f4 <writeMultiCoils+0x16c>)
 800c6d6:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800c6d8:	2106      	movs	r1, #6
 800c6da:	4806      	ldr	r0, [pc, #24]	@ (800c6f4 <writeMultiCoils+0x16c>)
 800c6dc:	f7ff fb82 	bl	800bde4 <sendData>
	return 1;   // success
 800c6e0:	2301      	movs	r3, #1
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	3720      	adds	r7, #32
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	bd80      	pop	{r7, pc}
 800c6ea:	bf00      	nop
 800c6ec:	200021ec 	.word	0x200021ec
 800c6f0:	20002450 	.word	0x20002450
 800c6f4:	200022ec 	.word	0x200022ec

0800c6f8 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800c6f8:	b480      	push	{r7}
 800c6fa:	b085      	sub	sp, #20
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	6078      	str	r0, [r7, #4]
 800c700:	460b      	mov	r3, r1
 800c702:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800c704:	23ff      	movs	r3, #255	@ 0xff
 800c706:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800c708:	23ff      	movs	r3, #255	@ 0xff
 800c70a:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 800c70c:	e013      	b.n	800c736 <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	1c5a      	adds	r2, r3, #1
 800c712:	607a      	str	r2, [r7, #4]
 800c714:	781a      	ldrb	r2, [r3, #0]
 800c716:	7bbb      	ldrb	r3, [r7, #14]
 800c718:	4053      	eors	r3, r2
 800c71a:	b2db      	uxtb	r3, r3
 800c71c:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 800c71e:	4a0f      	ldr	r2, [pc, #60]	@ (800c75c <crc16+0x64>)
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	4413      	add	r3, r2
 800c724:	781a      	ldrb	r2, [r3, #0]
 800c726:	7bfb      	ldrb	r3, [r7, #15]
 800c728:	4053      	eors	r3, r2
 800c72a:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 800c72c:	4a0c      	ldr	r2, [pc, #48]	@ (800c760 <crc16+0x68>)
 800c72e:	68bb      	ldr	r3, [r7, #8]
 800c730:	4413      	add	r3, r2
 800c732:	781b      	ldrb	r3, [r3, #0]
 800c734:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800c736:	887b      	ldrh	r3, [r7, #2]
 800c738:	1e5a      	subs	r2, r3, #1
 800c73a:	807a      	strh	r2, [r7, #2]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d1e6      	bne.n	800c70e <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 800c740:	7bfb      	ldrb	r3, [r7, #15]
 800c742:	021b      	lsls	r3, r3, #8
 800c744:	b21a      	sxth	r2, r3
 800c746:	7bbb      	ldrb	r3, [r7, #14]
 800c748:	b21b      	sxth	r3, r3
 800c74a:	4313      	orrs	r3, r2
 800c74c:	b21b      	sxth	r3, r3
 800c74e:	b29b      	uxth	r3, r3
}
 800c750:	4618      	mov	r0, r3
 800c752:	3714      	adds	r7, #20
 800c754:	46bd      	mov	sp, r7
 800c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75a:	4770      	bx	lr
 800c75c:	0800ca98 	.word	0x0800ca98
 800c760:	0800cb98 	.word	0x0800cb98

0800c764 <memset>:
 800c764:	4402      	add	r2, r0
 800c766:	4603      	mov	r3, r0
 800c768:	4293      	cmp	r3, r2
 800c76a:	d100      	bne.n	800c76e <memset+0xa>
 800c76c:	4770      	bx	lr
 800c76e:	f803 1b01 	strb.w	r1, [r3], #1
 800c772:	e7f9      	b.n	800c768 <memset+0x4>

0800c774 <__libc_init_array>:
 800c774:	b570      	push	{r4, r5, r6, lr}
 800c776:	4d0d      	ldr	r5, [pc, #52]	@ (800c7ac <__libc_init_array+0x38>)
 800c778:	4c0d      	ldr	r4, [pc, #52]	@ (800c7b0 <__libc_init_array+0x3c>)
 800c77a:	1b64      	subs	r4, r4, r5
 800c77c:	10a4      	asrs	r4, r4, #2
 800c77e:	2600      	movs	r6, #0
 800c780:	42a6      	cmp	r6, r4
 800c782:	d109      	bne.n	800c798 <__libc_init_array+0x24>
 800c784:	4d0b      	ldr	r5, [pc, #44]	@ (800c7b4 <__libc_init_array+0x40>)
 800c786:	4c0c      	ldr	r4, [pc, #48]	@ (800c7b8 <__libc_init_array+0x44>)
 800c788:	f000 f818 	bl	800c7bc <_init>
 800c78c:	1b64      	subs	r4, r4, r5
 800c78e:	10a4      	asrs	r4, r4, #2
 800c790:	2600      	movs	r6, #0
 800c792:	42a6      	cmp	r6, r4
 800c794:	d105      	bne.n	800c7a2 <__libc_init_array+0x2e>
 800c796:	bd70      	pop	{r4, r5, r6, pc}
 800c798:	f855 3b04 	ldr.w	r3, [r5], #4
 800c79c:	4798      	blx	r3
 800c79e:	3601      	adds	r6, #1
 800c7a0:	e7ee      	b.n	800c780 <__libc_init_array+0xc>
 800c7a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7a6:	4798      	blx	r3
 800c7a8:	3601      	adds	r6, #1
 800c7aa:	e7f2      	b.n	800c792 <__libc_init_array+0x1e>
 800c7ac:	0800cca0 	.word	0x0800cca0
 800c7b0:	0800cca0 	.word	0x0800cca0
 800c7b4:	0800cca0 	.word	0x0800cca0
 800c7b8:	0800cca4 	.word	0x0800cca4

0800c7bc <_init>:
 800c7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7be:	bf00      	nop
 800c7c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7c2:	bc08      	pop	{r3}
 800c7c4:	469e      	mov	lr, r3
 800c7c6:	4770      	bx	lr

0800c7c8 <_fini>:
 800c7c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7ca:	bf00      	nop
 800c7cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7ce:	bc08      	pop	{r3}
 800c7d0:	469e      	mov	lr, r3
 800c7d2:	4770      	bx	lr
