<pragmas>
<pragma file="d3.cpp" line="70" pragmaType="pipeline" parentfunction="fiat_25519_carry_square" off="0" ii="1" rewind="0" style=""/>
<pragma file="d3.cpp" line="73" pragmaType="unroll" parentfunction="fiat_25519_carry_square" factor="-1" skip_exit_check="0"/>
<pragma file="d3.cpp" line="56" pragmaType="pipeline" parentfunction="fiat_25519_carry_square" off="0" ii="1" rewind="0" style=""/>
<pragma file="d3.cpp" line="59" pragmaType="unroll" parentfunction="fiat_25519_carry_square" factor="-1" skip_exit_check="0"/>
<pragma file="d3.cpp" line="46" pragmaType="pipeline" parentfunction="fiat_25519_carry_square" off="0" ii="1" rewind="0" style=""/>
<pragma file="d3.cpp" line="49" pragmaType="unroll" parentfunction="fiat_25519_carry_square" factor="-1" skip_exit_check="0"/>
<pragma file="d3.cpp" line="36" pragmaType="pipeline" parentfunction="fiat_25519_carry_square" off="0" ii="1" rewind="0" style=""/>
<pragma file="d3.cpp" line="39" pragmaType="unroll" parentfunction="fiat_25519_carry_square" factor="-1" skip_exit_check="0"/>
<pragma file="d3.cpp" line="25" pragmaType="pipeline" parentfunction="fiat_25519_carry_square" off="0" ii="1" rewind="0" style=""/>
<pragma file="d3.cpp" line="28" pragmaType="unroll" parentfunction="fiat_25519_carry_square" factor="-1" skip_exit_check="0"/>
<pragma file="d3.cpp" line="6" pragmaType="interface" parentfunction="fiat_25519_carry_square" mode="m_axi" port="out1" bundle="mem" offset="slave" name="" depth="10" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="d3.cpp" line="7" pragmaType="interface" parentfunction="fiat_25519_carry_square" mode="m_axi" port="arg1" bundle="mem" offset="slave" name="" depth="10" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="d3.cpp" line="9" pragmaType="interface" parentfunction="fiat_25519_carry_square" mode="s_axilite" port="" bundle="" offset="-1" name="" clock="" impl="" register="0"/>
</pragmas>
