Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Tue Jun  2 18:01:20 2020
| Host             : xilinx-vm running 64-bit unknown
| Command          : report_power -file mandelbrot_pinout_power_routed.rpt -pb mandelbrot_pinout_power_summary_routed.pb -rpx mandelbrot_pinout_power_routed.rpx
| Design           : mandelbrot_pinout
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.736        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.586        |
| Device Static (W)        | 0.150        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 82.6         |
| Junction Temperature (C) | 27.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.027 |       10 |       --- |             --- |
| Slice Logic    |     0.007 |     2514 |       --- |             --- |
|   LUT as Logic |     0.006 |      830 |    133800 |            0.62 |
|   CARRY4       |    <0.001 |      122 |     33450 |            0.36 |
|   Register     |    <0.001 |      801 |    267600 |            0.30 |
|   Others       |     0.000 |      302 |       --- |             --- |
| Signals        |     0.016 |     2539 |       --- |             --- |
| Block RAM      |     0.115 |      168 |       365 |           46.03 |
| MMCM           |     0.243 |        2 |        10 |           20.00 |
| DSPs           |     0.033 |       20 |       740 |            2.70 |
| I/O            |     0.147 |       19 |       285 |            6.67 |
| Static Power   |     0.150 |          |           |                 |
| Total          |     0.736 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.227 |       0.190 |      0.037 |
| Vccaux    |       1.800 |     0.166 |       0.135 |      0.031 |
| Vcco33    |       3.300 |     0.048 |       0.043 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.015 |       0.010 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------+
| Clock                            | Domain                                                                                             | Constraint (ns) |
+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------+
| ClkHdmixCO_clk_vga_hdmi_1024x768 | VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkHdmixCO_clk_vga_hdmi_1024x768 |             3.1 |
| ClkMandelxCO_clk_mandelbrot      | FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot                                      |             5.6 |
| ClkVgaxCO_clk_vga_hdmi_1024x768  | VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768  |            15.4 |
| clkfbout_clk_mandelbrot          | FpgaUserCDxB.ClkMandelbrotxI/inst/clkfbout_clk_mandelbrot                                          |            50.0 |
| clkfbout_clk_vga_hdmi_1024x768   | VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkfbout_clk_vga_hdmi_1024x768   |            10.0 |
| sys_clk_pin                      | ClkSys100MhzBufgxC                                                                                 |            10.0 |
| sys_clk_pin                      | ClkSys100MhzxCI                                                                                    |            10.0 |
| sys_clk_pin                      | VgaHdmiCDxB.HdmixI/ClkSys100MhzBufgxC                                                              |            10.0 |
+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------+-----------+
| Name                                          | Power (W) |
+-----------------------------------------------+-----------+
| mandelbrot_pinout                             |     0.586 |
|   FpgaUserCDxB.ClkMandelbrotxI                |     0.122 |
|     inst                                      |     0.122 |
|   FpgaUserCDxB.ComplexValueGeneratorxI_1      |     0.003 |
|   FpgaUserCDxB.ComplexValueGeneratorxI_2      |     0.003 |
|   FpgaUserCDxB.ComplexValueGeneratorxI_3      |     0.003 |
|   FpgaUserCDxB.ComplexValueGeneratorxI_4      |     0.003 |
|   FpgaUserCDxB.mandelBrot_computer_1          |     0.013 |
|     ZIm                                       |     0.002 |
|       U0                                      |     0.002 |
|     ZIm2_plus_ZRe2                            |     0.002 |
|       U0                                      |     0.002 |
|     ZIm_times_ZIm                             |     0.002 |
|       U0                                      |     0.002 |
|     ZRe_step2                                 |     0.003 |
|       U0                                      |     0.003 |
|   FpgaUserCDxB.mandelBrot_computer_2          |     0.013 |
|     ZIm                                       |     0.002 |
|       U0                                      |     0.002 |
|     ZIm2_plus_ZRe2                            |     0.002 |
|       U0                                      |     0.002 |
|     ZIm_times_ZIm                             |     0.002 |
|       U0                                      |     0.002 |
|     ZRe_step2                                 |     0.003 |
|       U0                                      |     0.003 |
|   FpgaUserCDxB.mandelBrot_computer_3          |     0.013 |
|     ZIm                                       |     0.002 |
|       U0                                      |     0.002 |
|     ZIm2_plus_ZRe2                            |     0.002 |
|       U0                                      |     0.002 |
|     ZIm_times_ZIm                             |     0.002 |
|       U0                                      |     0.002 |
|     ZRe_step2                                 |     0.003 |
|       U0                                      |     0.003 |
|   FpgaUserCDxB.mandelBrot_computer_4          |     0.013 |
|     ZIm                                       |     0.002 |
|       U0                                      |     0.002 |
|     ZIm2_plus_ZRe2                            |     0.002 |
|       U0                                      |     0.002 |
|     ZIm_times_ZIm                             |     0.002 |
|       U0                                      |     0.002 |
|     ZRe_step1                                 |     0.001 |
|       U0                                      |     0.001 |
|     ZRe_step2                                 |     0.003 |
|       U0                                      |     0.003 |
|   VgaHdmiCDxB.HdmixI                          |     0.279 |
|     ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI |     0.124 |
|       inst                                    |     0.124 |
|     VgaToHdmixI                               |     0.150 |
|     VgaxI                                     |     0.005 |
|       VgaControlerxI                          |     0.005 |
|   VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1  |     0.030 |
|     U0                                        |     0.030 |
|       inst_blk_mem_gen                        |     0.030 |
|   VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2  |     0.030 |
|     U0                                        |     0.030 |
|       inst_blk_mem_gen                        |     0.030 |
|   VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3  |     0.030 |
|     U0                                        |     0.030 |
|       inst_blk_mem_gen                        |     0.030 |
|   VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4  |     0.030 |
|     U0                                        |     0.030 |
|       inst_blk_mem_gen                        |     0.030 |
+-----------------------------------------------+-----------+


