# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=138
CONDA_BACKUP_JAVA_LD_LIBRARY_PATH=
HOSTNAME=brg-zhang-xcel.ece.cornell.edu
TERM_PROGRAM=vscode
JAVA_LD_LIBRARY_PATH=/work/shared/users/phd/sx233/conda/envs/ubuntu/jre/lib/amd64/server
XILINX_DSP=
SHELL=/bin/bash
TERM=screen-256color
LLVM_DIR=/work/zhang-x1/common/install/llvm-8.0/build/lib/cmake/llvm/
MAKEFLAGS=
HISTSIZE=1000
SSH_CLIENT=128.84.35.165 61709 22
CONDA_SHLVL=2
MYVIVADO=
CONDA_PROMPT_MODIFIER=(ubuntu) 
TERM_PROGRAM_VERSION=1.53.0
GVM_ROOT=/home/sx233/.gvm
RDI_TPS_ROOT=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
SYNTH_COMMON=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/scripts/rt/data
RDI_JAVA_VERSION=9.0.4
RT_TCL_PATH=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
USER=sx233
VITIS=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/lib/lnx64.o/Default:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/lib/lnx64.o/Default:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/work/shared/users/phd/sx233/conda/envs/ubuntu/lib/:/lib:/lib64:/usr/lib:/usr/lib64:/home/sx233/centos/usr/lib:/home/sx233/centos/usr/lib64:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/lib:/lib64:/usr/lib:/usr/lib64:/home/sx233/centos/usr/lib:/home/sx233/centos/usr/lib64:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/lib:/lib64:/usr/lib:/usr/lib64:/home/sx233/centos/usr/lib:/home/sx233/centos/usr/lib64:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64::/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/../lnx64/tools/dot/lib
CONDA_EXE=/work/shared/users/phd/sx233/conda/bin/conda
RDI_PATCHROOT=
TCL_LIBRARY=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/tps/tcl/tcl8.5
XDEVICE=/opt/xilinx/platforms/xilinx_u280_xdma_201920_1/xilinx_u280_xdma_201920_1.xpfm
RDI_PLATFORM=lnx64
XILINXD_LICENSE_FILE=2100@flex.ece.cornell.edu
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
TMUX=/tmp/tmux-1225572/default,9439,0
RT_LIBPATH=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/scripts/rt/data
_CE_CONDA=
RDI_LIBDIR=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/lib/lnx64.o/Default:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/lib/lnx64.o
CONDA_PREFIX_1=/work/shared/users/phd/sx233/conda
PATH=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2/gnu/microblaze/lin/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2/bin:/opt/xilinx/xrt/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Model_Composer/2020.2/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/gnu/microblaze/lin/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/gnu/arm/lin/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/tps/lnx64/cmake-3.3.2/bin:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/aietools/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/DocNav:/home/sx233/.local/bin:/home/sx233/centos/usr/sbin:/home/sx233/centos/usr/bin:/home/sx233/centos/bin:/work/shared/users/phd/sx233/heterocl/soda/src:/home/sx233/.gvm/bin:/usr/local/cuda/bin:/usr/local/cuda:/home/sx233/.vscode-server/bin/8490d3dde47c57ba65ec40dd192d014fd2113496/bin:/work/shared/users/phd/sx233/conda/envs/ubuntu/bin:/work/shared/users/phd/sx233/conda/condabin:/usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/home/sx233/bin:/work/zhang/users/sx233/software/python27
CONDA_BACKUP_JAVA_HOME=
MAIL=/var/spool/mail/sx233
LIBGL_ALWAYS_INDIRECT=1
XILINX_VITIS=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2
CONDA_PREFIX=/work/shared/users/phd/sx233/conda/envs/ubuntu
PWD=/scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm
GVM_VERSION=1.0.22
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
JAVA_HOME=/work/shared/users/phd/sx233/conda/envs/ubuntu
XILINX_VIVADO_HLS=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2
LANG=en_US.UTF-8
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
HDI_APPROOT=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2
LOADEDMODULES=
TMUX_PANE=%24
XILINX_HLS=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2
XILINX_VIVADO=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2
XILINX_SDK=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2
HISTCONTROL=ignoredups
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
CXX=/opt/rh/devtoolset-9/root/bin/g++
_CE_M=
ISL_IOSTREAMS_RSA=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/tps/isl
HOME=/home/sx233
RISCV=/work/zhang-x1/users/sx233/rocket-tools
SHLVL=8
RDI_BASEROOT=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis
VSCODE_GIT_ASKPASS_MAIN=/home/sx233/.vscode-server/bin/8490d3dde47c57ba65ec40dd192d014fd2113496/extensions/git/dist/askpass-main.js
RDI_APPROOT=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2
LOGNAME=sx233
PYTHONPATH=/opt/xilinx/xrt/python:/home/sx233/.local/lib/python2.7/site-packages
CONDA_PYTHON_EXE=/work/shared/users/phd/sx233/conda/bin/python
RDI_JAVA_PLATFORM=
QTLIB=/usr/lib64/qt-3.3/lib
XDG_DATA_DIRS=/home/sx233/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
SSH_CONNECTION=10.41.255.132 62476 128.253.128.40 22
VSCODE_GIT_IPC_HANDLE=/run/user/1225572/vscode-git-0937678ed9.sock
RDI_BINROOT=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin
VSCODE_IPC_HOOK_CLI=/run/user/1225572/vscode-ipc-e372b957-348a-4012-a3c4-27568ff9830e.sock
MODULESHOME=/usr/share/Modules
LESSOPEN=||/usr/bin/lesspipe.sh %s
CONDA_DEFAULT_ENV=ubuntu
BROWSER=/home/sx233/.vscode-server/bin/8490d3dde47c57ba65ec40dd192d014fd2113496/bin/helpers/browser.sh
VSCODE_GIT_ASKPASS_NODE=/home/sx233/.vscode-server/bin/8490d3dde47c57ba65ec40dd192d014fd2113496/node
GIT_ASKPASS=/home/sx233/.vscode-server/bin/8490d3dde47c57ba65ec40dd192d014fd2113496/extensions/git/dist/askpass.sh
RDI_PROG=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1225572
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2
HDIPRELDPATH=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/lib/lnx64.o/Default:/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/work/shared/users/phd/sx233/conda/envs/ubuntu/lib/:/lib:/lib64:/usr/lib:/usr/lib64:/home/sx233/centos/usr/lib:/home/sx233/centos/usr/lib64:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/lib:/lib64:/usr/lib:/usr/lib64:/home/sx233/centos/usr/lib:/home/sx233/centos/usr/lib64:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/lib:/lib64:/usr/lib:/usr/lib64:/home/sx233/centos/usr/lib:/home/sx233/centos/usr/lib64:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64::/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2020.2
RDI_DATADIR=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/data
GVM_PATH_BACKUP=/home/sx233/.gvm/bin:/usr/local/cuda/bin:/usr/local/cuda/:/home/sx233/centos/usr/sbin:/home/sx233/centos/usr/bin:/home/sx233/centos/bin:/work/shared/users/phd/sx233/heterocl/soda/src:/home/sx233/.gvm/bin:/usr/local/cuda/bin:/usr/local/cuda:/home/sx233/.vscode-server/bin/8490d3dde47c57ba65ec40dd192d014fd2113496/bin:/home/sx233/.local/bin:/home/sx233/centos/usr/sbin:/home/sx233/centos/usr/bin:/home/sx233/centos/bin:/work/shared/users/phd/sx233/heterocl/soda/src:/work/shared/users/phd/sx233/conda/envs/ubuntu/bin:/work/shared/users/phd/sx233/conda/condabin:/home/sx233/.gvm/bin:/usr/local/cuda/bin:/usr/local/cuda:/home/sx233/.vscode-server/bin/8490d3dde47c57ba65ec40dd192d014fd2113496/bin:/home/sx233/.local/bin:/usr/lib64/qt-3.3/bin:/usr/local/cuda/bin:/usr/local/cuda:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/home/sx233/.local/bin:/home/sx233/bin:/work/zhang/users/sx233/software/python27:/home/sx233/.local/bin:/home/sx233/bin:/work/zhang/users/sx233/software/python27
COLORTERM=truecolor
RDI_INSTALLROOT=/opt/xilinx/Xilinx_Vivado_vitis_2020.2
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
_=/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=36069
XILINX_CD_SESSION=a0b308a3-7d58-4c2b-8a86-22d242bd82d9
XILINX_RS_PORT=45261
XILINX_RS_SESSION=c16c084f-c2a0-4e91-81f1-3dfb1394eeeb


V++ command line:
------------------------------------------
/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ -s -t sw_emu --platform xilinx_u280_xdma_201920_3 -R2 -O3 --kernel_frequency 300 --vivado.prop=run.impl_1.STRATEGY=Performance_EarlyBlockPlacement -l -o kernel0.sw_emu.xclbin kernel0.sw_emu.xo --config connectivity.cfg 

FINAL PROGRAM OPTIONS
--config connectivity.cfg
--connectivity.sp kernel0_1.A:DDR[0]
--connectivity.sp kernel0_1.B:DDR[1]
--connectivity.sp kernel0_1.C:DDR[3]
--input_files kernel0.sw_emu.xo
--kernel_frequency 300
--link
--optimize 3
--output kernel0.sw_emu.xclbin
--platform xilinx_u280_xdma_201920_3
--report_level 2
--save-temps
--target sw_emu
--vivado.prop run.impl_1.STRATEGY=Performance_EarlyBlockPlacement

PARSED COMMAND LINE OPTIONS
-s 
-t sw_emu 
--platform xilinx_u280_xdma_201920_3 
-R2 
-O3 
--kernel_frequency 300 
--vivado.prop=run.impl_1.STRATEGY=Performance_EarlyBlockPlacement 
-l 
-o kernel0.sw_emu.xclbin 
kernel0.sw_emu.xo 
--config connectivity.cfg 

PARSED CONFIG FILE (1) OPTIONS
file: connectivity.cfg
connectivity.sp kernel0_1.A:DDR[0] 
connectivity.sp kernel0_1.B:DDR[1] 
connectivity.sp kernel0_1.C:DDR[3] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --xp vivado_prop:run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_prop:run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp "misc:report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --xp "param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --xp "misc:report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 16 Mar 2021 21:38:54
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 16 Mar 2021 21:38:54
output: /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int/kernel0.sw_emu.xml
------------------------------------------
V++ internal step: running regiongen
timestamp: 16 Mar 2021 21:38:54
launch dir: /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int
cmd: /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/../runtime/bin/regiongen_new -v -m /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int/kernel0.sw_emu.xml -t alg -o xcl_top
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 16 Mar 2021 21:38:56
launch dir: /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int/kernel0
cmd: /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin/gcc -I . -I /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../include -I /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../lnx64/tools/auto_cc/include -I /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../common/technology/autopilot/opencl -I /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/../common/technology/autopilot/opencl -std=c++14 -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/kernel_kernel.o -MP -MF obj/kernel_kernel.Cd /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int/xo/kernel0/kernel0/cpu_sources/kernel_kernel.cpp -o obj/kernel_kernel.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 16 Mar 2021 21:39:02
launch dir: /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int/kernel0
cmd: /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2/tps/lnx64/binutils-2.26/bin/ar -cr /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int/kernel0/kernel0.csim_cu.a /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int/kernel0/obj/kernel_kernel.o
V++ internal step status: success
------------------------------------------
V++ internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 16 Mar 2021 21:39:03
launch dir: /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int
cmd: /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin/g++ -I . -I /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../include -I /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../common/technology/autopilot/opencl -I /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/../common/technology/autopilot/opencl -I /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/../data/emulation/include -I /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++14 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
V++ internal step status: success
------------------------------------------
V++ internal step: running g++ to generate .so
timestamp: 16 Mar 2021 21:39:04
launch dir: /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int
cmd: /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin/g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++14 -Wall -shared -Wl,--whole-archive,-soname,kernel0.sw_emu.so -o kernel0.sw_emu.so kernel0/kernel0.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../lib/lnx64.o -lhlsmathsim -L /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../lnx64/tools/fpo_v7_0 -L /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis_HLS/2020.2/bin/../lnx64/lib/csim -lhlsmc++-GCC46 -L /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin/../lib/gcc/x86_64-pc-linux-gnu/6.2.0/ -lgcov
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin
timestamp: 16 Mar 2021 21:39:05
launch dir: /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int
cmd: /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/xclbinutil --add-section BITSTREAM:RAW:/scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int/kernel0.sw_emu.so --force --target sw_emu --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int/kernel0.sw_emu_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int/kernel0.sw_emu_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int/kernel0.sw_emu.xml --output /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/kernel0.sw_emu.xclbin
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin info
timestamp: 16 Mar 2021 21:39:05
launch dir: /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/link/int
cmd: /opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vitis/2020.2/bin/xclbinutil --quiet --info --input /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/kernel0.sw_emu.xclbin
V++ internal step status: success
------------------------------------------
sw emulation completed
timestamp: 16 Mar 2021 21:39:06
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 16 Mar 2021 21:39:06
output: /scratch/users/sx233/FPGA-test/gemm.autosa/temp.autosa.large.mm/_x/reports/link/system_estimate_kernel0.sw_emu.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 16 Mar 2021 21:39:06
