#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 12 11:11:58 2024
# Process ID: 11032
# Current directory: C:/Users/86157/Desktop/lab/实验六
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent824 C:\Users\86157\Desktop\lab\实验六\UART.xpr
# Log file: C:/Users/86157/Desktop/lab/实验六/vivado.log
# Journal file: C:/Users/86157/Desktop/lab/实验六\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86157/Desktop/lab/实验六/UART.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/86157/Desktop/lab/UART/UART' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1112.012 ; gain = 0.000
update_compile_order -fileset sources_1
exWARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name inst_rom -dir c:/Users/86157/Desktop/lab/UART.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {inst_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips inst_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'inst_rom' to 'inst_rom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/86157/Desktop/lab/UART.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/86157/Desktop/lab/UART.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files c:/Users/86157/Desktop/lab/UART.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/86157/Desktop/lab/UART.srcs/sources_1/ip/inst_rom/inst_rom.xci]
launch_runs inst_rom_synth_1 -jobs 8
[Tue Nov 12 11:16:46 2024] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/86157/Desktop/lab/实验六/UART.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/86157/Desktop/lab/UART.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory C:/Users/86157/Desktop/lab/实验六/UART.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86157/Desktop/lab/实验六/UART.ip_user_files -ipstatic_source_dir C:/Users/86157/Desktop/lab/实验六/UART.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86157/Desktop/lab/实验六/UART.cache/compile_simlib/modelsim} {questa=C:/Users/86157/Desktop/lab/实验六/UART.cache/compile_simlib/questa} {riviera=C:/Users/86157/Desktop/lab/实验六/UART.cache/compile_simlib/riviera} {activehdl=C:/Users/86157/Desktop/lab/实验六/UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 11:18:53 2024...
