#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Thu Jan 29 16:05:41 2026
# Process ID         : 3529896
# Current directory  : /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On         : ece-linlabsrv01
# Platform           : RedHatEnterprise
# Operating System   : Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail   : Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz
# CPU Frequency      : 2800.000 MHz
# CPU Physical cores : 56
# CPU Logical cores  : 112
# Host memory        : 201166 MB
# Swap memory        : 68719 MB
# Total Virtual      : 269885 MB
# Available Virtual  : 137849 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 32979
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xczu3eg-sbva484-1-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3611923
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 10961 ; free virtual = 134171
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_kernel' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.dat' is read successfully [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_phase1_sum' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase1_sum.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_flow_control_loop_pipe_sequential_init' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_flow_control_loop_pipe_sequential_init' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_phase1_sum' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase1_sum.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_phase2_accum_row' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_accum_row.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_phase2_accum_row' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_accum_row.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_phase1_norm' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase1_norm.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_sdiv_40ns_24s_40_44_1' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_sdiv_40ns_24s_40_44_1_divider' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_sdiv_40ns_24s_40_44_1_divider' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_sdiv_40ns_24s_40_44_1' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_phase1_norm' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase1_norm.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_phase2_write_row' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_mul_24s_24s_48_1_1' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_24s_24s_48_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_mul_24s_24s_48_1_1' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_24s_24s_48_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_phase2_write_row' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_mul_40s_42ns_81_1_1' [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_mul_40s_42ns_81_1_1' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element loop[39].divisor_tmp_reg[40] was removed.  [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:146]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module top_kernel_sdiv_40ns_24s_40_44_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11862 ; free virtual = 135073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 12080 ; free virtual = 135291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 12080 ; free virtual = 135291
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11527 ; free virtual = 134745
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/top_kernel_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11792 ; free virtual = 135044
Finished Parsing XDC File [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/top_kernel_ooc.xdc] for cell 'inst'
Parsing XDC File [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11793 ; free virtual = 135046
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11795 ; free virtual = 135052
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11128 ; free virtual = 134537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11127 ; free virtual = 134536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11219 ; free virtual = 134628
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[38].remd_tmp_reg[39]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[37].remd_tmp_reg[38]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[36].remd_tmp_reg[37]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[35].remd_tmp_reg[36]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[34].remd_tmp_reg[35]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[33].remd_tmp_reg[34]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '40' to '39' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_reg_1448_reg' and it is trimmed from '7' to '6' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase1_norm.v:700]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 10343 ; free virtual = 133702
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4' (top_kernel_sdiv_40ns_24s_40_44_1) to 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U6'
INFO: [Synth 8-223] decloning instance 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4' (top_kernel_sdiv_40ns_24s_40_44_1) to 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U8'
INFO: [Synth 8-223] decloning instance 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4' (top_kernel_sdiv_40ns_24s_40_44_1) to 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U10'
INFO: [Synth 8-223] decloning instance 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5' (top_kernel_sdiv_40ns_24s_40_44_1) to 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U7'
INFO: [Synth 8-223] decloning instance 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5' (top_kernel_sdiv_40ns_24s_40_44_1) to 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U9'
INFO: [Synth 8-223] decloning instance 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5' (top_kernel_sdiv_40ns_24s_40_44_1) to 'inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U11'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   41 Bit       Adders := 80    
	   2 Input   40 Bit       Adders := 4     
	   2 Input   25 Bit       Adders := 66    
	   2 Input   24 Bit       Adders := 69    
	   2 Input   18 Bit       Adders := 64    
	   2 Input   14 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 288   
+---Registers : 
	               48 Bit    Registers := 64    
	               40 Bit    Registers := 91    
	               39 Bit    Registers := 78    
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 360   
	               18 Bit    Registers := 64    
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 82    
	                1 Bit    Registers := 112   
+---Multipliers : 
	              40x43  Multipliers := 64    
+---RAMs : 
	              48K Bit	(2048 X 24 bit)          RAMs := 8     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 6     
	   2 Input   39 Bit        Muxes := 78    
	   2 Input   24 Bit        Muxes := 103   
	   3 Input   24 Bit        Muxes := 75    
	   2 Input   18 Bit        Muxes := 64    
	   2 Input   17 Bit        Muxes := 64    
	   2 Input   14 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 20    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 45    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_i421_cast_reg_1436_reg' and it is trimmed from '40' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase1_norm.v:699]
WARNING: [Synth 8-7129] Port reset in module top_kernel_sdiv_40ns_24s_40_44_1_divider is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/remd_tmp_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].remd_tmp_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].remd_tmp_reg[2][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].remd_tmp_reg[3][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].remd_tmp_reg[4][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[4].remd_tmp_reg[5][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[4].remd_tmp_reg[5][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[4].remd_tmp_reg[5][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[4].remd_tmp_reg[5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[4].remd_tmp_reg[5][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[4].remd_tmp_reg[5][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[4].remd_tmp_reg[5][34] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U181/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U181/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U181/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U181/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U181/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U181/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U181/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U181/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U181/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U181/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U181/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U181/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U181/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U181/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U181/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U181/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U181/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U181/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U181/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U181/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U181/tmp_product.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U226/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U226/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U226/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U226/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U226/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U226/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U226/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U226/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U226/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U226/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U226/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U226/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U226/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U226/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U226/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U226/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U226/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U226/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U226/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U225/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U225/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U225/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U225/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U225/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U225/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U225/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U225/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U225/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U225/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U225/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U225/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U225/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U225/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U225/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U225/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U225/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U225/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U225/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U221/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U221/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U221/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U221/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U221/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U221/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U221/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U221/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U221/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U221/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U221/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U221/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U221/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U221/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U221/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U221/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U221/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U221/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U221/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U220/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U220/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U220/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U220/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U220/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U220/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U220/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U220/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U220/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U220/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U220/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U220/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U220/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U220/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U220/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U220/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U220/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U220/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U220/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U236/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U236/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U236/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U236/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U236/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U236/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U236/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U236/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U236/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U236/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U236/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U236/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U236/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U236/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U236/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U236/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U236/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U236/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U236/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U236/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U230/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U230/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U230/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U230/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U230/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U230/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U230/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U230/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U230/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U230/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U230/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U230/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U230/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U230/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U230/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U230/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U230/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U230/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U230/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U218/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U218/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U218/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U218/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U218/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U218/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U218/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U218/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U218/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U218/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U218/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U218/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U218/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U218/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U218/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U218/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U218/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U218/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U218/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U218/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U231/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U231/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U231/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U231/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U231/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U231/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U231/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U231/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U231/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U231/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U231/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U231/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U231/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U231/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U231/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U231/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U231/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U231/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U231/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U213/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U213/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U213/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U213/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U213/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U213/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U213/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U213/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U213/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U213/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U213/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U213/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U213/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U213/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U213/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U213/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U213/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U213/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U213/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U213/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U211/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U211/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U211/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U211/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U211/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U211/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U211/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U211/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U211/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U211/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U211/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U211/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U211/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U211/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U211/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U211/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U211/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U211/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U211/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U211/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U232/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U232/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U232/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U232/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U232/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U232/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U232/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U232/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U232/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U232/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U232/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U232/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U232/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U232/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U232/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U232/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U232/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U232/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U232/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U207/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U207/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U207/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U207/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U207/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U207/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U207/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U207/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U207/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U207/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U207/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U207/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U207/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U207/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U207/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U207/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U207/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U207/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U207/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U207/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U205/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U205/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U205/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U205/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U205/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U205/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U205/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U205/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U205/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U205/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U205/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U205/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U205/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U205/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U205/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U205/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U205/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U205/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U205/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U205/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U173/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U173/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U173/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U173/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U173/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U173/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U173/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U173/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U173/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U173/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U173/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U173/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U173/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U173/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U173/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U173/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U173/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U173/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U173/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U173/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U204/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U204/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U204/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U204/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U204/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U204/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U204/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U204/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U204/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U204/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U204/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U204/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U204/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U204/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U204/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U204/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U204/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U204/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U204/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U204/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U203/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U203/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U203/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U203/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U203/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U203/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U203/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U203/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U203/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U203/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U203/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U203/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U203/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U203/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U203/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U203/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U203/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U203/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U203/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U203/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U233/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U233/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U233/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U233/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U233/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U233/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U233/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U233/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U233/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U233/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U233/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U233/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U233/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U233/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U233/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U233/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U233/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U233/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U233/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U233/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U201/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U201/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U201/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U201/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U201/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U201/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U201/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U201/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U201/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U201/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U201/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U201/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U201/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U201/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U201/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U201/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U201/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U201/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U201/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U201/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U234/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U234/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U234/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U234/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U234/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U234/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U234/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U234/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U234/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U234/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U234/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U234/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U234/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U234/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U234/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U234/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U234/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U234/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U234/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U234/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U195/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U195/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U195/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U195/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U195/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U195/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U195/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U195/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U195/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U195/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U195/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U195/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U195/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U195/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U195/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U195/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U195/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U195/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U195/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U235/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U235/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U235/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U235/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U235/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U235/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U235/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U235/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U235/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U235/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U235/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U235/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U235/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U235/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U235/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U235/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U235/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U235/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U235/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U235/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U189/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U189/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U189/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U189/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U189/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U189/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U189/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U189/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U189/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U189/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U189/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U189/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U189/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U189/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U189/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U189/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U189/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U189/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U189/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U189/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U188/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U188/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U188/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U188/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U188/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U188/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U188/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U188/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U188/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U188/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U188/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U188/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U188/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U188/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U188/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U188/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U188/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U188/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U188/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U188/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U178/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U178/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U178/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U178/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U178/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U178/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U178/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U178/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U178/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U178/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U178/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U178/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U178/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U178/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U178/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U178/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U178/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U178/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U178/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U178/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U187/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U187/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U187/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U187/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U187/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U187/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U187/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U187/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U187/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U187/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U187/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U187/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U187/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U187/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U187/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U187/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U187/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U187/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U187/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U187/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U186/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U186/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U186/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U186/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U186/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U186/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U186/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U186/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U186/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U186/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U186/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U186/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U186/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U186/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U186/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U186/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U186/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U186/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U186/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U186/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U185/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U185/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U185/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U185/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U185/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U185/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U185/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U185/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U185/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U185/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U185/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U185/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U185/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U185/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U185/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U185/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U185/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U185/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U185/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U185/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U227/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U227/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U227/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U227/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U227/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U227/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U227/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U227/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U227/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U227/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U227/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U227/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U227/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U227/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U227/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U227/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U227/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U227/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U227/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U227/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U183/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U183/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U183/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U183/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U183/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U183/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U183/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U183/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U183/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U183/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U183/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U183/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U183/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U183/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U183/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U183/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U183/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U183/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U183/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U183/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U228/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U228/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U228/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U228/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U228/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U228/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U228/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U228/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U228/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U228/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U228/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U228/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U228/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U228/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U228/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U228/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U228/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U228/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U228/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U228/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U228/tmp_product.
INFO: [Synth 8-3886] merging instance 'scale_45_reg_13513_reg[17]' (FDSE) to 'scale_45_reg_13513_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_45_reg_13513_reg[18]' (FDSE) to 'scale_45_reg_13513_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_45_reg_13513_reg[19]' (FDSE) to 'scale_45_reg_13513_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_45_reg_13513_reg[20]' (FDSE) to 'scale_45_reg_13513_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_45_reg_13513_reg[21]' (FDSE) to 'scale_45_reg_13513_reg[22]'
INFO: [Synth 8-3886] merging instance 'scale_57_reg_13543_reg[17]' (FDSE) to 'scale_57_reg_13543_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_57_reg_13543_reg[18]' (FDSE) to 'scale_57_reg_13543_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_57_reg_13543_reg[19]' (FDSE) to 'scale_57_reg_13543_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_57_reg_13543_reg[20]' (FDSE) to 'scale_57_reg_13543_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_57_reg_13543_reg[21]' (FDSE) to 'scale_57_reg_13543_reg[22]'
INFO: [Synth 8-3886] merging instance 'scale_61_reg_13553_reg[17]' (FDSE) to 'scale_61_reg_13553_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_61_reg_13553_reg[18]' (FDSE) to 'scale_61_reg_13553_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_61_reg_13553_reg[19]' (FDSE) to 'scale_61_reg_13553_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_61_reg_13553_reg[20]' (FDSE) to 'scale_61_reg_13553_reg[21]'
INFO: [Synth 8-3886] merging instance 'scale_61_reg_13553_reg[21]' (FDSE) to 'scale_61_reg_13553_reg[22]'
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_63_cast_reg_13091_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2608]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_61_cast_reg_13101_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2606]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_59_cast_reg_13111_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2603]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_57_cast_reg_13121_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2601]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_55_cast_reg_13131_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2599]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_53_cast_reg_13141_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2597]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_51_cast_reg_13151_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2595]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_49_cast_reg_13161_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2592]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_47_cast_reg_13171_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2590]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_45_cast_reg_13181_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2588]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_43_cast_reg_13191_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2586]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_41_cast_reg_13201_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2584]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_39_cast_reg_13211_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2581]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_37_cast_reg_13221_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2579]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_35_cast_reg_13231_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2577]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_33_cast_reg_13241_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2575]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_31_cast_reg_13251_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2573]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_29_cast_reg_13261_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2570]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_27_cast_reg_13271_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2568]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_25_cast_reg_13281_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2566]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_23_cast_reg_13291_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2564]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_21_cast_reg_13301_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2562]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_19_cast_reg_13311_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2559]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_17_cast_reg_13321_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2557]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_15_cast_reg_13331_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2555]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_13_cast_reg_13341_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2553]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_11_cast_reg_13351_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2551]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_9_cast_reg_13361_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2612]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_7_cast_reg_13371_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2610]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_5_cast_reg_13381_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2604]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_3_cast_reg_13391_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2582]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_1_cast_reg_13401_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2560]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_62_cast_reg_13096_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2607]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_60_cast_reg_13106_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2605]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_58_cast_reg_13116_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2602]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_56_cast_reg_13126_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2600]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_54_cast_reg_13136_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2598]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_52_cast_reg_13146_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2596]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_50_cast_reg_13156_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2594]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_48_cast_reg_13166_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2591]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_46_cast_reg_13176_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2589]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_44_cast_reg_13186_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2587]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_42_cast_reg_13196_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2585]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_40_cast_reg_13206_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2583]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_38_cast_reg_13216_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2580]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_36_cast_reg_13226_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2578]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_34_cast_reg_13236_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2576]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_32_cast_reg_13246_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2574]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_30_cast_reg_13256_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2572]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_28_cast_reg_13266_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2569]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_26_cast_reg_13276_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2567]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_24_cast_reg_13286_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2565]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_22_cast_reg_13296_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2563]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_20_cast_reg_13306_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2561]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_18_cast_reg_13316_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2558]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_16_cast_reg_13326_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2556]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_14_cast_reg_13336_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2554]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_12_cast_reg_13346_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2552]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_10_cast_reg_13356_reg' and it is trimmed from '48' to '24' bits. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_top_kernel_Pipeline_phase2_write_row.v:2550]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_24s_24s_48_1_1_U98/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_24s_24s_48_1_1_U98/tmp_product is absorbed into DSP mul_24s_24s_48_1_1_U98/tmp_product.
DSP Report: operator mul_24s_24s_48_1_1_U98/tmp_product is absorbed into DSP mul_24s_24s_48_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_24s_24s_48_1_1_U98/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_24s_24s_48_1_1_U98/tmp_product is absorbed into DSP mul_24s_24s_48_1_1_U98/tmp_product.
DSP Report: operator mul_24s_24s_48_1_1_U98/tmp_product is absorbed into DSP mul_24s_24s_48_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_24s_24s_48_1_1_U97/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_24s_24s_48_1_1_U97/tmp_product is absorbed into DSP mul_24s_24s_48_1_1_U97/tmp_product.
DSP Report: operator mul_24s_24s_48_1_1_U97/tmp_product is absorbed into DSP mul_24s_24s_48_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_24s_24s_48_1_1_U97/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_24s_24s_48_1_1_U97/tmp_product is absorbed into DSP mul_24s_24s_48_1_1_U97/tmp_product.
DSP Report: operator mul_24s_24s_48_1_1_U97/tmp_product is absorbed into DSP mul_24s_24s_48_1_1_U97/tmp_product.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U229/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U229/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U229/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U229/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U229/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U229/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U229/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U229/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U229/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U229/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U229/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U229/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U229/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U229/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U229/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U229/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U229/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U229/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U229/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U229/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U229/tmp_product.
INFO: [Synth 8-3886] merging instance 'tmp_671_reg_12641_reg[0]' (FDE) to 'scale_126_reg_12635_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_679_reg_12665_reg[0]' (FDE) to 'scale_129_reg_12659_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_687_reg_12689_reg[0]' (FDE) to 'scale_131_reg_12683_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_695_reg_12713_reg[0]' (FDE) to 'scale_133_reg_12707_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_703_reg_12737_reg[0]' (FDE) to 'scale_135_reg_12731_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_711_reg_12761_reg[0]' (FDE) to 'scale_137_reg_12755_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_719_reg_12785_reg[0]' (FDE) to 'scale_139_reg_12779_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_727_reg_12809_reg[0]' (FDE) to 'scale_141_reg_12803_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_735_reg_12833_reg[0]' (FDE) to 'scale_143_reg_12827_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_743_reg_12857_reg[0]' (FDE) to 'scale_145_reg_12851_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_751_reg_12881_reg[0]' (FDE) to 'scale_147_reg_12875_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_767_reg_12929_reg[0]' (FDE) to 'scale_151_reg_12923_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_775_reg_12953_reg[0]' (FDE) to 'scale_153_reg_12947_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_800_reg_13025_reg[0]' (FDE) to 'scale_159_reg_13019_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_808_reg_13049_reg[0]' (FDE) to 'scale_161_reg_13043_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_816_reg_13073_reg[0]' (FDE) to 'scale_163_reg_13067_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_824_reg_13097_reg[0]' (FDE) to 'scale_165_reg_13091_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_832_reg_13121_reg[0]' (FDE) to 'scale_167_reg_13115_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_840_reg_13145_reg[0]' (FDE) to 'scale_169_reg_13139_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_848_reg_13169_reg[0]' (FDE) to 'scale_171_reg_13163_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_856_reg_13193_reg[0]' (FDE) to 'scale_173_reg_13187_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_864_reg_13217_reg[0]' (FDE) to 'scale_175_reg_13211_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_872_reg_13241_reg[0]' (FDE) to 'scale_177_reg_13235_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_880_reg_13265_reg[0]' (FDE) to 'scale_179_reg_13259_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_888_reg_13289_reg[0]' (FDE) to 'scale_181_reg_13283_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_896_reg_13313_reg[0]' (FDE) to 'scale_183_reg_13307_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_904_reg_13337_reg[0]' (FDE) to 'scale_185_reg_13331_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_912_reg_13361_reg[0]' (FDE) to 'scale_187_reg_13355_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_920_reg_13385_reg[0]' (FDE) to 'scale_189_reg_13379_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_675_reg_12653_reg[0]' (FDE) to 'scale_128_reg_12647_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_683_reg_12677_reg[0]' (FDE) to 'scale_130_reg_12671_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_691_reg_12701_reg[0]' (FDE) to 'scale_132_reg_12695_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_699_reg_12725_reg[0]' (FDE) to 'scale_134_reg_12719_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_707_reg_12749_reg[0]' (FDE) to 'scale_136_reg_12743_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_715_reg_12773_reg[0]' (FDE) to 'scale_138_reg_12767_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_723_reg_12797_reg[0]' (FDE) to 'scale_140_reg_12791_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_731_reg_12821_reg[0]' (FDE) to 'scale_142_reg_12815_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_739_reg_12845_reg[0]' (FDE) to 'scale_144_reg_12839_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_747_reg_12869_reg[0]' (FDE) to 'scale_146_reg_12863_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_755_reg_12893_reg[0]' (FDE) to 'scale_148_reg_12887_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_763_reg_12917_reg[0]' (FDE) to 'scale_150_reg_12911_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_771_reg_12941_reg[0]' (FDE) to 'scale_152_reg_12935_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_779_reg_12965_reg[0]' (FDE) to 'scale_154_reg_12959_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_787_reg_12989_reg[0]' (FDE) to 'scale_156_reg_12983_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_796_reg_13013_reg[0]' (FDE) to 'scale_158_reg_13007_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_804_reg_13037_reg[0]' (FDE) to 'scale_160_reg_13031_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_812_reg_13061_reg[0]' (FDE) to 'scale_162_reg_13055_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_820_reg_13085_reg[0]' (FDE) to 'scale_164_reg_13079_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_828_reg_13109_reg[0]' (FDE) to 'scale_166_reg_13103_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_836_reg_13133_reg[0]' (FDE) to 'scale_168_reg_13127_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_844_reg_13157_reg[0]' (FDE) to 'scale_170_reg_13151_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_852_reg_13181_reg[0]' (FDE) to 'scale_172_reg_13175_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_860_reg_13205_reg[0]' (FDE) to 'scale_174_reg_13199_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_868_reg_13229_reg[0]' (FDE) to 'scale_176_reg_13223_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_876_reg_13253_reg[0]' (FDE) to 'scale_178_reg_13247_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_884_reg_13277_reg[0]' (FDE) to 'scale_180_reg_13271_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_892_reg_13301_reg[0]' (FDE) to 'scale_182_reg_13295_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_900_reg_13325_reg[0]' (FDE) to 'scale_184_reg_13319_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_908_reg_13349_reg[0]' (FDE) to 'scale_186_reg_13343_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_916_reg_13373_reg[0]' (FDE) to 'scale_188_reg_13367_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_924_reg_13397_reg[0]' (FDE) to 'scale_190_reg_13391_reg[17]'
INFO: [Synth 8-3886] merging instance 'scale_1_reg_13403_reg[17]' (FDSE) to 'scale_1_reg_13403_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_5_reg_13413_reg[17]' (FDSE) to 'scale_5_reg_13413_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_9_reg_13423_reg[17]' (FDSE) to 'scale_9_reg_13423_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_13_reg_13433_reg[17]' (FDSE) to 'scale_13_reg_13433_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_17_reg_13443_reg[17]' (FDSE) to 'scale_17_reg_13443_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_21_reg_13453_reg[17]' (FDSE) to 'scale_21_reg_13453_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_25_reg_13463_reg[17]' (FDSE) to 'scale_25_reg_13463_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_29_reg_13473_reg[17]' (FDSE) to 'scale_29_reg_13473_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_33_reg_13483_reg[17]' (FDSE) to 'scale_33_reg_13483_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_37_reg_13493_reg[17]' (FDSE) to 'scale_37_reg_13493_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_41_reg_13503_reg[17]' (FDSE) to 'scale_41_reg_13503_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_49_reg_13523_reg[17]' (FDSE) to 'scale_49_reg_13523_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_53_reg_13533_reg[17]' (FDSE) to 'scale_53_reg_13533_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_65_reg_13563_reg[17]' (FDSE) to 'scale_65_reg_13563_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_69_reg_13573_reg[17]' (FDSE) to 'scale_69_reg_13573_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_73_reg_13583_reg[17]' (FDSE) to 'scale_73_reg_13583_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_77_reg_13593_reg[17]' (FDSE) to 'scale_77_reg_13593_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_81_reg_13603_reg[17]' (FDSE) to 'scale_81_reg_13603_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_85_reg_13613_reg[17]' (FDSE) to 'scale_85_reg_13613_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_89_reg_13623_reg[17]' (FDSE) to 'scale_89_reg_13623_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_93_reg_13633_reg[17]' (FDSE) to 'scale_93_reg_13633_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_97_reg_13643_reg[17]' (FDSE) to 'scale_97_reg_13643_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_101_reg_13653_reg[17]' (FDSE) to 'scale_101_reg_13653_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_105_reg_13663_reg[17]' (FDSE) to 'scale_105_reg_13663_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2cd0/hdl/verilog/top_kernel_mul_40s_42ns_81_1_1.v:43]
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U224/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U224/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U224/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U224/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U224/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U224/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U224/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U224/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U224/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U224/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U224/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U224/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U224/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U224/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U224/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U224/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U224/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U224/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U224/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U224/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U223/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U223/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U223/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U223/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U223/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U223/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U223/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U223/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U223/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U223/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U223/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U223/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U223/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U223/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U223/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U223/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U223/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U223/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U223/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U222/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U222/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U222/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U222/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U222/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U222/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U222/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U222/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U222/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U222/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U222/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U222/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U222/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U222/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U222/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U222/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U222/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U222/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U222/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U222/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U219/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U219/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U219/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U219/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U219/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U219/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U219/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U219/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U219/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U219/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U219/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U219/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U219/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U219/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U219/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U219/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U219/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U219/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U219/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U217/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U217/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U217/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U217/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U217/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U217/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U217/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U217/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U217/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U217/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U217/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U217/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U217/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U217/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U217/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U217/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U217/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U217/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U217/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U217/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U216/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U216/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U216/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U216/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U216/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U216/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U216/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U216/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U216/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U216/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U216/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U216/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U216/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U216/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U216/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U216/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U216/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U216/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U216/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U216/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U215/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U215/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U215/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U215/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U215/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U215/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U215/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U215/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U215/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U215/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U215/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U215/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U215/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U215/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U215/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U215/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U215/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U215/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U215/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U215/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U214/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U214/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U214/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U214/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U214/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U214/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U214/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U214/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U214/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U214/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U214/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U214/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U214/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U214/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U214/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U214/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U214/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U214/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U214/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U214/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U212/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U212/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U212/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U212/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U212/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U212/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U212/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U212/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U212/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U212/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U212/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U212/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U212/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U212/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U212/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U212/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U212/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U212/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U212/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U210/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U210/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U210/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U210/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U210/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U210/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U210/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U210/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U210/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U210/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U210/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U210/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U210/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U210/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U210/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U210/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U210/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U210/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U210/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U210/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U209/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U209/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U209/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U209/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U209/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U209/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U209/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U209/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U209/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U209/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U209/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U209/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U209/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U209/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U209/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U209/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U209/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U209/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U209/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U208/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U208/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U208/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U208/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U208/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U208/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U208/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U208/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U208/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U208/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U208/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U208/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U208/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U208/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U208/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U208/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U208/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U208/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U208/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U208/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U206/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U206/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U206/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U206/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U206/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U206/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U206/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U206/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U206/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U206/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U206/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U206/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U206/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U206/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U206/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U206/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U206/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U206/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U206/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U206/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U202/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U202/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U202/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U202/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U202/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U202/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U202/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U202/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U202/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U202/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U202/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U202/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U202/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U202/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U202/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U202/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U202/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U202/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U202/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U202/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U200/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U200/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U200/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U200/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U200/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U200/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U200/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U200/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U200/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U200/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U200/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U200/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U200/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U200/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U200/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U200/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U200/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U200/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U200/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U200/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U199/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U199/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U199/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U199/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U199/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U199/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U199/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U199/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U199/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U199/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U199/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U199/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U199/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U199/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U199/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U199/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U199/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U199/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U199/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U199/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U198/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U198/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U198/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U198/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U198/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U198/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U198/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U198/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U198/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U198/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U198/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U198/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U198/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U198/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U198/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U198/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U198/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U198/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U198/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U198/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U197/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U197/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U197/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U197/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U197/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U197/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U197/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U197/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U197/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U197/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U197/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U197/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U197/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U197/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U197/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U197/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U197/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U197/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U197/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U197/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U196/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U196/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U196/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U196/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U196/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U196/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U196/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U196/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U196/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U196/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U196/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U196/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U196/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U196/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U196/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U196/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U196/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U196/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U196/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U196/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U194/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U194/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U194/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U194/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U194/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U194/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U194/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U194/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U194/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U194/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U194/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U194/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U194/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U194/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U194/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U194/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U194/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U194/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U194/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U194/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U193/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U193/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U193/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U193/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U193/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U193/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U193/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U193/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U193/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U193/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U193/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U193/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U193/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U193/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U193/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U193/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U193/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U193/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U193/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U192/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U192/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U192/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U192/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U192/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U192/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U192/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U192/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U192/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U192/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U192/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U192/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U192/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U192/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U192/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U192/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U192/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U192/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U192/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U192/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U191/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U191/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U191/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U191/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U191/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U191/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U191/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U191/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U191/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U191/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U191/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U191/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U191/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U191/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U191/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U191/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U191/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U191/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U191/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U191/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U190/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U190/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U190/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U190/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U190/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U190/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U190/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U190/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U190/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U190/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U190/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U190/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U190/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U190/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U190/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U190/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U190/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U190/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U190/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U190/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U184/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U184/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U184/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U184/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U184/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U184/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U184/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U184/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U184/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U184/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U184/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U184/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U184/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U184/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U184/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U184/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U184/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U184/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U184/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U184/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U182/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U182/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U182/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U182/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U182/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U182/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U182/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U182/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U182/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U182/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U182/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U182/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U182/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U182/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U182/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U182/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U182/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U182/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U182/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U182/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U180/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U180/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U180/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U180/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U180/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U180/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U180/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U180/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U180/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U180/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U180/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U180/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U180/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U180/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U180/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U180/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U180/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U180/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U180/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U180/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U179/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U179/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U179/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U179/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U179/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U179/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U179/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U179/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U179/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U179/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U179/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U179/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U179/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U179/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U179/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U179/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U179/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U179/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U179/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U179/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U177/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U177/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U177/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U177/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U177/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U177/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U177/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U177/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U177/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U177/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U177/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U177/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U177/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U177/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U177/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U177/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U177/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U177/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U177/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U177/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U176/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U176/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U176/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U176/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U176/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U176/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U176/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U176/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U176/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U176/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U176/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U176/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U176/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U176/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U176/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U176/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U176/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U176/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U176/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U176/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U175/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U175/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U175/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U175/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U175/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U175/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U175/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U175/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U175/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U175/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U175/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U175/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U175/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U175/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U175/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U175/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U175/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U175/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U175/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U175/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U174/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U174/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U174/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U174/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U174/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U174/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U174/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U174/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U174/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U174/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U174/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U174/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U174/tmp_product, operation Mode is: A*(B:0x1).
DSP Report: operator mul_40s_42ns_81_1_1_U174/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U174/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U174/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_40s_42ns_81_1_1_U174/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_40s_42ns_81_1_1_U174/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U174/tmp_product.
DSP Report: operator mul_40s_42ns_81_1_1_U174/tmp_product is absorbed into DSP mul_40s_42ns_81_1_1_U174/tmp_product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:40 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 4487 ; free virtual = 126205
---------------------------------------------------------------------------------
 Sort Area is top_kernel__GCB2 mul_24s_24s_48_1_1_U97/tmp_product_3 : 0 0 : 3300 4332 : Used 1 time 0
 Sort Area is top_kernel__GCB2 mul_24s_24s_48_1_1_U97/tmp_product_3 : 0 1 : 1032 4332 : Used 1 time 0
 Sort Area is top_kernel__GCB2 mul_24s_24s_48_1_1_U98/tmp_product_0 : 0 0 : 3300 4332 : Used 1 time 0
 Sort Area is top_kernel__GCB2 mul_24s_24s_48_1_1_U98/tmp_product_0 : 0 1 : 1032 4332 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U173/tmp_product_2c : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U173/tmp_product_2c : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U174/tmp_product_62 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U174/tmp_product_62 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U175/tmp_product_5f : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U175/tmp_product_5f : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U176/tmp_product_5c : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U176/tmp_product_5c : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U177/tmp_product_59 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U177/tmp_product_59 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U178/tmp_product_4a : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U178/tmp_product_4a : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U179/tmp_product_56 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U179/tmp_product_56 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U180/tmp_product_53 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U180/tmp_product_53 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB0 mul_40s_42ns_81_1_1_U181/tmp_product_3 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB0 mul_40s_42ns_81_1_1_U181/tmp_product_3 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U182/tmp_product_50 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U182/tmp_product_50 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U183/tmp_product_59 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U183/tmp_product_59 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U184/tmp_product_4d : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U184/tmp_product_4d : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U185/tmp_product_53 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U185/tmp_product_53 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U186/tmp_product_50 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U186/tmp_product_50 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U187/tmp_product_4d : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U187/tmp_product_4d : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U188/tmp_product_47 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U188/tmp_product_47 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U189/tmp_product_44 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U189/tmp_product_44 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U190/tmp_product_4a : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U190/tmp_product_4a : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U191/tmp_product_47 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U191/tmp_product_47 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U192/tmp_product_44 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U192/tmp_product_44 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U193/tmp_product_41 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U193/tmp_product_41 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U194/tmp_product_3e : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U194/tmp_product_3e : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U195/tmp_product_3e : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U195/tmp_product_3e : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U196/tmp_product_3b : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U196/tmp_product_3b : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U197/tmp_product_38 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U197/tmp_product_38 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U198/tmp_product_35 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U198/tmp_product_35 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U199/tmp_product_32 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U199/tmp_product_32 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U200/tmp_product_2f : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U200/tmp_product_2f : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U201/tmp_product_38 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U201/tmp_product_38 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U202/tmp_product_2c : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U202/tmp_product_2c : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U203/tmp_product_32 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U203/tmp_product_32 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U204/tmp_product_2f : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U204/tmp_product_2f : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U205/tmp_product_29 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U205/tmp_product_29 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U206/tmp_product_29 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U206/tmp_product_29 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U207/tmp_product_26 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U207/tmp_product_26 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U208/tmp_product_26 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U208/tmp_product_26 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U209/tmp_product_23 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U209/tmp_product_23 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U210/tmp_product_20 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U210/tmp_product_20 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U211/tmp_product_20 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U211/tmp_product_20 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U212/tmp_product_1d : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U212/tmp_product_1d : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U213/tmp_product_1d : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U213/tmp_product_1d : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U214/tmp_product_1a : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U214/tmp_product_1a : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U215/tmp_product_17 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U215/tmp_product_17 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U216/tmp_product_14 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U216/tmp_product_14 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U217/tmp_product_11 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U217/tmp_product_11 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U218/tmp_product_17 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U218/tmp_product_17 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U219/tmp_product_e : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U219/tmp_product_e : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U220/tmp_product_e : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U220/tmp_product_e : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U221/tmp_product_b : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U221/tmp_product_b : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U222/tmp_product_b : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U222/tmp_product_b : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U223/tmp_product_8 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U223/tmp_product_8 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U224/tmp_product_3 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U224/tmp_product_3 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U225/tmp_product_8 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U225/tmp_product_8 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U226/tmp_product_3 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U226/tmp_product_3 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U227/tmp_product_56 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U227/tmp_product_56 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U228/tmp_product_5c : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U228/tmp_product_5c : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB2 mul_40s_42ns_81_1_1_U229/tmp_product_7 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB2 mul_40s_42ns_81_1_1_U229/tmp_product_7 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U230/tmp_product_14 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U230/tmp_product_14 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U231/tmp_product_1a : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U231/tmp_product_1a : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U232/tmp_product_23 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U232/tmp_product_23 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U233/tmp_product_35 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U233/tmp_product_35 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U234/tmp_product_3b : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U234/tmp_product_3b : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U235/tmp_product_41 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U235/tmp_product_41 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U236/tmp_product_11 : 0 0 : 268 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U236/tmp_product_11 : 0 1 : 3421 3689 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U173/tmp_product_2b : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U173/tmp_product_2b : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U174/tmp_product_61 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U174/tmp_product_61 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U175/tmp_product_5e : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U175/tmp_product_5e : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U176/tmp_product_5b : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U176/tmp_product_5b : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U177/tmp_product_58 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U177/tmp_product_58 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U178/tmp_product_49 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U178/tmp_product_49 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U179/tmp_product_55 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U179/tmp_product_55 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U180/tmp_product_52 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U180/tmp_product_52 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB0 mul_40s_42ns_81_1_1_U181/tmp_product_0 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB0 mul_40s_42ns_81_1_1_U181/tmp_product_0 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U182/tmp_product_4f : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U182/tmp_product_4f : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U183/tmp_product_58 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U183/tmp_product_58 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U184/tmp_product_4c : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U184/tmp_product_4c : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U185/tmp_product_52 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U185/tmp_product_52 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U186/tmp_product_4f : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U186/tmp_product_4f : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U187/tmp_product_4c : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U187/tmp_product_4c : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U188/tmp_product_46 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U188/tmp_product_46 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U189/tmp_product_43 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U189/tmp_product_43 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U190/tmp_product_49 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U190/tmp_product_49 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U191/tmp_product_46 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U191/tmp_product_46 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U192/tmp_product_43 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U192/tmp_product_43 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U193/tmp_product_40 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U193/tmp_product_40 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U194/tmp_product_3d : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U194/tmp_product_3d : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U195/tmp_product_3d : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U195/tmp_product_3d : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U196/tmp_product_3a : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U196/tmp_product_3a : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U197/tmp_product_37 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U197/tmp_product_37 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U198/tmp_product_34 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U198/tmp_product_34 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U199/tmp_product_31 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U199/tmp_product_31 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U200/tmp_product_2e : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U200/tmp_product_2e : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U201/tmp_product_37 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U201/tmp_product_37 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U202/tmp_product_2b : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U202/tmp_product_2b : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U203/tmp_product_31 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U203/tmp_product_31 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U204/tmp_product_2e : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U204/tmp_product_2e : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U205/tmp_product_28 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U205/tmp_product_28 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U206/tmp_product_28 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U206/tmp_product_28 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U207/tmp_product_25 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U207/tmp_product_25 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U208/tmp_product_25 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U208/tmp_product_25 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U209/tmp_product_22 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U209/tmp_product_22 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U210/tmp_product_1f : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U210/tmp_product_1f : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U211/tmp_product_1f : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U211/tmp_product_1f : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U212/tmp_product_1c : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U212/tmp_product_1c : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U213/tmp_product_1c : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U213/tmp_product_1c : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U214/tmp_product_19 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U214/tmp_product_19 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U215/tmp_product_16 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U215/tmp_product_16 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U216/tmp_product_13 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U216/tmp_product_13 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U217/tmp_product_10 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U217/tmp_product_10 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U218/tmp_product_16 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U218/tmp_product_16 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U219/tmp_product_d : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U219/tmp_product_d : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U220/tmp_product_d : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U220/tmp_product_d : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U221/tmp_product_a : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U221/tmp_product_a : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U222/tmp_product_a : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U222/tmp_product_a : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U223/tmp_product_7 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U223/tmp_product_7 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U224/tmp_product_0 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U224/tmp_product_0 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U225/tmp_product_7 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U225/tmp_product_7 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U226/tmp_product_0 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U226/tmp_product_0 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U227/tmp_product_55 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U227/tmp_product_55 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U228/tmp_product_5b : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U228/tmp_product_5b : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB2 mul_40s_42ns_81_1_1_U229/tmp_product_4 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB2 mul_40s_42ns_81_1_1_U229/tmp_product_4 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U230/tmp_product_13 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U230/tmp_product_13 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U231/tmp_product_19 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U231/tmp_product_19 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U232/tmp_product_22 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U232/tmp_product_22 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U233/tmp_product_34 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U233/tmp_product_34 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U234/tmp_product_3a : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U234/tmp_product_3a : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U235/tmp_product_40 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U235/tmp_product_40 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U236/tmp_product_10 : 0 0 : 256 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U236/tmp_product_10 : 0 1 : 3421 3677 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U173/tmp_product_2d : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U174/tmp_product_63 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U175/tmp_product_60 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U176/tmp_product_5d : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U177/tmp_product_5a : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U178/tmp_product_4b : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U179/tmp_product_57 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U180/tmp_product_54 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB0 mul_40s_42ns_81_1_1_U181/tmp_product_5 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U182/tmp_product_51 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U183/tmp_product_5a : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U184/tmp_product_4e : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U185/tmp_product_54 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U186/tmp_product_51 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U187/tmp_product_4e : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U188/tmp_product_48 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U189/tmp_product_45 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U190/tmp_product_4b : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U191/tmp_product_48 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U192/tmp_product_45 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U193/tmp_product_42 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U194/tmp_product_3f : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U195/tmp_product_3f : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U196/tmp_product_3c : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U197/tmp_product_39 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U198/tmp_product_36 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U199/tmp_product_33 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U200/tmp_product_30 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U201/tmp_product_39 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U202/tmp_product_2d : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U203/tmp_product_33 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U204/tmp_product_30 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U205/tmp_product_2a : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U206/tmp_product_2a : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U207/tmp_product_27 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U208/tmp_product_27 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U209/tmp_product_24 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U210/tmp_product_21 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U211/tmp_product_21 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U212/tmp_product_1e : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U213/tmp_product_1e : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U214/tmp_product_1b : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U215/tmp_product_18 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U216/tmp_product_15 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U217/tmp_product_12 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U218/tmp_product_18 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U219/tmp_product_f : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U220/tmp_product_f : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U221/tmp_product_c : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U222/tmp_product_c : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U223/tmp_product_9 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB3 mul_40s_42ns_81_1_1_U224/tmp_product_5 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U225/tmp_product_9 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U226/tmp_product_5 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U227/tmp_product_57 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U228/tmp_product_5d : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB2 mul_40s_42ns_81_1_1_U229/tmp_product_9 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U230/tmp_product_15 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U231/tmp_product_1b : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U232/tmp_product_24 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U233/tmp_product_36 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U234/tmp_product_3c : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U235/tmp_product_42 : 0 0 : 1018 1018 : Used 1 time 0
 Sort Area is top_kernel__GCB1 mul_40s_42ns_81_1_1_U236/tmp_product_12 : 0 0 : 1018 1018 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U/ram_reg   | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
+-----------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_kernel__GCB0              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB0              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB0              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB0              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB0              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_mul_24s_24s_48_1_1 | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_mul_24s_24s_48_1_1 | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_mul_24s_24s_48_1_1 | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_mul_24s_24s_48_1_1 | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB2              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB2              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB2              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB2              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB2              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B            | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 23     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*(B:0x1)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | (PCIN>>17)+A*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:02:04 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9942 ; free virtual = 128862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:45 ; elapsed = 00:05:01 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1550 ; free virtual = 116721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst             | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst             | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|top_kernel__GCB0 | top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U/ram_reg   | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
+-----------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:14 ; elapsed = 00:05:50 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 5091 ; free virtual = 115033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:40 ; elapsed = 00:06:17 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 3687 ; free virtual = 112246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:40 ; elapsed = 00:06:17 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 3617 ; free virtual = 112177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:54 ; elapsed = 00:06:31 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 2462 ; free virtual = 110513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:54 ; elapsed = 00:06:31 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 2853 ; free virtual = 110872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:55 ; elapsed = 00:06:32 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 2928 ; free virtual = 110528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:56 ; elapsed = 00:06:33 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 2980 ; free virtual = 110515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].dividend_tmp_reg[2][39]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].dividend_tmp_reg[3][39]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].dividend_tmp_reg[4][39]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[4].dividend_tmp_reg[5][39]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[5].dividend_tmp_reg[6][39]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[6].dividend_tmp_reg[7][39]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[7].dividend_tmp_reg[8][39]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[8].dividend_tmp_reg[9][39]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[9].dividend_tmp_reg[10][39]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[10].dividend_tmp_reg[11][39] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[11].dividend_tmp_reg[12][39] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[12].dividend_tmp_reg[13][39] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[13].dividend_tmp_reg[14][39] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[14].dividend_tmp_reg[15][39] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[15].dividend_tmp_reg[16][39] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[16].dividend_tmp_reg[17][39] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[17].dividend_tmp_reg[18][39] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[18].dividend_tmp_reg[19][39] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[19].dividend_tmp_reg[20][39] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[20].dividend_tmp_reg[21][39] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[21].dividend_tmp_reg[22][39] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[22].dividend_tmp_reg[23][39] | 24     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[24].dividend_tmp_reg[25][39] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[25].dividend_tmp_reg[26][39] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].dividend_tmp_reg[27][39] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[27].dividend_tmp_reg[28][39] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[28].dividend_tmp_reg[29][39] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[29].dividend_tmp_reg[30][39] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[30].dividend_tmp_reg[31][39] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[31].dividend_tmp_reg[32][39] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[32].dividend_tmp_reg[33][39] | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[33].dividend_tmp_reg[34][39] | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[34].dividend_tmp_reg[35][39] | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[35].dividend_tmp_reg[36][39] | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[36].dividend_tmp_reg[37][39] | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[37].dividend_tmp_reg[38][39] | 38     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][39] | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][38] | 39     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][37] | 38     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][36] | 37     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][35] | 36     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][34] | 35     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][33] | 34     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][32] | 33     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][30] | 31     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][29] | 30     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][28] | 29     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][27] | 28     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][26] | 27     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][25] | 26     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][24] | 25     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].sign_tmp_reg[40][1]      | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[1].dividend_tmp_reg[2][39]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[2].dividend_tmp_reg[3][39]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[3].dividend_tmp_reg[4][39]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[4].dividend_tmp_reg[5][39]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[5].dividend_tmp_reg[6][39]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[6].dividend_tmp_reg[7][39]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[7].dividend_tmp_reg[8][39]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[8].dividend_tmp_reg[9][39]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[9].dividend_tmp_reg[10][39]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[10].dividend_tmp_reg[11][39] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[11].dividend_tmp_reg[12][39] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[12].dividend_tmp_reg[13][39] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[13].dividend_tmp_reg[14][39] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[14].dividend_tmp_reg[15][39] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[15].dividend_tmp_reg[16][39] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[16].dividend_tmp_reg[17][39] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[17].dividend_tmp_reg[18][39] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[18].dividend_tmp_reg[19][39] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[19].dividend_tmp_reg[20][39] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[20].dividend_tmp_reg[21][39] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[21].dividend_tmp_reg[22][39] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[22].dividend_tmp_reg[23][39] | 24     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[24].dividend_tmp_reg[25][39] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[25].dividend_tmp_reg[26][39] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].dividend_tmp_reg[27][39] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[27].dividend_tmp_reg[28][39] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[28].dividend_tmp_reg[29][39] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[29].dividend_tmp_reg[30][39] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[30].dividend_tmp_reg[31][39] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[31].dividend_tmp_reg[32][39] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[32].dividend_tmp_reg[33][39] | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[33].dividend_tmp_reg[34][39] | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[34].dividend_tmp_reg[35][39] | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[35].dividend_tmp_reg[36][39] | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[36].dividend_tmp_reg[37][39] | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[37].dividend_tmp_reg[38][39] | 38     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][39] | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][38] | 39     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][37] | 38     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][36] | 37     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][35] | 36     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][34] | 35     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][33] | 34     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][32] | 33     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][30] | 31     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][29] | 30     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][28] | 29     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][27] | 28     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][26] | 27     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][25] | 26     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].dividend_tmp_reg[40][24] | 25     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[39].sign_tmp_reg[40][1]      | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter10_reg_reg[2]                                                                | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_loop_exit_ready_pp0_iter10_reg_reg                                                                 | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_kernel_mul_24s_24s_48_1_1 | A*B           | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_mul_24s_24s_48_1_1 | PCIN>>17+A*B  | 0      | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_mul_24s_24s_48_1_1 | A*B           | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_mul_24s_24s_48_1_1 | PCIN>>17+A*B  | 0      | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB0              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB0              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB0              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB0              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB0              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 30     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B'          | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | A'*B          | 17     | 1      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB3              | PCIN>>17+A*B' | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB2              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB2              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB2              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB2              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB2              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 30     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 17     | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | PCIN>>17+A*B  | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel__GCB1              | A*B           | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  2265|
|2     |DSP_ALU         |   324|
|3     |DSP_A_B_DATA    |   324|
|6     |DSP_C_DATA      |   324|
|7     |DSP_MULTIPLIER  |   324|
|8     |DSP_M_DATA      |   324|
|9     |DSP_OUTPUT      |   324|
|10    |DSP_PREADD      |   324|
|11    |DSP_PREADD_DATA |   324|
|12    |LUT1            |  6295|
|13    |LUT2            |  7386|
|14    |LUT3            |  6924|
|15    |LUT4            |  1744|
|16    |LUT5            |  1044|
|17    |LUT6            |  3490|
|18    |RAMB18E2        |     8|
|20    |RAMB36E2        |     8|
|22    |SRL16E          |    64|
|23    |SRLC32E         |   116|
|24    |FDRE            | 11972|
|25    |FDSE            |  1499|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:56 ; elapsed = 00:06:33 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 2944 ; free virtual = 110479
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 106 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:37 ; elapsed = 00:06:19 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 12011 ; free virtual = 119421
Synthesis Optimization Complete : Time (s): cpu = 00:05:56 ; elapsed = 00:06:36 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11965 ; free virtual = 119364
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.56 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 12584 ; free virtual = 119810
INFO: [Netlist 29-17] Analyzing 2589 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11990 ; free virtual = 119219
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 324 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 324 instances

Synth Design complete | Checksum: 88cc83ea
INFO: [Common 17-83] Releasing license: Synthesis
398 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:23 ; elapsed = 00:07:05 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11533 ; free virtual = 118762
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 6880.806; main = 2853.829; forked = 4950.498
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17939.723; main = 4271.344; forked = 14682.484
Write ShapeDB Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 11436 ; free virtual = 118671
INFO: [Common 17-1381] The checkpoint '/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = c28df3219b196081
INFO: [Coretcl 2-1174] Renamed 87 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 10540 ; free virtual = 118009
INFO: [Common 17-1381] The checkpoint '/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 16:13:21 2026...
