#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr  4 22:02:58 2024
# Process ID: 2920
# Current directory: C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.runs/impl_1
# Command line: vivado.exe -log lab7_2_toplevel.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab7_2_toplevel.tcl -notrace
# Log file: C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.runs/impl_1/lab7_2_toplevel.vdi
# Journal file: C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.runs/impl_1\vivado.jou
# Running On: BOOK-SIO57HHSUH, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16706 MB
#-----------------------------------------------------------
source lab7_2_toplevel.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 372.223 ; gain = 63.441
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/14435/Desktop/ECE385/Lab7_2/ip_repo/hdmi_text_controller_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/14435/Desktop/ECE385/Lab7_2/ip_repo/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/14435/Desktop/Vivado/2022.2/data/ip'.
Command: link_design -top lab7_2_toplevel -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_axi_uartlite_0_0/Lab7_2_axi_uartlite_0_0.dcp' for cell 'Lab7_2/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_clk_wiz_1_0/Lab7_2_clk_wiz_1_0.dcp' for cell 'Lab7_2/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_hdmi_text_controller_0_0/Lab7_2_hdmi_text_controller_0_0.dcp' for cell 'Lab7_2/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_mdm_1_0/Lab7_2_mdm_1_0.dcp' for cell 'Lab7_2/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_microblaze_0_0/Lab7_2_microblaze_0_0.dcp' for cell 'Lab7_2/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_microblaze_0_axi_intc_0/Lab7_2_microblaze_0_axi_intc_0.dcp' for cell 'Lab7_2/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_rst_clk_wiz_1_100M_0/Lab7_2_rst_clk_wiz_1_100M_0.dcp' for cell 'Lab7_2/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_xbar_0/Lab7_2_xbar_0.dcp' for cell 'Lab7_2/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_dlmb_bram_if_cntlr_0/Lab7_2_dlmb_bram_if_cntlr_0.dcp' for cell 'Lab7_2/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_dlmb_v10_0/Lab7_2_dlmb_v10_0.dcp' for cell 'Lab7_2/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_ilmb_bram_if_cntlr_0/Lab7_2_ilmb_bram_if_cntlr_0.dcp' for cell 'Lab7_2/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_ilmb_v10_0/Lab7_2_ilmb_v10_0.dcp' for cell 'Lab7_2/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_lmb_bram_0/Lab7_2_lmb_bram_0.dcp' for cell 'Lab7_2/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 871.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Lab7_2/hdmi_text_controller_0/inst/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Lab7_2/hdmi_text_controller_0/axi_aclk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_microblaze_0_0/Lab7_2_microblaze_0_0.xdc] for cell 'Lab7_2/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_microblaze_0_0/Lab7_2_microblaze_0_0.xdc] for cell 'Lab7_2/microblaze_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_microblaze_0_axi_intc_0/Lab7_2_microblaze_0_axi_intc_0.xdc] for cell 'Lab7_2/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_microblaze_0_axi_intc_0/Lab7_2_microblaze_0_axi_intc_0.xdc] for cell 'Lab7_2/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_clk_wiz_1_0/Lab7_2_clk_wiz_1_0_board.xdc] for cell 'Lab7_2/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_clk_wiz_1_0/Lab7_2_clk_wiz_1_0_board.xdc] for cell 'Lab7_2/clk_wiz_1/inst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_clk_wiz_1_0/Lab7_2_clk_wiz_1_0.xdc] for cell 'Lab7_2/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_clk_wiz_1_0/Lab7_2_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_clk_wiz_1_0/Lab7_2_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1453.824 ; gain = 448.305
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_clk_wiz_1_0/Lab7_2_clk_wiz_1_0.xdc] for cell 'Lab7_2/clk_wiz_1/inst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_rst_clk_wiz_1_100M_0/Lab7_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Lab7_2/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_rst_clk_wiz_1_100M_0/Lab7_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Lab7_2/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_rst_clk_wiz_1_100M_0/Lab7_2_rst_clk_wiz_1_100M_0.xdc] for cell 'Lab7_2/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_rst_clk_wiz_1_100M_0/Lab7_2_rst_clk_wiz_1_100M_0.xdc] for cell 'Lab7_2/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_axi_uartlite_0_0/Lab7_2_axi_uartlite_0_0_board.xdc] for cell 'Lab7_2/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_axi_uartlite_0_0/Lab7_2_axi_uartlite_0_0_board.xdc] for cell 'Lab7_2/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_axi_uartlite_0_0/Lab7_2_axi_uartlite_0_0.xdc] for cell 'Lab7_2/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_axi_uartlite_0_0/Lab7_2_axi_uartlite_0_0.xdc] for cell 'Lab7_2/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'Lab7_2/hdmi_text_controller_0/inst/clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'Lab7_2/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk_100' completely overrides clock 'Clk', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_clk_wiz_1_0/Lab7_2_clk_wiz_1_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.srcs/constrs_1/imports/lab7_2_provided_sp24/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_microblaze_0_axi_intc_0/Lab7_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Lab7_2/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_microblaze_0_axi_intc_0/Lab7_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Lab7_2/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_mdm_1_0/Lab7_2_mdm_1_0.xdc] for cell 'Lab7_2/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_mdm_1_0/Lab7_2_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_mdm_1_0/Lab7_2_mdm_1_0.xdc] for cell 'Lab7_2/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'lab7_2_toplevel'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1453.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

29 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1453.824 ; gain = 1022.418
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1453.824 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1739cb5c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.341 . Memory (MB): peak = 1473.883 ; gain = 20.059

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter Lab7_2/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance Lab7_2/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fb26731e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 1804.477 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 170 cells and removed 252 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: 1179d23ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.612 . Memory (MB): peak = 1804.477 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 126 cells and removed 286 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 83981b18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 1804.477 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 77 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Lab7_2/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net Lab7_2/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-194] Inserted BUFG Lab7_2/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regout0__0_BUFG_inst to drive 32 load(s) on clock net Lab7_2/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regout0__0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 10b7971c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1804.477 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10b7971c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1804.477 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cf9392c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1804.477 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             170  |             252  |                                              4  |
|  Constant propagation         |             126  |             286  |                                              1  |
|  Sweep                        |               0  |              77  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1804.477 ; gain = 0.000
Ending Logic Optimization Task | Checksum: eae1635c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1804.477 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: eae1635c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1914.855 ; gain = 0.000
Ending Power Optimization Task | Checksum: eae1635c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1914.855 ; gain = 110.379

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: eae1635c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1914.855 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1914.855 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: eae1635c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1914.855 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.855 ; gain = 461.031
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1914.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.runs/impl_1/lab7_2_toplevel_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab7_2_toplevel_drc_opted.rpt -pb lab7_2_toplevel_drc_opted.pb -rpx lab7_2_toplevel_drc_opted.rpx
Command: report_drc -file lab7_2_toplevel_drc_opted.rpt -pb lab7_2_toplevel_drc_opted.pb -rpx lab7_2_toplevel_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.runs/impl_1/lab7_2_toplevel_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1914.855 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5f7db367

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1914.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1694df2eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.541 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 230ec6379

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 230ec6379

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1914.855 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 230ec6379

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f71a3fa0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21301b72d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21301b72d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 22b8e5c2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 197 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 87 nets or LUTs. Breaked 0 LUT, combined 87 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1914.855 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             87  |                    87  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             87  |                    87  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ed0284be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1914.855 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 13f761a10

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.855 ; gain = 0.000
Phase 2 Global Placement | Checksum: 13f761a10

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a40fe5cf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b9f6a2f4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b8eb4ebb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11115d459

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a98a7e79

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b25d8618

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 225566497

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1914.855 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 225566497

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12a7b79c0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.292 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ece9b05d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1914.855 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1933ad28e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1914.855 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 12a7b79c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.068. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 112f23772

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.855 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.855 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 112f23772

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 112f23772

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 112f23772

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.855 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 112f23772

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.855 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1914.855 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.855 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18a8b750e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.855 ; gain = 0.000
Ending Placer Task | Checksum: 11cb690fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.855 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1914.855 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.503 . Memory (MB): peak = 1914.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.runs/impl_1/lab7_2_toplevel_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab7_2_toplevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1914.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file lab7_2_toplevel_utilization_placed.rpt -pb lab7_2_toplevel_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab7_2_toplevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1914.855 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.725 . Memory (MB): peak = 1914.855 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.544 . Memory (MB): peak = 1914.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.runs/impl_1/lab7_2_toplevel_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 663baa21 ConstDB: 0 ShapeSum: b67ae6dd RouteDB: 0
Post Restoration Checksum: NetGraph: 6082ff02 NumContArr: 5df6a2e1 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: be79a1e3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1924.277 ; gain = 9.422

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: be79a1e3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1930.316 ; gain = 15.461

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: be79a1e3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1930.316 ; gain = 15.461
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ef8e936f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1941.539 ; gain = 26.684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.152  | TNS=0.000  | WHS=-1.061 | THS=-96.954|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0106832 %
  Global Horizontal Routing Utilization  = 0.00169183 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4046
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4041
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 4

Phase 2 Router Initialization | Checksum: 19fc337c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1964.695 ; gain = 49.840

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19fc337c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1964.695 ; gain = 49.840
Phase 3 Initial Routing | Checksum: 1d5c9020c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.934 ; gain = 89.078
INFO: [Route 35-580] Design has 12 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===============================+===============================+================================================================================+
| Launch Setup Clock            | Launch Hold Clock             | Pin                                                                            |
+===============================+===============================+================================================================================+
| clk_out1_Lab7_2_clk_wiz_1_0_1 | clk_out1_Lab7_2_clk_wiz_1_0_1 | Lab7_2/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D |
| clk_out1_Lab7_2_clk_wiz_1_0_1 | clk_out1_Lab7_2_clk_wiz_1_0_1 | Lab7_2/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D |
| clk_out1_Lab7_2_clk_wiz_1_0_1 | clk_out1_Lab7_2_clk_wiz_1_0_1 | Lab7_2/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D |
| clk_out1_Lab7_2_clk_wiz_1_0_1 | clk_out1_Lab7_2_clk_wiz_1_0_1 | Lab7_2/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D |
| clk_out1_Lab7_2_clk_wiz_1_0_1 | clk_out1_Lab7_2_clk_wiz_1_0_1 | Lab7_2/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D |
+-------------------------------+-------------------------------+--------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 786
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.850  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c616f905

Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 2003.934 ; gain = 89.078
Phase 4 Rip-up And Reroute | Checksum: 1c616f905

Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 2003.934 ; gain = 89.078

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 167ad8193

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2003.934 ; gain = 89.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.850  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 167ad8193

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2003.934 ; gain = 89.078

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 167ad8193

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2003.934 ; gain = 89.078
Phase 5 Delay and Skew Optimization | Checksum: 167ad8193

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2003.934 ; gain = 89.078

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1edc8e99b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2003.934 ; gain = 89.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.850  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 219a47476

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2003.934 ; gain = 89.078
Phase 6 Post Hold Fix | Checksum: 219a47476

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2003.934 ; gain = 89.078

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.1805 %
  Global Horizontal Routing Utilization  = 2.54477 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 184b996b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2003.934 ; gain = 89.078

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 184b996b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2003.934 ; gain = 89.078

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21ca13fc6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2003.934 ; gain = 89.078

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.850  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21ca13fc6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2003.934 ; gain = 89.078
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2003.934 ; gain = 89.078

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2003.934 ; gain = 89.078
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 2003.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.runs/impl_1/lab7_2_toplevel_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab7_2_toplevel_drc_routed.rpt -pb lab7_2_toplevel_drc_routed.pb -rpx lab7_2_toplevel_drc_routed.rpx
Command: report_drc -file lab7_2_toplevel_drc_routed.rpt -pb lab7_2_toplevel_drc_routed.pb -rpx lab7_2_toplevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.runs/impl_1/lab7_2_toplevel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab7_2_toplevel_methodology_drc_routed.rpt -pb lab7_2_toplevel_methodology_drc_routed.pb -rpx lab7_2_toplevel_methodology_drc_routed.rpx
Command: report_methodology -file lab7_2_toplevel_methodology_drc_routed.rpt -pb lab7_2_toplevel_methodology_drc_routed.pb -rpx lab7_2_toplevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/14435/Desktop/ECE385/Lab7_2/Lab7_2/Lab7_2.runs/impl_1/lab7_2_toplevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab7_2_toplevel_power_routed.rpt -pb lab7_2_toplevel_power_summary_routed.pb -rpx lab7_2_toplevel_power_routed.rpx
Command: report_power -file lab7_2_toplevel_power_routed.rpt -pb lab7_2_toplevel_power_summary_routed.pb -rpx lab7_2_toplevel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
131 Infos, 15 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab7_2_toplevel_route_status.rpt -pb lab7_2_toplevel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file lab7_2_toplevel_timing_summary_routed.rpt -pb lab7_2_toplevel_timing_summary_routed.pb -rpx lab7_2_toplevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab7_2_toplevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab7_2_toplevel_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab7_2_toplevel_bus_skew_routed.rpt -pb lab7_2_toplevel_bus_skew_routed.pb -rpx lab7_2_toplevel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 22:04:58 2024...
