

================================================================
== Vitis HLS Report for 'Block_split13_proc'
================================================================
* Date:           Fri May 19 07:24:57 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        uz_VSD
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.515 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3| 30.000 ns | 30.000 ns |    3|    3|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i32 %in_r, i64, i64" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 5 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.67ns)   --->   "%in_load = load i3 %in_addr" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 6 'load' 'in_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr i32 %in_r, i64, i64" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 7 'getelementptr' 'in_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.67ns)   --->   "%in_load_1 = load i3 %in_addr_1" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 8 'load' 'in_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 9 [1/2] (0.67ns)   --->   "%in_load = load i3 %in_addr" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 9 'load' 'in_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 10 [1/2] (0.67ns)   --->   "%in_load_1 = load i3 %in_addr_1" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 10 'load' 'in_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%in_addr_2 = getelementptr i32 %in_r, i64, i64" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 11 'getelementptr' 'in_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (0.67ns)   --->   "%in_load_2 = load i3 %in_addr_2" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 12 'load' 'in_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%in_addr_3 = getelementptr i32 %in_r, i64, i64" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 13 'getelementptr' 'in_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.67ns)   --->   "%in_load_3 = load i3 %in_addr_3" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 14 'load' 'in_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 15 [1/2] (0.67ns)   --->   "%in_load_2 = load i3 %in_addr_2" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 15 'load' 'in_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 16 [1/2] (0.67ns)   --->   "%in_load_3 = load i3 %in_addr_3" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 16 'load' 'in_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%in_addr_4 = getelementptr i32 %in_r, i64, i64" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 17 'getelementptr' 'in_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.67ns)   --->   "%in_load_4 = load i3 %in_addr_4" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 18 'load' 'in_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%in_addr_5 = getelementptr i32 %in_r, i64, i64" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 19 'getelementptr' 'in_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.67ns)   --->   "%in_load_5 = load i3 %in_addr_5" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 20 'load' 'in_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 2.51>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_0, i32, i32, void @empty, i32, i32, void @empty, void @empty, void @empty, i32, i32, i32, i32, void @empty, void @empty"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cpy_in_5_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cpy_in_4_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cpy_in_3_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cpy_in_2_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cpy_in_1_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cpy_in_0_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_0, i32, i32, void @empty, i32, i32, void @empty, void @empty, void @empty, i32, i32, i32, i32, void @empty, void @empty"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%cpy_in_0 = bitcast i32 %in_load" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 29 'bitcast' 'cpy_in_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.83ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.ap_fifo.floatP, i32 %cpy_in_0_out, i32 %cpy_in_0" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 30 'write' 'write_ln10' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%cpy_in_1 = bitcast i32 %in_load_1" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 31 'bitcast' 'cpy_in_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.83ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.ap_fifo.floatP, i32 %cpy_in_1_out, i32 %cpy_in_1" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 32 'write' 'write_ln10' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%cpy_in_2 = bitcast i32 %in_load_2" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 33 'bitcast' 'cpy_in_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.83ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.ap_fifo.floatP, i32 %cpy_in_2_out, i32 %cpy_in_2" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 34 'write' 'write_ln10' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%cpy_in_3 = bitcast i32 %in_load_3" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 35 'bitcast' 'cpy_in_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.83ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.ap_fifo.floatP, i32 %cpy_in_3_out, i32 %cpy_in_3" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 36 'write' 'write_ln10' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/2] (0.67ns)   --->   "%in_load_4 = load i3 %in_addr_4" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 37 'load' 'in_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%cpy_in_4 = bitcast i32 %in_load_4" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 38 'bitcast' 'cpy_in_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.83ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.ap_fifo.floatP, i32 %cpy_in_4_out, i32 %cpy_in_4" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 39 'write' 'write_ln10' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/2] (0.67ns)   --->   "%in_load_5 = load i3 %in_addr_5" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 40 'load' 'in_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%cpy_in_5 = bitcast i32 %in_load_5" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 41 'bitcast' 'cpy_in_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.83ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.ap_fifo.floatP, i32 %cpy_in_5_out, i32 %cpy_in_5" [uz_VSD/uz_VSD.cpp:10]   --->   Operation 42 'write' 'write_ln10' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ cpy_in_0_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cpy_in_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cpy_in_2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cpy_in_3_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cpy_in_4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cpy_in_5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_addr           (getelementptr) [ 00100]
in_addr_1         (getelementptr) [ 00100]
in_load           (load         ) [ 00011]
in_load_1         (load         ) [ 00011]
in_addr_2         (getelementptr) [ 00010]
in_addr_3         (getelementptr) [ 00010]
in_load_2         (load         ) [ 00001]
in_load_3         (load         ) [ 00001]
in_addr_4         (getelementptr) [ 00001]
in_addr_5         (getelementptr) [ 00001]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
cpy_in_0          (bitcast      ) [ 00000]
write_ln10        (write        ) [ 00000]
cpy_in_1          (bitcast      ) [ 00000]
write_ln10        (write        ) [ 00000]
cpy_in_2          (bitcast      ) [ 00000]
write_ln10        (write        ) [ 00000]
cpy_in_3          (bitcast      ) [ 00000]
write_ln10        (write        ) [ 00000]
in_load_4         (load         ) [ 00000]
cpy_in_4          (bitcast      ) [ 00000]
write_ln10        (write        ) [ 00000]
in_load_5         (load         ) [ 00000]
cpy_in_5          (bitcast      ) [ 00000]
write_ln10        (write        ) [ 00000]
ret_ln0           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cpy_in_0_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpy_in_0_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cpy_in_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpy_in_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cpy_in_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpy_in_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cpy_in_3_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpy_in_3_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cpy_in_4_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpy_in_4_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cpy_in_5_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpy_in_5_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln10_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln10/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="write_ln10_write_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="0" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="0" index="2" bw="32" slack="0"/>
<pin id="57" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln10/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln10_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln10/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="write_ln10_write_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln10/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln10_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln10/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln10_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln10/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="in_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
<pin id="104" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/1 in_load_1/1 in_load_2/2 in_load_3/2 in_load_4/3 in_load_5/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="in_addr_2_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_2/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_addr_3_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_3/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="in_addr_4_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_4/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="in_addr_5_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_5/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="cpy_in_0_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="cpy_in_0/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="cpy_in_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="cpy_in_1/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="cpy_in_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="cpy_in_2/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="cpy_in_3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="cpy_in_3/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="cpy_in_4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="cpy_in_4/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="cpy_in_5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="cpy_in_5/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="in_addr_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="1"/>
<pin id="179" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="182" class="1005" name="in_addr_1_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="1"/>
<pin id="184" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_1 "/>
</bind>
</comp>

<comp id="187" class="1005" name="in_load_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2"/>
<pin id="189" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="192" class="1005" name="in_load_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2"/>
<pin id="194" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_load_1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="in_addr_2_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="1"/>
<pin id="199" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="in_addr_3_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="1"/>
<pin id="204" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="in_load_2_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load_2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="in_load_3_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load_3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="in_addr_4_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="1"/>
<pin id="219" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="in_addr_5_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="44" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="44" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="44" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="44" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="105"><net_src comp="88" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="114"><net_src comp="106" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="123"><net_src comp="115" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="132"><net_src comp="124" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="141"><net_src comp="133" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="154"><net_src comp="151" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="158"><net_src comp="155" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="170"><net_src comp="96" pin="7"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="175"><net_src comp="96" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="180"><net_src comp="88" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="185"><net_src comp="106" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="190"><net_src comp="96" pin="7"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="195"><net_src comp="96" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="200"><net_src comp="115" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="205"><net_src comp="124" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="210"><net_src comp="96" pin="7"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="215"><net_src comp="96" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="220"><net_src comp="133" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="225"><net_src comp="142" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cpy_in_0_out | {4 }
	Port: cpy_in_1_out | {4 }
	Port: cpy_in_2_out | {4 }
	Port: cpy_in_3_out | {4 }
	Port: cpy_in_4_out | {4 }
	Port: cpy_in_5_out | {4 }
 - Input state : 
	Port: Block_.split13_proc : in_r | {1 2 3 4 }
  - Chain level:
	State 1
		in_load : 1
		in_load_1 : 1
	State 2
		in_load_2 : 1
		in_load_3 : 1
	State 3
		in_load_4 : 1
		in_load_5 : 1
	State 4
		write_ln10 : 1
		write_ln10 : 1
		write_ln10 : 1
		write_ln10 : 1
		cpy_in_4 : 1
		write_ln10 : 2
		cpy_in_5 : 1
		write_ln10 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|          | write_ln10_write_fu_46 |
|          | write_ln10_write_fu_53 |
|   write  | write_ln10_write_fu_60 |
|          | write_ln10_write_fu_67 |
|          | write_ln10_write_fu_74 |
|          | write_ln10_write_fu_81 |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|in_addr_1_reg_182|    3   |
|in_addr_2_reg_197|    3   |
|in_addr_3_reg_202|    3   |
|in_addr_4_reg_217|    3   |
|in_addr_5_reg_222|    3   |
| in_addr_reg_177 |    3   |
|in_load_1_reg_192|   32   |
|in_load_2_reg_207|   32   |
|in_load_3_reg_212|   32   |
| in_load_reg_187 |   32   |
+-----------------+--------+
|      Total      |   146  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_96 |  p0  |   6  |   3  |   18   ||    33   |
| grp_access_fu_96 |  p2  |   6  |   0  |    0   ||    33   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.462  ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   66   |
|  Register |    -   |   146  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   146  |   66   |
+-----------+--------+--------+--------+
