
ubuntu-preinstalled/sgp_dd:     file format elf32-littlearm


Disassembly of section .init:

00000c80 <.init>:
 c80:	push	{r3, lr}
 c84:	bl	2874 <sg_chk_n_print3@plt+0x1910>
 c88:	pop	{r3, pc}

Disassembly of section .plt:

00000c8c <pthread_mutex_unlock@plt-0x14>:
 c8c:	push	{lr}		; (str lr, [sp, #-4]!)
 c90:	ldr	lr, [pc, #4]	; c9c <pthread_mutex_unlock@plt-0x4>
 c94:	add	lr, pc, lr
 c98:	ldr	pc, [lr, #8]!
 c9c:	andeq	r6, r1, ip, asr #4

00000ca0 <pthread_mutex_unlock@plt>:
 ca0:			; <UNDEFINED> instruction: 0xe7fd4778
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #90112	; 0x16000
 cac:	ldr	pc, [ip, #584]!	; 0x248

00000cb0 <raise@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #90112	; 0x16000
 cb8:	ldr	pc, [ip, #576]!	; 0x240

00000cbc <sg_print_command@plt>:
 cbc:	add	ip, pc, #0, 12
 cc0:	add	ip, ip, #90112	; 0x16000
 cc4:	ldr	pc, [ip, #568]!	; 0x238

00000cc8 <pthread_cond_broadcast@plt>:
 cc8:			; <UNDEFINED> instruction: 0xe7fd4778
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #90112	; 0x16000
 cd4:	ldr	pc, [ip, #556]!	; 0x22c

00000cd8 <sg_ll_readcap_10@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #90112	; 0x16000
 ce0:	ldr	pc, [ip, #548]!	; 0x224

00000ce4 <sg_ll_readcap_16@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #90112	; 0x16000
 cec:	ldr	pc, [ip, #540]!	; 0x21c

00000cf0 <__pthread_register_cancel@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #90112	; 0x16000
 cf8:	ldr	pc, [ip, #532]!	; 0x214

00000cfc <strcmp@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #90112	; 0x16000
 d04:	ldr	pc, [ip, #524]!	; 0x20c

00000d08 <__cxa_finalize@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #90112	; 0x16000
 d10:	ldr	pc, [ip, #516]!	; 0x204

00000d14 <read@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #90112	; 0x16000
 d1c:	ldr	pc, [ip, #508]!	; 0x1fc

00000d20 <free@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #90112	; 0x16000
 d28:	ldr	pc, [ip, #500]!	; 0x1f4

00000d2c <pthread_mutex_lock@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #90112	; 0x16000
 d34:	ldr	pc, [ip, #492]!	; 0x1ec

00000d38 <pthread_mutex_init@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #90112	; 0x16000
 d40:	ldr	pc, [ip, #484]!	; 0x1e4

00000d44 <sigwait@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #90112	; 0x16000
 d4c:	ldr	pc, [ip, #476]!	; 0x1dc

00000d50 <__stack_chk_fail@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #90112	; 0x16000
 d58:	ldr	pc, [ip, #468]!	; 0x1d4

00000d5c <pthread_cond_init@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #90112	; 0x16000
 d64:	ldr	pc, [ip, #460]!	; 0x1cc

00000d68 <pr2serr@plt>:
 d68:			; <UNDEFINED> instruction: 0xe7fd4778
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #90112	; 0x16000
 d74:	ldr	pc, [ip, #448]!	; 0x1c0

00000d78 <perror@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #90112	; 0x16000
 d80:	ldr	pc, [ip, #440]!	; 0x1b8

00000d84 <sigaction@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #90112	; 0x16000
 d8c:	ldr	pc, [ip, #432]!	; 0x1b0

00000d90 <ioctl@plt>:
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #90112	; 0x16000
 d98:	ldr	pc, [ip, #424]!	; 0x1a8

00000d9c <lseek64@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #90112	; 0x16000
 da4:	ldr	pc, [ip, #416]!	; 0x1a0

00000da8 <gettimeofday@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #90112	; 0x16000
 db0:	ldr	pc, [ip, #408]!	; 0x198

00000db4 <pthread_sigmask@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #90112	; 0x16000
 dbc:	ldr	pc, [ip, #400]!	; 0x190

00000dc0 <pthread_create@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #90112	; 0x16000
 dc8:	ldr	pc, [ip, #392]!	; 0x188

00000dcc <open64@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #90112	; 0x16000
 dd4:	ldr	pc, [ip, #384]!	; 0x180

00000dd8 <sigaddset@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #90112	; 0x16000
 de0:	ldr	pc, [ip, #376]!	; 0x178

00000de4 <__libc_start_main@plt>:
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #90112	; 0x16000
 dec:	ldr	pc, [ip, #368]!	; 0x170

00000df0 <__gmon_start__@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #90112	; 0x16000
 df8:	ldr	pc, [ip, #360]!	; 0x168

00000dfc <kill@plt>:
 dfc:	add	ip, pc, #0, 12
 e00:	add	ip, ip, #90112	; 0x16000
 e04:	ldr	pc, [ip, #352]!	; 0x160

00000e08 <getpid@plt>:
 e08:	add	ip, pc, #0, 12
 e0c:	add	ip, ip, #90112	; 0x16000
 e10:	ldr	pc, [ip, #344]!	; 0x158

00000e14 <exit@plt>:
 e14:	add	ip, pc, #0, 12
 e18:	add	ip, ip, #90112	; 0x16000
 e1c:	ldr	pc, [ip, #336]!	; 0x150

00000e20 <strlen@plt>:
 e20:	add	ip, pc, #0, 12
 e24:	add	ip, ip, #90112	; 0x16000
 e28:	ldr	pc, [ip, #328]!	; 0x148

00000e2c <strchr@plt>:
 e2c:	add	ip, pc, #0, 12
 e30:	add	ip, ip, #90112	; 0x16000
 e34:	ldr	pc, [ip, #320]!	; 0x140

00000e38 <sg_err_category3@plt>:
 e38:	add	ip, pc, #0, 12
 e3c:	add	ip, ip, #90112	; 0x16000
 e40:	ldr	pc, [ip, #312]!	; 0x138

00000e44 <__open64_2@plt>:
 e44:	add	ip, pc, #0, 12
 e48:	add	ip, ip, #90112	; 0x16000
 e4c:	ldr	pc, [ip, #304]!	; 0x130

00000e50 <__errno_location@plt>:
 e50:	add	ip, pc, #0, 12
 e54:	add	ip, ip, #90112	; 0x16000
 e58:	ldr	pc, [ip, #296]!	; 0x128

00000e5c <snprintf@plt>:
 e5c:	add	ip, pc, #0, 12
 e60:	add	ip, ip, #90112	; 0x16000
 e64:	ldr	pc, [ip, #288]!	; 0x120

00000e68 <memset@plt>:
 e68:	add	ip, pc, #0, 12
 e6c:	add	ip, ip, #90112	; 0x16000
 e70:	ldr	pc, [ip, #280]!	; 0x118

00000e74 <__pthread_unregister_cancel@plt>:
 e74:	add	ip, pc, #0, 12
 e78:	add	ip, ip, #90112	; 0x16000
 e7c:	ldr	pc, [ip, #272]!	; 0x110

00000e80 <strncpy@plt>:
 e80:	add	ip, pc, #0, 12
 e84:	add	ip, ip, #90112	; 0x16000
 e88:	ldr	pc, [ip, #264]!	; 0x108

00000e8c <write@plt>:
 e8c:	add	ip, pc, #0, 12
 e90:	add	ip, ip, #90112	; 0x16000
 e94:	ldr	pc, [ip, #256]!	; 0x100

00000e98 <sg_get_llnum@plt>:
 e98:	add	ip, pc, #0, 12
 e9c:	add	ip, ip, #90112	; 0x16000
 ea0:	ldr	pc, [ip, #248]!	; 0xf8

00000ea4 <__pthread_unwind_next@plt>:
 ea4:	add	ip, pc, #0, 12
 ea8:	add	ip, ip, #90112	; 0x16000
 eac:	ldr	pc, [ip, #240]!	; 0xf0

00000eb0 <sg_convert_errno@plt>:
 eb0:	add	ip, pc, #0, 12
 eb4:	add	ip, ip, #90112	; 0x16000
 eb8:	ldr	pc, [ip, #232]!	; 0xe8

00000ebc <pthread_kill@plt>:
 ebc:	add	ip, pc, #0, 12
 ec0:	add	ip, ip, #90112	; 0x16000
 ec4:	ldr	pc, [ip, #224]!	; 0xe0

00000ec8 <sigemptyset@plt>:
 ec8:	add	ip, pc, #0, 12
 ecc:	add	ip, ip, #90112	; 0x16000
 ed0:	ldr	pc, [ip, #216]!	; 0xd8

00000ed4 <pthread_join@plt>:
 ed4:	add	ip, pc, #0, 12
 ed8:	add	ip, ip, #90112	; 0x16000
 edc:	ldr	pc, [ip, #208]!	; 0xd0

00000ee0 <__sigsetjmp@plt>:
 ee0:	add	ip, pc, #0, 12
 ee4:	add	ip, ip, #90112	; 0x16000
 ee8:	ldr	pc, [ip, #200]!	; 0xc8

00000eec <safe_strerror@plt>:
 eec:	add	ip, pc, #0, 12
 ef0:	add	ip, ip, #90112	; 0x16000
 ef4:	ldr	pc, [ip, #192]!	; 0xc0

00000ef8 <pthread_cond_wait@plt>:
 ef8:	add	ip, pc, #0, 12
 efc:	add	ip, ip, #90112	; 0x16000
 f00:	ldr	pc, [ip, #184]!	; 0xb8

00000f04 <sg_get_num@plt>:
 f04:	add	ip, pc, #0, 12
 f08:	add	ip, ip, #90112	; 0x16000
 f0c:	ldr	pc, [ip, #176]!	; 0xb0

00000f10 <__xstat64@plt>:
 f10:	add	ip, pc, #0, 12
 f14:	add	ip, ip, #90112	; 0x16000
 f18:	ldr	pc, [ip, #168]!	; 0xa8

00000f1c <sg_memalign@plt>:
 f1c:	add	ip, pc, #0, 12
 f20:	add	ip, ip, #90112	; 0x16000
 f24:	ldr	pc, [ip, #160]!	; 0xa0

00000f28 <sg_ll_sync_cache_10@plt>:
 f28:	add	ip, pc, #0, 12
 f2c:	add	ip, ip, #90112	; 0x16000
 f30:	ldr	pc, [ip, #152]!	; 0x98

00000f34 <strncmp@plt>:
 f34:	add	ip, pc, #0, 12
 f38:	add	ip, ip, #90112	; 0x16000
 f3c:	ldr	pc, [ip, #144]!	; 0x90

00000f40 <abort@plt>:
 f40:	add	ip, pc, #0, 12
 f44:	add	ip, ip, #90112	; 0x16000
 f48:	ldr	pc, [ip, #136]!	; 0x88

00000f4c <close@plt>:
 f4c:	add	ip, pc, #0, 12
 f50:	add	ip, ip, #90112	; 0x16000
 f54:	ldr	pc, [ip, #128]!	; 0x80

00000f58 <__snprintf_chk@plt>:
 f58:	add	ip, pc, #0, 12
 f5c:	add	ip, ip, #90112	; 0x16000
 f60:	ldr	pc, [ip, #120]!	; 0x78

00000f64 <sg_chk_n_print3@plt>:
 f64:	add	ip, pc, #0, 12
 f68:	add	ip, ip, #90112	; 0x16000
 f6c:	ldr	pc, [ip, #112]!	; 0x70

Disassembly of section .text:

00000f70 <.text>:
     f70:	svcmi	0x00f0e92d
     f74:	cfldr32pl	mvfx15, [sp, #692]	; 0x2b4
     f78:	stclcc	8, cr15, [r0, #-892]!	; 0xfffffc84
     f7c:			; <UNDEFINED> instruction: 0xf8dfb081
     f80:	strmi	r5, [r0], r0, ror #26
     f84:	ldclmi	8, cr15, [ip, #-892]	; 0xfffffc84
     f88:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
     f8c:	addvc	pc, r8, #1325400064	; 0x4f000000
     f90:			; <UNDEFINED> instruction: 0xf50d4618
     f94:	stmdbpl	ip!, {r2, r3, r4, r7, r8, r9, ip, lr}
     f98:	tstcs	r0, lr, lsl #12
     f9c:	stmdavs	r4!, {r2, r3, r4, r8, r9, ip, sp}
     fa0:			; <UNDEFINED> instruction: 0xf04f601c
     fa4:	strmi	r0, [pc], -r0, lsl #8
     fa8:	strcs	r9, [r1, #-300]	; 0xfffffed4
     fac:	smlawtne	sp, sp, r9, lr
     fb0:			; <UNDEFINED> instruction: 0xf7ff912f
     fb4:	strmi	lr, [r8, #3930]!	; 0xf5a
     fb8:	addeq	pc, r0, #79	; 0x4f
     fbc:	ldmvc	ip, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
     fc0:	bvc	fe73f1fc <sg_chk_n_print3@plt+0xfe73e298>
     fc4:	rsccs	pc, r4, r0, asr #17
     fc8:	andeq	pc, sl, #79	; 0x4f
     fcc:	strvs	r6, [r5], r5, lsl #2
     fd0:	strbvs	r6, [r2], r2, asr #2
     fd4:	bicshi	pc, r5, #64, 6
     fd8:	strls	r9, [fp, -sl, lsl #14]
     fdc:	stccs	8, cr15, [r8, #-892]	; 0xfffffc84
     fe0:	stccc	8, cr15, [r8, #-892]	; 0xfffffc84
     fe4:	ldrdeq	lr, [sl, -sp]
     fe8:			; <UNDEFINED> instruction: 0xf8df447a
     fec:	ldrbtmi	r9, [fp], #-3332	; 0xfffff2fc
     ff0:	stclt	8, cr15, [r0, #-892]	; 0xfffffc84
     ff4:	ldrbtmi	r3, [r9], #624	; 0x270
     ff8:	ldrbtmi	r9, [fp], #531	; 0x213
     ffc:	andseq	pc, r8, #-1073741824	; 0xc0000000
    1000:	stmib	sp, {r1, r2, r3, r8, r9, sl, ip, pc}^
    1004:	andsls	r0, sl, #12, 2
    1008:	stmib	sp, {r0, r3, r8, r9, sl, ip, pc}^
    100c:	stmib	sp, {r0, r4, r8, r9, sl, ip, sp, lr}^
    1010:	and	r7, r3, pc, lsl #14
    1014:	strmi	r3, [r8, #1281]!	; 0x501
    1018:	addhi	pc, sp, r0
    101c:	svcne	0x0004f856
    1020:	rscsle	r2, r7, r0, lsl #18
    1024:	ldrvc	pc, [ip], #1549	; 0x60d
    1028:	addvs	pc, r0, #1325400064	; 0x4f000000
    102c:			; <UNDEFINED> instruction: 0xf7ff4620
    1030:	stmdavc	r2!, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    1034:			; <UNDEFINED> instruction: 0xf8842300
    1038:	bcs	f4e03c <sg_chk_n_print3@plt+0xf4d0d8>
    103c:	addsmi	fp, sl, #24, 30	; 0x60
    1040:			; <UNDEFINED> instruction: 0xf814d005
    1044:	bcs	cc50 <sg_chk_n_print3@plt+0xbcec>
    1048:	bcs	f70cb0 <sg_chk_n_print3@plt+0xf6fd4c>
    104c:			; <UNDEFINED> instruction: 0xb112d1f9
    1050:			; <UNDEFINED> instruction: 0xf8042300
    1054:			; <UNDEFINED> instruction: 0xf60d3b01
    1058:			; <UNDEFINED> instruction: 0x46507a9c
    105c:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1060:	strmi	r4, [r7], -r9, asr #12
    1064:			; <UNDEFINED> instruction: 0xf7ff4650
    1068:	stmdacs	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    106c:			; <UNDEFINED> instruction: 0xf89ad052
    1070:	bcs	1889078 <sg_chk_n_print3@plt+0x1888114>
    1074:			; <UNDEFINED> instruction: 0xf89ad119
    1078:	bcs	1cc9084 <sg_chk_n_print3@plt+0x1cc8120>
    107c:			; <UNDEFINED> instruction: 0xf89ad115
    1080:	ldmiblt	r3, {r1, ip, sp}
    1084:			; <UNDEFINED> instruction: 0xf7ff4620
    1088:			; <UNDEFINED> instruction: 0xf8dfef3e
    108c:	ldrbtmi	r3, [fp], #-3180	; 0xfffff394
    1090:	rsceq	pc, r0, r3, asr #17
    1094:			; <UNDEFINED> instruction: 0xd1bd3001
    1098:	stclne	8, cr15, [r0], #-892	; 0xfffffc84
    109c:	stcleq	8, cr15, [r0], #-892	; 0xfffffc84
    10a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    10a4:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    10a8:			; <UNDEFINED> instruction: 0xf60de070
    10ac:			; <UNDEFINED> instruction: 0x46597a9c
    10b0:			; <UNDEFINED> instruction: 0xf7ff4650
    10b4:	stmdacs	r0, {r2, r5, r9, sl, fp, sp, lr, pc}
    10b8:			; <UNDEFINED> instruction: 0xf8dfd07d
    10bc:	ldrbmi	r1, [r0], -r8, asr #24
    10c0:			; <UNDEFINED> instruction: 0xf7ff4479
    10c4:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    10c8:	sbchi	pc, r7, r0
    10cc:	ldcne	8, cr15, [r8], #-892	; 0xfffffc84
    10d0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    10d4:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
    10d8:	cmnle	r7, r0, lsl #16
    10dc:	blcs	b5f170 <sg_chk_n_print3@plt+0xb5e20c>
    10e0:	sbcshi	pc, r5, r0
    10e4:			; <UNDEFINED> instruction: 0xf8df4620
    10e8:			; <UNDEFINED> instruction: 0xf7ff4c24
    10ec:	ldrbtmi	lr, [ip], #-3798	; 0xfffff12a
    10f0:	strmi	r4, [r2], -fp, lsl #12
    10f4:	movwcs	lr, #2500	; 0x9c4
    10f8:	svclt	0x00083301
    10fc:	svccc	0x00fff1b0
    1100:			; <UNDEFINED> instruction: 0xf8dfd188
    1104:			; <UNDEFINED> instruction: 0xf8df1c0c
    1108:	ldrbtmi	r0, [r9], #-3084	; 0xfffff3f4
    110c:			; <UNDEFINED> instruction: 0xf7ff4478
    1110:	eors	lr, fp, lr, lsr #28
    1114:			; <UNDEFINED> instruction: 0xf7ff4620
    1118:			; <UNDEFINED> instruction: 0xf8dfeef6
    111c:	ldrbtmi	r3, [fp], #-3068	; 0xfffff404
    1120:	rsceq	pc, r4, r3, asr #17
    1124:			; <UNDEFINED> instruction: 0xf0003001
    1128:	strcc	r8, [r1, #-568]	; 0xfffffdc8
    112c:	strmi	r2, [r8, #769]!	; 0x301
    1130:			; <UNDEFINED> instruction: 0xf47f9309
    1134:	ldmib	sp, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    1138:	andsmi	r2, r3, pc, lsl #6
    113c:	svceq	0x00fff013
    1140:			; <UNDEFINED> instruction: 0xf8dfd004
    1144:	ldrbtmi	r0, [r8], #-3032	; 0xfffff428
    1148:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    114c:	blcs	27d90 <sg_chk_n_print3@plt+0x26e2c>
    1150:	bichi	pc, r7, r0, asr #32
    1154:	blcc	ff23f4d8 <sg_chk_n_print3@plt+0xff23e574>
    1158:			; <UNDEFINED> instruction: 0xf8d3447b
    115c:	blcs	d4e4 <sg_chk_n_print3@plt+0xc580>
    1160:	mvnhi	pc, r0, asr #6
    1164:	blcs	27db0 <sg_chk_n_print3@plt+0x26e4c>
    1168:	addshi	pc, sl, r0
    116c:	blcc	fed3f4f0 <sg_chk_n_print3@plt+0xfed3e58c>
    1170:	ldrbtmi	r9, [fp], #-2577	; 0xfffff5ef
    1174:	ldrdcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    1178:			; <UNDEFINED> instruction: 0xf0004293
    117c:			; <UNDEFINED> instruction: 0xf8df8091
    1180:	ldrbtmi	r0, [r8], #-2984	; 0xfffff458
    1184:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    1188:	blx	ff6bd196 <sg_chk_n_print3@plt+0xff6bc232>
    118c:			; <UNDEFINED> instruction: 0xf8df2401
    1190:			; <UNDEFINED> instruction: 0xf50d1b9c
    1194:			; <UNDEFINED> instruction: 0xf8df539c
    1198:	tstcc	ip, #76, 22	; 0x13000
    119c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    11a0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    11a4:			; <UNDEFINED> instruction: 0xf0404051
    11a8:	strtmi	r8, [r0], -r1, ror #8
    11ac:	cfldr32pl	mvfx15, [sp, #52]	; 0x34
    11b0:	pop	{r0, ip, sp, pc}
    11b4:	qsub8mi	r8, r0, r0
    11b8:	movwls	r2, #58113	; 0xe301
    11bc:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    11c0:	blcc	1b3f544 <sg_chk_n_print3@plt+0x1b3e5e0>
    11c4:	cmpvs	r8, fp, ror r4
    11c8:			; <UNDEFINED> instruction: 0xe72366d8
    11cc:	mulcs	r0, sl, r8
    11d0:	tstle	r3, r4, ror #20
    11d4:	mulcs	r1, sl, r8
    11d8:	suble	r2, fp, r5, ror #20
    11dc:	blne	153f560 <sg_chk_n_print3@plt+0x153e5fc>
    11e0:	bvc	fe73ea1c <sg_chk_n_print3@plt+0xfe73dab8>
    11e4:	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
    11e8:			; <UNDEFINED> instruction: 0xf7ff4650
    11ec:	stmdacs	r0, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    11f0:			; <UNDEFINED> instruction: 0xf8dfd044
    11f4:	ldrbmi	r1, [r0], -r4, asr #22
    11f8:			; <UNDEFINED> instruction: 0xf7ff4479
    11fc:	stmdacs	r0, {r7, r8, sl, fp, sp, lr, pc}
    1200:	cmnhi	ip, r0	; <UNPREDICTABLE>
    1204:	blne	d3f588 <sg_chk_n_print3@plt+0xd3e624>
    1208:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    120c:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1210:			; <UNDEFINED> instruction: 0xf0002800
    1214:			; <UNDEFINED> instruction: 0xf8df81ae
    1218:	ldrbmi	r1, [r0], -r8, lsr #22
    121c:			; <UNDEFINED> instruction: 0xf7ff4479
    1220:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    1224:	orrhi	pc, lr, r0
    1228:	blne	63f5ac <sg_chk_n_print3@plt+0x63e648>
    122c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    1230:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1234:			; <UNDEFINED> instruction: 0xf0402800
    1238:			; <UNDEFINED> instruction: 0xf89d81b9
    123c:			; <UNDEFINED> instruction: 0xf60d389c
    1240:	blcs	14b8 <sg_chk_n_print3@plt+0x554>
    1244:	strhi	pc, [fp], #-64	; 0xffffffc0
    1248:	bcs	fff3f5cc <sg_chk_n_print3@plt+0xfff3e668>
    124c:	vst1.8	{d20-d22}, [pc :128], r3
    1250:	ldrbtmi	r7, [sl], #-256	; 0xffffff00
    1254:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1258:			; <UNDEFINED> instruction: 0x4620e6dc
    125c:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
    1260:	bcc	ffa3f5e4 <sg_chk_n_print3@plt+0xffa3e680>
    1264:	stmdacc	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    1268:	andcs	fp, r1, r8, lsl pc
    126c:			; <UNDEFINED> instruction: 0xf8837658
    1270:	uxtb16	r0, r1
    1274:	mulcc	r2, sl, r8
    1278:			; <UNDEFINED> instruction: 0xd1af2b62
    127c:			; <UNDEFINED> instruction: 0xf7ff4620
    1280:			; <UNDEFINED> instruction: 0xf8dfee42
    1284:	ldrbtmi	r3, [fp], #-2764	; 0xfffff534
    1288:	smlabteq	r8, r3, r8, pc	; <UNPREDICTABLE>
    128c:	stmdavc	r3!, {r1, r6, r7, r9, sl, sp, lr, pc}^
    1290:			; <UNDEFINED> instruction: 0xf47f2b31
    1294:	stmiavc	r3!, {r0, r1, r2, r5, r8, r9, sl, fp, sp, pc}
    1298:			; <UNDEFINED> instruction: 0xf43f2b00
    129c:			; <UNDEFINED> instruction: 0xe721aebb
    12a0:	teqlt	sl, r2, lsl sl
    12a4:	bcc	feb3f628 <sg_chk_n_print3@plt+0xfeb3e6c4>
    12a8:			; <UNDEFINED> instruction: 0xf8d3447b
    12ac:	addsmi	r3, r3, #224	; 0xe0
    12b0:	svcge	0x0065f47f
    12b4:	blcs	27ef0 <sg_chk_n_print3@plt+0x26f8c>
    12b8:	cmphi	r5, r0, asr #5	; <UNPREDICTABLE>
    12bc:	blcs	27ef0 <sg_chk_n_print3@plt+0x26f8c>
    12c0:	cmphi	r1, r0, asr #5	; <UNPREDICTABLE>
    12c4:	bcc	fe43f648 <sg_chk_n_print3@plt+0xfe43e6e4>
    12c8:			; <UNDEFINED> instruction: 0xf893447b
    12cc:			; <UNDEFINED> instruction: 0xb12b3070
    12d0:	andne	lr, sl, #3620864	; 0x374000
    12d4:	tstmi	r3, #11534336	; 0xb00000
    12d8:	subhi	pc, sp, #64	; 0x40
    12dc:	bcc	1f3f660 <sg_chk_n_print3@plt+0x1f3e6fc>
    12e0:			; <UNDEFINED> instruction: 0xf8d3447b
    12e4:	bcs	967c <sg_chk_n_print3@plt+0x8718>
    12e8:	eorshi	pc, r7, #64, 6
    12ec:	ldrdcs	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    12f0:	svcvs	0x0000f5b2
    12f4:	bls	277f08 <sg_chk_n_print3@plt+0x276fa4>
    12f8:			; <UNDEFINED> instruction: 0xf0002a00
    12fc:			; <UNDEFINED> instruction: 0xf8df8209
    1300:	ldrbtmi	r2, [sl], #-2656	; 0xfffff5a0
    1304:	blcc	5b558 <sg_chk_n_print3@plt+0x5a5f4>
    1308:	vqdmulh.s<illegal width 8>	d2, d0, d15
    130c:			; <UNDEFINED> instruction: 0xf8df822c
    1310:	ldrbtmi	r3, [fp], #-2644	; 0xfffff5ac
    1314:	ldrdcc	pc, [r8, -r3]
    1318:	ldmib	sp, {r0, r1, r6, r7, r8, ip, sp, pc}^
    131c:	ldmib	r2, {r1, r3, sl, ip, sp}^
    1320:			; <UNDEFINED> instruction: 0xf60d0100
    1324:	stmib	sp, {r2, r3, r4, r7, r9}^
    1328:	ldmib	sp, {r2, sl, ip, sp}^
    132c:	stmib	sp, {r2, r3, sl, ip, sp}^
    1330:			; <UNDEFINED> instruction: 0xf8df0106
    1334:			; <UNDEFINED> instruction: 0xf8df1a34
    1338:	stmib	sp, {r2, r4, r5, r9, fp}^
    133c:	ldrbtmi	r3, [r9], #-1024	; 0xfffffc00
    1340:	orrscs	pc, ip, #13631488	; 0xd00000
    1344:	movwls	r4, #9336	; 0x2478
    1348:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    134c:	bne	83f6d0 <sg_chk_n_print3@plt+0x83e76c>
    1350:			; <UNDEFINED> instruction: 0xf60d2002
    1354:	eorls	r0, r2, #156, 4	; 0xc0000009
    1358:			; <UNDEFINED> instruction: 0x91214479
    135c:	ldc2	0, cr15, [sl], #4
    1360:	andcs	r9, r3, r1, lsr #18
    1364:	bmi	33f6e8 <sg_chk_n_print3@plt+0x33e784>
    1368:			; <UNDEFINED> instruction: 0xf0019120
    136c:	stmdbls	r0!, {r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    1370:			; <UNDEFINED> instruction: 0xf001200d
    1374:			; <UNDEFINED> instruction: 0xf8dffcaf
    1378:	andcs	r1, sl, r0, lsl #20
    137c:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    1380:	stc2	0, cr15, [r8], #4
    1384:	tstcs	r0, r2, lsr #20
    1388:	tstcs	r1, r1, lsr #32
    138c:	ldmdavc	r3, {r0, r5, r7, r8, sl, sp, lr}
    1390:			; <UNDEFINED> instruction: 0xf0002b00
    1394:	blcs	b61874 <sg_chk_n_print3@plt+0xb60910>
    1398:	teqhi	r3, r0	; <UNPREDICTABLE>
    139c:	eorls	r4, r3, #16, 12	; 0x1000000
    13a0:	cdp2	0, 8, cr15, cr12, cr1, {0}
    13a4:	stmdacs	r0, {r0, r1, r5, r9, fp, ip, pc}^
    13a8:			; <UNDEFINED> instruction: 0x61204601
    13ac:	strbthi	pc, [r8], r0	; <UNPREDICTABLE>
    13b0:			; <UNDEFINED> instruction: 0xf0002810
    13b4:	stmdacs	r2, {r6, r7, r9, sl, pc}
    13b8:			; <UNDEFINED> instruction: 0xf0007ee3
    13bc:	svcvc	0x00a28694
    13c0:	svclt	0x000c2b00
    13c4:	vst1.8	{d20-d22}, [pc :64], r9
    13c8:	smlabblt	sl, r0, r1, r3
    13cc:	orreq	pc, r0, r1, asr #32
    13d0:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13d4:	svcvc	0x005b447b
    13d8:	vst4.8	{d27,d29,d31,d33}, [r1 :64], fp
    13dc:	vst4.32	{d17,d19,d21,d23}, [r1], r0
    13e0:			; <UNDEFINED> instruction: 0xf60d5180
    13e4:			; <UNDEFINED> instruction: 0x4620049c
    13e8:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    13ec:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13f0:	stmdacs	r0, {r1, r3, r4, r5, r6, sl, lr}
    13f4:	vmov.i32	d22, #0	; 0x00000000
    13f8:	ldmib	sp, {r0, r2, r3, r4, r7, r8, sl, pc}^
    13fc:	b	1623834 <sg_chk_n_print3@plt+0x16228d0>
    1400:			; <UNDEFINED> instruction: 0xf0400309
    1404:			; <UNDEFINED> instruction: 0xf89d857b
    1408:			; <UNDEFINED> instruction: 0xb1133a9c
    140c:			; <UNDEFINED> instruction: 0xf0402b2d
    1410:			; <UNDEFINED> instruction: 0xf8df8100
    1414:	ldrbtmi	r3, [fp], #-2416	; 0xfffff690
    1418:	stmdacs	r0, {r3, r4, fp, sp, lr}
    141c:			; <UNDEFINED> instruction: 0x81bff000
    1420:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1424:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1428:	bcs	a030 <sg_chk_n_print3@plt+0x90cc>
    142c:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    1430:	mvnshi	pc, r0, asr #5
    1434:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1438:			; <UNDEFINED> instruction: 0xf8d3447b
    143c:	blcs	4d864 <sg_chk_n_print3@plt+0x4c900>
    1440:	bichi	pc, fp, r0, lsl #6
    1444:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1448:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    144c:	stmdbls	lr, {r8, r9, sp}
    1450:			; <UNDEFINED> instruction: 0xf8dfb969
    1454:	ldrbtmi	r1, [r9], #-2368	; 0xfffff6c0
    1458:	stmdacs	r2, {r3, r8, fp, sp, lr}
    145c:	ldrhi	pc, [sp], #-0
    1460:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1464:	mrcvs	4, 4, r4, cr10, cr11, {3}
    1468:			; <UNDEFINED> instruction: 0xf0002a02
    146c:			; <UNDEFINED> instruction: 0xf8df83f1
    1470:	tstcs	r0, ip, lsr #18
    1474:	stmdbmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1478:			; <UNDEFINED> instruction: 0x670ce9dd
    147c:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    1480:	movwcs	lr, #2517	; 0x9d5
    1484:	subeq	pc, r0, r4, lsl #2
    1488:	strvs	lr, [r2, -r4, asr #19]
    148c:	strvs	lr, [r8, -r4, asr #19]
    1490:			; <UNDEFINED> instruction: 0x670ae9dd
    1494:	movwcs	lr, #43460	; 0xa9c4
    1498:	movwcs	lr, #51652	; 0xc9c4
    149c:	ldrvs	lr, [r8, -r4, asr #19]
    14a0:	ldrvs	lr, [lr, -r4, asr #19]
    14a4:			; <UNDEFINED> instruction: 0x2320e9c4
    14a8:			; <UNDEFINED> instruction: 0x2322e9c4
    14ac:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    14b0:	stmdacs	r0, {r0, r9, sl, lr}
    14b4:	rsbhi	pc, ip, #0
    14b8:			; <UNDEFINED> instruction: 0xf001a987
    14bc:			; <UNDEFINED> instruction: 0xf8dffeab
    14c0:			; <UNDEFINED> instruction: 0xf8df28e4
    14c4:	vst2.<illegal width 64>	{d17-d18}, [pc :128], r4
    14c8:	ldrbtmi	r6, [sl], #-974	; 0xfffffc32
    14cc:	ldrbtmi	r3, [r9], #-584	; 0xfffffdb8
    14d0:			; <UNDEFINED> instruction: 0xf8df9000
    14d4:	ldrbtmi	r0, [r8], #-2264	; 0xfffff728
    14d8:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    14dc:			; <UNDEFINED> instruction: 0xf7ff2001
    14e0:			; <UNDEFINED> instruction: 0xf8dfec9a
    14e4:			; <UNDEFINED> instruction: 0xf8df28cc
    14e8:			; <UNDEFINED> instruction: 0xf8df18cc
    14ec:	ldrbtmi	r0, [sl], #-2252	; 0xfffff734
    14f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    14f4:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    14f8:	strb	r2, [r8], -r0, lsl #8
    14fc:			; <UNDEFINED> instruction: 0xf7ff4620
    1500:			; <UNDEFINED> instruction: 0xf8dfed02
    1504:	ldrbtmi	r3, [fp], #-2232	; 0xfffff748
    1508:	svclt	0x00183800
    150c:	ldrvc	r2, [r8], r1
    1510:	rsbseq	pc, r2, r3, lsl #17
    1514:	smlsdxls	sl, lr, r5, lr
    1518:	ldmib	sp, {r0, r1, r3, r8, r9, sl, ip, pc}^
    151c:	ldrls	r2, [r2, -sl, lsl #6]
    1520:	stmib	sp, {r0, r4, r8, r9, sl, ip, pc}^
    1524:	strls	r2, [r9, -ip, lsl #6]
    1528:			; <UNDEFINED> instruction: 0xf8df970e
    152c:	vst2.32	{d19-d20}, [pc :64], r4
    1530:			; <UNDEFINED> instruction: 0xf8df7100
    1534:	ldrbtmi	r0, [fp], #-2192	; 0xfffff770
    1538:			; <UNDEFINED> instruction: 0xf8c34478
    153c:			; <UNDEFINED> instruction: 0xf7ff10e0
    1540:			; <UNDEFINED> instruction: 0xe60fec16
    1544:			; <UNDEFINED> instruction: 0xf7ff4620
    1548:			; <UNDEFINED> instruction: 0x4603ecde
    154c:	andsls	r3, r1, r1, lsl #6
    1550:	cfstrdge	mvd15, [r0, #-508]!	; 0xfffffe04
    1554:	ldmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1558:	ldmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    155c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1560:	stc	7, cr15, [r4], {255}	; 0xff
    1564:			; <UNDEFINED> instruction: 0xf8dfe612
    1568:	ldrbtmi	r0, [r8], #-2152	; 0xfffff798
    156c:	bl	fffbf570 <sg_chk_n_print3@plt+0xfffbe60c>
    1570:	strtmi	lr, [r0], -ip, lsl #12
    1574:	stcl	7, cr15, [r6], {255}	; 0xff
    1578:	strle	r0, [r5, #-1991]	; 0xfffff839
    157c:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1580:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1584:	rsbscs	pc, r7, r3, lsl #17
    1588:			; <UNDEFINED> instruction: 0xf57f0784
    158c:			; <UNDEFINED> instruction: 0xf8dfad43
    1590:	andcs	r3, r1, #72, 16	; 0x480000
    1594:			; <UNDEFINED> instruction: 0x77da447b
    1598:			; <UNDEFINED> instruction: 0xf8dfe53c
    159c:			; <UNDEFINED> instruction: 0xf8df1840
    15a0:	ldrbtmi	r0, [r9], #-2112	; 0xfffff7c0
    15a4:			; <UNDEFINED> instruction: 0xf7ff4478
    15a8:	strb	lr, [pc, #3042]!	; 2192 <sg_chk_n_print3@plt+0x122e>
    15ac:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    15b0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    15b4:	bl	fe8bf5b8 <sg_chk_n_print3@plt+0xfe8be654>
    15b8:			; <UNDEFINED> instruction: 0xf0002800
    15bc:			; <UNDEFINED> instruction: 0xf8df80be
    15c0:	ldrbmi	r1, [r0], -r8, lsr #16
    15c4:			; <UNDEFINED> instruction: 0xf7ff4479
    15c8:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    15cc:	adchi	pc, r4, r0
    15d0:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    15d4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    15d8:	bl	fe43f5dc <sg_chk_n_print3@plt+0xfe43e678>
    15dc:			; <UNDEFINED> instruction: 0xf0402800
    15e0:			; <UNDEFINED> instruction: 0xf89d8153
    15e4:			; <UNDEFINED> instruction: 0xf60d3a9c
    15e8:	blcs	9860 <sg_chk_n_print3@plt+0x88fc>
    15ec:	subhi	pc, r0, #64	; 0x40
    15f0:	ubfxcs	pc, pc, #17, #29
    15f4:	vst1.8	{d20-d22}, [pc :128], r3
    15f8:	ldrbtmi	r7, [sl], #-256	; 0xffffff00
    15fc:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1600:			; <UNDEFINED> instruction: 0xf89de508
    1604:	blcs	b5007c <sg_chk_n_print3@plt+0xb4f118>
    1608:	sbchi	pc, sp, r0
    160c:			; <UNDEFINED> instruction: 0xf0002b00
    1610:			; <UNDEFINED> instruction: 0xf60d80ca
    1614:			; <UNDEFINED> instruction: 0xf8df249c
    1618:			; <UNDEFINED> instruction: 0x462057dc
    161c:			; <UNDEFINED> instruction: 0xf001447d
    1620:	ldmdacs	r0, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    1624:	strtvs	r4, [r8], r1, lsl #12
    1628:	strhi	pc, [r6], -r0
    162c:			; <UNDEFINED> instruction: 0xf0002802
    1630:	stmdacs	r8, {r0, r2, r3, r9, sl, pc}
    1634:	ldrhi	pc, [lr]
    1638:			; <UNDEFINED> instruction: 0xf0002804
    163c:			; <UNDEFINED> instruction: 0xf89581ea
    1640:	hvccs	4611	; 0x1203
    1644:			; <UNDEFINED> instruction: 0x3076f895
    1648:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
    164c:	svclt	0x00082a00
    1650:	tstlt	fp, r1, asr #2
    1654:	orreq	pc, r0, r1, asr #32
    1658:			; <UNDEFINED> instruction: 0x379cf8df
    165c:			; <UNDEFINED> instruction: 0xf893447b
    1660:	tstlt	fp, r5, ror r0
    1664:	orrne	pc, r0, r1, asr #8
    1668:	orrpl	pc, r0, r1, asr #8
    166c:			; <UNDEFINED> instruction: 0x378cf8df
    1670:			; <UNDEFINED> instruction: 0xf893447b
    1674:	tstlt	fp, r0, ror r0
    1678:	orrvs	pc, r0, r1, asr #8
    167c:	ldrcs	pc, [ip], #1549	; 0x60d
    1680:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    1684:			; <UNDEFINED> instruction: 0xf7ff4620
    1688:			; <UNDEFINED> instruction: 0xf8dfeba2
    168c:	ldrbtmi	r3, [fp], #-1908	; 0xfffff88c
    1690:	ldrvs	r2, [r8, #2048]	; 0x800
    1694:	ldrbhi	pc, [sp, #-704]!	; 0xfffffd40	; <UNPREDICTABLE>
    1698:			; <UNDEFINED> instruction: 0x670ae9dd
    169c:	movweq	lr, #31318	; 0x7a56
    16a0:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {1}
    16a4:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
    16a8:	andls	r2, r0, #0, 4
    16ac:			; <UNDEFINED> instruction: 0xf8d3447b
    16b0:	ldcvs	0, cr2, [r8, #896]	; 0x380
    16b4:	blx	87612 <sg_chk_n_print3@plt+0x866ae>
    16b8:	blx	1bdade <sg_chk_n_print3@plt+0x1bcb7a>
    16bc:	blx	fe885ada <sg_chk_n_print3@plt+0xfe884b76>
    16c0:	strmi	r2, [fp], #-774	; 0xfffffcfa
    16c4:	bl	1abf6c8 <sg_chk_n_print3@plt+0x1abe764>
    16c8:			; <UNDEFINED> instruction: 0xf1712800
    16cc:			; <UNDEFINED> instruction: 0xf6bf0300
    16d0:			; <UNDEFINED> instruction: 0xf7ffaea0
    16d4:			; <UNDEFINED> instruction: 0xf60debbe
    16d8:			; <UNDEFINED> instruction: 0xf8df449c
    16dc:	vst1.8	{d17}, [pc :128], ip
    16e0:			; <UNDEFINED> instruction: 0xf8df7340
    16e4:	ldrbtmi	r2, [r9], #-1832	; 0xfffff8d8
    16e8:	stmdavs	r5, {r1, r3, r4, r5, r6, sl, lr}
    16ec:	tstls	r1, r0, lsr #12
    16f0:	andls	r4, r0, #26214400	; 0x1900000
    16f4:	addscs	pc, ip, #13631488	; 0xd00000
    16f8:	andcs	r9, r1, #536870912	; 0x20000000
    16fc:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    1700:			; <UNDEFINED> instruction: 0xf7ff4620
    1704:			; <UNDEFINED> instruction: 0x4628eb3a
    1708:	bl	ff4bf70c <sg_chk_n_print3@plt+0xff4be7a8>
    170c:	ldr	r4, [lr, #-1540]!	; 0xfffff9fc
    1710:			; <UNDEFINED> instruction: 0xf8c32220
    1714:	ldrb	r2, [r2, #228]!	; 0xe4
    1718:			; <UNDEFINED> instruction: 0xf7ff4620
    171c:			; <UNDEFINED> instruction: 0x4603ebf4
    1720:	andsls	r3, r2, r1, lsl #6
    1724:	cfldrdge	mvd15, [r6], #-508	; 0xfffffe04
    1728:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    172c:	usateq	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    1730:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1734:	bl	6bf738 <sg_chk_n_print3@plt+0x6be7d4>
    1738:	ldmdbls	sl, {r3, r5, r8, sl, sp, lr, pc}
    173c:			; <UNDEFINED> instruction: 0xf0014620
    1740:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    1744:	cfstrdge	mvd15, [r6], #-252	; 0xffffff04
    1748:			; <UNDEFINED> instruction: 0x16ccf8df
    174c:			; <UNDEFINED> instruction: 0x06ccf8df
    1750:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1754:	bl	2bf758 <sg_chk_n_print3@plt+0x2be7f4>
    1758:			; <UNDEFINED> instruction: 0xf8dfe518
    175c:	ldrbtmi	r0, [r8], #-1732	; 0xfffff93c
    1760:	bl	13f764 <sg_chk_n_print3@plt+0x13e800>
    1764:			; <UNDEFINED> instruction: 0xf8dfe512
    1768:	ldrbtmi	r0, [r8], #-1724	; 0xfffff944
    176c:	b	fffbf770 <sg_chk_n_print3@plt+0xfffbe80c>
    1770:			; <UNDEFINED> instruction: 0xf8e6f001
    1774:			; <UNDEFINED> instruction: 0xf8dfe50a
    1778:	ldrbtmi	r0, [r8], #-1712	; 0xfffff950
    177c:	b	ffdbf780 <sg_chk_n_print3@plt+0xffdbe81c>
    1780:			; <UNDEFINED> instruction: 0xf8d0e504
    1784:	adcsmi	r3, fp, #224	; 0xe0
    1788:	mcrge	7, 6, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    178c:	strvc	lr, [ip, -sp, asr #19]
    1790:	strcc	lr, [ip], #-2525	; 0xfffff623
    1794:	strls	r9, [r9, -lr, lsl #14]
    1798:	strcc	lr, [sl], #-2509	; 0xfffff633
    179c:	cfldr32vs	mvfx14, [fp, #584]	; 0x248
    17a0:			; <UNDEFINED> instruction: 0xf47f2b01
    17a4:			; <UNDEFINED> instruction: 0xf8dfae3d
    17a8:	strcs	r0, [r1], #-1668	; 0xfffff97c
    17ac:			; <UNDEFINED> instruction: 0xf7ff4478
    17b0:			; <UNDEFINED> instruction: 0xf8dfeade
    17b4:	ldrbtmi	r0, [r8], #-1660	; 0xfffff984
    17b8:	b	ff63f7bc <sg_chk_n_print3@plt+0xff63e858>
    17bc:			; <UNDEFINED> instruction: 0xf8dfe4e7
    17c0:			; <UNDEFINED> instruction: 0xf8df2674
    17c4:	ldrbtmi	r3, [sl], #-1652	; 0xfffff98c
    17c8:	ldrdeq	lr, [lr, -sp]!
    17cc:			; <UNDEFINED> instruction: 0xf8d2447b
    17d0:	stmib	r3, {r3, r8, sp}^
    17d4:	bcs	41bdc <sg_chk_n_print3@plt+0x40c78>
    17d8:	ldmib	sp, {r0, r4, r8, sl, fp, ip, lr, pc}^
    17dc:			; <UNDEFINED> instruction: 0xf8df012e
    17e0:	ldmib	sp, {r2, r3, r4, r6, r9, sl, lr}^
    17e4:	stmib	sp, {r2, r3, r5, r8, r9, sp}^
    17e8:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
    17ec:			; <UNDEFINED> instruction: 0x0650f8df
    17f0:	movwcs	lr, #2509	; 0x9cd
    17f4:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
    17f8:			; <UNDEFINED> instruction: 0xf7ff2300
    17fc:			; <UNDEFINED> instruction: 0xf8dfeab8
    1800:	ldrbtmi	r3, [fp], #-1604	; 0xfffff9bc
    1804:	movwcs	lr, #2515	; 0x9d3
    1808:			; <UNDEFINED> instruction: 0xf1732a00
    180c:			; <UNDEFINED> instruction: 0xf6bf0100
    1810:			; <UNDEFINED> instruction: 0xf8dfae1e
    1814:	strbtcs	r0, [r3], #-1588	; 0xfffff9cc
    1818:			; <UNDEFINED> instruction: 0xf7ff4478
    181c:	ldrt	lr, [r6], #2728	; 0xaa8
    1820:			; <UNDEFINED> instruction: 0x5628f8df
    1824:	stmiaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1828:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    182c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    1830:			; <UNDEFINED> instruction: 0xf1a8447d
    1834:	stmdb	r8, {r4, sl}^
    1838:	stmdbvs	fp!, {r2, r8, r9, sl, sp, lr}
    183c:			; <UNDEFINED> instruction: 0xf0002b02
    1840:	blcs	821f48 <sg_chk_n_print3@plt+0x820fe4>
    1844:			; <UNDEFINED> instruction: 0x81a2f000
    1848:			; <UNDEFINED> instruction: 0x4604f8df
    184c:	stmiaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1850:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    1854:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    1858:			; <UNDEFINED> instruction: 0xf1a8447c
    185c:	stmdb	r8, {r3, r8, sl}^
    1860:	cdpvs	7, 10, cr6, cr3, cr2, {0}
    1864:			; <UNDEFINED> instruction: 0xf0002b02
    1868:	blcs	821d64 <sg_chk_n_print3@plt+0x820e00>
    186c:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    1870:			; <UNDEFINED> instruction: 0x232ce9dd
    1874:			; <UNDEFINED> instruction: 0xf1732a01
    1878:	blle	fe801c80 <sg_chk_n_print3@plt+0xfe800d1c>
    187c:	ldrbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    1880:	stmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    1884:	ldrb	r2, [r5, #768]	; 0x300
    1888:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    188c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    1890:	b	d3f894 <sg_chk_n_print3@plt+0xd3e930>
    1894:			; <UNDEFINED> instruction: 0xf0002800
    1898:			; <UNDEFINED> instruction: 0xf8df83af
    189c:	ldrbmi	r1, [r0], -r0, asr #11
    18a0:			; <UNDEFINED> instruction: 0xf7ff4479
    18a4:	stmdacs	r0, {r2, r3, r5, r9, fp, sp, lr, pc}
    18a8:	orrhi	pc, pc, #0
    18ac:	orrsvc	pc, ip, #13631488	; 0xd00000
    18b0:	strne	pc, [ip, #2271]!	; 0x8df
    18b4:			; <UNDEFINED> instruction: 0x4618931c
    18b8:			; <UNDEFINED> instruction: 0xf7ff4479
    18bc:	blls	73c144 <sg_chk_n_print3@plt+0x73b1e0>
    18c0:			; <UNDEFINED> instruction: 0xf0002800
    18c4:			; <UNDEFINED> instruction: 0xf8df836b
    18c8:			; <UNDEFINED> instruction: 0x4618159c
    18cc:	ldrbtmi	r9, [r9], #-797	; 0xfffffce3
    18d0:	b	53f8d4 <sg_chk_n_print3@plt+0x53e970>
    18d4:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, fp, ip, pc}
    18d8:	ldrthi	pc, [pc], #-0	; 18e0 <sg_chk_n_print3@plt+0x97c>	; <UNPREDICTABLE>
    18dc:	strne	pc, [r8, #2271]	; 0x8df
    18e0:	tstls	lr, #24, 12	; 0x1800000
    18e4:			; <UNDEFINED> instruction: 0xf7ff4479
    18e8:	blls	7bc118 <sg_chk_n_print3@plt+0x7bb1b4>
    18ec:			; <UNDEFINED> instruction: 0xf0002800
    18f0:			; <UNDEFINED> instruction: 0xf8df83f1
    18f4:			; <UNDEFINED> instruction: 0x46181578
    18f8:	ldrbtmi	r9, [r9], #-799	; 0xfffffce1
    18fc:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1900:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, fp, ip, pc}
    1904:	svccs	0x0001d05d
    1908:	ldmdavc	sl, {r0, r1, r8, fp, ip, lr, pc}
    190c:			; <UNDEFINED> instruction: 0xf0002a2d
    1910:			; <UNDEFINED> instruction: 0xf8df8384
    1914:			; <UNDEFINED> instruction: 0xf60d155c
    1918:	andcs	r7, r9, #156, 8	; 0x9c000000
    191c:			; <UNDEFINED> instruction: 0x46204479
    1920:	bl	23f924 <sg_chk_n_print3@plt+0x23e9c0>
    1924:			; <UNDEFINED> instruction: 0xf0002800
    1928:			; <UNDEFINED> instruction: 0xf8df8322
    192c:	andcs	r1, r9, #72, 10	; 0x12000000
    1930:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1934:	b	fffbf938 <sg_chk_n_print3@plt+0xfffbe9d4>
    1938:			; <UNDEFINED> instruction: 0xf0002800
    193c:			; <UNDEFINED> instruction: 0xf8df8318
    1940:	andcs	r1, r6, #56, 10	; 0xe000000
    1944:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1948:	b	ffd3f94c <sg_chk_n_print3@plt+0xffd3e9e8>
    194c:			; <UNDEFINED> instruction: 0xf0002800
    1950:			; <UNDEFINED> instruction: 0xf8df830a
    1954:	strtmi	r1, [r0], -r8, lsr #10
    1958:			; <UNDEFINED> instruction: 0xf7ff4479
    195c:	stmdacs	r0, {r4, r6, r7, r8, fp, sp, lr, pc}
    1960:	movwhi	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    1964:	ldrne	pc, [r8, #-2271]	; 0xfffff721
    1968:	strtmi	r2, [r0], -r6, lsl #4
    196c:			; <UNDEFINED> instruction: 0xf7ff4479
    1970:	stmdacs	r0, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    1974:	rschi	pc, r7, #64	; 0x40
    1978:	strcs	pc, [r8, #-2271]	; 0xfffff721
    197c:	tstls	r0, #67108864	; 0x4000000
    1980:			; <UNDEFINED> instruction: 0xf8d2447a
    1984:	movwcc	r3, #4360	; 0x1108
    1988:	smlabtcc	r8, r2, r8, pc	; <UNPREDICTABLE>
    198c:	bllt	10bf990 <sg_chk_n_print3@plt+0x10bea2c>
    1990:	addseq	pc, r8, r4, lsl #2
    1994:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1998:	mvnslt	r4, r1, lsl #12
    199c:			; <UNDEFINED> instruction: 0xf001a9a7
    19a0:			; <UNDEFINED> instruction: 0xf8dffc39
    19a4:			; <UNDEFINED> instruction: 0xf8df24e4
    19a8:	vshl.s8	<illegal reg q8.5>, q10, q8
    19ac:	ldrbtmi	r6, [sl], #-882	; 0xfffffc8e
    19b0:	ldrbtmi	r3, [r9], #-584	; 0xfffffdb8
    19b4:			; <UNDEFINED> instruction: 0xf8df9000
    19b8:	ldrbtmi	r0, [r8], #-1240	; 0xfffffb28
    19bc:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19c0:	strtmi	lr, [r0], -ip, lsl #11
    19c4:	b	fe7bf9c8 <sg_chk_n_print3@plt+0xfe7bea64>
    19c8:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    19cc:	stmdacc	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    19d0:	andcs	fp, r1, r8, lsl pc
    19d4:	tsteq	r8, r3, lsl #17	; <UNPREDICTABLE>
    19d8:	bllt	73f9dc <sg_chk_n_print3@plt+0x73ea78>
    19dc:	rscseq	pc, r0, r4, lsl #2
    19e0:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19e4:	stmdacs	r0, {r0, r9, sl, lr}
    19e8:	bicshi	pc, ip, #0
    19ec:			; <UNDEFINED> instruction: 0xf001a9c7
    19f0:			; <UNDEFINED> instruction: 0xf8dffc11
    19f4:			; <UNDEFINED> instruction: 0xf8df24a4
    19f8:	vshl.s8	d17, d20, d16
    19fc:	ldrbtmi	r6, [sl], #-884	; 0xfffffc8c
    1a00:	ldrbtmi	r3, [r9], #-584	; 0xfffffdb8
    1a04:			; <UNDEFINED> instruction: 0xf8df9000
    1a08:	ldrbtmi	r0, [r8], #-1176	; 0xfffffb68
    1a0c:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a10:	tstcs	r1, r4, ror #10
    1a14:			; <UNDEFINED> instruction: 0xf7ff4620
    1a18:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1a1c:			; <UNDEFINED> instruction: 0xf6bf65a8
    1a20:			; <UNDEFINED> instruction: 0xf7ffae3b
    1a24:			; <UNDEFINED> instruction: 0xf8dfea16
    1a28:			; <UNDEFINED> instruction: 0xf8df647c
    1a2c:	ldrbtmi	r2, [lr], #-1148	; 0xfffffb84
    1a30:			; <UNDEFINED> instruction: 0xf60d447a
    1a34:	stmdavs	r7, {r2, r3, r4, r7, r8, sl, lr}
    1a38:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    1a3c:	ldrmi	r9, [r9], -r2, lsl #8
    1a40:	strtmi	r9, [r8], -r1, lsl #4
    1a44:	strls	r2, [r0], -r1, lsl #4
    1a48:	b	fe1bfa4c <sg_chk_n_print3@plt+0xfe1beae8>
    1a4c:			; <UNDEFINED> instruction: 0xf7ff4628
    1a50:			; <UNDEFINED> instruction: 0x4638e994
    1a54:	b	b3fa58 <sg_chk_n_print3@plt+0xb3eaf4>
    1a58:			; <UNDEFINED> instruction: 0xf7ff4604
    1a5c:			; <UNDEFINED> instruction: 0xf8dfbb98
    1a60:	ldrbtmi	r0, [r8], #-1100	; 0xfffffbb4
    1a64:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a68:	bllt	fe43fa6c <sg_chk_n_print3@plt+0xfe43eb08>
    1a6c:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a70:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1a74:			; <UNDEFINED> instruction: 0xf7ff4478
    1a78:			; <UNDEFINED> instruction: 0xf7ffe97a
    1a7c:			; <UNDEFINED> instruction: 0x6da0bb87
    1a80:	andseq	pc, r8, #168, 2	; 0x2a
    1a84:			; <UNDEFINED> instruction: 0xf0014629
    1a88:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    1a8c:			; <UNDEFINED> instruction: 0xf8d4d168
    1a90:			; <UNDEFINED> instruction: 0xf85820e0
    1a94:	addsmi	r3, sl, #24, 24	; 0x1800
    1a98:	ldmib	sp, {r0, r4, r5, r6, r8, ip, lr, pc}^
    1a9c:	ldmib	sp, {r1, r2, r3, r5, r8}^
    1aa0:	ldmib	sp, {r1, r3, r8, r9, sl, sp, lr}^
    1aa4:	addmi	r2, r6, #44, 6	; 0xb0000000
    1aa8:	streq	lr, [r1, #-2935]	; 0xfffff489
    1aac:	blne	fe178390 <sg_chk_n_print3@plt+0xfe17742c>
    1ab0:	bl	1866f08 <sg_chk_n_print3@plt+0x1865fa4>
    1ab4:	tstls	r5, r7, lsl #2
    1ab8:			; <UNDEFINED> instruction: 0x0114e9dd
    1abc:	stmib	sp, {r0, r9, fp, sp}^
    1ac0:			; <UNDEFINED> instruction: 0xf173012e
    1ac4:			; <UNDEFINED> instruction: 0xf6ff0100
    1ac8:	ldmib	sp, {r1, r3, r4, r5, r6, r9, sl, fp, sp, pc}^
    1acc:	ldfmie	f0, [r9], #80	; 0x50
    1ad0:	bl	1cd24e0 <sg_chk_n_print3@plt+0x1cd157c>
    1ad4:	ldrbtmi	r0, [ip], #-1281	; 0xfffffaff
    1ad8:			; <UNDEFINED> instruction: 0x4610bfbc
    1adc:	stmib	r4, {r0, r3, r4, r9, sl, lr}^
    1ae0:	strt	r0, [r7], #256	; 0x100
    1ae4:	andseq	pc, r8, #168, 2	; 0x2a
    1ae8:	strtmi	r6, [r9], -r0, lsr #27
    1aec:			; <UNDEFINED> instruction: 0xf0019226
    1af0:	bls	9c09ac <sg_chk_n_print3@plt+0x9bfa48>
    1af4:	andsle	r2, lr, r2, lsl #16
    1af8:	sbcle	r2, lr, r0, lsl #16
    1afc:			; <UNDEFINED> instruction: 0xf60d2809
    1b00:	mlale	r8, ip, r1, r2
    1b04:	eorle	r2, r1, r2, lsl #16
    1b08:	ldrbtmi	r4, [r8], #-2283	; 0xfffff715
    1b0c:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b10:	rscscc	pc, pc, pc, asr #32
    1b14:	mvnscc	pc, pc, asr #32
    1b18:	smlawteq	lr, sp, r9, lr
    1b1c:	bcs	7b5c4 <sg_chk_n_print3@plt+0x7a660>
    1b20:	streq	pc, [r0], #-371	; 0xfffffe8d
    1b24:	mcrge	6, 2, pc, cr11, cr15, {7}	; <UNPREDICTABLE>
    1b28:	stmib	sp, {r0, fp, sp}^
    1b2c:			; <UNDEFINED> instruction: 0xf1710114
    1b30:	ble	ff281f38 <sg_chk_n_print3@plt+0xff280fd4>
    1b34:	stmiami	r1!, {r1, r5, r7, r9, sl, sp, lr, pc}^
    1b38:	ldrbtmi	r9, [r8], #-551	; 0xfffffdd9
    1b3c:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b40:			; <UNDEFINED> instruction: 0x6da09a27
    1b44:			; <UNDEFINED> instruction: 0xf0014629
    1b48:	ldrb	pc, [r5, r1, lsl #23]	; <UNPREDICTABLE>
    1b4c:	ldrbtmi	r4, [r8], #-2268	; 0xfffff724
    1b50:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b54:	ldmmi	fp, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1b58:			; <UNDEFINED> instruction: 0xf7ff4478
    1b5c:	ldrb	lr, [r7, r8, lsl #18]
    1b60:			; <UNDEFINED> instruction: 0xf60d48d9
    1b64:	ldrbtmi	r2, [r8], #-412	; 0xfffffe64
    1b68:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b6c:	ldrdcs	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    1b70:	ldccc	8, cr15, [r8], {88}	; 0x58
    1b74:	strvs	lr, [r0, -r5, asr #19]
    1b78:			; <UNDEFINED> instruction: 0xf43f4293
    1b7c:	ldmmi	r3, {r0, r3, r4, r5, r6, r9, sl, fp, sp, pc}^
    1b80:	orrscs	pc, ip, sp, lsl #12
    1b84:			; <UNDEFINED> instruction: 0xf7ff4478
    1b88:			; <UNDEFINED> instruction: 0xe7c1e8f2
    1b8c:	andseq	pc, ip, #168, 2	; 0x2a
    1b90:			; <UNDEFINED> instruction: 0xf0014621
    1b94:	bllt	1440758 <sg_chk_n_print3@plt+0x143f7f4>
    1b98:	ldrdcs	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
    1b9c:	ldccc	8, cr15, [ip], {88}	; 0x58
    1ba0:	teqle	r3, sl	; <illegal shifter operand>
    1ba4:			; <UNDEFINED> instruction: 0x672ce9dd
    1ba8:	strmi	lr, [ip, #-2525]	; 0xfffff623
    1bac:	bl	1d52684 <sg_chk_n_print3@plt+0x1d51720>
    1bb0:			; <UNDEFINED> instruction: 0xf6bf0307
    1bb4:	blne	cad4e0 <sg_chk_n_print3@plt+0xcac57c>
    1bb8:	bl	19e6470 <sg_chk_n_print3@plt+0x19e550c>
    1bbc:			; <UNDEFINED> instruction: 0x932d0305
    1bc0:			; <UNDEFINED> instruction: 0xf1a8e642
    1bc4:			; <UNDEFINED> instruction: 0x4621021c
    1bc8:			; <UNDEFINED> instruction: 0xf0019224
    1bcc:	bls	9408d0 <sg_chk_n_print3@plt+0x93f96c>
    1bd0:	eorle	r2, r8, r2, lsl #16
    1bd4:	rscle	r2, r5, r0, lsl #16
    1bd8:			; <UNDEFINED> instruction: 0xf60d2809
    1bdc:	mlasle	r2, ip, r1, r0
    1be0:	eorle	r2, fp, r2, lsl #16
    1be4:	ldrbtmi	r4, [r8], #-2234	; 0xfffff746
    1be8:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bec:	ldmmi	r9!, {r2, r4, sp, lr, pc}
    1bf0:	orrseq	pc, ip, sp, lsl #12
    1bf4:			; <UNDEFINED> instruction: 0xf7ff4478
    1bf8:			; <UNDEFINED> instruction: 0xf8d5e8ba
    1bfc:			; <UNDEFINED> instruction: 0xf85820e0
    1c00:	stmib	r4, {r2, r3, r4, sl, fp, ip, sp}^
    1c04:	addsmi	r6, r3, #0, 14
    1c08:	mrcge	4, 0, APSR_nzcv, cr14, cr15, {1}
    1c0c:			; <UNDEFINED> instruction: 0xf60d48b2
    1c10:	ldrbtmi	r0, [r8], #-412	; 0xfffffe64
    1c14:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c18:	rscscc	pc, pc, pc, asr #32
    1c1c:	mvnscc	pc, pc, asr #32
    1c20:	smlawteq	ip, sp, r9, lr
    1c24:	stmiami	sp!, {r4, r9, sl, sp, lr, pc}
    1c28:	ldrbtmi	r9, [r8], #-549	; 0xfffffddb
    1c2c:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c30:	stmdavs	r8!, {r0, r2, r5, r9, fp, ip, pc}
    1c34:			; <UNDEFINED> instruction: 0xf0014621
    1c38:	strb	pc, [fp, r9, lsl #22]	; <UNPREDICTABLE>
    1c3c:	ldrbtmi	r4, [r8], #-2216	; 0xfffff758
    1c40:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c44:	stmiami	r7!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1c48:			; <UNDEFINED> instruction: 0xf7ff4478
    1c4c:			; <UNDEFINED> instruction: 0xe7e3e890
    1c50:	bcs	41d7c0 <sg_chk_n_print3@plt+0x41c85c>
    1c54:	cfstrsge	mvf15, [fp], {63}	; 0x3f
    1c58:	ldmib	sp, {r0, r1, r5, r7, r8, fp, lr}^
    1c5c:	ldrbtmi	r4, [r9], #-1290	; 0xfffffaf6
    1c60:	ldrdcs	lr, [r0, -r1]
    1c64:	andsls	r1, r8, #10616832	; 0xa20000
    1c68:	andeq	lr, r1, #70656	; 0x11400
    1c6c:	ldmib	sp, {r0, r3, r4, r9, ip, pc}^
    1c70:	stmdbcs	r0, {r3, r4, r9, ip}
    1c74:	andeq	pc, r1, #-2147483620	; 0x8000001c
    1c78:			; <UNDEFINED> instruction: 0xf8d3da05
    1c7c:			; <UNDEFINED> instruction: 0xf5b330e4
    1c80:			; <UNDEFINED> instruction: 0xf6ff3f80
    1c84:	ldmmi	r9, {r2, r4, r5, r6, r7, r8, r9, fp, sp, pc}
    1c88:			; <UNDEFINED> instruction: 0xf7ff4478
    1c8c:	blmi	fe63be54 <sg_chk_n_print3@plt+0xfe63aef0>
    1c90:	ldrbtmi	r2, [fp], #-528	; 0xfffffdf0
    1c94:			; <UNDEFINED> instruction: 0xf7ff66da
    1c98:	stmdbvs	r8, {r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    1c9c:			; <UNDEFINED> instruction: 0xf43f2810
    1ca0:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, pc}^
    1ca4:	ldmdbne	r0, {r2, r3, r8, sl, lr}
    1ca8:	cmnmi	fp, r6, lsl r0
    1cac:	ldmib	sp, {r0, r1, r2, r4, r8, r9, ip, pc}^
    1cb0:	blcs	ed10 <sg_chk_n_print3@plt+0xddac>
    1cb4:	movweq	pc, #4468	; 0x1174	; <UNPREDICTABLE>
    1cb8:			; <UNDEFINED> instruction: 0xf8d1da05
    1cbc:			; <UNDEFINED> instruction: 0xf5b330e4
    1cc0:			; <UNDEFINED> instruction: 0xf6ff3f80
    1cc4:	stmmi	fp, {r0, r2, r3, r6, r7, r8, r9, fp, sp, pc}
    1cc8:			; <UNDEFINED> instruction: 0xf7ff4478
    1ccc:	blmi	fe2bbe14 <sg_chk_n_print3@plt+0xfe2baeb0>
    1cd0:	ldrbtmi	r2, [fp], #-528	; 0xfffffdf0
    1cd4:			; <UNDEFINED> instruction: 0xf7ff615a
    1cd8:	svclt	0x0000bbc3
    1cdc:	muleq	r1, r4, r0
    1ce0:	andeq	r5, r1, sl, asr pc
    1ce4:	andeq	r0, r0, r4, lsl #2
    1ce8:	andeq	r6, r1, r4, lsr r0
    1cec:	andeq	r6, r1, lr, lsr #32
    1cf0:	andeq	r4, r0, lr, ror #27
    1cf4:	andeq	r4, r0, r6, lsr #28
    1cf8:	andeq	r5, r1, lr, lsl #31
    1cfc:	andeq	r4, r0, ip, ror #13
    1d00:	andeq	r4, r0, r2, ror #26
    1d04:	strdeq	r4, [r0], -r8
    1d08:	andeq	r4, r0, r6, asr sp
    1d0c:	andeq	r5, r1, r6, lsl pc
    1d10:	andeq	r4, r0, r2, lsl #13
    1d14:	andeq	r4, r0, r4, lsr #26
    1d18:	strdeq	r5, [r1], -lr
    1d1c:	ldrdeq	r4, [r0], -sl
    1d20:	andeq	r5, r1, r4, asr #29
    1d24:	andeq	r5, r1, sl, lsr #29
    1d28:	andeq	r4, r0, sl, lsl pc
    1d2c:	andeq	r5, r1, r8, asr #26
    1d30:	andeq	r5, r1, r8, asr lr
    1d34:	andeq	r4, r0, r6, ror #24
    1d38:	andeq	r5, r0, r4, asr r5
    1d3c:	andeq	r4, r0, lr, asr #15
    1d40:	andeq	r4, r0, r8, lsr ip
    1d44:	andeq	r4, r0, r6, asr #24
    1d48:	andeq	r5, r0, lr, ror r0
    1d4c:			; <UNDEFINED> instruction: 0x00015db8
    1d50:	muleq	r1, r6, sp
    1d54:	andeq	r5, r1, r4, ror sp
    1d58:	andeq	r5, r1, r4, asr sp
    1d5c:	andeq	r5, r1, ip, lsr sp
    1d60:	andeq	r5, r1, r2, lsl #26
    1d64:	andeq	r5, r1, sl, lsl #26
    1d68:	andeq	r4, r0, lr, asr #8
    1d6c:	andeq	r4, r0, ip, lsl lr
    1d70:	ldrdeq	r1, [r0], -r9
    1d74:	andeq	r5, r1, r0, lsr #25
    1d78:	ldrdeq	r1, [r0], -fp
    1d7c:	andeq	r5, r1, r8, asr #24
    1d80:	andeq	r5, r1, ip, lsr #24
    1d84:	andeq	r5, r1, r6, lsl #24
    1d88:	andeq	r5, r1, r0, ror #23
    1d8c:	andeq	r5, r1, r4, ror #23
    1d90:			; <UNDEFINED> instruction: 0x00015bbc
    1d94:	andeq	r5, r1, r6, asr #23
    1d98:			; <UNDEFINED> instruction: 0x00015bb8
    1d9c:	andeq	r5, r1, r8, lsl #23
    1da0:	muleq	r1, lr, fp
    1da4:	andeq	r5, r0, sl, ror #5
    1da8:	andeq	r5, r0, lr, ror r0
    1dac:	andeq	r4, r0, sl, ror #11
    1db0:	andeq	r4, r0, r6, ror #22
    1db4:	muleq	r0, ip, r2
    1db8:	andeq	r4, r0, r2, ror fp
    1dbc:	andeq	r5, r1, r6, lsl fp
    1dc0:	andeq	r5, r1, r6, ror #21
    1dc4:	andeq	r4, r0, r4, lsr fp
    1dc8:	andeq	r4, r0, r0, lsr r2
    1dcc:	strdeq	r4, [r0], -sl
    1dd0:	andeq	r4, r0, r2, ror #22
    1dd4:	muleq	r1, sl, sl
    1dd8:	andeq	r5, r1, r8, lsl #21
    1ddc:	andeq	r4, r0, sl, ror #3
    1de0:	andeq	r4, r0, r4, asr #16
    1de4:	andeq	r4, r0, r2, ror #17
    1de8:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    1dec:	andeq	r4, r0, r2, lsl #18
    1df0:	ldrdeq	r4, [r0], -r6
    1df4:	andeq	r5, r1, r0, lsl #20
    1df8:	andeq	r5, r1, r0, asr #19
    1dfc:	andeq	r5, r1, ip, lsr #19
    1e00:	andeq	r5, r1, lr, lsl #19
    1e04:	andeq	r5, r1, r0, ror r9
    1e08:	andeq	r4, r0, r6, lsr #1
    1e0c:	andeq	r4, r0, r0, asr #23
    1e10:	andeq	r4, r0, ip, asr r0
    1e14:	andeq	r4, r0, sl, lsl #15
    1e18:	andeq	r4, r0, ip, lsr r0
    1e1c:	andeq	r4, r0, sl, asr #14
    1e20:			; <UNDEFINED> instruction: 0x000049be
    1e24:	andeq	r4, r0, lr, asr #19
    1e28:	andeq	r4, r0, r6, ror r9
    1e2c:	andeq	r4, r0, r8, lsr #22
    1e30:	andeq	r4, r0, r6, asr #16
    1e34:	andeq	r5, r1, r6, asr r8
    1e38:	andeq	r5, r1, r8, lsr r8
    1e3c:	andeq	r5, r1, sl, lsl r8
    1e40:	andeq	r4, r0, r4, ror ip
    1e44:	andeq	r5, r1, r2, lsl #16
    1e48:	muleq	r0, r0, ip
    1e4c:	andeq	r5, r1, ip, ror #15
    1e50:	andeq	r5, r1, r4, asr #15
    1e54:	andeq	r5, r1, r4, lsl #15
    1e58:	andeq	r4, r0, sl, ror #12
    1e5c:	andeq	r4, r0, ip, ror r6
    1e60:	andeq	r4, r0, r8, lsl #13
    1e64:	muleq	r0, r6, r6
    1e68:	andeq	r4, r0, r8, lsl #13
    1e6c:	andeq	r4, r0, r6, ror r6
    1e70:	muleq	r0, r0, r6
    1e74:	andeq	r4, r0, r6, lsl #13
    1e78:	andeq	r4, r0, lr, ror r6
    1e7c:	andeq	r4, r0, r4, ror r6
    1e80:	andeq	r4, r0, r4, ror #12
    1e84:	muleq	r1, ip, r6
    1e88:	andeq	r4, r0, r6, lsl #28
    1e8c:	andeq	r4, r0, sl, lsr #23
    1e90:	andeq	r4, r0, r6, lsl #2
    1e94:	andeq	r5, r1, r0, asr r6
    1e98:			; <UNDEFINED> instruction: 0x00004db6
    1e9c:	andeq	r4, r0, sl, ror #22
    1ea0:	strheq	r4, [r0], -r6
    1ea4:	andeq	r4, r0, r6, asr r8
    1ea8:	andeq	r3, r0, ip, asr sp
    1eac:	andeq	r4, r0, r6, lsl r4
    1eb0:	andeq	r4, r0, r8, ror #8
    1eb4:	andeq	r5, r1, lr, lsr #10
    1eb8:	andeq	r4, r0, lr, ror r8
    1ebc:	andeq	r4, r0, sl, asr #17
    1ec0:	andeq	r4, r0, r6, lsl r8
    1ec4:	andeq	r4, r0, r8, ror #15
    1ec8:	andeq	r4, r0, r2, asr #16
    1ecc:			; <UNDEFINED> instruction: 0x000048b0
    1ed0:	andeq	r4, r0, r2, lsr #15
    1ed4:			; <UNDEFINED> instruction: 0x000047b4
    1ed8:			; <UNDEFINED> instruction: 0x000047be
    1edc:	andeq	r4, r0, r6, ror #13
    1ee0:	andeq	r4, r0, r6, lsr #14
    1ee4:	strdeq	r4, [r0], -r8
    1ee8:	andeq	r5, r1, r6, lsr #7
    1eec:	andeq	r4, r0, r8, lsl #17
    1ef0:	andeq	r5, r1, sl, lsl #7
    1ef4:	andeq	r4, r0, ip, lsl #16
    1ef8:	andeq	r5, r1, sl, asr #6
    1efc:	ldrdcs	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
    1f00:	movwls	r2, #768	; 0x300
    1f04:	blx	87e6a <sg_chk_n_print3@plt+0x86f06>
    1f08:	blx	23e336 <sg_chk_n_print3@plt+0x23d3d2>
    1f0c:	blx	fe886332 <sg_chk_n_print3@plt+0xfe8853ce>
    1f10:	strmi	r2, [fp], #-776	; 0xfffffcf8
    1f14:	svc	0x0042f7fe
    1f18:			; <UNDEFINED> instruction: 0xf1712800
    1f1c:			; <UNDEFINED> instruction: 0xf6bf0300
    1f20:			; <UNDEFINED> instruction: 0xf7feaa72
    1f24:			; <UNDEFINED> instruction: 0xf8dfef96
    1f28:			; <UNDEFINED> instruction: 0xf8df677c
    1f2c:	ldrbtmi	r2, [lr], #-1916	; 0xfffff884
    1f30:	ldrb	r4, [lr, #-1146]!	; 0xfffffb86
    1f34:	svc	0x008cf7fe
    1f38:			; <UNDEFINED> instruction: 0x6770f8df
    1f3c:			; <UNDEFINED> instruction: 0x2770f8df
    1f40:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    1f44:			; <UNDEFINED> instruction: 0xf8dfe575
    1f48:	andcs	r1, r6, #108, 14	; 0x1b00000
    1f4c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1f50:	svc	0x00f0f7fe
    1f54:	movwcs	fp, #6568	; 0x19a8
    1f58:			; <UNDEFINED> instruction: 0xf7ff930f
    1f5c:	mcrrne	8, 5, fp, r8, cr11
    1f60:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    1f64:			; <UNDEFINED> instruction: 0xf000d174
    1f68:			; <UNDEFINED> instruction: 0xf7fffceb
    1f6c:			; <UNDEFINED> instruction: 0xf8dfbac5
    1f70:	ldrbtmi	r2, [sl], #-1864	; 0xfffff8b8
    1f74:	ldrdcc	pc, [ip, -r2]
    1f78:			; <UNDEFINED> instruction: 0xf8c23301
    1f7c:			; <UNDEFINED> instruction: 0xf7ff310c
    1f80:			; <UNDEFINED> instruction: 0xf8dfb849
    1f84:			; <UNDEFINED> instruction: 0x46210738
    1f88:			; <UNDEFINED> instruction: 0xf7fe4478
    1f8c:			; <UNDEFINED> instruction: 0xf8dfeef0
    1f90:	ldrbtmi	r0, [r8], #-1840	; 0xfffff8d0
    1f94:	mcr	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1f98:	ldmlt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f9c:			; <UNDEFINED> instruction: 0xf7fe4620
    1fa0:	stmib	sp, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    1fa4:	ldmib	sp, {r2, r3, r8}^
    1fa8:	strcc	r3, [r1], #-1036	; 0xfffffbf4
    1fac:			; <UNDEFINED> instruction: 0xf1b3bf08
    1fb0:			; <UNDEFINED> instruction: 0xf47f3fff
    1fb4:			; <UNDEFINED> instruction: 0xf8dfa82f
    1fb8:			; <UNDEFINED> instruction: 0xf8df170c
    1fbc:	ldrbtmi	r0, [r9], #-1804	; 0xfffff8f4
    1fc0:			; <UNDEFINED> instruction: 0xf7fe4478
    1fc4:			; <UNDEFINED> instruction: 0xf7ffeed4
    1fc8:	strtmi	fp, [r0], -r1, ror #17
    1fcc:	svc	0x0064f7fe
    1fd0:	smlabteq	sl, sp, r9, lr
    1fd4:	strcc	lr, [sl], #-2525	; 0xfffff623
    1fd8:	svclt	0x00083401
    1fdc:	svccc	0x00fff1b3
    1fe0:	ldmdage	r8, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    1fe4:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    1fe8:	usateq	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    1fec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1ff0:	mrc	7, 5, APSR_nzcv, cr12, cr14, {7}
    1ff4:	stmialt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ff8:			; <UNDEFINED> instruction: 0x46209913
    1ffc:			; <UNDEFINED> instruction: 0xf98cf001
    2000:			; <UNDEFINED> instruction: 0xf43f2800
    2004:			; <UNDEFINED> instruction: 0xf8dfa807
    2008:			; <UNDEFINED> instruction: 0xf8df16cc
    200c:	ldrbtmi	r0, [r9], #-1740	; 0xfffff934
    2010:			; <UNDEFINED> instruction: 0xf7fe4478
    2014:			; <UNDEFINED> instruction: 0xf7ffeeac
    2018:	ldmdavc	sl, {r0, r3, r4, r5, r7, fp, ip, sp, pc}^
    201c:			; <UNDEFINED> instruction: 0xf43f2a2d
    2020:	mrcne	12, 5, sl, cr10, cr8, {3}
    2024:	strcs	r3, [r0], #-3841	; 0xfffff0ff
    2028:	stmiane	r8, {r0, r4, r9, sl, lr}^
    202c:	stmdacs	r4!, {r6, fp, ip, sp, lr}^
    2030:	strcc	fp, [r1], #-3848	; 0xfffff0f8
    2034:	rscsle	r3, r8, #16384	; 0x4000
    2038:	ssatgt	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    203c:	cdpvc	6, 9, cr15, cr12, cr13, {0}
    2040:	movwcs	r4, #1553	; 0x611
    2044:			; <UNDEFINED> instruction: 0xf8dc44fc
    2048:	strtmi	r0, [r0], #-268	; 0xfffffef4
    204c:	smlabteq	ip, ip, r8, pc	; <UNPREDICTABLE>
    2050:	andeq	lr, lr, r1, lsl #22
    2054:	stmdavc	r0, {r0, r8, fp, ip, sp}^
    2058:	addle	r2, r0, r8, ror #16
    205c:	mvnsle	r1, r8, asr #24
    2060:	orrle	r2, r0, r0, lsl #22
    2064:	ldcvc	6, cr15, [ip], {13}
    2068:			; <UNDEFINED> instruction: 0x46114618
    206c:	vmlaeq.f64	d14, d12, d1
    2070:	mul	r1, lr, r8
    2074:	svceq	0x0076f1be
    2078:	andcc	fp, r1, r8, lsl #30
    207c:	rscsle	r3, r5, #16384	; 0x4000
    2080:			; <UNDEFINED> instruction: 0xc65cf8df
    2084:	ldmdbls	r0, {fp, sp}
    2088:	ldrbtmi	r4, [ip], #1028	; 0x404
    208c:	tstcs	r1, r8, lsl pc
    2090:	cdpvc	6, 9, cr15, cr12, cr13, {0}
    2094:			; <UNDEFINED> instruction: 0xf8dc9110
    2098:	strmi	r1, [r1], #-264	; 0xfffffef8
    209c:	smlabtne	r8, ip, r8, pc	; <UNPREDICTABLE>
    20a0:	tsteq	lr, r2, lsl #22
    20a4:	ldmdbcs	r6, {r0, r3, r6, fp, ip, sp, lr}^
    20a8:	movwcc	fp, #7944	; 0x1f08
    20ac:	rscsle	r3, r7, #4096	; 0x1000
    20b0:	ldrmi	r2, [ip], #-2816	; 0xfffff500
    20b4:	svclt	0x00189b0f
    20b8:	adcmi	r2, r7, #67108864	; 0x4000000
    20bc:			; <UNDEFINED> instruction: 0xf77e930f
    20c0:			; <UNDEFINED> instruction: 0xf8dfafa9
    20c4:			; <UNDEFINED> instruction: 0xf60d0620
    20c8:	ldrbtmi	r7, [r8], #-412	; 0xfffffe64
    20cc:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    20d0:	ldmdalt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20d4:			; <UNDEFINED> instruction: 0xf7fe4620
    20d8:			; <UNDEFINED> instruction: 0xf8dfef16
    20dc:	ldrbtmi	r3, [fp], #-1548	; 0xfffff9f4
    20e0:			; <UNDEFINED> instruction: 0xf7fe6098
    20e4:	svcvc	0x00a0bf97
    20e8:	vsubl.s8	q9, d0, d2
    20ec:	blcs	28f8 <sg_chk_n_print3@plt+0x1994>
    20f0:	sadd16mi	fp, r1, r8
    20f4:			; <UNDEFINED> instruction: 0xf041b108
    20f8:			; <UNDEFINED> instruction: 0xf8df0180
    20fc:	ldrbtmi	r3, [fp], #-1520	; 0xfffffa10
    2100:	tstlt	fp, fp, asr pc
    2104:	orrne	pc, r0, r1, asr #8
    2108:	orrpl	pc, r0, r1, asr #8
    210c:	ldreq	pc, [ip], #1549	; 0x60d
    2110:			; <UNDEFINED> instruction: 0xf7fe4620
    2114:			; <UNDEFINED> instruction: 0xf8dfee98
    2118:	ldrbtmi	r1, [r9], #-1496	; 0xfffffa28
    211c:	andvs	r2, r8, r0, lsl #16
    2120:	ldmib	r1, {r1, r4, r8, r9, fp, ip, lr, pc}^
    2124:			; <UNDEFINED> instruction: 0xf0011238
    2128:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    212c:	stmdbge	fp!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    2130:			; <UNDEFINED> instruction: 0xf7ff240f
    2134:			; <UNDEFINED> instruction: 0xf8dfb82c
    2138:			; <UNDEFINED> instruction: 0xf8df15bc
    213c:	ldrbtmi	r0, [r9], #-1468	; 0xfffffa44
    2140:			; <UNDEFINED> instruction: 0xf7fe4478
    2144:			; <UNDEFINED> instruction: 0xe7f3ee14
    2148:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    214c:	strvs	pc, [ip, #2271]!	; 0x8df
    2150:	strcs	pc, [ip, #2271]!	; 0x8df
    2154:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    2158:	strtmi	lr, [r0], -fp, ror #8
    215c:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    2160:	strcc	pc, [r0, #2271]!	; 0x8df
    2164:	stmdacc	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    2168:	andcs	fp, r1, r8, lsl pc
    216c:			; <UNDEFINED> instruction: 0x01bcf883
    2170:	svclt	0x0050f7fe
    2174:	mvnscc	pc, #79	; 0x4f
    2178:	strvs	r6, [fp, #2088]!	; 0x828
    217c:	ldmdblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2180:	strne	pc, [r4, #2271]	; 0x8df
    2184:	streq	pc, [r4, #2271]	; 0x8df
    2188:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    218c:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    2190:			; <UNDEFINED> instruction: 0xf7fee7ce
    2194:			; <UNDEFINED> instruction: 0xf8dfee5e
    2198:			; <UNDEFINED> instruction: 0xf8df6578
    219c:	ldrbtmi	r2, [lr], #-1400	; 0xfffffa88
    21a0:	strb	r4, [r6], #-1146	; 0xfffffb86
    21a4:	adcseq	pc, r0, r4, lsl #2
    21a8:	ldcl	7, cr15, [r8, #1016]	; 0x3f8
    21ac:	stmdacs	r0, {r1, r2, r9, sl, lr}
    21b0:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    21b4:	ldrdcc	pc, [ip, -r4]
    21b8:	vldmdble	r2!, {d18-d17}
    21bc:	ldrbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    21c0:			; <UNDEFINED> instruction: 0xf7fe4478
    21c4:			; <UNDEFINED> instruction: 0xf8dfedd4
    21c8:	ldrbtmi	r3, [fp], #-1364	; 0xfffffaac
    21cc:	stmdacs	r0, {r3, r4, fp, sp, lr}
    21d0:	addhi	pc, sp, r0, asr #32
    21d4:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    21d8:	cfldrsvs	mvf4, [r8, #492]	; 0x1ec
    21dc:	andle	r2, r4, r1, lsl #16
    21e0:	blcs	21dc54 <sg_chk_n_print3@plt+0x21ccf0>
    21e4:			; <UNDEFINED> instruction: 0xf7fed001
    21e8:			; <UNDEFINED> instruction: 0xf8dfeeb2
    21ec:	ldrbtmi	r3, [fp], #-1336	; 0xfffffac8
    21f0:	ldrdeq	lr, [r0, -r3]!
    21f4:			; <UNDEFINED> instruction: 0x41b8f8d3
    21f8:	andeq	lr, r1, #80, 20	; 0x50000
    21fc:			; <UNDEFINED> instruction: 0xf8d3d004
    2200:	blcs	e638 <sg_chk_n_print3@plt+0xd6d4>
    2204:	rscshi	pc, sl, r0
    2208:	ldreq	pc, [ip, #-2271]	; 0xfffff721
    220c:			; <UNDEFINED> instruction: 0xf0004478
    2210:			; <UNDEFINED> instruction: 0xf8dffbad
    2214:	ldrbtmi	r3, [fp], #-1304	; 0xfffffae8
    2218:	ldrdne	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    221c:	cmnle	pc, r0, lsl #18
    2220:	strcc	pc, [ip, #-2271]	; 0xfffff721
    2224:			; <UNDEFINED> instruction: 0xf8d3447b
    2228:	stmdbcs	r0, {r2, r3, r5, r6, r7, ip}
    222c:	stfcsd	f5, [r0], {98}	; 0x62
    2230:	strbtcs	fp, [r3], #-4024	; 0xfffff048
    2234:	svclt	0x00abf7fe
    2238:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    223c:			; <UNDEFINED> instruction: 0xf8df4622
    2240:	ldrbtmi	r0, [r9], #-1272	; 0xfffffb08
    2244:			; <UNDEFINED> instruction: 0xf7fe4478
    2248:			; <UNDEFINED> instruction: 0xe771ed92
    224c:			; <UNDEFINED> instruction: 0x2076f895
    2250:			; <UNDEFINED> instruction: 0xf8952302
    2254:	vmvn.i32	q8, #3	; 0x00000003
    2258:	stmdacs	r0, {r0, r8, r9}
    225c:	sadd16mi	fp, r9, r8
    2260:			; <UNDEFINED> instruction: 0xf041b10a
    2264:			; <UNDEFINED> instruction: 0xf8df0180
    2268:	ldrbtmi	r3, [fp], #-1236	; 0xfffffb2c
    226c:			; <UNDEFINED> instruction: 0x3075f893
    2270:	vst4.8	{d27,d29,d31,d33}, [r1 :64], fp
    2274:	vst4.32	{d17,d19,d21,d23}, [r1], r0
    2278:			; <UNDEFINED> instruction: 0xf60d5180
    227c:			; <UNDEFINED> instruction: 0x4620249c
    2280:	stcl	7, cr15, [r0, #1016]!	; 0x3f8
    2284:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2288:	stmdacs	r0, {r0, r3, r4, r5, r6, sl, lr}
    228c:	vabal.s8	q11, d16, d8
    2290:	ldmib	r1, {r0, r2, r3, r5, r7, pc}^
    2294:			; <UNDEFINED> instruction: 0xf0011238
    2298:	stmdacs	r0, {r0, r2, r8, fp, ip, sp, lr, pc}
    229c:	ldmge	r9!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    22a0:			; <UNDEFINED> instruction: 0xf504e746
    22a4:	ldrtmi	r7, [r8], -lr, lsl #15
    22a8:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    22ac:	ldrtmi	r2, [r8], -r2, lsl #2
    22b0:	ldc	7, cr15, [r2, #1016]	; 0x3f8
    22b4:			; <UNDEFINED> instruction: 0x46324639
    22b8:			; <UNDEFINED> instruction: 0xf7fe4630
    22bc:			; <UNDEFINED> instruction: 0x4601ed7c
    22c0:	suble	r2, r2, r0, lsl #16
    22c4:	tstmi	ip, sp, lsl #4	; <UNPREDICTABLE>
    22c8:			; <UNDEFINED> instruction: 0xffa4f000
    22cc:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    22d0:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    22d4:	cmnvs	pc, #64, 4	; <UNPREDICTABLE>
    22d8:	subcc	r4, r8, #2046820352	; 0x7a000000
    22dc:	andls	r4, r0, r9, ror r4
    22e0:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    22e4:			; <UNDEFINED> instruction: 0xf7fe4478
    22e8:			; <UNDEFINED> instruction: 0xf7ffed42
    22ec:			; <UNDEFINED> instruction: 0xf7feb8f7
    22f0:	strb	lr, [pc, -lr, lsr #28]!
    22f4:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    22f8:			; <UNDEFINED> instruction: 0xf7fe4478
    22fc:			; <UNDEFINED> instruction: 0xe796ed38
    2300:	ldrbvs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2304:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2308:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    230c:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2310:	ldrtmi	r2, [r0], -r0, lsl #2
    2314:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    2318:	blle	fe049b34 <sg_chk_n_print3@plt+0xfe048bd0>
    231c:	andcs	sl, r1, #48, 30	; 0xc0
    2320:	tsteq	sp, r7, lsr #3	; <UNPREDICTABLE>
    2324:	ldcl	7, cr15, [r6], #1016	; 0x3f8
    2328:	tstle	r3, r1, lsl #16
    232c:	ldccc	8, cr15, [sp], {23}
    2330:	andle	r2, r3, r0, lsr fp
    2334:			; <UNDEFINED> instruction: 0xf7fe4628
    2338:	ldrb	lr, [r1, -sl, lsl #28]!
    233c:	ldreq	pc, [ip], #-2271	; 0xfffff721
    2340:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    2344:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2348:			; <UNDEFINED> instruction: 0xf8dfe7f4
    234c:			; <UNDEFINED> instruction: 0xf5042414
    2350:	strtmi	r7, [r3], -r0, ror #1
    2354:			; <UNDEFINED> instruction: 0xf7fe447a
    2358:			; <UNDEFINED> instruction: 0x4601ed34
    235c:	cmple	r7, r0, lsl #16
    2360:			; <UNDEFINED> instruction: 0x3118f894
    2364:	cmnle	r5, r0, lsl #22
    2368:			; <UNDEFINED> instruction: 0x2322e9d4
    236c:			; <UNDEFINED> instruction: 0xf1732a01
    2370:	blle	c2f78 <sg_chk_n_print3@plt+0xc2014>
    2374:	blcs	1c628 <sg_chk_n_print3@plt+0x1b6c4>
    2378:	addshi	pc, r1, r0, lsl #6
    237c:	ldrbtmi	r4, [sp], #-3577	; 0xfffff207
    2380:			; <UNDEFINED> instruction: 0x31bcf895
    2384:	mcrvs	1, 5, fp, cr11, cr3, {0}
    2388:	rsble	r2, ip, r2, lsl #22
    238c:	strdcs	r4, [r2, -r6]
    2390:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2394:	ldrdeq	pc, [r0, #131]	; 0x83
    2398:	orrscs	pc, ip, r3, lsl #17
    239c:	stc	7, cr15, [lr, #1016]	; 0x3f8
    23a0:			; <UNDEFINED> instruction: 0xf43f2800
    23a4:			; <UNDEFINED> instruction: 0xf60daf10
    23a8:			; <UNDEFINED> instruction: 0xf000011c
    23ac:	bmi	ffc02080 <sg_chk_n_print3@plt+0xffc0111c>
    23b0:	vmla.i8	q10, q8, <illegal reg q15.5>
    23b4:	ldrbtmi	r6, [sl], #-974	; 0xfffffc32
    23b8:	ldrbtmi	r3, [r9], #-584	; 0xfffffdb8
    23bc:	stmiami	sp!, {ip, pc}^
    23c0:			; <UNDEFINED> instruction: 0xf7fe4478
    23c4:			; <UNDEFINED> instruction: 0xf7ffecd4
    23c8:	stmibge	r7!, {r0, r3, r7, fp, ip, sp, pc}^
    23cc:			; <UNDEFINED> instruction: 0xff22f000
    23d0:	stmibmi	sl!, {r0, r3, r5, r6, r7, r9, fp, lr}^
    23d4:	cmnvs	r6, #64, 4	; <UNPREDICTABLE>
    23d8:	subcc	r4, r8, #2046820352	; 0x7a000000
    23dc:	andls	r4, r0, r9, ror r4
    23e0:	ldrbtmi	r4, [r8], #-2279	; 0xfffff719
    23e4:	stcl	7, cr15, [r2], {254}	; 0xfe
    23e8:	ldmdalt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23ec:	ldc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    23f0:	bmi	ff955f88 <sg_chk_n_print3@plt+0xff955024>
    23f4:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    23f8:	bllt	7003fc <sg_chk_n_print3@plt+0x6ff498>
    23fc:	stmiami	r3!, {r1, r9, sl, lr}^
    2400:	ldrbtmi	r4, [r8], #-1547	; 0xfffff9f5
    2404:	ldc	7, cr15, [r2], #1016	; 0x3f8
    2408:	svclt	0x00082c00
    240c:	ldrbt	r2, [fp], r3, ror #8
    2410:	orrsmi	pc, ip, sp, lsl #4
    2414:	cdp2	0, 15, cr15, cr14, cr0, {0}
    2418:	ldmibmi	lr, {r0, r2, r3, r4, r6, r7, r9, fp, lr}^
    241c:	orrvs	pc, r2, #64, 4
    2420:	subcc	r4, r8, #2046820352	; 0x7a000000
    2424:	andls	r4, r0, r9, ror r4
    2428:	ldrbtmi	r4, [r8], #-2267	; 0xfffff725
    242c:	ldc	7, cr15, [lr], {254}	; 0xfe
    2430:	ldmdalt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2434:	addvc	pc, r8, r4, lsl #10
    2438:	smlalbtne	lr, r4, r4, r9
    243c:	ldc	7, cr15, [r4], #1016	; 0x3f8
    2440:			; <UNDEFINED> instruction: 0x2322e9d4
    2444:			; <UNDEFINED> instruction: 0xf1732a01
    2448:	blle	83050 <sg_chk_n_print3@plt+0x820ec>
    244c:	blcs	1c700 <sg_chk_n_print3@plt+0x1b79c>
    2450:	blmi	ff4b94ec <sg_chk_n_print3@plt+0xff4b8588>
    2454:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2458:	tstmi	r3, #68, 6	; 0x10000001
    245c:	andcs	sp, r0, lr, lsl #1
    2460:	blx	ff5be468 <sg_chk_n_print3@plt+0xff5bd504>
    2464:	stmiami	lr, {r1, r3, r7, r8, r9, sl, sp, lr, pc}^
    2468:			; <UNDEFINED> instruction: 0xf60d2400
    246c:	ldrbtmi	r2, [r8], #-412	; 0xfffffe64
    2470:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    2474:	strls	r9, [r2], #-1027	; 0xfffffbfd
    2478:	strls	r4, [r1], #-1571	; 0xfffff9dd
    247c:	strls	r4, [r0], #-1570	; 0xfffff9de
    2480:	stcvs	6, cr4, [r8, #132]!	; 0x84
    2484:	ldcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    2488:			; <UNDEFINED> instruction: 0xf0002806
    248c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, pc}
    2490:	svcge	0x007cf43f
    2494:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
    2498:	stcl	7, cr15, [r8], #-1016	; 0xfffffc08
    249c:	stclmi	7, cr14, [r2], {118}	; 0x76
    24a0:			; <UNDEFINED> instruction: 0xf104447c
    24a4:			; <UNDEFINED> instruction: 0xf7fe0098
    24a8:	strmi	lr, [r1], -r2, asr #24
    24ac:	vrhadd.s8	d11, d29, d8
    24b0:			; <UNDEFINED> instruction: 0xf000511c
    24b4:	bmi	fef81f78 <sg_chk_n_print3@plt+0xfef81014>
    24b8:	vmul.i8	d20, d16, d29
    24bc:	ldrbtmi	r6, [sl], #-910	; 0xfffffc72
    24c0:	ldrbtmi	r3, [r9], #-584	; 0xfffffdb8
    24c4:	ldmmi	fp!, {ip, pc}
    24c8:			; <UNDEFINED> instruction: 0xf7fe4478
    24cc:			; <UNDEFINED> instruction: 0xf7ffec50
    24d0:	bmi	fee704ec <sg_chk_n_print3@plt+0xfee6f588>
    24d4:			; <UNDEFINED> instruction: 0x4623a830
    24d8:			; <UNDEFINED> instruction: 0xf7fe447a
    24dc:	stmdacs	r0, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
    24e0:	adcshi	pc, lr, r0, asr #32
    24e4:	ldrdcc	pc, [r8, -r4]
    24e8:			; <UNDEFINED> instruction: 0xf0402b00
    24ec:	blmi	fece27c4 <sg_chk_n_print3@plt+0xfece1860>
    24f0:	tstcs	r0, r0, asr #16
    24f4:	tstls	fp, #2063597568	; 0x7b000000
    24f8:	ldcl	7, cr15, [r2], #1016	; 0x3f8
    24fc:			; <UNDEFINED> instruction: 0xf0402800
    2500:	stclge	0, cr8, [r0, #-652]	; 0xfffffd74
    2504:			; <UNDEFINED> instruction: 0xf7fe4628
    2508:	stmiami	sp!, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    250c:			; <UNDEFINED> instruction: 0xf1004478
    2510:	umlalscc	r0, r0, r8, r4	; <UNPREDICTABLE>
    2514:			; <UNDEFINED> instruction: 0xf7fe4621
    2518:	strdlt	lr, [r8, r0]
    251c:	tstvs	ip, sp, lsl #4	; <UNPREDICTABLE>
    2520:	cdp2	0, 7, cr15, cr8, cr0, {0}
    2524:	stmibmi	r8!, {r0, r1, r2, r5, r7, r9, fp, lr}
    2528:	bicsvs	pc, r3, #1325400064	; 0x4f000000
    252c:	subcc	r4, r8, #2046820352	; 0x7a000000
    2530:	andls	r4, r0, r9, ror r4
    2534:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
    2538:	ldc	7, cr15, [r8], {254}	; 0xfe
    253c:	svclt	0x00cef7fe
    2540:			; <UNDEFINED> instruction: 0xf7fe4628
    2544:			; <UNDEFINED> instruction: 0x4620ec98
    2548:	bl	feb40548 <sg_chk_n_print3@plt+0xfeb3f5e4>
    254c:	stmdacs	r0, {r2, r9, sl, lr}
    2550:			; <UNDEFINED> instruction: 0xf8dfd168
    2554:	strcs	r8, [r1, #-636]	; 0xfffffd84
    2558:	svcmi	0x009f4e9e
    255c:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
    2560:	and	r4, r0, pc, ror r4
    2564:			; <UNDEFINED> instruction: 0xf8d83501
    2568:	adcmi	r3, fp, #8
    256c:	ldmdage	r0!, {r2, r5, r8, sl, fp, ip, lr, pc}
    2570:	bl	13e44 <sg_chk_n_print3@plt+0x12ee0>
    2574:	ldrtmi	r0, [sl], -r5, lsl #1
    2578:			; <UNDEFINED> instruction: 0xf7fe2100
    257c:	stmdblt	r8, {r1, r5, sl, fp, sp, lr, pc}^
    2580:	ldrdcc	pc, [r8, -r6]
    2584:	rscle	r2, sp, r0, lsl #22
    2588:			; <UNDEFINED> instruction: 0x46294894
    258c:			; <UNDEFINED> instruction: 0xf7fe4478
    2590:	strb	lr, [r7, lr, ror #23]!
    2594:	tstvc	ip, sp, lsl #4	; <UNPREDICTABLE>
    2598:	cdp2	0, 3, cr15, cr12, cr0, {0}
    259c:	ldmibmi	r1, {r4, r7, r9, fp, lr}
    25a0:			; <UNDEFINED> instruction: 0x63a1f240
    25a4:	subcc	r4, r8, #2046820352	; 0x7a000000
    25a8:	andls	r4, r0, r9, ror r4
    25ac:	ldrbtmi	r4, [r8], #-2190	; 0xfffff772
    25b0:	bl	ff7405b0 <sg_chk_n_print3@plt+0xff73f64c>
    25b4:	svclt	0x0092f7fe
    25b8:	ldcge	15, cr4, [r0, #-560]!	; 0xfffffdd0
    25bc:	ldreq	pc, [r4], -r5, lsr #3
    25c0:	and	r4, r0, pc, ror r4
    25c4:	ldmvs	fp!, {r0, sl, ip, sp}
    25c8:	sfmle	f4, 4, [r3, #-652]!	; 0xfffffd74
    25cc:	bleq	140728 <sg_chk_n_print3@plt+0x13f7c4>
    25d0:			; <UNDEFINED> instruction: 0xf7fe4631
    25d4:	ldmdblt	r8, {r7, sl, fp, sp, lr, pc}^
    25d8:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    25dc:	ldrdcc	pc, [r8, -r3]
    25e0:	rscle	r2, pc, r0, lsl #22
    25e4:	strtmi	r4, [r1], -r3, lsl #17
    25e8:			; <UNDEFINED> instruction: 0xf7fe4478
    25ec:	strb	lr, [r9, r0, asr #23]!
    25f0:	orrsvc	pc, ip, sp, lsl #4
    25f4:	cdp2	0, 0, cr15, cr14, cr0, {0}
    25f8:	stmibmi	r0, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}
    25fc:			; <UNDEFINED> instruction: 0x63a9f240
    2600:	subcc	r4, r8, #2046820352	; 0x7a000000
    2604:	andls	r4, r0, r9, ror r4
    2608:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    260c:	bl	febc060c <sg_chk_n_print3@plt+0xfebbf6a8>
    2610:	svclt	0x0064f7fe
    2614:	ldrbtmi	r4, [fp], #-2939	; 0xfffff485
    2618:			; <UNDEFINED> instruction: 0x3118f893
    261c:			; <UNDEFINED> instruction: 0xf47f2b00
    2620:	ssat	sl, #12, r8, lsl #30
    2624:	orrsvs	pc, ip, sp, lsl #4
    2628:	ldc2l	0, cr15, [r4]
    262c:	ldmdbmi	r7!, {r1, r2, r4, r5, r6, r9, fp, lr}^
    2630:	orrsvs	pc, fp, #64, 4
    2634:	subcc	r4, r8, #2046820352	; 0x7a000000
    2638:	andls	r4, r0, r9, ror r4
    263c:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
    2640:	bl	fe540640 <sg_chk_n_print3@plt+0xfe53f6dc>
    2644:	svclt	0x004af7fe
    2648:	blls	6d4818 <sg_chk_n_print3@plt+0x6d38b4>
    264c:			; <UNDEFINED> instruction: 0x47984478
    2650:			; <UNDEFINED> instruction: 0xf7fea840
    2654:	ldmdami	r0!, {r3, r5, sl, fp, sp, lr, pc}^
    2658:			; <UNDEFINED> instruction: 0xf7fe4478
    265c:	strb	lr, [r6, -r8, lsl #23]
    2660:	orrspl	pc, ip, sp, lsl #4
    2664:	ldc2l	0, cr15, [r6]
    2668:	stmdbmi	sp!, {r2, r3, r5, r6, r9, fp, lr}^
    266c:	orrsvs	pc, r1, #64, 4
    2670:	subcc	r4, r8, #2046820352	; 0x7a000000
    2674:	andls	r4, r0, r9, ror r4
    2678:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    267c:	bl	1dc067c <sg_chk_n_print3@plt+0x1dbf718>
    2680:	svclt	0x002cf7fe
    2684:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    2688:	bl	1c40688 <sg_chk_n_print3@plt+0x1c3f724>
    268c:	strmi	lr, [r2], #-2509	; 0xfffff633
    2690:	strtmi	r9, [r3], -r1, lsl #8
    2694:	strtmi	r9, [r2], -r0, lsl #8
    2698:	strtmi	r6, [r1], -r8, lsr #27
    269c:	mcrr	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    26a0:	svclt	0x0000e6f5
    26a4:	andeq	r4, r0, r6, ror #5
    26a8:	andeq	r3, r0, ip, asr r8
    26ac:			; <UNDEFINED> instruction: 0x000042b4
    26b0:	andeq	r3, r0, sl, asr #16
    26b4:	andeq	r4, r0, sl, lsl #1
    26b8:	andeq	r5, r1, sl, lsr #1
    26bc:	andeq	r4, r0, r8, asr r0
    26c0:	andeq	r4, r0, sl, rrx
    26c4:	andeq	r3, r0, lr, asr #15
    26c8:	andeq	r3, r0, r8, lsl #31
    26cc:	andeq	r3, r0, r0, lsr #15
    26d0:	andeq	r3, r0, r6, lsr pc
    26d4:	andeq	r3, r0, lr, ror r7
    26d8:	strdeq	r3, [r0], -r0
    26dc:	ldrdeq	r4, [r1], -r8
    26e0:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    26e4:	andeq	r3, r0, lr, lsr #29
    26e8:	andeq	r4, r1, r6, lsr #30
    26ec:	andeq	r4, r1, lr, lsl pc
    26f0:	andeq	r4, r1, r2, lsl #30
    26f4:	andeq	r3, r0, lr, asr #12
    26f8:	andeq	r4, r0, r8, rrx
    26fc:	andeq	r4, r0, ip, ror r0
    2700:	andeq	r3, r0, r6, lsr r6
    2704:			; <UNDEFINED> instruction: 0x00014eb8
    2708:	andeq	r3, r0, r4, lsl #12
    270c:	andeq	r4, r0, r6
    2710:	andeq	r4, r0, r6, asr #1
    2714:	andeq	r3, r0, ip, ror #11
    2718:	ldrdeq	r4, [r0], -r0
    271c:	andeq	r4, r1, r2, asr lr
    2720:	andeq	r4, r1, r4, asr #28
    2724:	andeq	r4, r1, lr, lsr #28
    2728:	andeq	r3, r0, r0, lsl ip
    272c:	andeq	r4, r1, r6, lsl #28
    2730:	strdeq	r4, [r1], -r8
    2734:	andeq	r3, r0, sl, asr #10
    2738:	andeq	r3, r0, r4, ror #30
    273c:			; <UNDEFINED> instruction: 0x00014db2
    2740:	muleq	r1, r4, sp
    2744:	ldrdeq	r4, [r0], -ip
    2748:	andeq	r4, r0, r0, ror #5
    274c:	ldrdeq	r3, [r0], -ip
    2750:	muleq	r0, r4, r4
    2754:	andeq	r4, r0, r0, lsr r4
    2758:	strdeq	r4, [r0], -lr
    275c:	andeq	r4, r0, lr, lsl #8
    2760:	andeq	r0, r0, sp, ror #17
    2764:	muleq	r1, lr, ip
    2768:	andeq	r4, r1, sl, lsl #25
    276c:	strdeq	r4, [r0], -lr
    2770:	andeq	r4, r0, sl, lsl #6
    2774:	andeq	r3, r0, r0, lsl #14
    2778:	ldrdeq	r4, [r0], -ip
    277c:	andeq	r4, r0, r0, lsr #3
    2780:	ldrdeq	r3, [r0], -lr
    2784:	andeq	r3, r0, ip, asr #28
    2788:	muleq	r0, r6, r3
    278c:	ldrdeq	r4, [r0], -r2
    2790:	muleq	r0, r4, r3
    2794:	andeq	r4, r0, r8, lsr #3
    2798:	muleq	r0, r6, r6
    279c:	andeq	r4, r1, r8, asr #23
    27a0:	strdeq	r4, [r0], -r2
    27a4:	andeq	r4, r0, lr, lsl #4
    27a8:	andeq	r4, r1, ip, ror fp
    27ac:	strdeq	r4, [r0], -r6
    27b0:	ldrdeq	r3, [r0], -sl
    27b4:	strdeq	r3, [r0], -r8
    27b8:	andeq	r1, r0, r1, lsr #6
    27bc:	andeq	r0, r0, sp, asr #13
    27c0:	andeq	r4, r1, r0, lsl fp
    27c4:	andeq	r4, r0, r8, lsl #5
    27c8:	andeq	r3, r0, ip, ror r7
    27cc:	andeq	r3, r0, sl, lsl #11
    27d0:	andeq	r4, r1, r8, lsr #21
    27d4:			; <UNDEFINED> instruction: 0x00014abe
    27d8:	muleq	r0, r9, r2
    27dc:	andeq	r4, r0, r4, lsl #1
    27e0:	andeq	r4, r0, r0, lsl r2
    27e4:	andeq	r4, r0, ip, lsr r0
    27e8:	andeq	r3, r0, r2, lsl r5
    27ec:	andeq	r4, r1, r4, asr #20
    27f0:	andeq	r4, r1, r2, asr #20
    27f4:	andeq	r4, r0, r8, asr r0
    27f8:			; <UNDEFINED> instruction: 0x000041b4
    27fc:	andeq	r4, r0, ip, lsr #32
    2800:			; <UNDEFINED> instruction: 0x000034b6
    2804:	andeq	r4, r1, r6, lsl #20
    2808:	andeq	r4, r0, r0, lsl #3
    280c:	andeq	r3, r0, r8, lsl #13
    2810:	andeq	r3, r0, r2, lsl #9
    2814:	ldrdeq	r4, [r1], -r0
    2818:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    281c:	andeq	r4, r0, r4, asr #2
    2820:	andeq	r3, r0, r0, ror pc
    2824:	andeq	r3, r0, r6, asr #8
    2828:	strdeq	r3, [r0], -sl
    282c:	bleq	3e970 <sg_chk_n_print3@plt+0x3da0c>
    2830:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2834:	strbtmi	fp, [sl], -r2, lsl #24
    2838:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    283c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2840:	ldrmi	sl, [sl], #776	; 0x308
    2844:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2848:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    284c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2850:			; <UNDEFINED> instruction: 0xf85a4b06
    2854:	stmdami	r6, {r0, r1, ip, sp}
    2858:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    285c:	b	ff0c085c <sg_chk_n_print3@plt+0xff0bf8f8>
    2860:	bl	1bc0860 <sg_chk_n_print3@plt+0x1bbf8fc>
    2864:	andeq	r4, r1, r4, lsl #13
    2868:	strdeq	r0, [r0], -r8
    286c:	andeq	r0, r0, ip, lsl #2
    2870:	andeq	r0, r0, r0, lsl r1
    2874:	ldr	r3, [pc, #20]	; 2890 <sg_chk_n_print3@plt+0x192c>
    2878:	ldr	r2, [pc, #20]	; 2894 <sg_chk_n_print3@plt+0x1930>
    287c:	add	r3, pc, r3
    2880:	ldr	r2, [r3, r2]
    2884:	cmp	r2, #0
    2888:	bxeq	lr
    288c:	b	df0 <__gmon_start__@plt>
    2890:	andeq	r4, r1, r4, ror #12
    2894:	andeq	r0, r0, r8, lsl #2
    2898:	blmi	1d48b8 <sg_chk_n_print3@plt+0x1d3954>
    289c:	bmi	1d3a84 <sg_chk_n_print3@plt+0x1d2b20>
    28a0:	addmi	r4, r3, #2063597568	; 0x7b000000
    28a4:	andle	r4, r3, sl, ror r4
    28a8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    28ac:	ldrmi	fp, [r8, -r3, lsl #2]
    28b0:	svclt	0x00004770
    28b4:	andeq	r4, r1, r4, ror r7
    28b8:	andeq	r4, r1, r0, ror r7
    28bc:	andeq	r4, r1, r0, asr #12
    28c0:	andeq	r0, r0, r0, lsl #2
    28c4:	stmdbmi	r9, {r3, fp, lr}
    28c8:	bmi	253ab0 <sg_chk_n_print3@plt+0x252b4c>
    28cc:	bne	253ab8 <sg_chk_n_print3@plt+0x252b54>
    28d0:	svceq	0x00cb447a
    28d4:			; <UNDEFINED> instruction: 0x01a1eb03
    28d8:	andle	r1, r3, r9, asr #32
    28dc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    28e0:	ldrmi	fp, [r8, -r3, lsl #2]
    28e4:	svclt	0x00004770
    28e8:	andeq	r4, r1, r8, asr #14
    28ec:	andeq	r4, r1, r4, asr #14
    28f0:	andeq	r4, r1, r4, lsl r6
    28f4:	andeq	r0, r0, r4, lsl r1
    28f8:	blmi	2afd20 <sg_chk_n_print3@plt+0x2aedbc>
    28fc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2900:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2904:	blmi	270eb8 <sg_chk_n_print3@plt+0x26ff54>
    2908:	ldrdlt	r5, [r3, -r3]!
    290c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2910:			; <UNDEFINED> instruction: 0xf7fe6818
    2914:			; <UNDEFINED> instruction: 0xf7ffe9fa
    2918:	blmi	1c281c <sg_chk_n_print3@plt+0x1c18b8>
    291c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2920:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2924:	andeq	r4, r1, r6, lsl r7
    2928:	andeq	r4, r1, r4, ror #11
    292c:	strdeq	r0, [r0], -ip
    2930:	strdeq	r4, [r1], -r2
    2934:	strdeq	r4, [r1], -r6
    2938:	svclt	0x0000e7c4
    293c:	andeq	r0, r0, r0
    2940:	strlt	r4, [r8, #-2055]	; 0xfffff7f9
    2944:			; <UNDEFINED> instruction: 0xf7fe4478
    2948:	stmdami	r6, {r1, r4, r9, fp, sp, lr, pc}
    294c:			; <UNDEFINED> instruction: 0xf7fe4478
    2950:	stmdami	r5, {r1, r2, r3, r9, fp, sp, lr, pc}
    2954:			; <UNDEFINED> instruction: 0x4008e8bd
    2958:			; <UNDEFINED> instruction: 0xf7fe4478
    295c:	svclt	0x0000ba05
    2960:	andeq	r2, r0, r0, ror r5
    2964:	andeq	r2, r0, r0, lsr #12
    2968:	andeq	r2, r0, r4, asr r8
    296c:	strmi	r4, [r1], -r2, lsr #22
    2970:			; <UNDEFINED> instruction: 0x4df0e92d
    2974:	addlt	r4, r4, fp, ror r4
    2978:			; <UNDEFINED> instruction: 0x2322e9d3
    297c:	andeq	lr, r3, r2, asr sl
    2980:	ldfmid	f5, [lr], {50}	; 0x32
    2984:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2988:	tstls	r3, ip, ror r4
    298c:	blvs	8d3d74 <sg_chk_n_print3@plt+0x8d2e10>
    2990:	ldrdcs	pc, [r0], -r8
    2994:	bne	ff59d71c <sg_chk_n_print3@plt+0xff59c7b8>
    2998:	ldrdcc	pc, [r4], -r8
    299c:	bl	18dd838 <sg_chk_n_print3@plt+0x18dc8d4>
    29a0:	ldmdami	r8, {r8, r9, sl}
    29a4:	bl	19c9774 <sg_chk_n_print3@plt+0x19c8810>
    29a8:	strls	r7, [r0, #-997]	; 0xfffffc1b
    29ac:			; <UNDEFINED> instruction: 0xf7fe4478
    29b0:			; <UNDEFINED> instruction: 0xf8d8e9de
    29b4:			; <UNDEFINED> instruction: 0xf8d42000
    29b8:			; <UNDEFINED> instruction: 0xf8d43088
    29bc:			; <UNDEFINED> instruction: 0xf8d8008c
    29c0:	bl	fec969d8 <sg_chk_n_print3@plt+0xfec95a74>
    29c4:			; <UNDEFINED> instruction: 0xf8d40a03
    29c8:	bl	1952c10 <sg_chk_n_print3@plt+0x1951cac>
    29cc:	stmdami	lr, {r8, r9, fp}
    29d0:	andeq	lr, r4, #190464	; 0x2e800
    29d4:	bl	1ae8de8 <sg_chk_n_print3@plt+0x1ae7e84>
    29d8:	strls	r7, [r0], #-996	; 0xfffffc1c
    29dc:			; <UNDEFINED> instruction: 0xf7fe4478
    29e0:	andlt	lr, r4, r6, asr #19
    29e4:	ldclhi	8, cr14, [r0, #756]!	; 0x2f4
    29e8:	tstls	r3, r8, lsl #16
    29ec:			; <UNDEFINED> instruction: 0xf7fe4478
    29f0:	stmdbls	r3, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    29f4:	svclt	0x0000e7c5
    29f8:	andeq	r4, r1, r8, lsr #13
    29fc:	muleq	r1, r4, r6
    2a00:	andeq	r4, r1, r8, ror r6
    2a04:	strdeq	r2, [r0], -r4
    2a08:	ldrdeq	r2, [r0], -ip
    2a0c:	muleq	r0, r4, ip
    2a10:	mvnsmi	lr, #737280	; 0xb4000
    2a14:	stfs	f2, [sp, #-0]
    2a18:	strmi	r8, [r5], -r2, lsl #22
    2a1c:	blmi	1155334 <sg_chk_n_print3@plt+0x11543d0>
    2a20:	cfstrdmi	mvd4, [r5], {122}	; 0x7a
    2a24:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    2a28:	ldrbtmi	sl, [ip], #-2049	; 0xfffff7ff
    2a2c:	movwls	r6, #14363	; 0x381b
    2a30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2a34:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a38:	ldmib	sp, {r6, r8, fp, lr}^
    2a3c:	ldrbtmi	r0, [r9], #-769	; 0xfffffcff
    2a40:	blvs	cfe0c4 <sg_chk_n_print3@plt+0xcfd160>
    2a44:	stmdbmi	r0, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    2a48:	ldrdcs	lr, [r4, #-145]	; 0xffffff6f
    2a4c:	bl	fe8093c0 <sg_chk_n_print3@plt+0xfe80845c>
    2a50:	svclt	0x00420202
    2a54:	rscscc	pc, pc, #-2147483648	; 0x80000000
    2a58:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    2a5c:	tstvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
    2a60:			; <UNDEFINED> instruction: 0xee074937
    2a64:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
    2a68:	blhi	ff9fe550 <sg_chk_n_print3@plt+0xff9fd5ec>
    2a6c:	bcc	fe43e290 <sg_chk_n_print3@plt+0xfe43d32c>
    2a70:	ldrdvs	pc, [r0], #129	; 0x81	; <UNPREDICTABLE>
    2a74:	stmdavc	r2!, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
    2a78:	blvc	ff9fe560 <sg_chk_n_print3@plt+0xff9fd5fc>
    2a7c:	blhi	1be2a0 <sg_chk_n_print3@plt+0x1bd33c>
    2a80:	ldmdbmi	r0!, {r0, r2, r3, r7, r8, r9, fp, ip, sp, pc}
    2a84:	ldmdami	r0!, {r0, r3, r4, r5, r6, sl, lr}
    2a88:			; <UNDEFINED> instruction: 0xf7fe4478
    2a8c:	vldr.16	s28, [pc, #224]	; 2b74 <sg_chk_n_print3@plt+0x1c10>
    2a90:			; <UNDEFINED> instruction: 0xeeb47b22
    2a94:	vsqrt.f64	d24, d7
    2a98:	vldrle	s30, [r3, #-64]	; 0xffffffc0
    2a9c:	bl	1a49a24 <sg_chk_n_print3@plt+0x1a48ac0>
    2aa0:			; <UNDEFINED> instruction: 0xf0020108
    2aa4:	cdp	8, 0, cr15, cr7, cr15, {6}
    2aa8:	vldr	s12, [pc, #576]	; 2cf0 <sg_chk_n_print3@plt+0x1d8c>
    2aac:	vmov.32	r6, d8[1]
    2ab0:	mcrr	11, 14, r7, r1, cr7
    2ab4:	vmov.32	d5[1], r0
    2ab8:	vmov.f64	d7, #71	; 0x3e380000  0.1796875
    2abc:	vsqrt.f64	d23, d6
    2ac0:			; <UNDEFINED> instruction: 0xdc13fa10
    2ac4:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    2ac8:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2acc:	blmi	655354 <sg_chk_n_print3@plt+0x6543f0>
    2ad0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ad4:	blls	dcb44 <sg_chk_n_print3@plt+0xdbbe0>
    2ad8:	tstle	r4, sl, asr r0
    2adc:	ldc	0, cr11, [sp], #20
    2ae0:	pop	{r1, r8, r9, fp, pc}
    2ae4:	ldmdbmi	fp, {r4, r5, r6, r7, r8, r9, pc}
    2ae8:			; <UNDEFINED> instruction: 0xe7cc4479
    2aec:	blvs	3be170 <sg_chk_n_print3@plt+0x3bd20c>
    2af0:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    2af4:	blhi	1be39c <sg_chk_n_print3@plt+0x1bd438>
    2af8:	blvc	23e51c <sg_chk_n_print3@plt+0x23d5b8>
    2afc:	blcs	5fdc50 <sg_chk_n_print3@plt+0x5fccec>
    2b00:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b04:			; <UNDEFINED> instruction: 0xf7fee7e2
    2b08:	svclt	0x0000e924
    2b0c:	andhi	pc, r0, pc, lsr #7
    2b10:	adcsge	lr, r5, sp, lsl #27
    2b14:	mrccc	6, 5, ip, cr0, cr7, {7}
    2b18:	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
    2b1c:	mcrcc	8, 7, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    2b20:	andeq	r0, r0, r0
    2b24:	rsbsmi	pc, pc, r0
    2b28:	andeq	r0, r0, r0
    2b2c:	smlawbmi	lr, r0, r4, r8
    2b30:	andeq	r4, r1, r4, asr #9
    2b34:	andeq	r0, r0, r4, lsl #2
    2b38:	ldrdeq	r4, [r1], -sl
    2b3c:	ldrdeq	r4, [r1], -lr
    2b40:			; <UNDEFINED> instruction: 0x000145b6
    2b44:	andeq	r2, r0, r4, asr ip
    2b48:	andeq	r2, r0, r4, asr ip
    2b4c:	andeq	r2, r0, r2, lsr #9
    2b50:	andeq	r4, r1, r4, lsl r4
    2b54:	andeq	r2, r0, r8, ror #23
    2b58:	andeq	r2, r0, r2, lsl ip
    2b5c:	strlt	r4, [r8, #-2057]	; 0xfffff7f7
    2b60:			; <UNDEFINED> instruction: 0xf7fe4478
    2b64:	blmi	23cf7c <sg_chk_n_print3@plt+0x23c018>
    2b68:			; <UNDEFINED> instruction: 0xf893447b
    2b6c:	stmdblt	r3!, {r3, r4, r8, ip, sp}
    2b70:	pop	{r1, r2, fp, lr}
    2b74:	ldrbtmi	r4, [r8], #-8
    2b78:	strdcs	lr, [r1], -r8
    2b7c:			; <UNDEFINED> instruction: 0xff48f7ff
    2b80:	svclt	0x0000e7f6
    2b84:			; <UNDEFINED> instruction: 0x00002bb4
    2b88:			; <UNDEFINED> instruction: 0x000144b4
    2b8c:	andeq	r2, r0, r2, asr #23
    2b90:			; <UNDEFINED> instruction: 0xf100b5f8
    2b94:			; <UNDEFINED> instruction: 0xf1000740
    2b98:			; <UNDEFINED> instruction: 0x46040598
    2b9c:			; <UNDEFINED> instruction: 0x26014638
    2ba0:	stmia	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ba4:			; <UNDEFINED> instruction: 0xf8844638
    2ba8:			; <UNDEFINED> instruction: 0xf7fe603c
    2bac:			; <UNDEFINED> instruction: 0x4628e87c
    2bb0:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bb4:			; <UNDEFINED> instruction: 0xf8844628
    2bb8:	pop	{r2, r4, r7, sp, lr}
    2bbc:			; <UNDEFINED> instruction: 0xf7fe40f8
    2bc0:	svclt	0x0000b86f
    2bc4:			; <UNDEFINED> instruction: 0x4604b570
    2bc8:			; <UNDEFINED> instruction: 0xf104480d
    2bcc:	strcs	r0, [r1], -r0, asr #10
    2bd0:			; <UNDEFINED> instruction: 0xf7fe4478
    2bd4:			; <UNDEFINED> instruction: 0xf104e8cc
    2bd8:			; <UNDEFINED> instruction: 0xf8840098
    2bdc:			; <UNDEFINED> instruction: 0xf7fe6094
    2be0:	strtmi	lr, [r8], -r2, ror #16
    2be4:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2be8:			; <UNDEFINED> instruction: 0xf8844628
    2bec:			; <UNDEFINED> instruction: 0xf7fe603c
    2bf0:			; <UNDEFINED> instruction: 0xf104e85a
    2bf4:	pop	{r4, r5, r7}
    2bf8:			; <UNDEFINED> instruction: 0xf7fe4070
    2bfc:	svclt	0x0000b865
    2c00:	andeq	r2, r0, ip, ror #22
    2c04:			; <UNDEFINED> instruction: 0x4604b570
    2c08:			; <UNDEFINED> instruction: 0xf104480d
    2c0c:			; <UNDEFINED> instruction: 0x26010598
    2c10:			; <UNDEFINED> instruction: 0xf7fe4478
    2c14:			; <UNDEFINED> instruction: 0xf104e8ac
    2c18:			; <UNDEFINED> instruction: 0xf8840040
    2c1c:			; <UNDEFINED> instruction: 0xf7fe603c
    2c20:	strtmi	lr, [r8], -r2, asr #16
    2c24:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c28:			; <UNDEFINED> instruction: 0xf8844628
    2c2c:			; <UNDEFINED> instruction: 0xf7fe6094
    2c30:			; <UNDEFINED> instruction: 0xf104e83a
    2c34:	pop	{r4, r5, r7}
    2c38:			; <UNDEFINED> instruction: 0xf7fe4070
    2c3c:	svclt	0x0000b845
    2c40:	andeq	r2, r0, r4, asr fp
    2c44:	blmi	7954c0 <sg_chk_n_print3@plt+0x79455c>
    2c48:	push	{r1, r3, r4, r5, r6, sl, lr}
    2c4c:	strdlt	r4, [r2], r0
    2c50:			; <UNDEFINED> instruction: 0x46074c1c
    2c54:	ldrsbthi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2c58:	ldmpl	r3, {r1, r2, r3, r5, r6, r9, sl, lr}^
    2c5c:	ldrbtmi	r4, [r8], #1148	; 0x47c
    2c60:	strvc	pc, [lr, #1284]	; 0x504
    2c64:	movwls	r6, #6171	; 0x181b
    2c68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c6c:	blls	3ac7c <sg_chk_n_print3@plt+0x39d18>
    2c70:	andsle	r2, r3, r2, lsl #22
    2c74:			; <UNDEFINED> instruction: 0x46284631
    2c78:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c7c:			; <UNDEFINED> instruction: 0x319cf894
    2c80:	rscsle	r2, r4, r0, lsl #22
    2c84:	blmi	3954d0 <sg_chk_n_print3@plt+0x39456c>
    2c88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2c8c:	blls	5ccfc <sg_chk_n_print3@plt+0x5bd98>
    2c90:	tstle	r0, sl, asr r0
    2c94:	andlt	r2, r2, r0
    2c98:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2c9c:	strbmi	r4, [r1], -ip, lsl #16
    2ca0:			; <UNDEFINED> instruction: 0xf7fe4478
    2ca4:	ldrtmi	lr, [r8], -r4, ror #16
    2ca8:			; <UNDEFINED> instruction: 0xff72f7ff
    2cac:	adcseq	pc, r0, r7, lsl #2
    2cb0:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cb4:			; <UNDEFINED> instruction: 0xf7fee7de
    2cb8:	svclt	0x0000e84c
    2cbc:	muleq	r1, ip, r2
    2cc0:	andeq	r0, r0, r4, lsl #2
    2cc4:	andeq	r4, r1, r0, asr #7
    2cc8:	andeq	r2, r0, lr, lsr #22
    2ccc:	andeq	r4, r1, ip, asr r2
    2cd0:	strdeq	r2, [r0], -r8
    2cd4:	adclt	fp, r4, r0, ror r5
    2cd8:			; <UNDEFINED> instruction: 0x460d4c13
    2cdc:			; <UNDEFINED> instruction: 0x466e4b13
    2ce0:	tstcs	r0, ip, ror r4
    2ce4:	stmiapl	r3!, {r1, r4, r5, r9, sl, lr}^
    2ce8:	ldmdavs	fp, {r2, r9, sl, lr}
    2cec:			; <UNDEFINED> instruction: 0xf04f9323
    2cf0:			; <UNDEFINED> instruction: 0xf7fe0300
    2cf4:	blls	3ce1c <sg_chk_n_print3@plt+0x3beb8>
    2cf8:	andle	r2, r9, r1, lsl #22
    2cfc:	strls	sl, [r0, #-2049]	; 0xfffff7ff
    2d00:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d04:	ldrtmi	r2, [r1], -r0, lsl #4
    2d08:	eorls	r4, r1, #32, 12	; 0x2000000
    2d0c:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d10:	blmi	195534 <sg_chk_n_print3@plt+0x1945d0>
    2d14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d18:	blls	8dcd88 <sg_chk_n_print3@plt+0x8dbe24>
    2d1c:	qaddle	r4, sl, r1
    2d20:	ldcllt	0, cr11, [r0, #-144]!	; 0xffffff70
    2d24:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d28:	andeq	r4, r1, r4, lsl #4
    2d2c:	andeq	r0, r0, r4, lsl #2
    2d30:	ldrdeq	r4, [r1], -r0
    2d34:	blmi	7155a8 <sg_chk_n_print3@plt+0x714644>
    2d38:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2d3c:	ldmpl	r3, {r0, r2, r5, r7, ip, sp, pc}^
    2d40:	strmi	r2, [r4], -r0, lsl #10
    2d44:	ldmdavs	fp, {r0, fp, sp, pc}
    2d48:			; <UNDEFINED> instruction: 0xf04f9323
    2d4c:	strls	r0, [r0, #-768]	; 0xfffffd00
    2d50:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d54:	strbtmi	r4, [r9], -sl, lsr #12
    2d58:	strls	r4, [r1, #-1568]!	; 0xfffff9e0
    2d5c:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d60:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    2d64:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d68:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    2d6c:			; <UNDEFINED> instruction: 0x3118f893
    2d70:	ldmdami	r0, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
    2d74:			; <UNDEFINED> instruction: 0xf7ff4478
    2d78:			; <UNDEFINED> instruction: 0xf7fefdf9
    2d7c:	strtmi	lr, [r1], -r6, asr #16
    2d80:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d84:	blmi	2155bc <sg_chk_n_print3@plt+0x214658>
    2d88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d8c:	blls	8dcdfc <sg_chk_n_print3@plt+0x8dbe98>
    2d90:	qaddle	r4, sl, r5
    2d94:	ldclt	0, cr11, [r0, #-148]!	; 0xffffff6c
    2d98:			; <UNDEFINED> instruction: 0xf7ff4628
    2d9c:			; <UNDEFINED> instruction: 0xe7e8fe39
    2da0:	svc	0x00d6f7fd
    2da4:	andeq	r4, r1, ip, lsr #3
    2da8:	andeq	r0, r0, r4, lsl #2
    2dac:	andeq	r2, r0, r2, asr sl
    2db0:			; <UNDEFINED> instruction: 0x000142b2
    2db4:	andeq	r3, r0, r8, lsr #1
    2db8:	andeq	r4, r1, ip, asr r1
    2dbc:	blmi	feb55874 <sg_chk_n_print3@plt+0xfeb54910>
    2dc0:	push	{r1, r3, r4, r5, r6, sl, lr}
    2dc4:	strdlt	r4, [fp], r0
    2dc8:	strmi	r7, [r4], -r5, lsl #16
    2dcc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2dd0:			; <UNDEFINED> instruction: 0xf04f9309
    2dd4:	ldmib	r0, {r8, r9}^
    2dd8:	stccs	7, cr3, [r0, #-192]	; 0xffffff40
    2ddc:	tsthi	r8, r0	; <UNPREDICTABLE>
    2de0:	smullscc	pc, r4, r0, r8	; <UNPREDICTABLE>
    2de4:	smullsvs	pc, r7, r0, r8	; <UNPREDICTABLE>
    2de8:	smullsge	pc, r2, r0, r8	; <UNPREDICTABLE>
    2dec:	ldmib	r4, {r0, r2, r8, r9, ip, pc}^
    2df0:			; <UNDEFINED> instruction: 0xf104bc04
    2df4:	ldrtmi	r0, [sl], -r4, ror #18
    2df8:	strbmi	r2, [r8], -r0, lsl #2
    2dfc:			; <UNDEFINED> instruction: 0x8018f8d4
    2e00:			; <UNDEFINED> instruction: 0xbc02e9cd
    2e04:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e08:			; <UNDEFINED> instruction: 0xb12b9b05
    2e0c:	mlscc	r5, r4, r8, pc	; <UNPREDICTABLE>
    2e10:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    2e14:	rsbcc	pc, r5, r4, lsl #17
    2e18:			; <UNDEFINED> instruction: 0xf894b12e
    2e1c:			; <UNDEFINED> instruction: 0xf0433065
    2e20:			; <UNDEFINED> instruction: 0xf8840308
    2e24:	svcne	0x00bb3065
    2e28:	stmdale	r7, {r1, r3, r8, r9, fp, sp}
    2e2c:			; <UNDEFINED> instruction: 0xf003e8df
    2e30:	streq	r0, [r6], -sl, lsr #13
    2e34:	ldrbteq	r0, [lr], -lr, lsl #13
    2e38:	eoreq	r0, r5, r6, lsl #12
    2e3c:	ldrtmi	r4, [sl], -lr, lsl #19
    2e40:	ldrbtmi	r4, [r9], #-2190	; 0xfffff772
    2e44:			; <UNDEFINED> instruction: 0xf7fd4478
    2e48:	stmibvs	r0!, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    2e4c:	movwcs	lr, #18900	; 0x49d4
    2e50:	andls	r4, r0, fp, lsl #19
    2e54:	ldrbtmi	r4, [r9], #-2187	; 0xfffff775
    2e58:			; <UNDEFINED> instruction: 0xf7fd4478
    2e5c:			; <UNDEFINED> instruction: 0xf04fef88
    2e60:	bmi	fe24f264 <sg_chk_n_print3@plt+0xfe24e300>
    2e64:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
    2e68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e6c:	subsmi	r9, sl, r9, lsl #22
    2e70:	rscshi	pc, ip, r0, asr #32
    2e74:	pop	{r0, r1, r3, ip, sp, pc}
    2e78:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    2e7c:	blge	18328c <sg_chk_n_print3@plt+0x182328>
    2e80:	blt	8e288 <sg_chk_n_print3@plt+0x8d324>
    2e84:	blt	2a76a8 <sg_chk_n_print3@plt+0x2a6744>
    2e88:	blgt	e76a8 <sg_chk_n_print3@plt+0xe6744>
    2e8c:	orrcs	fp, r8, #12, 30	; 0x30
    2e90:			; <UNDEFINED> instruction: 0xf8c4238a
    2e94:			; <UNDEFINED> instruction: 0xf8840066
    2e98:	blx	fe60f030 <sg_chk_n_print3@plt+0xfe60e0cc>
    2e9c:			; <UNDEFINED> instruction: 0xf8c4f388
    2ea0:			; <UNDEFINED> instruction: 0xf8c4106a
    2ea4:			; <UNDEFINED> instruction: 0xf104306e
    2ea8:	subcs	r0, r0, #36, 12	; 0x2400000
    2eac:	ldrtmi	r2, [r0], -r0, lsl #2
    2eb0:	svc	0x00daf7fd
    2eb4:	ldrsbtcs	pc, [r4], r4	; <UNPREDICTABLE>
    2eb8:	vstrcs.16	s12, [r0, #-450]	; 0xfffffe3e	; <UNPREDICTABLE>
    2ebc:	blx	228ece <sg_chk_n_print3@plt+0x227f6a>
    2ec0:	svclt	0x0014f202
    2ec4:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    2ec8:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    2ecc:	eorvc	pc, ip, r4, lsl #17
    2ed0:	ldrbcs	r6, [r3, -r0, lsr #9]
    2ed4:	cmnvs	r1, #64	; 0x40
    2ed8:	eorsls	pc, r8, r4, asr #17
    2edc:	msrcs	(UNDEF: 96), lr
    2ee0:			; <UNDEFINED> instruction: 0x632264e4
    2ee4:			; <UNDEFINED> instruction: 0xf8846267
    2ee8:	adcvs	r0, r3, #45	; 0x2d
    2eec:	cmneq	r4, #4, 2	; <UNPREDICTABLE>
    2ef0:	smlabtcc	pc, r4, r9, lr	; <UNPREDICTABLE>
    2ef4:	svceq	0x0000f1ba
    2ef8:	stclvs	0, cr13, [r3], #-12
    2efc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    2f00:			; <UNDEFINED> instruction: 0xf8d46463
    2f04:	blcs	20f26c <sg_chk_n_print3@plt+0x20e308>
    2f08:	stccs	13, cr13, [r0, #-468]	; 0xfffffe2c
    2f0c:	addshi	pc, r5, r0, asr #32
    2f10:	ldrbtmi	r4, [r9], #-2398	; 0xfffff6a2
    2f14:	ldmib	sp, {r1, r2, r3, r4, r6, fp, lr}^
    2f18:			; <UNDEFINED> instruction: 0xf8cd2302
    2f1c:	ldrbtmi	r8, [r8], #-0
    2f20:	svc	0x0024f7fd
    2f24:			; <UNDEFINED> instruction: 0xf7fd6ba0
    2f28:	rsb	lr, r3, sl, asr #29
    2f2c:	blls	8e334 <sg_chk_n_print3@plt+0x8d3d0>
    2f30:	adccs	fp, r8, #8, 30
    2f34:	svclt	0x0018ba1b
    2f38:			; <UNDEFINED> instruction: 0xf8c422aa
    2f3c:			; <UNDEFINED> instruction: 0xf8843066
    2f40:	blx	fe60b0d8 <sg_chk_n_print3@plt+0xfe60a174>
    2f44:			; <UNDEFINED> instruction: 0xf8c4f388
    2f48:	str	r3, [ip, sl, rrx]!
    2f4c:	b	13ce354 <sg_chk_n_print3@plt+0x13cd3f0>
    2f50:	svclt	0x000c4318
    2f54:	eorcs	r2, sl, #40, 4	; 0x80000002
    2f58:			; <UNDEFINED> instruction: 0xf884041b
    2f5c:	bls	8b0f4 <sg_chk_n_print3@plt+0x8a190>
    2f60:			; <UNDEFINED> instruction: 0xf8c4ba12
    2f64:	blx	fe60b104 <sg_chk_n_print3@plt+0xfe60a1a0>
    2f68:			; <UNDEFINED> instruction: 0xf8a4f298
    2f6c:	blcs	b120 <sg_chk_n_print3@plt+0xa1bc>
    2f70:	stmdbmi	r8, {r0, r3, r4, r7, ip, lr, pc}^
    2f74:	rscsvc	pc, pc, #82837504	; 0x4f00000
    2f78:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    2f7c:			; <UNDEFINED> instruction: 0xf7fd4478
    2f80:			; <UNDEFINED> instruction: 0xe762eef6
    2f84:	ldmib	sp, {r8, sl, fp, sp}^
    2f88:	svclt	0x000c0102
    2f8c:	andcs	r2, sl, #8, 4	; 0x80000000
    2f90:	svcvc	0x0080f5b8
    2f94:	tsteq	r4, #192, 6	; <UNPREDICTABLE>
    2f98:			; <UNDEFINED> instruction: 0xf884ba5b
    2f9c:			; <UNDEFINED> instruction: 0xf8a42064
    2fa0:	vmla.i<illegal width 8>	<illegal reg q9.5>, q0, d2[5]
    2fa4:			; <UNDEFINED> instruction: 0xf8844204
    2fa8:	suble	r2, r9, r5, rrx
    2fac:	rsbhi	pc, r8, r4, lsl #17
    2fb0:	ldmib	sp, {r1, r3, r6, fp, ip, lr, pc}^
    2fb4:	bl	4033c4 <sg_chk_n_print3@plt+0x402460>
    2fb8:			; <UNDEFINED> instruction: 0xf1410008
    2fbc:			; <UNDEFINED> instruction: 0xf1100100
    2fc0:			; <UNDEFINED> instruction: 0xf14130ff
    2fc4:	stfeqe	f3, [r2, #-1020]	; 0xfffffc04
    2fc8:	ldrbeq	r4, [r2, #-1547]	; 0xfffff9f5
    2fcc:	cmple	r2, r3, lsl r3
    2fd0:	teqmi	r3, #5120	; 0x1400
    2fd4:	svcge	0x0067f43f
    2fd8:	ldmdami	r1!, {r4, r5, r8, fp, lr}
    2fdc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2fe0:	mcr	7, 6, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    2fe4:			; <UNDEFINED> instruction: 0xf7fde731
    2fe8:	stmdavs	r3, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    2fec:	svclt	0x00182b0b
    2ff0:	tstle	r6, r4, lsl #22
    2ff4:	stmdavs	r3!, {r0, r2, r5, fp, ip, sp, lr}^
    2ff8:	stmiavs	r0!, {r6, r9, sp}
    2ffc:	stccs	6, cr4, [r0, #-196]	; 0xffffff3c
    3000:	ldrmi	fp, [r8], -r8, lsl #30
    3004:	svc	0x0042f7fd
    3008:	blle	ffb0d010 <sg_chk_n_print3@plt+0xffb0c0ac>
    300c:	str	r2, [r8, -r0]!
    3010:			; <UNDEFINED> instruction: 0xf890461f
    3014:			; <UNDEFINED> instruction: 0xf89030cc
    3018:			; <UNDEFINED> instruction: 0xf89060cf
    301c:	movwls	sl, #20682	; 0x50ca
    3020:	blcs	33cbbc <sg_chk_n_print3@plt+0x33bc58>
    3024:	andcs	fp, r1, r8, lsl #30
    3028:	svcge	0x001bf43f
    302c:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    3030:	mcr	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3034:	rscscc	pc, pc, pc, asr #32
    3038:	ldmdbmi	fp, {r0, r1, r4, r8, r9, sl, sp, lr, pc}
    303c:			; <UNDEFINED> instruction: 0xe7694479
    3040:			; <UNDEFINED> instruction: 0xf8842300
    3044:	ldr	r3, [r4, r8, rrx]!
    3048:	ldmdami	r9, {r3, r4, r8, fp, lr}
    304c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3050:	mcr	7, 4, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3054:	ldmdbmi	r7, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    3058:	rscsvc	pc, pc, #82837504	; 0x4f00000
    305c:	vmov.i16	d20, #6	; 0x0006
    3060:	ldrbtmi	r0, [r9], #-543	; 0xfffffde1
    3064:			; <UNDEFINED> instruction: 0xf7fd4478
    3068:	strbt	lr, [lr], r2, lsl #29
    306c:	mrc	7, 3, APSR_nzcv, cr0, cr13, {7}
    3070:	andeq	r4, r1, r4, lsr #2
    3074:	andeq	r0, r0, r4, lsl #2
    3078:	andeq	r2, r0, sl, asr #18
    307c:	andeq	r2, r0, ip, ror sl
    3080:	andeq	r2, r0, r6, lsr r9
    3084:	muleq	r0, ip, sl
    3088:	andeq	r4, r1, lr, ror r0
    308c:			; <UNDEFINED> instruction: 0x000028ba
    3090:	andeq	r2, r0, r2, lsl #20
    3094:	andeq	r2, r0, r2, lsl r8
    3098:	andeq	r2, r0, ip, lsl #18
    309c:			; <UNDEFINED> instruction: 0x000027b0
    30a0:	andeq	r2, r0, lr, ror #16
    30a4:	andeq	r2, r0, lr, lsl r9
    30a8:	muleq	r0, r8, r7
    30ac:	andeq	r2, r0, r0, asr #14
    30b0:	andeq	r2, r0, lr, lsl #15
    30b4:	andeq	r2, r0, sl, lsr #14
    30b8:			; <UNDEFINED> instruction: 0x000027b0
    30bc:	blmi	ad596c <sg_chk_n_print3@plt+0xad4a08>
    30c0:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    30c4:	ldmpl	r3, {r2, r3, r4, r7, ip, sp, pc}^
    30c8:	ldmdavs	fp, {r2, r9, sl, lr}
    30cc:			; <UNDEFINED> instruction: 0xf04f931b
    30d0:			; <UNDEFINED> instruction: 0xf7fd0300
    30d4:	stmdacs	r1, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    30d8:	stmdavc	r3!, {r1, r8, ip, lr, pc}
    30dc:	eorsle	r2, sl, lr, lsr #22
    30e0:	strbtmi	r4, [sl], -r1, lsr #12
    30e4:			; <UNDEFINED> instruction: 0xf7fd2003
    30e8:	stmdacs	r0, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    30ec:	strhcs	fp, [r0], #-248	; 0xffffff08
    30f0:	blls	139d20 <sg_chk_n_print3@plt+0x138dbc>
    30f4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    30f8:	svcpl	0x0000f5b3
    30fc:			; <UNDEFINED> instruction: 0xf5b3d00e
    3100:	svclt	0x00144fc0
    3104:	eorcs	r2, r0, r1
    3108:	blmi	615974 <sg_chk_n_print3@plt+0x614a10>
    310c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3110:	blls	6dd180 <sg_chk_n_print3@plt+0x6dc21c>
    3114:	qsuble	r4, sl, r4
    3118:	ldclt	0, cr11, [r0, #-112]	; 0xffffff90
    311c:	ldrdcc	lr, [r8, -sp]
    3120:	rsbsvs	pc, pc, r1, lsr #8
    3124:	andcs	pc, fp, #201326595	; 0xc000003
    3128:	andeq	pc, pc, r0, lsr #32
    312c:	stmdacs	r1, {r4, r8, r9, lr}
    3130:	stmiacs	r2!, {r3, ip, lr, pc}
    3134:	ldmdacs	r5, {r0, r4, ip, lr, pc}
    3138:	stmdacs	r9, {r0, r4, ip, lr, pc}
    313c:	andcs	fp, r1, r4, lsl pc
    3140:			; <UNDEFINED> instruction: 0xe7e12010
    3144:	sbcslt	r0, fp, #26624	; 0x6800
    3148:	andpl	lr, r1, #270336	; 0x42000
    314c:	rscseq	pc, pc, #34	; 0x22
    3150:	blcs	d3da4 <sg_chk_n_print3@plt+0xd2e40>
    3154:	ldrdcs	sp, [r8], -r8
    3158:	ldrdcs	lr, [r4], -r6
    315c:	ldrdcs	lr, [r2], -r4
    3160:			; <UNDEFINED> instruction: 0xf7fde7d2
    3164:	svclt	0x0000edf6
    3168:	andeq	r3, r1, r4, lsr #28
    316c:	andeq	r0, r0, r4, lsl #2
    3170:	ldrdeq	r3, [r1], -r8
    3174:			; <UNDEFINED> instruction: 0x460eb570
    3178:	addlt	r4, r4, r1, lsr #24
    317c:	vqdmulh.s<illegal width 8>	d20, d1, d17
    3180:	ldrbtmi	r2, [ip], #-360	; 0xfffffe98
    3184:	stmiapl	r3!, {r0, r2, r9, sl, lr}^
    3188:	ldmdavs	fp, {r2, r4, r9, sl, lr}
    318c:			; <UNDEFINED> instruction: 0xf04f9303
    3190:			; <UNDEFINED> instruction: 0xf7fd0300
    3194:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    3198:	stmdavs	r3!, {r1, r9, fp, ip, lr, pc}
    319c:			; <UNDEFINED> instruction: 0xdc1e2b00
    31a0:	vmax.s8	d20, d1, d24
    31a4:			; <UNDEFINED> instruction: 0x466a2172
    31a8:	smlabteq	r4, r8, r2, pc	; <UNPREDICTABLE>
    31ac:	ldcl	7, cr15, [r0, #1012]!	; 0x3f4
    31b0:	blle	6cd1b8 <sg_chk_n_print3@plt+0x6cc254>
    31b4:	ldmib	sp, {r1, r5, fp, sp, lr}^
    31b8:	ldrbne	r0, [r3, r0, lsl #2]
    31bc:	ldc2l	0, cr15, [r0, #-4]!
    31c0:	andcs	r4, r0, r2, lsl #12
    31c4:	stmib	r6, {r0, r1, r3, r9, sl, lr}^
    31c8:	bmi	3cbdd0 <sg_chk_n_print3@plt+0x3cae6c>
    31cc:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    31d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    31d4:	subsmi	r9, sl, r3, lsl #22
    31d8:	andlt	sp, r4, pc, lsl #2
    31dc:	stmdami	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    31e0:			; <UNDEFINED> instruction: 0xf7fd4478
    31e4:			; <UNDEFINED> instruction: 0xf04fedca
    31e8:			; <UNDEFINED> instruction: 0xe7ee30ff
    31ec:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    31f0:	stcl	7, cr15, [r2, #1012]	; 0x3f4
    31f4:	rscscc	pc, pc, pc, asr #32
    31f8:			; <UNDEFINED> instruction: 0xf7fde7e7
    31fc:	svclt	0x0000edaa
    3200:	andeq	r3, r1, r2, ror #26
    3204:	andeq	r0, r0, r4, lsl #2
    3208:	andeq	r3, r1, r6, lsl sp
    320c:	andeq	r2, r0, ip, lsl #15
    3210:	muleq	r0, r6, r7
    3214:			; <UNDEFINED> instruction: 0x4606b570
    3218:	strmi	r4, [sp], -fp, lsl #24
    321c:			; <UNDEFINED> instruction: 0xf504447c
    3220:			; <UNDEFINED> instruction: 0x462074d0
    3224:	stc	7, cr15, [r2, #1012]	; 0x3f4
    3228:			; <UNDEFINED> instruction: 0xf7fd4630
    322c:	addcs	lr, r0, #96, 28	; 0x600
    3230:	strtmi	r4, [r8], -r1, lsl #12
    3234:	mcr	7, 1, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3238:			; <UNDEFINED> instruction: 0xf7fd4620
    323c:	movwcs	lr, #3380	; 0xd34
    3240:			; <UNDEFINED> instruction: 0xf8854628
    3244:	ldcllt	0, cr3, [r0, #-508]!	; 0xfffffe04
    3248:	andeq	r3, r1, r0, lsl #28
    324c:			; <UNDEFINED> instruction: 0xb091b5f0
    3250:			; <UNDEFINED> instruction: 0xf8df2600
    3254:	stmib	sp, {r3, r4, r5, r7, lr, pc}^
    3258:	strmi	r6, [ip], -r1, lsl #12
    325c:			; <UNDEFINED> instruction: 0x46314615
    3260:			; <UNDEFINED> instruction: 0x26084632
    3264:	ldrbtmi	r9, [ip], #1536	; 0x600
    3268:	svcge	0x00074e29
    326c:			; <UNDEFINED> instruction: 0xf85c463b
    3270:	ldmdavs	r6!, {r1, r2, sp, lr}
    3274:			; <UNDEFINED> instruction: 0xf04f960f
    3278:	strmi	r0, [r6], -r0, lsl #12
    327c:	stc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    3280:	ldmiblt	r0!, {r1, r9, sl, lr}
    3284:	mulsne	sp, sp, r8
    3288:	mulscc	ip, sp, r8
    328c:	mulseq	lr, sp, r8
    3290:			; <UNDEFINED> instruction: 0xf89d400b
    3294:	andmi	r1, r3, pc, lsl r0
    3298:	blcs	fffd32cc <sg_chk_n_print3@plt+0xfffd2368>
    329c:	blls	1f72f4 <sg_chk_n_print3@plt+0x1f6390>
    32a0:	stmdbls	r8, {sp}
    32a4:	movwcc	fp, #6683	; 0x1a1b
    32a8:	cmpmi	r0, r9, lsl #20
    32ac:	andcc	lr, r0, r4, asr #19
    32b0:	ldmdbmi	r8, {r0, r3, r5, sp, lr}
    32b4:	ldrbtmi	r4, [r9], #-2838	; 0xfffff4ea
    32b8:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
    32bc:	subsmi	r9, r9, pc, lsl #22
    32c0:	ldrmi	sp, [r0], -r1, lsr #2
    32c4:	ldcllt	0, cr11, [r0, #68]!	; 0x44
    32c8:			; <UNDEFINED> instruction: 0x23204611
    32cc:	ldrtmi	r9, [r0], -r3, lsl #4
    32d0:	andcs	r9, r0, #536870912	; 0x20000000
    32d4:	movwcs	r9, #769	; 0x301
    32d8:			; <UNDEFINED> instruction: 0xf7fd9700
    32dc:	strmi	lr, [r2], -r4, lsl #26
    32e0:	mvnle	r2, r0, lsl #16
    32e4:	muleq	r3, r7, r8
    32e8:	vmlals.f64	d10, d9, d4
    32ec:	andeq	lr, r3, r3, lsl #17
    32f0:	blls	171afc <sg_chk_n_print3@plt+0x170b98>
    32f4:	blt	6f1bd4 <sg_chk_n_print3@plt+0x6f0c70>
    32f8:	eorvs	r3, r3, r1, lsl #6
    32fc:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    3300:	eorvs	r6, lr, r1, rrx
    3304:			; <UNDEFINED> instruction: 0xf7fde7d5
    3308:	svclt	0x0000ed24
    330c:	andeq	r3, r1, lr, ror ip
    3310:	andeq	r0, r0, r4, lsl #2
    3314:	andeq	r3, r1, lr, lsr #24
    3318:	svcmi	0x00f0e92d
    331c:	ldclmi	0, cr11, [r3, #-796]	; 0xfffffce4
    3320:	beq	53f75c <sg_chk_n_print3@plt+0x53e7f8>
    3324:			; <UNDEFINED> instruction: 0xf44f4b52
    3328:	ldrbtmi	r7, [sp], #-640	; 0xfffffd80
    332c:	strmi	r4, [r1], -ip, lsl #12
    3330:	stmiapl	fp!, {r4, r6, r9, sl, lr}^
    3334:	movtls	r6, #22555	; 0x581b
    3338:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    333c:	stc	7, cr15, [r0, #1012]!	; 0x3f4
    3340:	mulcs	r0, sl, r8
    3344:			; <UNDEFINED> instruction: 0xf88a2100
    3348:	bcs	774c <sg_chk_n_print3@plt+0x67e8>
    334c:	blmi	1277524 <sg_chk_n_print3@plt+0x12765c0>
    3350:	stclmi	6, cr4, [r9, #-652]	; 0xfffffd74
    3354:	movwls	r4, #1147	; 0x47b
    3358:	ldrbtmi	r4, [sp], #-2888	; 0xfffff4b8
    335c:	ldrbtmi	r4, [fp], #-3656	; 0xfffff1b8
    3360:			; <UNDEFINED> instruction: 0xf8df4f48
    3364:	ldrbtmi	r8, [lr], #-292	; 0xfffffedc
    3368:	ldrdls	pc, [r0, -pc]!	; <UNPREDICTABLE>
    336c:	movwls	r4, #5247	; 0x147f
    3370:	blmi	11d4758 <sg_chk_n_print3@plt+0x11d37f4>
    3374:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    3378:	blmi	11a7f88 <sg_chk_n_print3@plt+0x11a7024>
    337c:	movwls	r4, #13435	; 0x347b
    3380:	ldrbmi	r2, [r0], -ip, lsr #2
    3384:	ldcl	7, cr15, [r2, #-1012]	; 0xfffffc0c
    3388:	tstlt	r0, r4, lsl #12
    338c:			; <UNDEFINED> instruction: 0xf8042300
    3390:	strtmi	r3, [r9], -r1, lsl #22
    3394:			; <UNDEFINED> instruction: 0xf7fd4650
    3398:	stmdblt	r8!, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    339c:			; <UNDEFINED> instruction: 0xf88b2301
    33a0:	cmplt	ip, r0
    33a4:	strb	r4, [fp, r2, lsr #13]!
    33a8:			; <UNDEFINED> instruction: 0x46504631
    33ac:	stc	7, cr15, [r6], #1012	; 0x3f4
    33b0:	movwcs	fp, #6528	; 0x1980
    33b4:	andcc	pc, r1, fp, lsl #17
    33b8:	mvnsle	r2, r0, lsl #24
    33bc:	bmi	d94c44 <sg_chk_n_print3@plt+0xd93ce0>
    33c0:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    33c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    33c8:	subsmi	r9, sl, r5, asr #22
    33cc:	sublt	sp, r7, fp, asr #2
    33d0:	svchi	0x00f0e8bd
    33d4:	ldrbmi	r9, [r0], -r0, lsl #18
    33d8:	ldc	7, cr15, [r0], {253}	; 0xfd
    33dc:	movwcs	fp, #6424	; 0x1918
    33e0:	andcc	pc, r2, fp, lsl #17
    33e4:			; <UNDEFINED> instruction: 0x4639e7dd
    33e8:			; <UNDEFINED> instruction: 0xf7fd4650
    33ec:	ldmdblt	r8, {r3, r7, sl, fp, sp, lr, pc}
    33f0:			; <UNDEFINED> instruction: 0xf88b2301
    33f4:	ldrb	r3, [r4, r3]
    33f8:	ldrbmi	r4, [r0], -r1, asr #12
    33fc:	ldcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    3400:	strbmi	fp, [r9], -r0, asr #2
    3404:			; <UNDEFINED> instruction: 0xf7fd4650
    3408:	ldmdblt	r8!, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    340c:			; <UNDEFINED> instruction: 0xf88b2301
    3410:	strb	r3, [r6, r5]
    3414:			; <UNDEFINED> instruction: 0xf88b2301
    3418:	strb	r3, [r2, r4]
    341c:	ldrbmi	r9, [r0], -r1, lsl #18
    3420:	stcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    3424:	stmdbls	r2, {r4, r5, r6, r8, ip, sp, pc}
    3428:			; <UNDEFINED> instruction: 0xf7fd4650
    342c:	stmdblt	r8!, {r3, r5, r6, sl, fp, sp, lr, pc}^
    3430:			; <UNDEFINED> instruction: 0xf88b2301
    3434:	ldr	r3, [r4, r7]!
    3438:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    343c:	ldc	7, cr15, [r6], {253}	; 0xfd
    3440:	ldr	r2, [ip, r1]!
    3444:			; <UNDEFINED> instruction: 0xf88b2301
    3448:	str	r3, [sl, r6]!
    344c:	ldrbmi	r9, [r0], -r3, lsl #18
    3450:	mrrc	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    3454:	adcle	r2, r4, r0, lsl #16
    3458:			; <UNDEFINED> instruction: 0x46514811
    345c:			; <UNDEFINED> instruction: 0xf7fd4478
    3460:	andcs	lr, r1, r6, lsl #25
    3464:			; <UNDEFINED> instruction: 0xf7fde7ab
    3468:	svclt	0x0000ec74
    346c:			; <UNDEFINED> instruction: 0x00013bba
    3470:	andeq	r0, r0, r4, lsl #2
    3474:	strdeq	r3, [r0], -r8
    3478:	andeq	r2, r0, r6, asr r6
    347c:	andeq	r2, r0, r2, ror r6
    3480:	andeq	r2, r0, r2, asr r6
    3484:	andeq	r2, r0, r0, asr r6
    3488:	andeq	r2, r0, r4, asr r6
    348c:	andeq	r2, r0, r4, asr r6
    3490:	andeq	r2, r0, r2, ror #12
    3494:	andeq	r2, r0, r0, ror #12
    3498:	andeq	r3, r1, r2, lsr #22
    349c:	andeq	r2, r0, r6, ror #10
    34a0:	andeq	r2, r0, r8, lsl #11
    34a4:			; <UNDEFINED> instruction: 0x4613b5f0
    34a8:	ldrmi	r4, [ip], -r6, lsr #26
    34ac:	addlt	r4, r3, r6, lsr #22
    34b0:			; <UNDEFINED> instruction: 0x460e447d
    34b4:	vmax.s8	q10, q1, <illegal reg q15.5>
    34b8:	stmiapl	fp!, {r1, r7, r8, sp}^
    34bc:			; <UNDEFINED> instruction: 0x4605463a
    34c0:	movwls	r6, #6171	; 0x181b
    34c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    34c8:	stcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    34cc:	blle	10d4d4 <sg_chk_n_print3@plt+0x10c570>
    34d0:	vpmax.s8	d25, d7, d0
    34d4:	addsmi	r5, sl, #-1140850688	; 0xbc000000
    34d8:	ldmdbmi	ip, {r4, sl, fp, ip, lr, pc}
    34dc:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
    34e0:			; <UNDEFINED> instruction: 0xf7fd4478
    34e4:	andcs	lr, r1, r4, asr #24
    34e8:	blmi	5d5d58 <sg_chk_n_print3@plt+0x5d4df4>
    34ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    34f0:	blls	5d560 <sg_chk_n_print3@plt+0x5c5fc>
    34f4:	qsuble	r4, sl, r3
    34f8:	ldcllt	0, cr11, [r0, #12]!
    34fc:			; <UNDEFINED> instruction: 0xf406fb04
    3500:	vmin.s8	d20, d2, d26
    3504:			; <UNDEFINED> instruction: 0x46282175
    3508:			; <UNDEFINED> instruction: 0xf7fd9400
    350c:	stmdacs	r0, {r1, r6, sl, fp, sp, lr, pc}
    3510:	ldrtmi	sp, [sl], -fp, lsl #22
    3514:	vmax.s8	d20, d2, d24
    3518:	movwcs	r2, #4475	; 0x117b
    351c:			; <UNDEFINED> instruction: 0xf7fd9300
    3520:	stmdacs	r0, {r3, r4, r5, sl, fp, sp, lr, pc}
    3524:	andcs	sp, r0, r6, lsl #22
    3528:	stmdami	fp, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    352c:			; <UNDEFINED> instruction: 0xf7fd4478
    3530:	strb	lr, [lr, r4, lsr #24]!
    3534:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    3538:	ldc	7, cr15, [lr], {253}	; 0xfd
    353c:	ldrb	r2, [r3, r0]
    3540:	stc	7, cr15, [r6], {253}	; 0xfd
    3544:	andeq	r3, r1, r4, lsr sl
    3548:	andeq	r0, r0, r4, lsl #2
    354c:	andeq	r2, r0, lr, lsr #5
    3550:	andeq	r2, r0, ip, lsl r5
    3554:	strdeq	r3, [r1], -r8
    3558:	andeq	r2, r0, ip, ror #9
    355c:	andeq	r2, r0, r6, lsl #10
    3560:	mvnsmi	lr, #737280	; 0xb4000
    3564:	cfldr64vc	mvdx15, [r7, #-692]!	; 0xfffffd4c
    3568:	strmi	r4, [r7], -fp, lsl #25
    356c:	strmi	r4, [lr], -fp, lsl #23
    3570:	tstcs	r0, ip, ror r4
    3574:	ldrmi	sl, [r0], r7, lsl #16
    3578:	eorscs	r5, r8, #14876672	; 0xe30000
    357c:	ldmdavs	fp, {r0, r2, r8, sl, fp, sp, pc}
    3580:			; <UNDEFINED> instruction: 0xf04f93f5
    3584:			; <UNDEFINED> instruction: 0xf7fd0300
    3588:	ldmdbvs	r3!, {r4, r5, r6, sl, fp, sp, lr, pc}
    358c:			; <UNDEFINED> instruction: 0xf04f2f00
    3590:	svclt	0x00140253
    3594:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    3598:	tsteq	r2, pc, rrx	; <UNPREDICTABLE>
    359c:	stmib	r5, {r0, r1, r3, r5, r6, r9, sp, lr}^
    35a0:	and	r2, r7, r0, lsl #2
    35a4:	mrrc	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    35a8:	blcs	2dd5bc <sg_chk_n_print3@plt+0x2dc658>
    35ac:	blcs	133214 <sg_chk_n_print3@plt+0x1322b0>
    35b0:	adcshi	pc, r4, r0, asr #32
    35b4:	subcs	r6, r0, #112, 16	; 0x700000
    35b8:			; <UNDEFINED> instruction: 0x462968b3
    35bc:	svclt	0x00182f00
    35c0:			; <UNDEFINED> instruction: 0xf7fd4618
    35c4:	stmdacs	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    35c8:	bvs	feafa580 <sg_chk_n_print3@plt+0xfeaf961c>
    35cc:			; <UNDEFINED> instruction: 0xf04042b3
    35d0:	stcgt	0, cr8, [pc, #-824]	; 32a0 <sg_chk_n_print3@plt+0x233c>
    35d4:	stmdbeq	r4!, {r1, r2, r8, ip, sp, lr, pc}
    35d8:	strgt	r4, [pc], #-1612	; 35e0 <sg_chk_n_print3@plt+0x267c>
    35dc:	strgt	ip, [pc], #-3343	; 35e4 <sg_chk_n_print3@plt+0x2680>
    35e0:	strgt	ip, [pc], #-3343	; 35e8 <sg_chk_n_print3@plt+0x2684>
    35e4:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    35e8:	andeq	lr, pc, r4, lsl #17
    35ec:			; <UNDEFINED> instruction: 0xf7fd4648
    35f0:	strmi	lr, [r4], -r4, lsr #24
    35f4:	stmdale	ip, {r0, r2, r4, fp, sp}
    35f8:			; <UNDEFINED> instruction: 0xf000e8df
    35fc:	bleq	2c6348 <sg_chk_n_print3@plt+0x2c53e4>
    3600:	bleq	f46234 <sg_chk_n_print3@plt+0xf452d0>
    3604:	vstrcc	d0, [fp, #-44]	; 0xffffffd4
    3608:	bleq	2c623c <sg_chk_n_print3@plt+0x2c52d8>
    360c:	bleq	2c6240 <sg_chk_n_print3@plt+0x2c52dc>
    3610:	svccs	0x00004a0b
    3614:	stmdbmi	r2!, {r0, r3, r4, r5, r6, r8, ip, lr, pc}^
    3618:	ldmib	r6, {r0, r3, r4, r5, r6, sl, lr}^
    361c:	ldcge	7, cr6, [r5, #-16]!
    3620:	vst1.16	{d20-d21}, [pc :128], r0
    3624:	tstls	r1, r0, asr #6
    3628:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    362c:	andls	r4, r0, #26214400	; 0x1900000
    3630:	stmib	sp, {r0, r9, sp}^
    3634:			; <UNDEFINED> instruction: 0xf7fd6702
    3638:			; <UNDEFINED> instruction: 0x4640ec90
    363c:	bl	1dc1638 <sg_chk_n_print3@plt+0x1dc06d4>
    3640:	stmdacs	r0, {r1, r9, sl, lr}
    3644:	addhi	pc, r2, r0, asr #32
    3648:	strtmi	r4, [r8], -r9, asr #12
    364c:	stc	7, cr15, [sl], {253}	; 0xfd
    3650:			; <UNDEFINED> instruction: 0xf7fd4640
    3654:	stmdacs	r0, {r3, r5, r8, r9, fp, sp, lr, pc}
    3658:	bmi	14f7bfc <sg_chk_n_print3@plt+0x14f6c98>
    365c:	ldrbtmi	r4, [sl], #-2895	; 0xfffff4b1
    3660:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3664:	ldrshmi	r9, [sl], #-181	; 0xffffff4b
    3668:	addshi	pc, r3, r0, asr #32
    366c:			; <UNDEFINED> instruction: 0xf50d4620
    3670:	pop	{r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr}
    3674:			; <UNDEFINED> instruction: 0xf8d683f0
    3678:	blcs	20f9e0 <sg_chk_n_print3@plt+0x20ea7c>
    367c:	svccs	0x0000dded
    3680:	stmdami	sl, {r1, r2, r6, r8, ip, lr, pc}^
    3684:			; <UNDEFINED> instruction: 0x46494478
    3688:			; <UNDEFINED> instruction: 0xf7fd2200
    368c:	strb	lr, [r4, ip, ror #24]!
    3690:	stmdami	r7, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, pc}^
    3694:			; <UNDEFINED> instruction: 0x46494478
    3698:			; <UNDEFINED> instruction: 0xf7fd2200
    369c:	cmnlt	r7, r4, ror #24
    36a0:	smullsmi	pc, r2, r6, r8	; <UNPREDICTABLE>
    36a4:			; <UNDEFINED> instruction: 0xf8d6b964
    36a8:	ldcvs	0, cr3, [r2, #864]!	; 0x360
    36ac:	stmib	r6, {r3, r8, r9, fp, sp}^
    36b0:	lfmle	f4, 2, [r2, #184]	; 0xb8
    36b4:	ldrbtmi	r4, [r9], #-2367	; 0xfffff6c1
    36b8:			; <UNDEFINED> instruction: 0xf896e01a
    36bc:	cmnlt	r3, sl, asr #1
    36c0:			; <UNDEFINED> instruction: 0xf8d66e33
    36c4:			; <UNDEFINED> instruction: 0xf00320d8
    36c8:	ldcvs	3, cr0, [r1, #24]!
    36cc:	svclt	0x00183b02
    36d0:	bcs	20c2dc <sg_chk_n_print3@plt+0x20b378>
    36d4:	smlawtcc	lr, r6, r9, lr
    36d8:	strcs	sp, [r0], #-3091	; 0xfffff3ed
    36dc:			; <UNDEFINED> instruction: 0xf8d6e7bd
    36e0:	ldcvs	0, cr3, [r2, #864]!	; 0x360
    36e4:	stmib	r6, {r3, r8, r9, fp, sp}^
    36e8:	lfmle	f7, 2, [r6, #184]!	; 0xb8
    36ec:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
    36f0:	strcs	r4, [r0], #-2098	; 0xfffff7ce
    36f4:			; <UNDEFINED> instruction: 0xf7fd4478
    36f8:			; <UNDEFINED> instruction: 0xe7aeeb3a
    36fc:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    3700:	stmdblt	r7, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    3704:	ldrbtmi	r4, [r9], #-2351	; 0xfffff6d1
    3708:	stmdbmi	pc!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    370c:			; <UNDEFINED> instruction: 0xe7844479
    3710:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    3714:	stmdbmi	lr!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    3718:			; <UNDEFINED> instruction: 0xe7e94479
    371c:			; <UNDEFINED> instruction: 0xf04f482d
    3720:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    3724:	bl	a41720 <sg_chk_n_print3@plt+0xa407bc>
    3728:	ldmdbge	r5, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    372c:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    3730:	stmdbmi	sl!, {r0, r3, r5, r9, fp, lr}
    3734:	tstmi	ip, #64, 4	; <UNPREDICTABLE>
    3738:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    373c:	stmdami	r8!, {ip, pc}
    3740:			; <UNDEFINED> instruction: 0xf7fd4478
    3744:	andcs	lr, r1, r4, lsl fp
    3748:	bl	1941744 <sg_chk_n_print3@plt+0x19407e0>
    374c:			; <UNDEFINED> instruction: 0xf7ffa915
    3750:	bmi	942cdc <sg_chk_n_print3@plt+0x941d78>
    3754:	vmla.i8	d20, d0, d20
    3758:	ldrbtmi	r4, [sl], #-793	; 0xfffffce7
    375c:	andls	r4, r0, r9, ror r4
    3760:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    3764:	bl	c1760 <sg_chk_n_print3@plt+0xc07fc>
    3768:			; <UNDEFINED> instruction: 0xf7fd2001
    376c:	ldmdbge	r5!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    3770:			; <UNDEFINED> instruction: 0xf7ff2000
    3774:	bmi	7c2cb8 <sg_chk_n_print3@plt+0x7c1d54>
    3778:	vst2.8	{d20,d22}, [pc :64], lr
    377c:	ldrbtmi	r6, [sl], #-896	; 0xfffffc80
    3780:	andls	r4, r0, r9, ror r4
    3784:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    3788:	b	ffc41784 <sg_chk_n_print3@plt+0xffc40820>
    378c:			; <UNDEFINED> instruction: 0xf7fd2001
    3790:			; <UNDEFINED> instruction: 0xf7fdeb42
    3794:	svclt	0x0000eade
    3798:	andeq	r3, r1, r4, ror r9
    379c:	andeq	r0, r0, r4, lsl #2
    37a0:	strdeq	r2, [r0], -r4
    37a4:	andeq	r2, r0, sl, lsr #9
    37a8:	andeq	r3, r1, r6, lsl #17
    37ac:	andeq	r2, r0, r8, lsl #23
    37b0:	andeq	r2, r0, r0, ror #7
    37b4:	andeq	r2, r0, lr, lsl r1
    37b8:	ldrdeq	r2, [r0], -lr
    37bc:	andeq	r2, r0, r0, lsl r4
    37c0:	andeq	r2, r0, r2, ror #6
    37c4:	andeq	r2, r0, r6, asr #1
    37c8:	andeq	r2, r0, r0, ror fp
    37cc:	andeq	r2, r0, sl, ror #22
    37d0:	strheq	r2, [r0], -ip
    37d4:	strdeq	r2, [r0], -lr
    37d8:	andeq	r3, r0, ip, ror r0
    37dc:			; <UNDEFINED> instruction: 0x000023b6
    37e0:	andeq	r2, r0, r0, lsl #7
    37e4:	andeq	r3, r0, sl, asr r0
    37e8:	andeq	r2, r0, r4, lsl #7
    37ec:	andeq	r2, r0, lr, asr r3
    37f0:	andeq	r3, r0, r6, lsr r0
    37f4:	andeq	r2, r0, r8, lsl #6
    37f8:	andeq	r2, r0, sl, lsr r3
    37fc:			; <UNDEFINED> instruction: 0xf8df4603
    3800:	push	{r2, r3, r4, r5, r6, sl, fp, lr, pc}
    3804:			; <UNDEFINED> instruction: 0xf5ad4bf0
    3808:			; <UNDEFINED> instruction: 0xf8d05d9c
    380c:	addlt	r7, r4, r4, ror #1
    3810:			; <UNDEFINED> instruction: 0xf50d6e1a
    3814:			; <UNDEFINED> instruction: 0xf8d0519c
    3818:	smlattcc	ip, r0, r0, r6
    381c:	stcl	8, cr15, [r0], #-892	; 0xfffffc84
    3820:	andls	sl, r4, #28, 26	; 0x700
    3824:	ldreq	pc, [r0], #-421	; 0xfffffe5b
    3828:	ldmvs	sl, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    382c:			; <UNDEFINED> instruction: 0xf607fb06
    3830:	ldmvs	fp, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    3834:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3838:	strtmi	r9, [r0], -r3
    383c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3840:	ldrdgt	pc, [r0], -ip
    3844:	andgt	pc, r0, r1, asr #17
    3848:	stceq	0, cr15, [r0], {79}	; 0x4f
    384c:	andls	r9, r5, #402653184	; 0x18000000
    3850:	ldmib	sp, {r0, r3, r6, r9, sl, lr}^
    3854:			; <UNDEFINED> instruction: 0xf8052304
    3858:	bne	ff4aa8a4 <sg_chk_n_print3@plt+0xff4a9940>
    385c:	andls	r9, r8, #6144	; 0x1800
    3860:	rsceq	pc, r0, #79	; 0x4f
    3864:	movweq	lr, #15207	; 0x3b67
    3868:			; <UNDEFINED> instruction: 0xf7fd9309
    386c:			; <UNDEFINED> instruction: 0xf105eafe
    3870:			; <UNDEFINED> instruction: 0x464b0210
    3874:			; <UNDEFINED> instruction: 0x46494630
    3878:	bl	1441874 <sg_chk_n_print3@plt+0x1440910>
    387c:	stmdacs	r0, {r5, r6, r7, r8, sp, lr}
    3880:	cmphi	r6, r0	; <UNPREDICTABLE>
    3884:	ldrcc	r9, [r8, #2819]!	; 0xb03
    3888:	ldmibvs	r8, {r0, r3, r4, r6, r7, r8, fp, sp, lr}
    388c:	ldrdcs	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    3890:	andeq	lr, r3, r5, lsl #17
    3894:	ldmdavs	fp, {r0, r2, r3, r4, r9, sl, lr}
    3898:			; <UNDEFINED> instruction: 0xf8d56da9
    389c:	rsbvs	r0, r3, r8, lsl #2
    38a0:			; <UNDEFINED> instruction: 0xf8c46eeb
    38a4:	stmdbvs	sl!, {r2, r4, r5, r7, sp}^
    38a8:	sbccc	pc, r4, r4, asr #17
    38ac:	blcc	ff541c30 <sg_chk_n_print3@plt+0xff540ccc>
    38b0:	ldrbtmi	r6, [fp], #-161	; 0xffffff5f
    38b4:			; <UNDEFINED> instruction: 0xf8df930b
    38b8:	svcvs	0x00693bd0
    38bc:	sbcseq	pc, r8, r4, asr #17
    38c0:	svcvs	0x0028447b
    38c4:	sbccs	pc, r0, r4, asr #17
    38c8:	blge	13284f8 <sg_chk_n_print3@plt+0x1327594>
    38cc:	blcs	fef41c50 <sg_chk_n_print3@plt+0xfef40cec>
    38d0:	andeq	lr, r3, r3, lsl #17
    38d4:	andls	r4, r7, #2046820352	; 0x7a000000
    38d8:			; <UNDEFINED> instruction: 0xf1039b03
    38dc:	strtmi	r0, [r0], -r0, asr #8
    38e0:	b	9418dc <sg_chk_n_print3@plt+0x940978>
    38e4:			; <UNDEFINED> instruction: 0xf0402800
    38e8:	bls	e3cd4 <sg_chk_n_print3@plt+0xe2d70>
    38ec:	mlascc	ip, r2, r8, pc	; <UNPREDICTABLE>
    38f0:			; <UNDEFINED> instruction: 0xf0402b00
    38f4:	ldmib	r2, {r0, r2, r6, r7, pc}^
    38f8:			; <UNDEFINED> instruction: 0xf1b8890a
    38fc:			; <UNDEFINED> instruction: 0xf1790f01
    3900:	vsubw.s8	q8, q0, d0
    3904:	blls	e3c00 <sg_chk_n_print3@plt+0xe2c9c>
    3908:			; <UNDEFINED> instruction: 0xf8d3ac1c
    390c:	ldrmi	r2, [r0, #228]	; 0xe4
    3910:	b	13d5364 <sg_chk_n_print3@plt+0x13d4400>
    3914:	bls	e2ca4 <sg_chk_n_print3@plt+0xe1d40>
    3918:	movweq	lr, #52089	; 0xcb79
    391c:			; <UNDEFINED> instruction: 0x46c3bfbc
    3920:	ldmib	r2, {r2, r3, r6, r7, r9, sl, lr}^
    3924:			; <UNDEFINED> instruction: 0xf8cd1008
    3928:	andsls	fp, r0, #48	; 0x30
    392c:	bl	6d516c <sg_chk_n_print3@plt+0x6d4208>
    3930:	strmi	r0, [r7], -r1, lsl #2
    3934:	bl	131c180 <sg_chk_n_print3@plt+0x131b21c>
    3938:	bl	fee03d40 <sg_chk_n_print3@plt+0xfee02ddc>
    393c:	bl	1a43970 <sg_chk_n_print3@plt+0x1a42a0c>
    3940:	sbcsvs	r0, r3, #12, 6	; 0x30000000
    3944:	subsvs	r9, r1, #7168	; 0x1c00
    3948:	addsvs	r2, r0, #0, 2
    394c:			; <UNDEFINED> instruction: 0xf804a850
    3950:	movwls	r1, #56336	; 0xdc10
    3954:	strvs	lr, [r4, -r4, ror #16]
    3958:	andslt	pc, r8, r4, asr #17
    395c:	b	ff041958 <sg_chk_n_print3@plt+0xff0409f4>
    3960:			; <UNDEFINED> instruction: 0xf0402800
    3964:	ldmdage	r0, {r0, r2, r3, r5, r8, pc}^
    3968:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    396c:	stmdbvs	r3!, {r0, r1, sl, fp, ip, pc}
    3970:			; <UNDEFINED> instruction: 0xf0002b02
    3974:	svcls	0x000c812b
    3978:	and	sl, sl, ip, lsl lr
    397c:	b	1a41978 <sg_chk_n_print3@plt+0x1a40a14>
    3980:	blcs	2dd994 <sg_chk_n_print3@plt+0x2dca30>
    3984:	blcs	1335ec <sg_chk_n_print3@plt+0x132688>
    3988:	tstcs	r1, ip, lsl #30
    398c:			; <UNDEFINED> instruction: 0xf0402100
    3990:			; <UNDEFINED> instruction: 0xf8d481d3
    3994:			; <UNDEFINED> instruction: 0xf1a620e0
    3998:	stmdavs	r0!, {r4, r8, sl}
    399c:	blx	9e14a <sg_chk_n_print3@plt+0x9d1e6>
    39a0:			; <UNDEFINED> instruction: 0xf7fdf207
    39a4:	stmdacs	r0, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    39a8:	blls	fa950 <sg_chk_n_print3@plt+0xf99ec>
    39ac:	ldrdne	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    39b0:	ldrmi	r9, [r3], -ip, lsl #20
    39b4:	blx	49912 <sg_chk_n_print3@plt+0x489ae>
    39b8:	ldrmi	pc, [r0], r3, lsl #6
    39bc:	addmi	r4, r3, #177209344	; 0xa900000
    39c0:			; <UNDEFINED> instruction: 0x2700bfd8
    39c4:			; <UNDEFINED> instruction: 0xf000dd24
    39c8:	stmdbcs	r0, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    39cc:	bls	fade4 <sg_chk_n_print3@plt+0xf9e80>
    39d0:	blvs	fe4cf9dc <sg_chk_n_print3@plt+0xfe4cea78>
    39d4:	orrsvs	r3, r3, #67108864	; 0x4000000
    39d8:	strcs	r9, [r1, -r3, lsl #26]
    39dc:	bvs	ae7a5c <sg_chk_n_print3@plt+0xae6af8>
    39e0:	andvs	lr, r9, #3489792	; 0x354000
    39e4:	movweq	lr, #35763	; 0x8bb3
    39e8:	bl	199e594 <sg_chk_n_print3@plt+0x199d630>
    39ec:	bl	605218 <sg_chk_n_print3@plt+0x6042b4>
    39f0:	bl	1244200 <sg_chk_n_print3@plt+0x124329c>
    39f4:	ldmdane	fp, {r0, r8}
    39f8:	stmibvc	r0!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    39fc:	bl	1255404 <sg_chk_n_print3@plt+0x12544a0>
    3a00:	bne	485220 <sg_chk_n_print3@plt+0x4842bc>
    3a04:	tsteq	r9, r1, ror #22
    3a08:	eorvs	r6, fp, #-536870906	; 0xe0000006
    3a0c:	adcvs	r6, sl, #-1879048178	; 0x9000000e
    3a10:	blvs	2e9e24 <sg_chk_n_print3@plt+0x2e8ec0>
    3a14:	bl	fecde744 <sg_chk_n_print3@plt+0xfecdd7e0>
    3a18:	movwvs	r0, #45832	; 0xb308
    3a1c:	andeq	lr, r9, #100352	; 0x18800
    3a20:	blls	dc750 <sg_chk_n_print3@plt+0xdb7ec>
    3a24:	subsvc	pc, pc, sp, lsl #17
    3a28:	subeq	pc, r0, r3, lsl #2
    3a2c:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a30:			; <UNDEFINED> instruction: 0xf0402800
    3a34:	blls	e413c <sg_chk_n_print3@plt+0xe31d8>
    3a38:			; <UNDEFINED> instruction: 0xf103a850
    3a3c:			; <UNDEFINED> instruction: 0xf7fd0498
    3a40:			; <UNDEFINED> instruction: 0x4620ea1a
    3a44:	ldmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a48:			; <UNDEFINED> instruction: 0xf0402800
    3a4c:	blls	e40d4 <sg_chk_n_print3@plt+0xe3170>
    3a50:	blcs	21f4c4 <sg_chk_n_print3@plt+0x21e560>
    3a54:	bichi	pc, r3, r0
    3a58:	tstls	r1, #28, 22	; 0x7000
    3a5c:			; <UNDEFINED> instruction: 0xf8939b03
    3a60:	stmdbcs	r0, {r2, r4, r7, ip}
    3a64:	msrhi	SPSR_s, #0
    3a68:	ldreq	pc, [r8], #259	; 0x103
    3a6c:			; <UNDEFINED> instruction: 0xf7fd4620
    3a70:	stmdacs	r0, {r1, r3, r4, r8, fp, sp, lr, pc}
    3a74:			; <UNDEFINED> instruction: 0x83acf040
    3a78:			; <UNDEFINED> instruction: 0xf1039b03
    3a7c:	and	r0, r4, r0, asr #8
    3a80:			; <UNDEFINED> instruction: 0xf7fd4620
    3a84:	stmdacs	r0, {r4, r8, fp, sp, lr, pc}
    3a88:	stmdals	r0!, {r0, r1, r2, r5, r6, r8, ip, lr, pc}
    3a8c:			; <UNDEFINED> instruction: 0xf7fdb108
    3a90:	strtmi	lr, [r0], -r8, asr #18
    3a94:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a98:	bls	f2960 <sg_chk_n_print3@plt+0xf19fc>
    3a9c:	mlascc	ip, r2, r8, pc	; <UNPREDICTABLE>
    3aa0:	movwcs	fp, #6419	; 0x1913
    3aa4:	eorscc	pc, ip, r2, lsl #17
    3aa8:			; <UNDEFINED> instruction: 0xf7fd4620
    3aac:			; <UNDEFINED> instruction: 0x4604e8fc
    3ab0:	rsble	r2, r6, r0, lsl #16
    3ab4:	tstcs	ip, sp, lsl #12	; <UNPREDICTABLE>
    3ab8:	blx	feb41abe <sg_chk_n_print3@plt+0xfeb40b5a>
    3abc:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ac0:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ac4:	cmncs	pc, #64, 4	; <UNPREDICTABLE>
    3ac8:	andscc	r4, r0, #2046820352	; 0x7a000000
    3acc:	andls	r4, r0, r9, ror r4
    3ad0:	stmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ad4:			; <UNDEFINED> instruction: 0xf7fd4478
    3ad8:	ands	lr, r2, sl, asr #18
    3adc:	tstpl	ip, sp, lsl #4	; <UNPREDICTABLE>
    3ae0:	blx	fe641ae6 <sg_chk_n_print3@plt+0xfe640b82>
    3ae4:	ldmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3ae8:	ldmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3aec:	msrcs	CPSR_fc, #64, 4
    3af0:	andscc	r4, r0, #2046820352	; 0x7a000000
    3af4:	andls	r4, r0, r9, ror r4
    3af8:	stmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3afc:			; <UNDEFINED> instruction: 0xf7fd4478
    3b00:	andcs	lr, r1, r6, lsr r9
    3b04:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b08:	orrne	pc, ip, sp, lsl #12
    3b0c:	blx	fe0c1b12 <sg_chk_n_print3@plt+0xfe0c0bae>
    3b10:	ldmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3b14:	ldmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3b18:	cmncs	fp, #64, 4	; <UNPREDICTABLE>
    3b1c:	andscc	r4, r0, #2046820352	; 0x7a000000
    3b20:	andls	r4, r0, r9, ror r4
    3b24:	stmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3b28:			; <UNDEFINED> instruction: 0xf7fd4478
    3b2c:	strb	lr, [r8, r0, lsr #18]!
    3b30:	orrmi	pc, ip, sp, lsl #4
    3b34:			; <UNDEFINED> instruction: 0xf7ff200c
    3b38:			; <UNDEFINED> instruction: 0xf8dffb6d
    3b3c:			; <UNDEFINED> instruction: 0xf8df2978
    3b40:	vmul.i8	<illegal reg q8.5>, q0, q12
    3b44:	ldrbtmi	r2, [sl], #-795	; 0xfffffce5
    3b48:	ldrbtmi	r3, [r9], #-528	; 0xfffffdf0
    3b4c:			; <UNDEFINED> instruction: 0xf8df9000
    3b50:	ldrbtmi	r0, [r8], #-2412	; 0xfffff694
    3b54:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b58:	vaba.s8	q7, <illegal reg q14.5>, <illegal reg q1.5>
    3b5c:			; <UNDEFINED> instruction: 0xf7ff518c
    3b60:			; <UNDEFINED> instruction: 0xf8dffb59
    3b64:			; <UNDEFINED> instruction: 0xf8df295c
    3b68:	vmul.i8	<illegal reg q8.5>, q0, q6
    3b6c:	ldrbtmi	r2, [sl], #-813	; 0xfffffcd3
    3b70:	ldrbtmi	r3, [r9], #-528	; 0xfffffdf0
    3b74:			; <UNDEFINED> instruction: 0xf8df9000
    3b78:	ldrbtmi	r0, [r8], #-2384	; 0xfffff6b0
    3b7c:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b80:	stcls	7, cr14, [r3, #-764]	; 0xfffffd04
    3b84:	adcseq	pc, r0, r5, lsl #2
    3b88:	stmia	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b8c:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3b90:	stmiacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3b94:			; <UNDEFINED> instruction: 0x305ff89d
    3b98:	blcs	14d84 <sg_chk_n_print3@plt+0x13e20>
    3b9c:	qadd16mi	fp, r5, r8
    3ba0:	orrspl	pc, ip, #54525952	; 0x3400000
    3ba4:	movwcc	r9, #50435	; 0xc503
    3ba8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3bac:	subsmi	r6, r1, sl, lsl r8
    3bb0:	strbhi	pc, [lr], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    3bb4:			; <UNDEFINED> instruction: 0xf50d9803
    3bb8:	mullt	r4, ip, sp
    3bbc:	blhi	ffc3deb8 <sg_chk_n_print3@plt+0xffc3cf54>
    3bc0:	blls	369c08 <sg_chk_n_print3@plt+0x368ca4>
    3bc4:	ldmdage	r0, {r3, r4, r7, r8, r9, sl, lr}^
    3bc8:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bcc:	vldrge	d9, [r8, #-12]
    3bd0:	strbeq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
    3bd4:	ldrbeq	pc, [r0, r3, lsl #2]!	; <UNPREDICTABLE>
    3bd8:			; <UNDEFINED> instruction: 0xf7ff4628
    3bdc:	stmdacs	r1, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    3be0:	ldrthi	pc, [r8], #-0	; <UNPREDICTABLE>
    3be4:	vmlal.s8	q9, d0, d0
    3be8:	ldrtmi	r8, [r0], -lr, ror #6
    3bec:			; <UNDEFINED> instruction: 0xf7fd46b0
    3bf0:	stmdacs	r0, {r1, r3, r4, r6, fp, sp, lr, pc}
    3bf4:	mvnshi	pc, #64	; 0x40
    3bf8:	ldrtmi	r7, [sl], -r8, lsr #16
    3bfc:	ldrtmi	r4, [r9], r9, lsr #12
    3c00:	stc2	7, cr15, [lr], #1020	; 0x3fc
    3c04:	stmdale	r7, {r0, r1, r3, fp, sp}
    3c08:			; <UNDEFINED> instruction: 0xf000e8df
    3c0c:	movwcc	r0, #26190	; 0x664e
    3c10:	ldreq	r0, [sl], -r6, lsl #12
    3c14:	bne	185434 <sg_chk_n_print3@plt+0x1844d0>
    3c18:	strmi	r4, [r1], -r4, lsl #12
    3c1c:	ldmeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3c20:			; <UNDEFINED> instruction: 0xf7fd4478
    3c24:			; <UNDEFINED> instruction: 0xf8dfe8a4
    3c28:	ldrbtmi	r3, [fp], #-2220	; 0xfffff754
    3c2c:			; <UNDEFINED> instruction: 0x21b8f8d3
    3c30:	svclt	0x00d82a00
    3c34:			; <UNDEFINED> instruction: 0x41b8f8c3
    3c38:			; <UNDEFINED> instruction: 0xf7fe9803
    3c3c:	ldrbt	pc, [sl], r9, lsr #31	; <UNPREDICTABLE>
    3c40:			; <UNDEFINED> instruction: 0xf7fd4630
    3c44:	stmdacs	r0, {r2, r4, r5, r6, fp, sp, lr, pc}
    3c48:			; <UNDEFINED> instruction: 0xf60dd0c6
    3c4c:			; <UNDEFINED> instruction: 0xf7ff410c
    3c50:			; <UNDEFINED> instruction: 0xf8dffae1
    3c54:			; <UNDEFINED> instruction: 0xf8df2884
    3c58:	vst2.32	{d17-d18}, [pc], r4
    3c5c:	ldrbtmi	r7, [sl], #-847	; 0xfffffcb1
    3c60:	ldrbtmi	r3, [r9], #-548	; 0xfffffddc
    3c64:			; <UNDEFINED> instruction: 0xf8df9000
    3c68:	ldrbtmi	r0, [r8], #-2168	; 0xfffff788
    3c6c:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c70:	blls	fd994 <sg_chk_n_print3@plt+0xfca30>
    3c74:	blcs	235e8 <sg_chk_n_print3@plt+0x22684>
    3c78:	movwhi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    3c7c:			; <UNDEFINED> instruction: 0xac189b1e
    3c80:	tstcs	r0, r5, asr #20
    3c84:	blx	a9d0a <sg_chk_n_print3@plt+0xa8da6>
    3c88:			; <UNDEFINED> instruction: 0xf7fdf203
    3c8c:	stmibvs	r5!, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    3c90:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
    3c94:	stmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3c98:	movwcs	lr, #18900	; 0x49d4
    3c9c:			; <UNDEFINED> instruction: 0xf105fb01
    3ca0:	tstls	r0, r8, ror r4
    3ca4:	stmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ca8:	ldmib	r4, {r3, r4, sl, fp, sp, pc}^
    3cac:	tstmi	r3, #-1207959552	; 0xb8000000
    3cb0:			; <UNDEFINED> instruction: 0x4648d019
    3cb4:	ldmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cb8:			; <UNDEFINED> instruction: 0xf0402800
    3cbc:	blls	e4ba0 <sg_chk_n_print3@plt+0xe3c3c>
    3cc0:	ldmib	r4, {r3, r6, r9, sl, lr}^
    3cc4:			; <UNDEFINED> instruction: 0xf8d3512e
    3cc8:	ldrmi	r2, [ip], -r8, ror #1
    3ccc:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    3cd0:			; <UNDEFINED> instruction: 0xf8c4442a
    3cd4:	strmi	r2, [fp], #-232	; 0xffffff18
    3cd8:	rsccc	pc, ip, r4, asr #17
    3cdc:	svc	0x00e2f7fc
    3ce0:			; <UNDEFINED> instruction: 0xf0402800
    3ce4:			; <UNDEFINED> instruction: 0x46408391
    3ce8:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cec:			; <UNDEFINED> instruction: 0xf0402800
    3cf0:	stcls	3, cr8, [r3], {103}	; 0x67
    3cf4:	ldmdbls	lr, {r6, r9, sl, lr}
    3cf8:	movwcs	lr, #51668	; 0xc9d4
    3cfc:	bl	18ca64c <sg_chk_n_print3@plt+0x18c96e8>
    3d00:	stmib	r4, {r0, r5, r6, r7, r8, r9, ip, sp, lr}^
    3d04:			; <UNDEFINED> instruction: 0xf7fc230c
    3d08:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3d0c:	mrcge	4, 4, APSR_nzcv, cr3, cr15, {1}
    3d10:	tstvs	ip, sp, lsl #12	; <UNPREDICTABLE>
    3d14:	blx	1fc1d18 <sg_chk_n_print3@plt+0x1fc0db4>
    3d18:			; <UNDEFINED> instruction: 0x27ccf8df
    3d1c:			; <UNDEFINED> instruction: 0x17ccf8df
    3d20:	cmpcc	sp, #64, 4	; <UNPREDICTABLE>
    3d24:	eorcc	r4, r4, #2046820352	; 0x7a000000
    3d28:	andls	r4, r0, r9, ror r4
    3d2c:			; <UNDEFINED> instruction: 0x07c0f8df
    3d30:			; <UNDEFINED> instruction: 0xf7fd4478
    3d34:	usat	lr, #4, ip, lsl #16
    3d38:	ldrmi	r4, [r8], -r4, lsl #12
    3d3c:	vnmlsvc.f64	d25, d10, d3
    3d40:			; <UNDEFINED> instruction: 0xf0002a00
    3d44:	stmibvs	fp!, {r1, r2, r4, r6, r9, pc}
    3d48:	ldrsbtcs	pc, [r4], r5	; <UNPREDICTABLE>
    3d4c:	blx	9e4f6 <sg_chk_n_print3@plt+0x9d592>
    3d50:			; <UNDEFINED> instruction: 0xf7fdf203
    3d54:	stmibvs	sl!, {r1, r3, r7, fp, sp, lr, pc}
    3d58:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
    3d5c:	orrvs	pc, ip, sp, lsl #12
    3d60:	ldmib	r5, {r5, fp, sp, lr}^
    3d64:	blx	dd97e <sg_chk_n_print3@plt+0xdca1a>
    3d68:			; <UNDEFINED> instruction: 0xf7fff402
    3d6c:			; <UNDEFINED> instruction: 0x463bfa53
    3d70:	strls	r4, [r0], #-1586	; 0xfffff9ce
    3d74:			; <UNDEFINED> instruction: 0xf8df9001
    3d78:	ldrbtmi	r0, [r8], #-1916	; 0xfffff884
    3d7c:	svc	0x00f6f7fc
    3d80:	stmibvs	r8!, {r0, r1, r8, r9, fp, ip, pc}
    3d84:	ldrdne	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    3d88:			; <UNDEFINED> instruction: 0xf001fb00
    3d8c:	vmin.s8	d14, d13, d0
    3d90:			; <UNDEFINED> instruction: 0xf7ff618c
    3d94:			; <UNDEFINED> instruction: 0xf8dffa3f
    3d98:			; <UNDEFINED> instruction: 0xf8df2760
    3d9c:	vabd.s8	<illegal reg q8.5>, q0, q8
    3da0:	ldrbtmi	r2, [sl], #-834	; 0xfffffcbe
    3da4:	ldrbtmi	r3, [r9], #-528	; 0xfffffdf0
    3da8:			; <UNDEFINED> instruction: 0xf8df9000
    3dac:	ldrbtmi	r0, [r8], #-1876	; 0xfffff8ac
    3db0:	svc	0x00dcf7fc
    3db4:	vmax.s8	d14, d29, d21
    3db8:			; <UNDEFINED> instruction: 0xf7ff610c
    3dbc:			; <UNDEFINED> instruction: 0xf8dffa2b
    3dc0:			; <UNDEFINED> instruction: 0xf8df2744
    3dc4:	vabd.s8	<illegal reg q8.5>, q0, q2
    3dc8:	ldrbtmi	r2, [sl], #-829	; 0xfffffcc3
    3dcc:	ldrbtmi	r3, [r9], #-528	; 0xfffffdf0
    3dd0:			; <UNDEFINED> instruction: 0xf8df9000
    3dd4:	ldrbtmi	r0, [r8], #-1848	; 0xfffff8c8
    3dd8:	svc	0x00c8f7fc
    3ddc:	blls	fd828 <sg_chk_n_print3@plt+0xfc8c4>
    3de0:	umullscc	pc, r4, r3, r8	; <UNPREDICTABLE>
    3de4:			; <UNDEFINED> instruction: 0xf47f2b00
    3de8:	blls	ef6f4 <sg_chk_n_print3@plt+0xee790>
    3dec:	strmi	lr, [r0, #-2515]!	; 0xfffff62d
    3df0:			; <UNDEFINED> instruction: 0xf1752c01
    3df4:	vsubl.s8	q8, d0, d0
    3df8:			; <UNDEFINED> instruction: 0xf89d81d8
    3dfc:	tstlt	fp, pc, asr r0
    3e00:	movwcs	r9, #6659	; 0x1a03
    3e04:	addscc	pc, r4, r2, lsl #17
    3e08:			; <UNDEFINED> instruction: 0xf10d9b03
    3e0c:	svcvs	0x00d80c70
    3e10:	uqadd8mi	r6, r3, r9
    3e14:	strmi	r4, [lr], -r7, lsl #12
    3e18:	strvs	lr, [r4, -r3, ror #16]
    3e1c:	ldmibvs	lr, {r2, r3, r8, r9, sl, fp, ip, pc}
    3e20:	b	13ca54c <sg_chk_n_print3@plt+0x13c95e8>
    3e24:	bl	10e0dc8 <sg_chk_n_print3@plt+0x10dfe64>
    3e28:	blne	ff883e30 <sg_chk_n_print3@plt+0xff882ecc>
    3e2c:	blls	d5898 <sg_chk_n_print3@plt+0xd4934>
    3e30:			; <UNDEFINED> instruction: 0x6799461f
    3e34:	bl	195dd9c <sg_chk_n_print3@plt+0x195ce38>
    3e38:	ldrmi	r0, [ip], -r9, lsl #2
    3e3c:	addne	pc, r4, r7, asr #17
    3e40:			; <UNDEFINED> instruction: 0xf8c72301
    3e44:			; <UNDEFINED> instruction: 0xf88d2080
    3e48:	cdpcs	0, 0, cr3, cr0, cr0, {3}
    3e4c:	andhi	pc, r1, #0
    3e50:	ldmge	ip, {r0, r1, r8, r9, fp, ip, pc}^
    3e54:	tstls	r5, #0, 2
    3e58:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    3e5c:	tstls	r4, #2063597568	; 0x7b000000
    3e60:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e64:			; <UNDEFINED> instruction: 0xf0402800
    3e68:	ldmge	ip, {r0, r2, r3, r5, r7, r8, pc}^
    3e6c:	svc	0x0040f7fc
    3e70:	vfnmsvs.f64	d9, d11, d3
    3e74:			; <UNDEFINED> instruction: 0xf0002b02
    3e78:	blcs	2240d8 <sg_chk_n_print3@plt+0x223174>
    3e7c:	cdpls	0, 0, cr13, cr3, cr10, {2}
    3e80:	and	sl, r6, ip, lsl sp
    3e84:	svc	0x00e4f7fc
    3e88:	stmdacs	fp, {fp, sp, lr}
    3e8c:	stmdacs	r4, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3e90:			; <UNDEFINED> instruction: 0xf1a5d167
    3e94:			; <UNDEFINED> instruction: 0xf8d60410
    3e98:	ldcvs	0, cr2, [r0, #896]!	; 0x380
    3e9c:	ldrdcc	lr, [r6, -r4]
    3ea0:	vqdmulh.s<illegal width 8>	d15, d3, d2
    3ea4:	svc	0x00f2f7fc
    3ea8:	blle	ffacdeb0 <sg_chk_n_print3@plt+0xffaccf4c>
    3eac:			; <UNDEFINED> instruction: 0xf8d39b03
    3eb0:	blls	308238 <sg_chk_n_print3@plt+0x3072d4>
    3eb4:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    3eb8:	svclt	0x00d84283
    3ebc:	stcle	8, cr9, [fp, #-48]	; 0xffffffd0
    3ec0:	stc2	0, cr15, [r4, #-0]
    3ec4:	vstrle.16	s4, [r6, #-0]	; <UNPREDICTABLE>
    3ec8:	andcc	r9, r1, r3, lsl #20
    3ecc:			; <UNDEFINED> instruction: 0x3090f8d2
    3ed0:			; <UNDEFINED> instruction: 0xf8c23301
    3ed4:	mulsls	lr, r0, r0
    3ed8:	ldmib	r1, {r0, r1, r8, fp, ip, pc}^
    3edc:	bne	48cb6c <sg_chk_n_print3@plt+0x48bc08>
    3ee0:	mvnvc	lr, #101376	; 0x18c00
    3ee4:			; <UNDEFINED> instruction: 0x2322e9c1
    3ee8:			; <UNDEFINED> instruction: 0xf1039b03
    3eec:			; <UNDEFINED> instruction: 0xf7fc0098
    3ef0:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    3ef4:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    3ef8:			; <UNDEFINED> instruction: 0xf7fca8dc
    3efc:			; <UNDEFINED> instruction: 0xf89defbc
    3f00:	blcs	10084 <sg_chk_n_print3@plt+0xf120>
    3f04:	cfldrsge	mvf15, [r8, #508]!	; 0x1fc
    3f08:			; <UNDEFINED> instruction: 0xf1039b03
    3f0c:			; <UNDEFINED> instruction: 0xf7fc00b0
    3f10:	strbt	lr, [r1], #3806	; 0xede
    3f14:	ldmib	r1, {r0, r1, r8, fp, ip, pc}^
    3f18:	strmi	r2, [r8], -r2, lsr #6
    3f1c:			; <UNDEFINED> instruction: 0x461d3098
    3f20:	ldrmi	r9, [r4], -ip, lsl #22
    3f24:	bl	194aabc <sg_chk_n_print3@plt+0x1949b58>
    3f28:	strtmi	r7, [r2], -r3, ror #11
    3f2c:	stmib	r1, {r0, r1, r3, r5, r9, sl, lr}^
    3f30:			; <UNDEFINED> instruction: 0xf7fc2322
    3f34:	stmdacs	r0, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    3f38:			; <UNDEFINED> instruction: 0xf60dd0de
    3f3c:			; <UNDEFINED> instruction: 0xf7ff018c
    3f40:			; <UNDEFINED> instruction: 0xf8dff969
    3f44:			; <UNDEFINED> instruction: 0xf8df25d0
    3f48:	vqrshl.s8	<illegal reg q8.5>, q0, q8
    3f4c:	ldrbtmi	r2, [sl], #-875	; 0xfffffc95
    3f50:	ldrbtmi	r3, [r9], #-528	; 0xfffffdf0
    3f54:			; <UNDEFINED> instruction: 0xf8df9000
    3f58:	ldrbtmi	r0, [r8], #-1476	; 0xfffffa3c
    3f5c:	svc	0x0006f7fc
    3f60:	blls	fd6a4 <sg_chk_n_print3@plt+0xfc740>
    3f64:			; <UNDEFINED> instruction: 0x3071f893
    3f68:			; <UNDEFINED> instruction: 0xf0002b00
    3f6c:			; <UNDEFINED> instruction: 0xf8d48159
    3f70:			; <UNDEFINED> instruction: 0xf50d30b4
    3f74:	stmibvs	r5!, {r3, r4, r7, r8, ip, lr}
    3f78:	ldmib	r4, {r2, r3, r8, ip, sp}^
    3f7c:	blx	ddb96 <sg_chk_n_print3@plt+0xdcc32>
    3f80:			; <UNDEFINED> instruction: 0xf7fff505
    3f84:	ldrtmi	pc, [fp], -r7, asr #18	; <UNPREDICTABLE>
    3f88:	strls	r4, [r0, #-1586]	; 0xfffff9ce
    3f8c:			; <UNDEFINED> instruction: 0xf8df9001
    3f90:	ldrbtmi	r0, [r8], #-1424	; 0xfffffa70
    3f94:	mcr	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    3f98:	stmibvs	r0!, {r0, r1, r8, r9, fp, ip, pc}
    3f9c:	ldrdne	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    3fa0:			; <UNDEFINED> instruction: 0xf001fb00
    3fa4:	blls	fddc0 <sg_chk_n_print3@plt+0xfce5c>
    3fa8:			; <UNDEFINED> instruction: 0xf103ad18
    3fac:			; <UNDEFINED> instruction: 0xf1030698
    3fb0:			; <UNDEFINED> instruction: 0x462807f0
    3fb4:			; <UNDEFINED> instruction: 0xff02f7fe
    3fb8:			; <UNDEFINED> instruction: 0xf0002801
    3fbc:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, pc}
    3fc0:			; <UNDEFINED> instruction: 0x81a3f2c0
    3fc4:			; <UNDEFINED> instruction: 0x46b04630
    3fc8:	mcr	7, 3, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    3fcc:			; <UNDEFINED> instruction: 0xf0402800
    3fd0:	stmdavc	r8!, {r1, r2, r3, r4, r5, r7, r8, pc}
    3fd4:			; <UNDEFINED> instruction: 0x4629463a
    3fd8:			; <UNDEFINED> instruction: 0xf7ff46b9
    3fdc:	stmdacs	fp, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
    3fe0:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3fe4:	strbeq	pc, [r8], -r0	; <UNPREDICTABLE>
    3fe8:	streq	r3, [r6], -r6, lsl #8
    3fec:			; <UNDEFINED> instruction: 0x0606061a
    3ff0:	strmi	r1, [r4], -r6, lsl #20
    3ff4:			; <UNDEFINED> instruction: 0xf8df4601
    3ff8:	ldrbtmi	r0, [r8], #-1324	; 0xfffffad4
    3ffc:	mrc	7, 5, APSR_nzcv, cr6, cr12, {7}
    4000:	strcc	pc, [r4, #-2271]!	; 0xfffff721
    4004:			; <UNDEFINED> instruction: 0xf8d3447b
    4008:	bcs	c6f0 <sg_chk_n_print3@plt+0xb78c>
    400c:			; <UNDEFINED> instruction: 0xf8c3bfd8
    4010:	stmdals	r3, {r3, r4, r5, r7, r8, lr}
    4014:	ldc2	7, cr15, [ip, #1016]!	; 0x3f8
    4018:	ldrtmi	lr, [r0], -lr, ror #14
    401c:	mcr	7, 4, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4020:	sbcle	r2, r6, r0, lsl #16
    4024:	orrpl	pc, r4, sp, lsl #10
    4028:			; <UNDEFINED> instruction: 0xf7ff310c
    402c:			; <UNDEFINED> instruction: 0xf8dff8f3
    4030:			; <UNDEFINED> instruction: 0xf8df24fc
    4034:	vst3.<illegal width 64>	{d17-d19}, [pc :256], ip
    4038:	ldrbtmi	r7, [sl], #-866	; 0xfffffc9e
    403c:	ldrbtmi	r3, [r9], #-564	; 0xfffffdcc
    4040:			; <UNDEFINED> instruction: 0xf8df9000
    4044:	ldrbtmi	r0, [r8], #-1264	; 0xfffffb10
    4048:	mrc	7, 4, APSR_nzcv, cr0, cr12, {7}
    404c:	blls	fd5b8 <sg_chk_n_print3@plt+0xfc654>
    4050:			; <UNDEFINED> instruction: 0x3071f893
    4054:			; <UNDEFINED> instruction: 0xf0002b00
    4058:	ldmdbge	ip, {r0, r1, r2, r5, r8, pc}
    405c:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4060:	movwcs	lr, #18545	; 0x4871
    4064:	stmibvs	ip, {r3, r4, r5, r6, sl, lr}
    4068:	ldrsbtne	pc, [r4], r1	; <UNPREDICTABLE>
    406c:			; <UNDEFINED> instruction: 0xf104fb01
    4070:			; <UNDEFINED> instruction: 0xf7fc9100
    4074:	ldcge	14, cr14, [r8], {124}	; 0x7c
    4078:			; <UNDEFINED> instruction: 0x232ee9d4
    407c:	andsle	r4, r9, r3, lsl r3
    4080:			; <UNDEFINED> instruction: 0xf7fc4648
    4084:	stmdacs	r0, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    4088:	sbcshi	pc, r7, #64	; 0x40
    408c:	strbmi	r9, [r8], -r3, lsl #22
    4090:	ldrdpl	lr, [lr, -r4]!
    4094:	ldrdcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    4098:			; <UNDEFINED> instruction: 0xf8d3461c
    409c:	strtmi	r3, [sl], #-236	; 0xffffff14
    40a0:	rsccs	pc, r8, r4, asr #17
    40a4:			; <UNDEFINED> instruction: 0xf8c4440b
    40a8:			; <UNDEFINED> instruction: 0xf7fc30ec
    40ac:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    40b0:	adcshi	pc, r0, #64	; 0x40
    40b4:			; <UNDEFINED> instruction: 0xf7fc4640
    40b8:	stmdacs	r0, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    40bc:	msrhi	SPSR_fsc, r0, asr #32
    40c0:	strbmi	r9, [r0], -r3, lsl #24
    40c4:	ldmib	r4, {r1, r2, r3, r4, r8, fp, ip, pc}^
    40c8:	bne	148cd58 <sg_chk_n_print3@plt+0x148bdf4>
    40cc:	mvnvc	lr, #101376	; 0x18c00
    40d0:			; <UNDEFINED> instruction: 0x2322e9c4
    40d4:	stcl	7, cr15, [r6, #1008]!	; 0x3f0
    40d8:			; <UNDEFINED> instruction: 0xf43f2800
    40dc:			; <UNDEFINED> instruction: 0xf50daf0d
    40e0:			; <UNDEFINED> instruction: 0x310c5194
    40e4:			; <UNDEFINED> instruction: 0xf896f7ff
    40e8:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    40ec:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    40f0:			; <UNDEFINED> instruction: 0x33a7f240
    40f4:	eorscc	r4, r4, #2046820352	; 0x7a000000
    40f8:	andls	r4, r0, r9, ror r4
    40fc:	strbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4100:			; <UNDEFINED> instruction: 0xf7fc4478
    4104:	ldrbt	lr, [ip], #3636	; 0xe34
    4108:	tstne	ip, sp, lsl #12	; <UNPREDICTABLE>
    410c:			; <UNDEFINED> instruction: 0xf882f7ff
    4110:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4114:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4118:	tstvc	ip, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    411c:	andscc	r4, r0, #2046820352	; 0x7a000000
    4120:	andls	r4, r0, r9, ror r4
    4124:	strteq	pc, [r8], #-2271	; 0xfffff721
    4128:			; <UNDEFINED> instruction: 0xf7fc4478
    412c:	strbt	lr, [r8], #3616	; 0xe20
    4130:			; <UNDEFINED> instruction: 0x9c099a11
    4134:	ldmdavs	r0, {r0, r1, r4, fp, sp, lr}^
    4138:	ldmne	r3, {r3, r9, fp, ip, pc}^
    413c:	blls	e8d7c <sg_chk_n_print3@plt+0xe7e18>
    4140:	andeq	lr, r0, r4, asr #22
    4144:	ldmib	sp, {r0, r1, r2, r3, ip, pc}^
    4148:	ldmib	r3, {r1, r2, r3, r8, sl, lr}^
    414c:	addsmi	r2, sp, #2013265920	; 0x78000000
    4150:	addsmi	fp, r4, #8, 30
    4154:	mcrge	4, 2, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    4158:	ldmge	r6, {r0, r1, r8, r9, fp, ip, pc}
    415c:	blls	2a8db0 <sg_chk_n_print3@plt+0x2a7e4c>
    4160:			; <UNDEFINED> instruction: 0xf7fc9312
    4164:	bllt	e3fc64 <sg_chk_n_print3@plt+0xe3ed00>
    4168:			; <UNDEFINED> instruction: 0x4620ac96
    416c:	stcl	7, cr15, [r0, #1008]	; 0x3f0
    4170:			; <UNDEFINED> instruction: 0xf1039b03
    4174:			; <UNDEFINED> instruction: 0xf1030198
    4178:			; <UNDEFINED> instruction: 0xf7fc00b0
    417c:			; <UNDEFINED> instruction: 0xb180eebe
    4180:	tstvc	ip, sp, lsl #4	; <UNPREDICTABLE>
    4184:			; <UNDEFINED> instruction: 0xf846f7ff
    4188:	ldmibmi	r3!, {r1, r4, r5, r6, r7, r9, fp, lr}^
    418c:	movtcs	pc, #37440	; 0x9240	; <UNPREDICTABLE>
    4190:	andscc	r4, r0, #2046820352	; 0x7a000000
    4194:	andls	r4, r0, r9, ror r4
    4198:	ldrbtmi	r4, [r8], #-2288	; 0xfffff710
    419c:	stcl	7, cr15, [r6, #1008]!	; 0x3f0
    41a0:	strtmi	lr, [r0], -pc, lsr #9
    41a4:	mcr	7, 3, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    41a8:			; <UNDEFINED> instruction: 0x461ae458
    41ac:	ldreq	pc, [r8], #259	; 0x103
    41b0:			; <UNDEFINED> instruction: 0xf8822301
    41b4:	ldrb	r3, [r9], #-148	; 0xffffff6c
    41b8:			; <UNDEFINED> instruction: 0x3012e9dd
    41bc:	ldmge	r6, {r3, r4, r7, r8, r9, sl, lr}
    41c0:	mrc	7, 3, APSR_nzcv, cr0, cr12, {7}
    41c4:			; <UNDEFINED> instruction: 0x3014e9dd
    41c8:	ldmge	ip, {r3, r4, r7, r8, r9, sl, lr}^
    41cc:	mcr	7, 3, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    41d0:	orrvc	pc, ip, sp, lsl #4
    41d4:			; <UNDEFINED> instruction: 0xf81ef7ff
    41d8:	stmibmi	r2!, {r0, r5, r6, r7, r9, fp, lr}^
    41dc:	cmpcs	r2, #64, 4	; <UNPREDICTABLE>
    41e0:	andscc	r4, r0, #2046820352	; 0x7a000000
    41e4:	andls	r4, r0, r9, ror r4
    41e8:	ldrbtmi	r4, [r8], #-2271	; 0xfffff721
    41ec:	ldc	7, cr15, [lr, #1008]!	; 0x3f0
    41f0:			; <UNDEFINED> instruction: 0xf60de487
    41f4:	stflss	f6, [r3, #-560]	; 0xfffffdd0
    41f8:			; <UNDEFINED> instruction: 0xf80cf7ff
    41fc:			; <UNDEFINED> instruction: 0xf1052701
    4200:			; <UNDEFINED> instruction: 0x46010498
    4204:			; <UNDEFINED> instruction: 0xf7fc980b
    4208:			; <UNDEFINED> instruction: 0x4620edb2
    420c:	eorsvc	pc, ip, r5, lsl #17
    4210:	stc	7, cr15, [ip, #1008]	; 0x3f0
    4214:			; <UNDEFINED> instruction: 0xf8854620
    4218:			; <UNDEFINED> instruction: 0xf7fc7094
    421c:	str	lr, [r0], #-3396	; 0xfffff2bc
    4220:	orrspl	pc, r8, sp, lsl #10
    4224:	tstcc	ip, r3, lsl #28
    4228:			; <UNDEFINED> instruction: 0xf7fe2501
    422c:			; <UNDEFINED> instruction: 0xf106fff3
    4230:	strmi	r0, [r1], -r0, asr #8
    4234:	ldrbtmi	r4, [r8], #-2253	; 0xfffff733
    4238:	ldc	7, cr15, [r8, #1008]	; 0x3f0
    423c:			; <UNDEFINED> instruction: 0xf7fc4620
    4240:			; <UNDEFINED> instruction: 0x4620ed76
    4244:	eorspl	pc, ip, r6, lsl #17
    4248:	stc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    424c:	addspl	pc, r4, r6, lsl #17
    4250:			; <UNDEFINED> instruction: 0xf107e64a
    4254:			; <UNDEFINED> instruction: 0xf8870098
    4258:			; <UNDEFINED> instruction: 0xf88d3094
    425c:			; <UNDEFINED> instruction: 0xf7fc305f
    4260:	strbcc	lr, [r0], #-3362	; 0xfffff2de
    4264:			; <UNDEFINED> instruction: 0xf43f2800
    4268:			; <UNDEFINED> instruction: 0xf60dac10
    426c:			; <UNDEFINED> instruction: 0xf7fe010c
    4270:	bmi	ff0041bc <sg_chk_n_print3@plt+0xff003258>
    4274:	vst2.32	{d20,d22}, [pc :256]
    4278:	ldrbtmi	r7, [sl], #-792	; 0xfffffce8
    427c:	ldrbtmi	r3, [r9], #-528	; 0xfffffdf0
    4280:	popmi	{ip, pc}
    4284:			; <UNDEFINED> instruction: 0xf7fc4478
    4288:	ldrt	lr, [sl], #-3442	; 0xfffff28e
    428c:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
    4290:	stcl	7, cr15, [ip, #-1008]!	; 0xfffffc10
    4294:	ldrbtmi	r4, [fp], #-3002	; 0xfffff446
    4298:			; <UNDEFINED> instruction: 0x21b8f8d3
    429c:	svclt	0x00dc2a00
    42a0:			; <UNDEFINED> instruction: 0xf8c32203
    42a4:	strb	r2, [r7], #440	; 0x1b8
    42a8:	ldrbtmi	r4, [r8], #-2230	; 0xfffff74a
    42ac:	ldcl	7, cr15, [lr, #-1008]	; 0xfffffc10
    42b0:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
    42b4:			; <UNDEFINED> instruction: 0x21b8f8d3
    42b8:			; <UNDEFINED> instruction: 0xf73f2a00
    42bc:	andcs	sl, r3, #2720	; 0xaa0
    42c0:			; <UNDEFINED> instruction: 0x21b8f8c3
    42c4:	ldmibmi	r1!, {r0, r2, r5, r7, r9, sl, sp, lr, pc}
    42c8:	ldmib	r5, {r0, r4, r5, r7, fp, lr}^
    42cc:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
    42d0:			; <UNDEFINED> instruction: 0xf7fc4478
    42d4:	blls	ff80c <sg_chk_n_print3@plt+0xfe8a8>
    42d8:	subeq	pc, r0, r3, lsl #2
    42dc:	stcl	7, cr15, [r2], #1008	; 0x3f0
    42e0:			; <UNDEFINED> instruction: 0xf43f2800
    42e4:			; <UNDEFINED> instruction: 0xf60daca9
    42e8:			; <UNDEFINED> instruction: 0xf7fe310c
    42ec:	bmi	fea84140 <sg_chk_n_print3@plt+0xfea831dc>
    42f0:	vst2.32	{d20,d22}, [pc :128], r9
    42f4:	ldrbtmi	r7, [sl], #-843	; 0xfffffcb5
    42f8:	ldrbtmi	r3, [r9], #-548	; 0xfffffddc
    42fc:	stmiami	r7!, {ip, pc}
    4300:			; <UNDEFINED> instruction: 0xf7fc4478
    4304:			; <UNDEFINED> instruction: 0xf7ffed34
    4308:	stmibmi	r5!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    430c:	ldmib	r5, {r0, r2, r5, r7, fp, lr}^
    4310:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
    4314:			; <UNDEFINED> instruction: 0xf7fc4478
    4318:	blls	ff7c8 <sg_chk_n_print3@plt+0xfe864>
    431c:	addseq	pc, r8, r3, lsl #2
    4320:	stcl	7, cr15, [r0], {252}	; 0xfc
    4324:			; <UNDEFINED> instruction: 0xf43f2800
    4328:			; <UNDEFINED> instruction: 0xf60dae74
    432c:			; <UNDEFINED> instruction: 0xf7fe718c
    4330:	bmi	fe7840fc <sg_chk_n_print3@plt+0xfe783198>
    4334:	vst2.32	{d20,d22}, [pc :64]!
    4338:	ldrbtmi	r7, [sl], #-862	; 0xfffffca2
    433c:	ldrbtmi	r3, [r9], #-564	; 0xfffffdcc
    4340:	ldmmi	fp, {ip, pc}
    4344:			; <UNDEFINED> instruction: 0xf7fc4478
    4348:			; <UNDEFINED> instruction: 0xf7ffed12
    434c:			; <UNDEFINED> instruction: 0xf50dbbda
    4350:	smlabbcc	ip, r0, r1, r5
    4354:			; <UNDEFINED> instruction: 0xff5ef7fe
    4358:	ldmibmi	r7, {r1, r2, r4, r7, r9, fp, lr}
    435c:	cmncc	lr, #64, 4	; <UNPREDICTABLE>
    4360:	eorscc	r4, r4, #2046820352	; 0x7a000000
    4364:	andls	r4, r0, r9, ror r4
    4368:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
    436c:	ldcl	7, cr15, [lr], #1008	; 0x3f0
    4370:	bllt	ff202374 <sg_chk_n_print3@plt+0xff201410>
    4374:	tstvc	ip, sp, lsl #12	; <UNPREDICTABLE>
    4378:			; <UNDEFINED> instruction: 0xf7fe200c
    437c:	bmi	fe4440b0 <sg_chk_n_print3@plt+0xfe44314c>
    4380:	vmul.i8	d20, d16, d0
    4384:	ldrbtmi	r3, [sl], #-883	; 0xfffffc8d
    4388:	ldrbtmi	r3, [r9], #-564	; 0xfffffdcc
    438c:	stmmi	lr, {ip, pc}
    4390:			; <UNDEFINED> instruction: 0xf7fc4478
    4394:			; <UNDEFINED> instruction: 0xf7ffecec
    4398:			; <UNDEFINED> instruction: 0xf50dbbb4
    439c:			; <UNDEFINED> instruction: 0x310c5190
    43a0:			; <UNDEFINED> instruction: 0xff38f7fe
    43a4:	stmibmi	sl, {r0, r3, r7, r9, fp, lr}
    43a8:	msrvc	SPSR_fc, #1325400064	; 0x4f000000
    43ac:	eorscc	r4, r4, #2046820352	; 0x7a000000
    43b0:	andls	r4, r0, r9, ror r4
    43b4:	ldrbtmi	r4, [r8], #-2183	; 0xfffff779
    43b8:	ldcl	7, cr15, [r8], {252}	; 0xfc
    43bc:	bllt	fe8823c0 <sg_chk_n_print3@plt+0xfe88145c>
    43c0:	orrpl	pc, ip, sp, lsl #12
    43c4:			; <UNDEFINED> instruction: 0xff26f7fe
    43c8:	stmibmi	r4, {r0, r1, r7, r9, fp, lr}
    43cc:	cmpcc	sl, #64, 4	; <UNPREDICTABLE>
    43d0:	eorcc	r4, r4, #2046820352	; 0x7a000000
    43d4:	andls	r4, r0, r9, ror r4
    43d8:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    43dc:	stcl	7, cr15, [r6], {252}	; 0xfc
    43e0:	bllt	fe4023e4 <sg_chk_n_print3@plt+0xfe401480>
    43e4:	orrcc	pc, ip, sp, lsl #12
    43e8:			; <UNDEFINED> instruction: 0xff14f7fe
    43ec:	ldmdbmi	lr!, {r0, r2, r3, r4, r5, r6, r9, fp, lr}^
    43f0:	teqcc	r2, #64, 4	; <UNPREDICTABLE>
    43f4:	eorcc	r4, r4, #2046820352	; 0x7a000000
    43f8:	andls	r4, r0, r9, ror r4
    43fc:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
    4400:	ldc	7, cr15, [r4], #1008	; 0x3f0
    4404:	bllt	1f82408 <sg_chk_n_print3@plt+0x1f814a4>
    4408:	tstpl	ip, sp, lsl #12	; <UNPREDICTABLE>
    440c:			; <UNDEFINED> instruction: 0xff02f7fe
    4410:	ldmdbmi	r8!, {r0, r1, r2, r4, r5, r6, r9, fp, lr}^
    4414:	cmpcc	r7, #64, 4	; <UNPREDICTABLE>
    4418:	eorcc	r4, r4, #2046820352	; 0x7a000000
    441c:	andls	r4, r0, r9, ror r4
    4420:	ldrbtmi	r4, [r8], #-2165	; 0xfffff78b
    4424:	stc	7, cr15, [r2], #1008	; 0x3f0
    4428:	bllt	1b0242c <sg_chk_n_print3@plt+0x1b014c8>
    442c:	orrmi	pc, ip, sp, lsl #12
    4430:	mrc2	7, 7, pc, cr0, cr14, {7}
    4434:	ldmdbmi	r2!, {r0, r4, r5, r6, r9, fp, lr}^
    4438:	cmpcc	r3, #64, 4	; <UNPREDICTABLE>
    443c:	eorcc	r4, r4, #2046820352	; 0x7a000000
    4440:	andls	r4, r0, r9, ror r4
    4444:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
    4448:	ldc	7, cr15, [r0], {252}	; 0xfc
    444c:	bllt	1682450 <sg_chk_n_print3@plt+0x16814ec>
    4450:	ldcl	7, cr15, [lr], #-1008	; 0xfffffc10
    4454:	orrcs	pc, ip, sp, lsl #12
    4458:			; <UNDEFINED> instruction: 0xf7fe200c
    445c:	bmi	1ac3fd0 <sg_chk_n_print3@plt+0x1ac306c>
    4460:	vmla.i8	q10, q0, q13
    4464:	ldrbtmi	r3, [sl], #-807	; 0xfffffcd9
    4468:	ldrbtmi	r3, [r9], #-548	; 0xfffffddc
    446c:	stmdami	r8!, {ip, pc}^
    4470:			; <UNDEFINED> instruction: 0xf7fc4478
    4474:			; <UNDEFINED> instruction: 0xf7ffec7c
    4478:	svclt	0x0000bb44
    447c:	andeq	r0, r0, r4, lsl #2
    4480:			; <UNDEFINED> instruction: 0x000136bc
    4484:	andeq	r2, r0, lr, asr #7
    4488:			; <UNDEFINED> instruction: 0xfffff301
    448c:			; <UNDEFINED> instruction: 0xfffff32d
    4490:	andeq	r2, r0, ip, ror #25
    4494:	strheq	r2, [r0], -r0
    4498:	andeq	r1, r0, ip, ror #31
    449c:	andeq	r2, r0, r4, asr #25
    44a0:	andeq	r2, r0, r8, ror r0
    44a4:	andeq	r1, r0, r4, asr #31
    44a8:	muleq	r0, r8, ip
    44ac:	andeq	r2, r0, ip, asr #32
    44b0:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    44b4:	andeq	r2, r0, lr, ror #24
    44b8:	strdeq	r1, [r0], -sl
    44bc:	andeq	r1, r0, lr, ror #30
    44c0:	andeq	r2, r0, r6, asr #24
    44c4:	andeq	r2, r0, sl
    44c8:	andeq	r1, r0, r6, asr #30
    44cc:	andeq	r3, r1, ip, asr #6
    44d0:	andeq	r2, r0, r4
    44d4:	strdeq	r3, [r1], -r2
    44d8:	andeq	r2, r0, r6, asr fp
    44dc:	andeq	r1, r0, sl, lsl #30
    44e0:	andeq	r1, r0, r6, asr lr
    44e4:	andeq	r1, r0, r0, asr pc
    44e8:	muleq	r0, r0, sl
    44ec:	andeq	r1, r0, r4, asr lr
    44f0:	muleq	r0, r0, sp
    44f4:	andeq	r1, r0, lr, asr #29
    44f8:	andeq	r2, r0, r2, lsl sl
    44fc:	strdeq	r1, [r0], -r6
    4500:	andeq	r1, r0, r2, lsl sp
    4504:	andeq	r2, r0, sl, ror #19
    4508:	andeq	r1, r0, lr, lsr #27
    450c:	andeq	r1, r0, sl, ror #25
    4510:			; <UNDEFINED> instruction: 0xffffed65
    4514:	andeq	r2, r0, r6, ror #16
    4518:	andeq	r1, r0, lr, ror #26
    451c:	andeq	r1, r0, r6, ror #22
    4520:	andeq	r1, r0, r6, lsl #28
    4524:	andeq	r1, r0, r6, ror sp
    4528:	andeq	r3, r1, r8, lsl r0
    452c:	andeq	r2, r0, sl, ror r7
    4530:	andeq	r1, r0, lr, asr ip
    4534:	andeq	r1, r0, sl, ror sl
    4538:	ldrdeq	r1, [r0], -ip
    453c:	andeq	r2, r0, r0, asr #13
    4540:	andeq	r1, r0, r8, asr #23
    4544:	andeq	r1, r0, r0, asr #19
    4548:	muleq	r0, r8, r6
    454c:	andeq	r1, r0, r0, lsr #23
    4550:	muleq	r0, r8, r9
    4554:	andeq	r2, r0, r4, lsr #12
    4558:	andeq	r1, r0, r8, lsl fp
    455c:	andeq	r1, r0, r6, lsr #18
    4560:	ldrdeq	r2, [r0], -r4
    4564:	ldrdeq	r1, [r0], -ip
    4568:	ldrdeq	r1, [r0], -r6
    456c:	muleq	r0, r6, fp
    4570:	andeq	r2, r0, sl, lsr r5
    4574:	andeq	r1, r0, r2, asr #20
    4578:	andeq	r1, r0, ip, lsr r8
    457c:	andeq	r1, r0, sl, lsr r9
    4580:	andeq	r2, r1, r6, lsl #27
    4584:	andeq	r1, r0, sl, ror #20
    4588:	andeq	r2, r1, sl, ror #26
    458c:			; <UNDEFINED> instruction: 0x000014be
    4590:	ldrdeq	r1, [r0], -r4
    4594:			; <UNDEFINED> instruction: 0x000024be
    4598:	andeq	r1, r0, r2, lsl #17
    459c:	andeq	r1, r0, r0, asr #15
    45a0:	andeq	r1, r0, sl, ror r4
    45a4:	ldrdeq	r1, [r0], -r8
    45a8:	andeq	r2, r0, sl, ror r4
    45ac:	andeq	r1, r0, r2, lsl #19
    45b0:	andeq	r1, r0, ip, ror r7
    45b4:	andeq	r2, r0, r4, asr r4
    45b8:	andeq	r1, r0, ip, asr r9
    45bc:	andeq	r1, r0, r6, asr r7
    45c0:	andeq	r2, r0, lr, lsr #8
    45c4:	andeq	r1, r0, sl, asr #18
    45c8:	andeq	r1, r0, r0, lsr r7
    45cc:	andeq	r2, r0, r8, lsl #8
    45d0:	andeq	r1, r0, ip, ror #17
    45d4:	andeq	r1, r0, sl, lsl #14
    45d8:	andeq	r2, r0, r4, ror #7
    45dc:	muleq	r0, r8, r7
    45e0:	andeq	r1, r0, r6, ror #13
    45e4:	andeq	r2, r0, r0, asr #7
    45e8:	andeq	r1, r0, r4, lsl #15
    45ec:	andeq	r1, r0, r2, asr #13
    45f0:	muleq	r0, ip, r3
    45f4:	ldrdeq	r1, [r0], -r4
    45f8:	muleq	r0, lr, r6
    45fc:	andeq	r2, r0, r8, ror r3
    4600:	andeq	r1, r0, r0, lsr #13
    4604:	andeq	r1, r0, sl, ror r6
    4608:	andeq	r2, r0, lr, asr #6
    460c:	andeq	r1, r0, r2, lsr #14
    4610:	andeq	r1, r0, r0, asr r6
    4614:	orrpl	pc, ip, sp, lsl #10
    4618:			; <UNDEFINED> instruction: 0xf7fe310c
    461c:	bmi	443e10 <sg_chk_n_print3@plt+0x442eac>
    4620:	vmul.i8	d20, d0, d0
    4624:	ldrbtmi	r3, [sl], #-929	; 0xfffffc5f
    4628:	ldrbtmi	r3, [r9], #-564	; 0xfffffdcc
    462c:	stmdami	lr, {ip, pc}
    4630:			; <UNDEFINED> instruction: 0xf7fc4478
    4634:			; <UNDEFINED> instruction: 0xf7ffeb9c
    4638:			; <UNDEFINED> instruction: 0xf50dba64
    463c:	smlabbcc	ip, r8, r1, r5
    4640:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
    4644:	stmdbmi	sl, {r0, r3, r9, fp, lr}
    4648:	orrscc	pc, sp, #64, 4
    464c:	eorscc	r4, r4, #2046820352	; 0x7a000000
    4650:	andls	r4, r0, r9, ror r4
    4654:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    4658:	bl	fe242650 <sg_chk_n_print3@plt+0xfe2416ec>
    465c:	blt	1482660 <sg_chk_n_print3@plt+0x14816fc>
    4660:	andeq	r2, r0, lr, lsl #3
    4664:	andeq	r1, r0, r6, asr #9
    4668:	muleq	r0, r0, r4
    466c:	andeq	r2, r0, r8, ror #2
    4670:	muleq	r0, r0, r4
    4674:	andeq	r1, r0, sl, ror #8
    4678:			; <UNDEFINED> instruction: 0xf0002900
    467c:	b	fe024b7c <sg_chk_n_print3@plt+0xfe023c18>
    4680:	svclt	0x00480c01
    4684:	cdpne	2, 4, cr4, cr10, cr9, {2}
    4688:	tsthi	pc, r0	; <UNPREDICTABLE>
    468c:	svclt	0x00480003
    4690:	addmi	r4, fp, #805306372	; 0x30000004
    4694:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    4698:			; <UNDEFINED> instruction: 0xf0004211
    469c:	blx	fece4b30 <sg_chk_n_print3@plt+0xfece3bcc>
    46a0:	blx	fec810b4 <sg_chk_n_print3@plt+0xfec80150>
    46a4:	bl	fe8408b0 <sg_chk_n_print3@plt+0xfe83f94c>
    46a8:			; <UNDEFINED> instruction: 0xf1c20202
    46ac:	andge	r0, r4, pc, lsl r2
    46b0:	andne	lr, r2, #0, 22
    46b4:	andeq	pc, r0, pc, asr #32
    46b8:	svclt	0x00004697
    46bc:	andhi	pc, r0, pc, lsr #7
    46c0:	svcvc	0x00c1ebb3
    46c4:	bl	10342cc <sg_chk_n_print3@plt+0x1033368>
    46c8:	svclt	0x00280000
    46cc:	bicvc	lr, r1, #166912	; 0x28c00
    46d0:	svcvc	0x0081ebb3
    46d4:	bl	10342dc <sg_chk_n_print3@plt+0x1033378>
    46d8:	svclt	0x00280000
    46dc:	orrvc	lr, r1, #166912	; 0x28c00
    46e0:	svcvc	0x0041ebb3
    46e4:	bl	10342ec <sg_chk_n_print3@plt+0x1033388>
    46e8:	svclt	0x00280000
    46ec:	movtvc	lr, #7075	; 0x1ba3
    46f0:	svcvc	0x0001ebb3
    46f4:	bl	10342fc <sg_chk_n_print3@plt+0x1033398>
    46f8:	svclt	0x00280000
    46fc:	movwvc	lr, #7075	; 0x1ba3
    4700:	svcvs	0x00c1ebb3
    4704:	bl	103430c <sg_chk_n_print3@plt+0x10333a8>
    4708:	svclt	0x00280000
    470c:	bicvs	lr, r1, #166912	; 0x28c00
    4710:	svcvs	0x0081ebb3
    4714:	bl	103431c <sg_chk_n_print3@plt+0x10333b8>
    4718:	svclt	0x00280000
    471c:	orrvs	lr, r1, #166912	; 0x28c00
    4720:	svcvs	0x0041ebb3
    4724:	bl	103432c <sg_chk_n_print3@plt+0x10333c8>
    4728:	svclt	0x00280000
    472c:	movtvs	lr, #7075	; 0x1ba3
    4730:	svcvs	0x0001ebb3
    4734:	bl	103433c <sg_chk_n_print3@plt+0x10333d8>
    4738:	svclt	0x00280000
    473c:	movwvs	lr, #7075	; 0x1ba3
    4740:	svcpl	0x00c1ebb3
    4744:	bl	103434c <sg_chk_n_print3@plt+0x10333e8>
    4748:	svclt	0x00280000
    474c:	bicpl	lr, r1, #166912	; 0x28c00
    4750:	svcpl	0x0081ebb3
    4754:	bl	103435c <sg_chk_n_print3@plt+0x10333f8>
    4758:	svclt	0x00280000
    475c:	orrpl	lr, r1, #166912	; 0x28c00
    4760:	svcpl	0x0041ebb3
    4764:	bl	103436c <sg_chk_n_print3@plt+0x1033408>
    4768:	svclt	0x00280000
    476c:	movtpl	lr, #7075	; 0x1ba3
    4770:	svcpl	0x0001ebb3
    4774:	bl	103437c <sg_chk_n_print3@plt+0x1033418>
    4778:	svclt	0x00280000
    477c:	movwpl	lr, #7075	; 0x1ba3
    4780:	svcmi	0x00c1ebb3
    4784:	bl	103438c <sg_chk_n_print3@plt+0x1033428>
    4788:	svclt	0x00280000
    478c:	bicmi	lr, r1, #166912	; 0x28c00
    4790:	svcmi	0x0081ebb3
    4794:	bl	103439c <sg_chk_n_print3@plt+0x1033438>
    4798:	svclt	0x00280000
    479c:	orrmi	lr, r1, #166912	; 0x28c00
    47a0:	svcmi	0x0041ebb3
    47a4:	bl	10343ac <sg_chk_n_print3@plt+0x1033448>
    47a8:	svclt	0x00280000
    47ac:	movtmi	lr, #7075	; 0x1ba3
    47b0:	svcmi	0x0001ebb3
    47b4:	bl	10343bc <sg_chk_n_print3@plt+0x1033458>
    47b8:	svclt	0x00280000
    47bc:	movwmi	lr, #7075	; 0x1ba3
    47c0:	svccc	0x00c1ebb3
    47c4:	bl	10343cc <sg_chk_n_print3@plt+0x1033468>
    47c8:	svclt	0x00280000
    47cc:	biccc	lr, r1, #166912	; 0x28c00
    47d0:	svccc	0x0081ebb3
    47d4:	bl	10343dc <sg_chk_n_print3@plt+0x1033478>
    47d8:	svclt	0x00280000
    47dc:	orrcc	lr, r1, #166912	; 0x28c00
    47e0:	svccc	0x0041ebb3
    47e4:	bl	10343ec <sg_chk_n_print3@plt+0x1033488>
    47e8:	svclt	0x00280000
    47ec:	movtcc	lr, #7075	; 0x1ba3
    47f0:	svccc	0x0001ebb3
    47f4:	bl	10343fc <sg_chk_n_print3@plt+0x1033498>
    47f8:	svclt	0x00280000
    47fc:	movwcc	lr, #7075	; 0x1ba3
    4800:	svccs	0x00c1ebb3
    4804:	bl	103440c <sg_chk_n_print3@plt+0x10334a8>
    4808:	svclt	0x00280000
    480c:	biccs	lr, r1, #166912	; 0x28c00
    4810:	svccs	0x0081ebb3
    4814:	bl	103441c <sg_chk_n_print3@plt+0x10334b8>
    4818:	svclt	0x00280000
    481c:	orrcs	lr, r1, #166912	; 0x28c00
    4820:	svccs	0x0041ebb3
    4824:	bl	103442c <sg_chk_n_print3@plt+0x10334c8>
    4828:	svclt	0x00280000
    482c:	movtcs	lr, #7075	; 0x1ba3
    4830:	svccs	0x0001ebb3
    4834:	bl	103443c <sg_chk_n_print3@plt+0x10334d8>
    4838:	svclt	0x00280000
    483c:	movwcs	lr, #7075	; 0x1ba3
    4840:	svcne	0x00c1ebb3
    4844:	bl	103444c <sg_chk_n_print3@plt+0x10334e8>
    4848:	svclt	0x00280000
    484c:	bicne	lr, r1, #166912	; 0x28c00
    4850:	svcne	0x0081ebb3
    4854:	bl	103445c <sg_chk_n_print3@plt+0x10334f8>
    4858:	svclt	0x00280000
    485c:	orrne	lr, r1, #166912	; 0x28c00
    4860:	svcne	0x0041ebb3
    4864:	bl	103446c <sg_chk_n_print3@plt+0x1033508>
    4868:	svclt	0x00280000
    486c:	movtne	lr, #7075	; 0x1ba3
    4870:	svcne	0x0001ebb3
    4874:	bl	103447c <sg_chk_n_print3@plt+0x1033518>
    4878:	svclt	0x00280000
    487c:	movwne	lr, #7075	; 0x1ba3
    4880:	svceq	0x00c1ebb3
    4884:	bl	103448c <sg_chk_n_print3@plt+0x1033528>
    4888:	svclt	0x00280000
    488c:	biceq	lr, r1, #166912	; 0x28c00
    4890:	svceq	0x0081ebb3
    4894:	bl	103449c <sg_chk_n_print3@plt+0x1033538>
    4898:	svclt	0x00280000
    489c:	orreq	lr, r1, #166912	; 0x28c00
    48a0:	svceq	0x0041ebb3
    48a4:	bl	10344ac <sg_chk_n_print3@plt+0x1033548>
    48a8:	svclt	0x00280000
    48ac:	movteq	lr, #7075	; 0x1ba3
    48b0:	svceq	0x0001ebb3
    48b4:	bl	10344bc <sg_chk_n_print3@plt+0x1033558>
    48b8:	svclt	0x00280000
    48bc:	movweq	lr, #7075	; 0x1ba3
    48c0:	svceq	0x0000f1bc
    48c4:	submi	fp, r0, #72, 30	; 0x120
    48c8:	b	fe716690 <sg_chk_n_print3@plt+0xfe71572c>
    48cc:	svclt	0x00480f00
    48d0:	ldrbmi	r4, [r0, -r0, asr #4]!
    48d4:	andcs	fp, r0, r8, lsr pc
    48d8:	b	13f44f0 <sg_chk_n_print3@plt+0x13f358c>
    48dc:			; <UNDEFINED> instruction: 0xf04070ec
    48e0:	ldrbmi	r0, [r0, -r1]!
    48e4:			; <UNDEFINED> instruction: 0xf281fab1
    48e8:	andseq	pc, pc, #-2147483600	; 0x80000030
    48ec:	svceq	0x0000f1bc
    48f0:			; <UNDEFINED> instruction: 0xf002fa23
    48f4:	submi	fp, r0, #72, 30	; 0x120
    48f8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    48fc:			; <UNDEFINED> instruction: 0xf06fbfc8
    4900:	svclt	0x00b84000
    4904:	andmi	pc, r0, pc, asr #32
    4908:	blt	6c0910 <sg_chk_n_print3@plt+0x6bf9ac>
    490c:	rscsle	r2, r4, r0, lsl #18
    4910:	andmi	lr, r3, sp, lsr #18
    4914:	mrc2	7, 5, pc, cr3, cr15, {7}
    4918:			; <UNDEFINED> instruction: 0x4006e8bd
    491c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    4920:	smlatbeq	r3, r1, fp, lr
    4924:	svclt	0x00004770
    4928:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    492c:	svclt	0x0000e002
    4930:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    4934:	b	13f1dfc <sg_chk_n_print3@plt+0x13f0e98>
    4938:	b	13c5a44 <sg_chk_n_print3@plt+0x13c4ae0>
    493c:	b	fe505e50 <sg_chk_n_print3@plt+0xfe504eec>
    4940:	svclt	0x00080f05
    4944:	svceq	0x0002ea90
    4948:	b	15345cc <sg_chk_n_print3@plt+0x1533668>
    494c:	b	1547954 <sg_chk_n_print3@plt+0x15469f0>
    4950:	b	1fc7960 <sg_chk_n_print3@plt+0x1fc69fc>
    4954:	b	1fdbaec <sg_chk_n_print3@plt+0x1fdab88>
    4958:			; <UNDEFINED> instruction: 0xf0005c65
    495c:	b	13e4cec <sg_chk_n_print3@plt+0x13e3d88>
    4960:	bl	ff519ab8 <sg_chk_n_print3@plt+0xff518b54>
    4964:	svclt	0x00b85555
    4968:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    496c:	b	fe015a24 <sg_chk_n_print3@plt+0xfe014ac0>
    4970:	b	fe045180 <sg_chk_n_print3@plt+0xfe04421c>
    4974:	b	fe085588 <sg_chk_n_print3@plt+0xfe084624>
    4978:	b	fe0c4980 <sg_chk_n_print3@plt+0xfe0c3a1c>
    497c:	b	fe004d88 <sg_chk_n_print3@plt+0xfe003e24>
    4980:	b	fe045190 <sg_chk_n_print3@plt+0xfe04422c>
    4984:	ldccs	3, cr0, [r6, #-12]!
    4988:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    498c:	svcmi	0x0000f011
    4990:	tstcc	r1, pc, asr #20
    4994:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    4998:	tstcc	r1, ip, asr #20
    499c:	submi	sp, r0, #2
    49a0:	cmpeq	r1, r1, ror #22
    49a4:	svcmi	0x0000f013
    49a8:	movwcc	lr, #14927	; 0x3a4f
    49ac:	tstcc	r3, #76, 20	; 0x4c000
    49b0:	subsmi	sp, r2, #2
    49b4:	movteq	lr, #15203	; 0x3b63
    49b8:	svceq	0x0005ea94
    49bc:	adchi	pc, r7, r0
    49c0:	streq	pc, [r1], #-420	; 0xfffffe5c
    49c4:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    49c8:	blx	bb604 <sg_chk_n_print3@plt+0xba6a0>
    49cc:	blx	8c3a0c <sg_chk_n_print3@plt+0x8c2aa8>
    49d0:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    49d4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    49d8:	vpmax.s8	d15, d14, d3
    49dc:	blx	10cabe4 <sg_chk_n_print3@plt+0x10c9c80>
    49e0:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    49e4:			; <UNDEFINED> instruction: 0xf1a5e00e
    49e8:			; <UNDEFINED> instruction: 0xf10e0520
    49ec:	bcs	48274 <sg_chk_n_print3@plt+0x47310>
    49f0:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    49f4:			; <UNDEFINED> instruction: 0xf04cbf28
    49f8:	blx	10c7a08 <sg_chk_n_print3@plt+0x10c6aa4>
    49fc:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    4a00:	mvnvc	lr, r1, asr fp
    4a04:	strmi	pc, [r0, #-1]
    4a08:			; <UNDEFINED> instruction: 0xf04fd507
    4a0c:			; <UNDEFINED> instruction: 0xf1dc0e00
    4a10:	bl	1f87a18 <sg_chk_n_print3@plt+0x1f86ab4>
    4a14:	bl	1b84a1c <sg_chk_n_print3@plt+0x1b83ab8>
    4a18:			; <UNDEFINED> instruction: 0xf5b10101
    4a1c:	tstle	fp, #128, 30	; 0x200
    4a20:	svcne	0x0000f5b1
    4a24:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    4a28:	eorseq	lr, r0, pc, asr sl
    4a2c:			; <UNDEFINED> instruction: 0x0c3cea4f
    4a30:	streq	pc, [r1], #-260	; 0xfffffefc
    4a34:	subpl	lr, r4, #323584	; 0x4f000
    4a38:	svceq	0x0080f512
    4a3c:	addshi	pc, sl, r0, lsl #1
    4a40:	svcmi	0x0000f1bc
    4a44:	b	17f466c <sg_chk_n_print3@plt+0x17f3708>
    4a48:			; <UNDEFINED> instruction: 0xf1500c50
    4a4c:	bl	1044a54 <sg_chk_n_print3@plt+0x1043af0>
    4a50:	b	1058e68 <sg_chk_n_print3@plt+0x1057f04>
    4a54:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    4a58:	mcrreq	10, 5, lr, ip, cr15
    4a5c:	bl	1054f64 <sg_chk_n_print3@plt+0x1054000>
    4a60:	stfccs	f0, [r1], {1}
    4a64:			; <UNDEFINED> instruction: 0xf5b1bf28
    4a68:	rscle	r1, r9, #128, 30	; 0x200
    4a6c:	svceq	0x0000f091
    4a70:	strmi	fp, [r1], -r4, lsl #30
    4a74:	blx	fec4ca7c <sg_chk_n_print3@plt+0xfec4bb18>
    4a78:	svclt	0x0008f381
    4a7c:			; <UNDEFINED> instruction: 0xf1a33320
    4a80:			; <UNDEFINED> instruction: 0xf1b3030b
    4a84:	ble	30530c <sg_chk_n_print3@plt+0x3043a8>
    4a88:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    4a8c:	ldfeqd	f7, [r4], {2}
    4a90:	andeq	pc, ip, #-2147483600	; 0x80000030
    4a94:			; <UNDEFINED> instruction: 0xf00cfa01
    4a98:			; <UNDEFINED> instruction: 0xf102fa21
    4a9c:			; <UNDEFINED> instruction: 0xf102e00c
    4aa0:	svclt	0x00d80214
    4aa4:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    4aa8:			; <UNDEFINED> instruction: 0xf102fa01
    4aac:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    4ab0:	b	1074a28 <sg_chk_n_print3@plt+0x1073ac4>
    4ab4:	addsmi	r0, r0, ip, lsl #2
    4ab8:	svclt	0x00a21ae4
    4abc:	tstpl	r4, r1, lsl #22
    4ac0:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    4ac4:	streq	lr, [r4], #-2671	; 0xfffff591
    4ac8:	ble	713b4c <sg_chk_n_print3@plt+0x712be8>
    4acc:	cfstrsle	mvf3, [lr], {12}
    4ad0:	ldreq	pc, [r4], #-260	; 0xfffffefc
    4ad4:	eoreq	pc, r0, #196, 2	; 0x31
    4ad8:			; <UNDEFINED> instruction: 0xf004fa20
    4adc:	vpmax.u8	d15, d2, d1
    4ae0:	andeq	lr, r3, r0, asr #20
    4ae4:	vpmax.u8	d15, d4, d17
    4ae8:	tsteq	r3, r5, asr #20
    4aec:			; <UNDEFINED> instruction: 0xf1c4bd30
    4af0:			; <UNDEFINED> instruction: 0xf1c4040c
    4af4:	blx	80537c <sg_chk_n_print3@plt+0x804418>
    4af8:	blx	80b08 <sg_chk_n_print3@plt+0x7fba4>
    4afc:	b	1041714 <sg_chk_n_print3@plt+0x10407b0>
    4b00:	strtmi	r0, [r9], -r3
    4b04:	blx	873fcc <sg_chk_n_print3@plt+0x873068>
    4b08:	strtmi	pc, [r9], -r4
    4b0c:			; <UNDEFINED> instruction: 0xf094bd30
    4b10:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    4b14:	svclt	0x00061380
    4b18:	orrne	pc, r0, r1, lsl #9
    4b1c:	cfstrscc	mvf3, [r1, #-4]
    4b20:	b	1ffe860 <sg_chk_n_print3@plt+0x1ffd8fc>
    4b24:	svclt	0x00185c64
    4b28:			; <UNDEFINED> instruction: 0x5c65ea7f
    4b2c:	b	fe538bd8 <sg_chk_n_print3@plt+0xfe537c74>
    4b30:	svclt	0x00080f05
    4b34:	svceq	0x0002ea90
    4b38:	b	1538b54 <sg_chk_n_print3@plt+0x1537bf0>
    4b3c:	svclt	0x00040c00
    4b40:			; <UNDEFINED> instruction: 0x46104619
    4b44:	b	fe47400c <sg_chk_n_print3@plt+0xfe4730a8>
    4b48:	svclt	0x001e0f03
    4b4c:	andcs	r2, r0, r0, lsl #2
    4b50:	b	17f4018 <sg_chk_n_print3@plt+0x17f30b4>
    4b54:	tstle	r5, r4, asr ip
    4b58:	cmpmi	r9, r0, asr #32
    4b5c:			; <UNDEFINED> instruction: 0xf041bf28
    4b60:	ldflts	f4, [r0, #-0]
    4b64:	streq	pc, [r0], #1300	; 0x514
    4b68:			; <UNDEFINED> instruction: 0xf501bf3c
    4b6c:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    4b70:	strmi	pc, [r0, #-1]
    4b74:	mvnsmi	pc, r5, asr #32
    4b78:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    4b7c:	andeq	pc, r0, pc, asr #32
    4b80:	b	1ff4048 <sg_chk_n_print3@plt+0x1ff30e4>
    4b84:	svclt	0x001a5c64
    4b88:			; <UNDEFINED> instruction: 0x46104619
    4b8c:			; <UNDEFINED> instruction: 0x5c65ea7f
    4b90:			; <UNDEFINED> instruction: 0x460bbf1c
    4b94:	b	14163a4 <sg_chk_n_print3@plt+0x1415440>
    4b98:	svclt	0x00063401
    4b9c:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    4ba0:	svceq	0x0003ea91
    4ba4:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    4ba8:	svclt	0x0000bd30
    4bac:	svceq	0x0000f090
    4bb0:	tstcs	r0, r4, lsl #30
    4bb4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    4bb8:	strvs	pc, [r0], #1103	; 0x44f
    4bbc:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    4bc0:	streq	pc, [r0, #-79]	; 0xffffffb1
    4bc4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4bc8:	svclt	0x0000e750
    4bcc:	svceq	0x0000f090
    4bd0:	tstcs	r0, r4, lsl #30
    4bd4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    4bd8:	strvs	pc, [r0], #1103	; 0x44f
    4bdc:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    4be0:	strmi	pc, [r0, #-16]
    4be4:	submi	fp, r0, #72, 30	; 0x120
    4be8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4bec:	svclt	0x0000e73e
    4bf0:	b	13c4d00 <sg_chk_n_print3@plt+0x13c3d9c>
    4bf4:	b	13c5384 <sg_chk_n_print3@plt+0x13c4420>
    4bf8:	b	13c50c4 <sg_chk_n_print3@plt+0x13c4160>
    4bfc:	svclt	0x001f7002
    4c00:	cmnmi	pc, #18	; <UNPREDICTABLE>
    4c04:	svcmi	0x007ff093
    4c08:	msrpl	SPSR_, r1, lsl #1
    4c0c:			; <UNDEFINED> instruction: 0xf0324770
    4c10:	svclt	0x0008427f
    4c14:			; <UNDEFINED> instruction: 0xf0934770
    4c18:	svclt	0x00044f7f
    4c1c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    4c20:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    4c24:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    4c28:	strmi	pc, [r0, #-1]
    4c2c:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    4c30:	svclt	0x0000e71c
    4c34:	andeq	lr, r1, #80, 20	; 0x50000
    4c38:	ldrbmi	fp, [r0, -r8, lsl #30]!
    4c3c:			; <UNDEFINED> instruction: 0xf04fb530
    4c40:	and	r0, sl, r0, lsl #10
    4c44:	andeq	lr, r1, #80, 20	; 0x50000
    4c48:	ldrbmi	fp, [r0, -r8, lsl #30]!
    4c4c:			; <UNDEFINED> instruction: 0xf011b530
    4c50:	strle	r4, [r2, #-1280]	; 0xfffffb00
    4c54:	bl	185555c <sg_chk_n_print3@plt+0x18545f8>
    4c58:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    4c5c:			; <UNDEFINED> instruction: 0xf1046480
    4c60:	b	17c5d30 <sg_chk_n_print3@plt+0x17c4dcc>
    4c64:			; <UNDEFINED> instruction: 0xf43f5c91
    4c68:			; <UNDEFINED> instruction: 0xf04faed8
    4c6c:	b	17c5480 <sg_chk_n_print3@plt+0x17c451c>
    4c70:	svclt	0x00180cdc
    4c74:	b	17d1488 <sg_chk_n_print3@plt+0x17d0524>
    4c78:	svclt	0x00180cdc
    4c7c:	bl	91490 <sg_chk_n_print3@plt+0x9052c>
    4c80:			; <UNDEFINED> instruction: 0xf1c202dc
    4c84:	blx	590c <sg_chk_n_print3@plt+0x49a8>
    4c88:	blx	843c9c <sg_chk_n_print3@plt+0x842d38>
    4c8c:	blx	80c9c <sg_chk_n_print3@plt+0x7fd38>
    4c90:	b	10444a4 <sg_chk_n_print3@plt+0x1043540>
    4c94:	blx	844cd4 <sg_chk_n_print3@plt+0x843d70>
    4c98:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    4c9c:	svclt	0x0000e6bd
    4ca0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    4ca4:	svclt	0x00be2900
    4ca8:			; <UNDEFINED> instruction: 0xf04f2000
    4cac:	and	r4, r6, r0, lsl #2
    4cb0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    4cb4:			; <UNDEFINED> instruction: 0xf06fbf1c
    4cb8:			; <UNDEFINED> instruction: 0xf04f4100
    4cbc:			; <UNDEFINED> instruction: 0xf00030ff
    4cc0:			; <UNDEFINED> instruction: 0xf1adb83f
    4cc4:	stmdb	sp!, {r3, sl, fp}^
    4cc8:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    4ccc:	blcs	3b8f8 <sg_chk_n_print3@plt+0x3a994>
    4cd0:			; <UNDEFINED> instruction: 0xf000db1a
    4cd4:			; <UNDEFINED> instruction: 0xf8ddf83b
    4cd8:	ldmib	sp, {r2, sp, lr, pc}^
    4cdc:	andlt	r2, r4, r2, lsl #6
    4ce0:	submi	r4, r0, #112, 14	; 0x1c00000
    4ce4:	cmpeq	r1, r1, ror #22
    4ce8:	blle	6cf8f0 <sg_chk_n_print3@plt+0x6ce98c>
    4cec:			; <UNDEFINED> instruction: 0xf82ef000
    4cf0:	ldrd	pc, [r4], -sp
    4cf4:	movwcs	lr, #10717	; 0x29dd
    4cf8:	submi	fp, r0, #4
    4cfc:	cmpeq	r1, r1, ror #22
    4d00:	bl	18d5650 <sg_chk_n_print3@plt+0x18d46ec>
    4d04:	ldrbmi	r0, [r0, -r3, asr #6]!
    4d08:	bl	18d5658 <sg_chk_n_print3@plt+0x18d46f4>
    4d0c:			; <UNDEFINED> instruction: 0xf0000343
    4d10:			; <UNDEFINED> instruction: 0xf8ddf81d
    4d14:	ldmib	sp, {r2, sp, lr, pc}^
    4d18:	andlt	r2, r4, r2, lsl #6
    4d1c:	bl	1855624 <sg_chk_n_print3@plt+0x18546c0>
    4d20:	ldrbmi	r0, [r0, -r1, asr #2]!
    4d24:	bl	18d5674 <sg_chk_n_print3@plt+0x18d4710>
    4d28:			; <UNDEFINED> instruction: 0xf0000343
    4d2c:			; <UNDEFINED> instruction: 0xf8ddf80f
    4d30:	ldmib	sp, {r2, sp, lr, pc}^
    4d34:	andlt	r2, r4, r2, lsl #6
    4d38:	bl	18d5688 <sg_chk_n_print3@plt+0x18d4724>
    4d3c:	ldrbmi	r0, [r0, -r3, asr #6]!
    4d40:			; <UNDEFINED> instruction: 0xf04fb502
    4d44:			; <UNDEFINED> instruction: 0xf7fb0008
    4d48:	stclt	15, cr14, [r2, #-720]	; 0xfffffd30
    4d4c:	svclt	0x00084299
    4d50:	push	{r4, r7, r9, lr}
    4d54:			; <UNDEFINED> instruction: 0x46044ff0
    4d58:	andcs	fp, r0, r8, lsr pc
    4d5c:			; <UNDEFINED> instruction: 0xf8dd460d
    4d60:	svclt	0x0038c024
    4d64:	cmnle	fp, #1048576	; 0x100000
    4d68:			; <UNDEFINED> instruction: 0x46994690
    4d6c:			; <UNDEFINED> instruction: 0xf283fab3
    4d70:	rsbsle	r2, r0, r0, lsl #22
    4d74:			; <UNDEFINED> instruction: 0xf385fab5
    4d78:	rsble	r2, r8, r0, lsl #26
    4d7c:			; <UNDEFINED> instruction: 0xf1a21ad2
    4d80:	blx	248608 <sg_chk_n_print3@plt+0x2476a4>
    4d84:	blx	243994 <sg_chk_n_print3@plt+0x242a30>
    4d88:			; <UNDEFINED> instruction: 0xf1c2f30e
    4d8c:	b	12c6a14 <sg_chk_n_print3@plt+0x12c5ab0>
    4d90:	blx	a079a4 <sg_chk_n_print3@plt+0xa06a40>
    4d94:	b	13019b8 <sg_chk_n_print3@plt+0x1300a54>
    4d98:	blx	2079ac <sg_chk_n_print3@plt+0x206a48>
    4d9c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    4da0:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    4da4:	andcs	fp, r0, ip, lsr pc
    4da8:	movwle	r4, #42497	; 0xa601
    4dac:	bl	fed0cdb8 <sg_chk_n_print3@plt+0xfed0be54>
    4db0:	blx	5de0 <sg_chk_n_print3@plt+0x4e7c>
    4db4:	blx	8411f4 <sg_chk_n_print3@plt+0x840290>
    4db8:	bl	19819dc <sg_chk_n_print3@plt+0x1980a78>
    4dbc:	tstmi	r9, #46137344	; 0x2c00000
    4dc0:	bcs	15008 <sg_chk_n_print3@plt+0x140a4>
    4dc4:	b	13f8ebc <sg_chk_n_print3@plt+0x13f7f58>
    4dc8:	b	13c6f38 <sg_chk_n_print3@plt+0x13c5fd4>
    4dcc:	b	1207340 <sg_chk_n_print3@plt+0x12063dc>
    4dd0:	ldrmi	r7, [r6], -fp, asr #17
    4dd4:	bl	fed3ce08 <sg_chk_n_print3@plt+0xfed3bea4>
    4dd8:	bl	1945a00 <sg_chk_n_print3@plt+0x1944a9c>
    4ddc:	ldmne	fp, {r0, r3, r9, fp}^
    4de0:	beq	2bfb10 <sg_chk_n_print3@plt+0x2bebac>
    4de4:			; <UNDEFINED> instruction: 0xf14a1c5c
    4de8:	cfsh32cc	mvfx0, mvfx1, #0
    4dec:	strbmi	sp, [sp, #-7]
    4df0:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    4df4:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    4df8:	adfccsz	f4, f1, #5.0
    4dfc:	blx	1795e0 <sg_chk_n_print3@plt+0x17867c>
    4e00:	blx	942a24 <sg_chk_n_print3@plt+0x941ac0>
    4e04:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    4e08:	vseleq.f32	s30, s28, s11
    4e0c:	blx	94b214 <sg_chk_n_print3@plt+0x94a2b0>
    4e10:	b	1102e20 <sg_chk_n_print3@plt+0x1101ebc>
    4e14:			; <UNDEFINED> instruction: 0xf1a2040e
    4e18:			; <UNDEFINED> instruction: 0xf1c20720
    4e1c:	blx	2066a4 <sg_chk_n_print3@plt+0x205740>
    4e20:	blx	141a30 <sg_chk_n_print3@plt+0x140acc>
    4e24:	blx	142a48 <sg_chk_n_print3@plt+0x141ae4>
    4e28:	b	1101638 <sg_chk_n_print3@plt+0x11006d4>
    4e2c:	blx	905a50 <sg_chk_n_print3@plt+0x904aec>
    4e30:	bl	1182650 <sg_chk_n_print3@plt+0x11816ec>
    4e34:	teqmi	r3, #1073741824	; 0x40000000
    4e38:	strbmi	r1, [r5], -r0, lsl #21
    4e3c:	tsteq	r3, r1, ror #22
    4e40:	svceq	0x0000f1bc
    4e44:	stmib	ip, {r0, ip, lr, pc}^
    4e48:	pop	{r8, sl, lr}
    4e4c:	blx	fed28e14 <sg_chk_n_print3@plt+0xfed27eb0>
    4e50:	msrcc	CPSR_, #132, 6	; 0x10000002
    4e54:	blx	fee3eca4 <sg_chk_n_print3@plt+0xfee3dd40>
    4e58:	blx	fed81880 <sg_chk_n_print3@plt+0xfed8091c>
    4e5c:	eorcc	pc, r0, #335544322	; 0x14000002
    4e60:	orrle	r2, fp, r0, lsl #26
    4e64:	svclt	0x0000e7f3
    4e68:	mvnsmi	lr, #737280	; 0xb4000
    4e6c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    4e70:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    4e74:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4e78:	svc	0x0002f7fb
    4e7c:	blne	1d96078 <sg_chk_n_print3@plt+0x1d95114>
    4e80:	strhle	r1, [sl], -r6
    4e84:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4e88:	svccc	0x0004f855
    4e8c:	strbmi	r3, [sl], -r1, lsl #8
    4e90:	ldrtmi	r4, [r8], -r1, asr #12
    4e94:	adcmi	r4, r6, #152, 14	; 0x2600000
    4e98:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4e9c:	svclt	0x000083f8
    4ea0:	andeq	r1, r1, sl, asr pc
    4ea4:	andeq	r1, r1, r0, asr pc
    4ea8:	svclt	0x00004770

Disassembly of section .fini:

00004eac <.fini>:
    4eac:	push	{r3, lr}
    4eb0:	pop	{r3, pc}
