#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1acd2a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1acd430 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1adb870 .functor NOT 1, L_0x1b081d0, C4<0>, C4<0>, C4<0>;
L_0x1b07f30 .functor XOR 1, L_0x1b07dd0, L_0x1b07e90, C4<0>, C4<0>;
L_0x1b080c0 .functor XOR 1, L_0x1b07f30, L_0x1b07ff0, C4<0>, C4<0>;
v0x1b02e20_0 .net *"_ivl_10", 0 0, L_0x1b07ff0;  1 drivers
v0x1b02f20_0 .net *"_ivl_12", 0 0, L_0x1b080c0;  1 drivers
v0x1b03000_0 .net *"_ivl_2", 0 0, L_0x1b04d80;  1 drivers
v0x1b030c0_0 .net *"_ivl_4", 0 0, L_0x1b07dd0;  1 drivers
v0x1b031a0_0 .net *"_ivl_6", 0 0, L_0x1b07e90;  1 drivers
v0x1b032d0_0 .net *"_ivl_8", 0 0, L_0x1b07f30;  1 drivers
v0x1b033b0_0 .net "a", 0 0, v0x1aff180_0;  1 drivers
v0x1b03450_0 .net "b", 0 0, v0x1aff220_0;  1 drivers
v0x1b034f0_0 .net "c", 0 0, v0x1aff2c0_0;  1 drivers
v0x1b03590_0 .var "clk", 0 0;
v0x1b03630_0 .net "d", 0 0, v0x1aff400_0;  1 drivers
v0x1b036d0_0 .net "q_dut", 0 0, L_0x1b07ad0;  1 drivers
v0x1b03770_0 .net "q_ref", 0 0, L_0x1b03e10;  1 drivers
v0x1b03810_0 .var/2u "stats1", 159 0;
v0x1b038b0_0 .var/2u "strobe", 0 0;
v0x1b03950_0 .net "tb_match", 0 0, L_0x1b081d0;  1 drivers
v0x1b03a10_0 .net "tb_mismatch", 0 0, L_0x1adb870;  1 drivers
v0x1b03ad0_0 .net "wavedrom_enable", 0 0, v0x1aff4f0_0;  1 drivers
v0x1b03b70_0 .net "wavedrom_title", 511 0, v0x1aff590_0;  1 drivers
L_0x1b04d80 .concat [ 1 0 0 0], L_0x1b03e10;
L_0x1b07dd0 .concat [ 1 0 0 0], L_0x1b03e10;
L_0x1b07e90 .concat [ 1 0 0 0], L_0x1b07ad0;
L_0x1b07ff0 .concat [ 1 0 0 0], L_0x1b03e10;
L_0x1b081d0 .cmp/eeq 1, L_0x1b04d80, L_0x1b080c0;
S_0x1acd5c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1acd430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ab8ea0 .functor NOT 1, v0x1aff180_0, C4<0>, C4<0>, C4<0>;
L_0x1acdd20 .functor XOR 1, L_0x1ab8ea0, v0x1aff220_0, C4<0>, C4<0>;
L_0x1adb8e0 .functor XOR 1, L_0x1acdd20, v0x1aff2c0_0, C4<0>, C4<0>;
L_0x1b03e10 .functor XOR 1, L_0x1adb8e0, v0x1aff400_0, C4<0>, C4<0>;
v0x1adbae0_0 .net *"_ivl_0", 0 0, L_0x1ab8ea0;  1 drivers
v0x1adbb80_0 .net *"_ivl_2", 0 0, L_0x1acdd20;  1 drivers
v0x1ab8ff0_0 .net *"_ivl_4", 0 0, L_0x1adb8e0;  1 drivers
v0x1ab9090_0 .net "a", 0 0, v0x1aff180_0;  alias, 1 drivers
v0x1afe540_0 .net "b", 0 0, v0x1aff220_0;  alias, 1 drivers
v0x1afe650_0 .net "c", 0 0, v0x1aff2c0_0;  alias, 1 drivers
v0x1afe710_0 .net "d", 0 0, v0x1aff400_0;  alias, 1 drivers
v0x1afe7d0_0 .net "q", 0 0, L_0x1b03e10;  alias, 1 drivers
S_0x1afe930 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1acd430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1aff180_0 .var "a", 0 0;
v0x1aff220_0 .var "b", 0 0;
v0x1aff2c0_0 .var "c", 0 0;
v0x1aff360_0 .net "clk", 0 0, v0x1b03590_0;  1 drivers
v0x1aff400_0 .var "d", 0 0;
v0x1aff4f0_0 .var "wavedrom_enable", 0 0;
v0x1aff590_0 .var "wavedrom_title", 511 0;
E_0x1ac8200/0 .event negedge, v0x1aff360_0;
E_0x1ac8200/1 .event posedge, v0x1aff360_0;
E_0x1ac8200 .event/or E_0x1ac8200/0, E_0x1ac8200/1;
E_0x1ac8450 .event posedge, v0x1aff360_0;
E_0x1ab19f0 .event negedge, v0x1aff360_0;
S_0x1afec80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1afe930;
 .timescale -12 -12;
v0x1afee80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1afef80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1afe930;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1aff6f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1acd430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b03f40 .functor NOT 1, v0x1aff220_0, C4<0>, C4<0>, C4<0>;
L_0x1b03fb0 .functor AND 1, v0x1aff180_0, L_0x1b03f40, C4<1>, C4<1>;
L_0x1b04040 .functor NOT 1, v0x1aff2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b040b0 .functor AND 1, L_0x1b03fb0, L_0x1b04040, C4<1>, C4<1>;
L_0x1b041f0 .functor NOT 1, v0x1aff400_0, C4<0>, C4<0>, C4<0>;
L_0x1b04260 .functor AND 1, L_0x1b040b0, L_0x1b041f0, C4<1>, C4<1>;
L_0x1b043b0 .functor NOT 1, v0x1aff180_0, C4<0>, C4<0>, C4<0>;
L_0x1b04420 .functor NOT 1, v0x1aff220_0, C4<0>, C4<0>, C4<0>;
L_0x1b044e0 .functor AND 1, L_0x1b043b0, L_0x1b04420, C4<1>, C4<1>;
L_0x1b045f0 .functor NOT 1, v0x1aff2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b046c0 .functor AND 1, L_0x1b044e0, L_0x1b045f0, C4<1>, C4<1>;
L_0x1b04780 .functor AND 1, L_0x1b046c0, v0x1aff400_0, C4<1>, C4<1>;
L_0x1b048b0 .functor OR 1, L_0x1b04260, L_0x1b04780, C4<0>, C4<0>;
L_0x1b049c0 .functor NOT 1, v0x1aff180_0, C4<0>, C4<0>, C4<0>;
L_0x1b04840 .functor NOT 1, v0x1aff220_0, C4<0>, C4<0>, C4<0>;
L_0x1b04ab0 .functor AND 1, L_0x1b049c0, L_0x1b04840, C4<1>, C4<1>;
L_0x1b04c50 .functor AND 1, L_0x1b04ab0, v0x1aff2c0_0, C4<1>, C4<1>;
L_0x1b04d10 .functor NOT 1, v0x1aff400_0, C4<0>, C4<0>, C4<0>;
L_0x1b04e20 .functor AND 1, L_0x1b04c50, L_0x1b04d10, C4<1>, C4<1>;
L_0x1b04f30 .functor OR 1, L_0x1b048b0, L_0x1b04e20, C4<0>, C4<0>;
L_0x1b050f0 .functor NOT 1, v0x1aff180_0, C4<0>, C4<0>, C4<0>;
L_0x1b05270 .functor AND 1, L_0x1b050f0, v0x1aff220_0, C4<1>, C4<1>;
L_0x1b05500 .functor NOT 1, v0x1aff2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b05680 .functor AND 1, L_0x1b05270, L_0x1b05500, C4<1>, C4<1>;
L_0x1b05860 .functor AND 1, L_0x1b05680, v0x1aff400_0, C4<1>, C4<1>;
L_0x1b05a30 .functor OR 1, L_0x1b04f30, L_0x1b05860, C4<0>, C4<0>;
L_0x1b05c20 .functor NOT 1, v0x1aff180_0, C4<0>, C4<0>, C4<0>;
L_0x1b05c90 .functor AND 1, L_0x1b05c20, v0x1aff220_0, C4<1>, C4<1>;
L_0x1b05e40 .functor AND 1, L_0x1b05c90, v0x1aff2c0_0, C4<1>, C4<1>;
L_0x1b05f00 .functor NOT 1, v0x1aff400_0, C4<0>, C4<0>, C4<0>;
L_0x1b06070 .functor AND 1, L_0x1b05e40, L_0x1b05f00, C4<1>, C4<1>;
L_0x1b06180 .functor OR 1, L_0x1b05a30, L_0x1b06070, C4<0>, C4<0>;
L_0x1b063a0 .functor NOT 1, v0x1aff220_0, C4<0>, C4<0>, C4<0>;
L_0x1b06410 .functor AND 1, v0x1aff180_0, L_0x1b063a0, C4<1>, C4<1>;
L_0x1b065f0 .functor NOT 1, v0x1aff2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b06660 .functor AND 1, L_0x1b06410, L_0x1b065f0, C4<1>, C4<1>;
L_0x1b068a0 .functor AND 1, L_0x1b06660, v0x1aff400_0, C4<1>, C4<1>;
L_0x1b06960 .functor OR 1, L_0x1b06180, L_0x1b068a0, C4<0>, C4<0>;
L_0x1b06bb0 .functor NOT 1, v0x1aff220_0, C4<0>, C4<0>, C4<0>;
L_0x1b06c20 .functor AND 1, v0x1aff180_0, L_0x1b06bb0, C4<1>, C4<1>;
L_0x1b06e30 .functor AND 1, L_0x1b06c20, v0x1aff2c0_0, C4<1>, C4<1>;
L_0x1b06ef0 .functor NOT 1, v0x1aff400_0, C4<0>, C4<0>, C4<0>;
L_0x1b070c0 .functor AND 1, L_0x1b06e30, L_0x1b06ef0, C4<1>, C4<1>;
L_0x1b071d0 .functor OR 1, L_0x1b06960, L_0x1b070c0, C4<0>, C4<0>;
L_0x1b07450 .functor AND 1, v0x1aff180_0, v0x1aff220_0, C4<1>, C4<1>;
L_0x1b074c0 .functor NOT 1, v0x1aff2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b076b0 .functor AND 1, L_0x1b07450, L_0x1b074c0, C4<1>, C4<1>;
L_0x1b077c0 .functor NOT 1, v0x1aff400_0, C4<0>, C4<0>, C4<0>;
L_0x1b079c0 .functor AND 1, L_0x1b076b0, L_0x1b077c0, C4<1>, C4<1>;
L_0x1b07ad0 .functor OR 1, L_0x1b071d0, L_0x1b079c0, C4<0>, C4<0>;
v0x1aff9e0_0 .net *"_ivl_0", 0 0, L_0x1b03f40;  1 drivers
v0x1affac0_0 .net *"_ivl_10", 0 0, L_0x1b04260;  1 drivers
v0x1affba0_0 .net *"_ivl_12", 0 0, L_0x1b043b0;  1 drivers
v0x1affc90_0 .net *"_ivl_14", 0 0, L_0x1b04420;  1 drivers
v0x1affd70_0 .net *"_ivl_16", 0 0, L_0x1b044e0;  1 drivers
v0x1affea0_0 .net *"_ivl_18", 0 0, L_0x1b045f0;  1 drivers
v0x1afff80_0 .net *"_ivl_2", 0 0, L_0x1b03fb0;  1 drivers
v0x1b00060_0 .net *"_ivl_20", 0 0, L_0x1b046c0;  1 drivers
v0x1b00140_0 .net *"_ivl_22", 0 0, L_0x1b04780;  1 drivers
v0x1b00220_0 .net *"_ivl_24", 0 0, L_0x1b048b0;  1 drivers
v0x1b00300_0 .net *"_ivl_26", 0 0, L_0x1b049c0;  1 drivers
v0x1b003e0_0 .net *"_ivl_28", 0 0, L_0x1b04840;  1 drivers
v0x1b004c0_0 .net *"_ivl_30", 0 0, L_0x1b04ab0;  1 drivers
v0x1b005a0_0 .net *"_ivl_32", 0 0, L_0x1b04c50;  1 drivers
v0x1b00680_0 .net *"_ivl_34", 0 0, L_0x1b04d10;  1 drivers
v0x1b00760_0 .net *"_ivl_36", 0 0, L_0x1b04e20;  1 drivers
v0x1b00840_0 .net *"_ivl_38", 0 0, L_0x1b04f30;  1 drivers
v0x1b00920_0 .net *"_ivl_4", 0 0, L_0x1b04040;  1 drivers
v0x1b00a00_0 .net *"_ivl_40", 0 0, L_0x1b050f0;  1 drivers
v0x1b00ae0_0 .net *"_ivl_42", 0 0, L_0x1b05270;  1 drivers
v0x1b00bc0_0 .net *"_ivl_44", 0 0, L_0x1b05500;  1 drivers
v0x1b00ca0_0 .net *"_ivl_46", 0 0, L_0x1b05680;  1 drivers
v0x1b00d80_0 .net *"_ivl_48", 0 0, L_0x1b05860;  1 drivers
v0x1b00e60_0 .net *"_ivl_50", 0 0, L_0x1b05a30;  1 drivers
v0x1b00f40_0 .net *"_ivl_52", 0 0, L_0x1b05c20;  1 drivers
v0x1b01020_0 .net *"_ivl_54", 0 0, L_0x1b05c90;  1 drivers
v0x1b01100_0 .net *"_ivl_56", 0 0, L_0x1b05e40;  1 drivers
v0x1b011e0_0 .net *"_ivl_58", 0 0, L_0x1b05f00;  1 drivers
v0x1b012c0_0 .net *"_ivl_6", 0 0, L_0x1b040b0;  1 drivers
v0x1b013a0_0 .net *"_ivl_60", 0 0, L_0x1b06070;  1 drivers
v0x1b01480_0 .net *"_ivl_62", 0 0, L_0x1b06180;  1 drivers
v0x1b01560_0 .net *"_ivl_64", 0 0, L_0x1b063a0;  1 drivers
v0x1b01640_0 .net *"_ivl_66", 0 0, L_0x1b06410;  1 drivers
v0x1b01930_0 .net *"_ivl_68", 0 0, L_0x1b065f0;  1 drivers
v0x1b01a10_0 .net *"_ivl_70", 0 0, L_0x1b06660;  1 drivers
v0x1b01af0_0 .net *"_ivl_72", 0 0, L_0x1b068a0;  1 drivers
v0x1b01bd0_0 .net *"_ivl_74", 0 0, L_0x1b06960;  1 drivers
v0x1b01cb0_0 .net *"_ivl_76", 0 0, L_0x1b06bb0;  1 drivers
v0x1b01d90_0 .net *"_ivl_78", 0 0, L_0x1b06c20;  1 drivers
v0x1b01e70_0 .net *"_ivl_8", 0 0, L_0x1b041f0;  1 drivers
v0x1b01f50_0 .net *"_ivl_80", 0 0, L_0x1b06e30;  1 drivers
v0x1b02030_0 .net *"_ivl_82", 0 0, L_0x1b06ef0;  1 drivers
v0x1b02110_0 .net *"_ivl_84", 0 0, L_0x1b070c0;  1 drivers
v0x1b021f0_0 .net *"_ivl_86", 0 0, L_0x1b071d0;  1 drivers
v0x1b022d0_0 .net *"_ivl_88", 0 0, L_0x1b07450;  1 drivers
v0x1b023b0_0 .net *"_ivl_90", 0 0, L_0x1b074c0;  1 drivers
v0x1b02490_0 .net *"_ivl_92", 0 0, L_0x1b076b0;  1 drivers
v0x1b02570_0 .net *"_ivl_94", 0 0, L_0x1b077c0;  1 drivers
v0x1b02650_0 .net *"_ivl_96", 0 0, L_0x1b079c0;  1 drivers
v0x1b02730_0 .net "a", 0 0, v0x1aff180_0;  alias, 1 drivers
v0x1b027d0_0 .net "b", 0 0, v0x1aff220_0;  alias, 1 drivers
v0x1b028c0_0 .net "c", 0 0, v0x1aff2c0_0;  alias, 1 drivers
v0x1b029b0_0 .net "d", 0 0, v0x1aff400_0;  alias, 1 drivers
v0x1b02aa0_0 .net "q", 0 0, L_0x1b07ad0;  alias, 1 drivers
S_0x1b02c00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1acd430;
 .timescale -12 -12;
E_0x1ac7fa0 .event anyedge, v0x1b038b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b038b0_0;
    %nor/r;
    %assign/vec4 v0x1b038b0_0, 0;
    %wait E_0x1ac7fa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1afe930;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aff400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aff2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aff220_0, 0;
    %assign/vec4 v0x1aff180_0, 0;
    %wait E_0x1ab19f0;
    %wait E_0x1ac8450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aff400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aff2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aff220_0, 0;
    %assign/vec4 v0x1aff180_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ac8200;
    %load/vec4 v0x1aff180_0;
    %load/vec4 v0x1aff220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1aff2c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1aff400_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aff400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aff2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aff220_0, 0;
    %assign/vec4 v0x1aff180_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1afef80;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ac8200;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1aff400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aff2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aff220_0, 0;
    %assign/vec4 v0x1aff180_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1acd430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b03590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b038b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1acd430;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b03590_0;
    %inv;
    %store/vec4 v0x1b03590_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1acd430;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1aff360_0, v0x1b03a10_0, v0x1b033b0_0, v0x1b03450_0, v0x1b034f0_0, v0x1b03630_0, v0x1b03770_0, v0x1b036d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1acd430;
T_7 ;
    %load/vec4 v0x1b03810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b03810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b03810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b03810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b03810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b03810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b03810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1acd430;
T_8 ;
    %wait E_0x1ac8200;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b03810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b03810_0, 4, 32;
    %load/vec4 v0x1b03950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b03810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b03810_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b03810_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b03810_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b03770_0;
    %load/vec4 v0x1b03770_0;
    %load/vec4 v0x1b036d0_0;
    %xor;
    %load/vec4 v0x1b03770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b03810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b03810_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b03810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b03810_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit2/iter0/response30/top_module.sv";
