\hypertarget{group___u_s_a_r_t___interrupt__definition}{}\section{U\+S\+A\+RT Interrupts Definition}
\label{group___u_s_a_r_t___interrupt__definition}\index{U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE}))\hypertarget{group___u_s_a_r_t___interrupt__definition_gae607c28a462c224c575b7541dc4f7067}{}\label{group___u_s_a_r_t___interrupt__definition_gae607c28a462c224c575b7541dc4f7067}

\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE}))\hypertarget{group___u_s_a_r_t___interrupt__definition_gab18d0fe889204a4c34f6d5817fb5147d}{}\label{group___u_s_a_r_t___interrupt__definition_gab18d0fe889204a4c34f6d5817fb5147d}

\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE}))\hypertarget{group___u_s_a_r_t___interrupt__definition_ga748e86162cc110513330079982821c39}{}\label{group___u_s_a_r_t___interrupt__definition_ga748e86162cc110513330079982821c39}

\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE}))\hypertarget{group___u_s_a_r_t___interrupt__definition_gacdd49b93072655a21a63a35e6431f8ae}{}\label{group___u_s_a_r_t___interrupt__definition_gacdd49b93072655a21a63a35e6431f8ae}

\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE}))\hypertarget{group___u_s_a_r_t___interrupt__definition_ga5d85aab24b7b2dfddb61ba2a49fa6185}{}\label{group___u_s_a_r_t___interrupt__definition_ga5d85aab24b7b2dfddb61ba2a49fa6185}

\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE}))\hypertarget{group___u_s_a_r_t___interrupt__definition_ga063628e16cdda199b07d380421afc4a5}{}\label{group___u_s_a_r_t___interrupt__definition_ga063628e16cdda199b07d380421afc4a5}

\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE}))\hypertarget{group___u_s_a_r_t___interrupt__definition_gab49efbefaca2921e8cbe8f5146e99dbd}{}\label{group___u_s_a_r_t___interrupt__definition_gab49efbefaca2921e8cbe8f5146e99dbd}

\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE}))\hypertarget{group___u_s_a_r_t___interrupt__definition_ga631e83efd4c4789128d80a9539faf78a}{}\label{group___u_s_a_r_t___interrupt__definition_ga631e83efd4c4789128d80a9539faf78a}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Elements values convention\+: 0x\+Y000\+X\+X\+XX
\begin{DoxyItemize}
\item X\+X\+XX \+: Interrupt mask in the XX register
\item Y \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 01\+: C\+R1 register
\item 10\+: C\+R2 register
\item 11\+: C\+R3 register 
\end{DoxyItemize}
\end{DoxyItemize}