// Seed: 525496569
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire module_1;
  module_0(
      id_11, id_1, id_9
  );
  wire id_13;
  xor (id_8, id_9, id_2, id_3, id_1, id_12, id_10);
  wire id_14;
  id_15(
      .id_0(1),
      .id_1(id_12),
      .id_2(1'b0),
      .id_3(id_4 * id_4 - 1),
      .id_4(1),
      .id_5(1),
      .id_6(id_7),
      .id_7(id_9),
      .id_8(),
      .id_9(~id_3),
      .id_10(id_1),
      .id_11(id_4),
      .id_12(id_12[1]),
      .id_13(1)
  );
endmodule
