{"vcs1":{"timestamp_begin":1681676693.545609244, "rt":0.97, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1681676694.554584663, "rt":0.90, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681676695.475257566, "rt":0.72, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681676693.255161672}
{"VCS_COMP_START_TIME": 1681676693.255161672}
{"VCS_COMP_END_TIME": 1681676696.959282494}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222680}}
