$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:25:52 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 , clock $end
  $var wire  1 - reset $end
  $scope module RegTester $end
   $var wire  1 , clock $end
   $var wire  1 + doneReg $end
   $var wire  1 , dut_clock $end
   $var wire  4 # dut_io_out_0 [3:0] $end
   $var wire  4 $ dut_io_out_1 [3:0] $end
   $var wire  4 % dut_io_out_2 [3:0] $end
   $var wire  4 & dut_io_out_3 [3:0] $end
   $var wire  4 ' dut_io_out_4 [3:0] $end
   $var wire  4 ( dut_io_out_5 [3:0] $end
   $var wire  4 ) dut_io_out_6 [3:0] $end
   $var wire  4 * dut_io_out_7 [3:0] $end
   $var wire  1 - dut_reset $end
   $var wire  1 - reset $end
   $scope module dut $end
    $var wire  1 , clock $end
    $var wire  4 # io_out_0 [3:0] $end
    $var wire  4 $ io_out_1 [3:0] $end
    $var wire  4 % io_out_2 [3:0] $end
    $var wire  4 & io_out_3 [3:0] $end
    $var wire  4 ' io_out_4 [3:0] $end
    $var wire  4 ( io_out_5 [3:0] $end
    $var wire  4 ) io_out_6 [3:0] $end
    $var wire  4 * io_out_7 [3:0] $end
    $var wire  1 - reset $end
    $var wire  4 # vecReg_0 [3:0] $end
    $var wire  4 $ vecReg_1 [3:0] $end
    $var wire  4 % vecReg_2 [3:0] $end
    $var wire  4 & vecReg_3 [3:0] $end
    $var wire  4 ' vecReg_4 [3:0] $end
    $var wire  4 ( vecReg_5 [3:0] $end
    $var wire  4 ) vecReg_6 [3:0] $end
    $var wire  4 * vecReg_7 [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
b0000 %
b0000 &
b0000 '
b0000 (
b0000 )
b0000 *
0+
0,
1-
#1
1,
#2
#3
#4
#5
#6
0,
#7
#8
#9
#10
0-
#11
b0001 #
b0101 $
b1001 %
b0010 &
b1011 '
b0011 (
b1110 )
b0101 *
1+
1,
#12
#13
#14
#15
#16
0,
#17
#18
#19
#20
