ModuleName Register_4bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 200 ,X2: 136 ,Y2: 200
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 624 ,Y1: 248 ,X2: 624 ,Y2: 352
Edge X1: 488 ,Y1: 352 ,X2: 624 ,Y2: 352
Edge X1: 488 ,Y1: 248 ,X2: 488 ,Y2: 352
Edge X1: 328 ,Y1: 352 ,X2: 488 ,Y2: 352
Edge X1: 328 ,Y1: 248 ,X2: 328 ,Y2: 352
Edge X1: 136 ,Y1: 352 ,X2: 328 ,Y2: 352
Edge X1: 136 ,Y1: 248 ,X2: 136 ,Y2: 352
Edge X1: 112 ,Y1: 352 ,X2: 136 ,Y2: 352
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 680 ,Y1: 296 ,X2: 680 ,Y2: 400
Edge X1: 544 ,Y1: 400 ,X2: 680 ,Y2: 400
Edge X1: 544 ,Y1: 296 ,X2: 544 ,Y2: 400
Edge X1: 384 ,Y1: 400 ,X2: 544 ,Y2: 400
Edge X1: 384 ,Y1: 296 ,X2: 384 ,Y2: 400
Edge X1: 192 ,Y1: 400 ,X2: 384 ,Y2: 400
Edge X1: 192 ,Y1: 296 ,X2: 192 ,Y2: 400
Edge X1: 128 ,Y1: 400 ,X2: 192 ,Y2: 400
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 736 ,Y1: 200 ,X2: 760 ,Y2: 200
Edge X1: 760 ,Y1: 168 ,X2: 760 ,Y2: 200
Edge X1: 760 ,Y1: 168 ,X2: 776 ,Y2: 168
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 160 ,X2: 624 ,Y2: 160
Edge X1: 616 ,Y1: 160 ,X2: 616 ,Y2: 200
Edge X1: 600 ,Y1: 200 ,X2: 616 ,Y2: 200
Edge X1: 616 ,Y1: 200 ,X2: 624 ,Y2: 200
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 160 ,X2: 472 ,Y2: 160
Edge X1: 464 ,Y1: 160 ,X2: 464 ,Y2: 200
Edge X1: 440 ,Y1: 200 ,X2: 464 ,Y2: 200
Edge X1: 464 ,Y1: 200 ,X2: 488 ,Y2: 200
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 160 ,X2: 312 ,Y2: 160
Edge X1: 288 ,Y1: 160 ,X2: 288 ,Y2: 200
Edge X1: 248 ,Y1: 200 ,X2: 288 ,Y2: 200
Edge X1: 288 ,Y1: 200 ,X2: 328 ,Y2: 200
End
Branches
End
End
Ports
Port Left: 88 Top: 200 ,Orientation: 0
Portname: Din ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 112 Top: 352 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 128 Top: 400 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 776 Top: 168 ,Orientation: 0
Portname: Q0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 624 Top: 160 ,Orientation: 0
Portname: Q1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 472 Top: 160 ,Orientation: 0
Portname: Q2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 312 Top: 160 ,Orientation: 0
Portname: Q3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 160 Top: 192
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 352 Top: 192
Name: s1
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 512 Top: 192
Name: s2
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 648 Top: 192
Name: s3
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
End
Texts
End
Links
End
