

================================================================
== Vivado HLS Report for 'dut_rank'
================================================================
* Date:           Fri Nov 11 19:00:07 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      ?|      ?|      6266|          -|          -|     ?|    no    |
        | + Loop 1.1  |   6264|   6264|         8|          -|          -|   783|    no    |
        |- Loop 2     |  78440|  78440|      3922|          -|          -|    20|    no    |
        | + Loop 2.1  |   3920|   3920|         5|          -|          -|   784|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    130|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     95|
|Register         |        -|      -|     406|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     472|    464|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF | LUT |
    +----------------------------+------------------------+---------+-------+----+-----+
    |dut_fcmp_32ns_32ns_1_1_U41  |dut_fcmp_32ns_32ns_1_1  |        0|      0|  66|  239|
    +----------------------------+------------------------+---------+-------+----+-----+
    |Total                       |                        |        0|      0|  66|  239|
    +----------------------------+------------------------+---------+-------+----+-----+

    * DSP48: 
    +-------------------------------+---------------------------+-----------+
    |            Instance           |           Module          | Expression|
    +-------------------------------+---------------------------+-----------+
    |dut_mul_mul_11ns_21s_21_1_U42  |dut_mul_mul_11ns_21s_21_1  |  i0 * i1  |
    |dut_mul_mul_11ns_21s_21_1_U43  |dut_mul_mul_11ns_21s_21_1  |  i0 * i1  |
    +-------------------------------+---------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_219_p2         |     +    |      0|  0|  10|          10|           1|
    |i_2_fu_345_p2         |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_366_p2         |     +    |      0|  0|  10|          10|           1|
    |next_mul2_fu_333_p2   |     +    |      0|  0|  14|          14|          10|
    |next_mul_fu_382_p2    |     +    |      0|  0|  20|          10|          20|
    |tmp_155_fu_376_p2     |     +    |      0|  0|  14|          14|          14|
    |tmp_156_fu_392_p2     |     +    |      0|  0|  21|          21|          21|
    |tmp_49_fu_321_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_51_fu_327_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_339_p2   |   icmp   |      0|  0|   2|           5|           5|
    |exitcond_fu_360_p2    |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_i_fu_213_p2  |   icmp   |      0|  0|   4|          10|           9|
    |notlhs3_fu_303_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_285_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notrhs4_fu_309_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_291_p2      |   icmp   |      0|  0|   8|          23|           1|
    |tmp_47_fu_297_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_48_fu_315_p2      |    or    |      0|  0|   1|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 130|         175|         101|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |PCA_sorted_idx_address0  |  10|          4|   10|         40|
    |PCA_sorted_idx_address1  |  10|          3|   10|         30|
    |ap_NS_fsm                |  15|         17|    1|         17|
    |i_i_reg_151              |  10|          2|   10|         20|
    |i_reg_164                |   5|          2|    5|         10|
    |j_reg_187                |  10|          2|   10|         20|
    |phi_mul1_reg_175         |  14|          2|   14|         28|
    |phi_mul_reg_198          |  20|          2|   20|         40|
    |swap_i_reg_134           |   1|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  95|         37|   81|        208|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |PCA_sorted_idx_addr_1_reg_425  |  10|   0|   10|          0|
    |PCA_sorted_idx_addr_2_reg_430  |  10|   0|   10|          0|
    |PCA_sorted_idx_addr_reg_503    |   5|   0|   10|          5|
    |PCA_sorted_idx_load_2_reg_445  |  32|   0|   32|          0|
    |S_load_1_reg_481               |  32|   0|   32|          0|
    |S_load_reg_475                 |  32|   0|   32|          0|
    |ap_CS_fsm                      |  16|   0|   16|          0|
    |i_1_reg_419                    |  10|   0|   10|          0|
    |i_2_reg_498                    |   5|   0|    5|          0|
    |i_i_reg_151                    |  10|   0|   10|          0|
    |i_reg_164                      |   5|   0|    5|          0|
    |j_1_reg_516                    |  10|   0|   10|          0|
    |j_reg_187                      |  10|   0|   10|          0|
    |next_mul2_reg_490              |  14|   0|   14|          0|
    |next_mul_reg_526               |  20|   0|   20|          0|
    |phi_mul1_reg_175               |  14|   0|   14|          0|
    |phi_mul_cast_reg_508           |  20|   0|   21|          1|
    |phi_mul_reg_198                |  20|   0|   20|          0|
    |swap_i_reg_134                 |   1|   0|    1|          0|
    |temp_reg_435                   |  32|   0|   32|          0|
    |tmp_153_reg_455                |  21|   0|   21|          0|
    |tmp_154_reg_460                |  21|   0|   21|          0|
    |tmp_155_reg_521                |  14|   0|   14|          0|
    |tmp_159_reg_440                |  21|   0|   21|          0|
    |tmp_160_reg_450                |  21|   0|   21|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 406|   0|  412|          6|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    dut_rank    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    dut_rank    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    dut_rank    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    dut_rank    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    dut_rank    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    dut_rank    | return value |
|PCA_sorted_idx_address0  | out |   10|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_ce0       | out |    1|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_we0       | out |    1|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_d0        | out |   32|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_q0        |  in |   32|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_address1  | out |   10|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_ce1       | out |    1|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_we1       | out |    1|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_d1        | out |   32|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_q1        |  in |   32|  ap_memory | PCA_sorted_idx |     array    |
|tsf_mat_address0         | out |   14|  ap_memory |     tsf_mat    |     array    |
|tsf_mat_ce0              | out |    1|  ap_memory |     tsf_mat    |     array    |
|tsf_mat_we0              | out |    1|  ap_memory |     tsf_mat    |     array    |
|tsf_mat_d0               | out |   32|  ap_memory |     tsf_mat    |     array    |
|S_address0               | out |   20|  ap_memory |        S       |     array    |
|S_ce0                    | out |    1|  ap_memory |        S       |     array    |
|S_q0                     |  in |   32|  ap_memory |        S       |     array    |
|S_address1               | out |   20|  ap_memory |        S       |     array    |
|S_ce1                    | out |    1|  ap_memory |        S       |     array    |
|S_q1                     |  in |   32|  ap_memory |        S       |     array    |
|U_address0               | out |   20|  ap_memory |        U       |     array    |
|U_ce0                    | out |    1|  ap_memory |        U       |     array    |
|U_q0                     |  in |   32|  ap_memory |        U       |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i & swap_i)
	11  / (exitcond_i & !swap_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
11 --> 
	12  / (!exitcond1)
12 --> 
	11  / (exitcond)
	13  / (!exitcond)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	12  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_17 [1/1] 0.00ns
:0  br label %._crit_edge1.i


 <State 2>: 1.57ns
ST_2: stg_18 [1/1] 1.57ns
._crit_edge1.i:0  br label %._crit_edge.i


 <State 3>: 4.55ns
ST_3: swap_i [1/1] 0.00ns
._crit_edge.i:0  %swap_i = phi i1 [ false, %._crit_edge1.i ], [ true, %2 ], [ %swap_i, %1 ]

ST_3: i_i [1/1] 0.00ns
._crit_edge.i:1  %i_i = phi i10 [ 0, %._crit_edge1.i ], [ %i_1, %2 ], [ %i_1, %1 ]

ST_3: exitcond_i [1/1] 2.07ns
._crit_edge.i:2  %exitcond_i = icmp eq i10 %i_i, -241

ST_3: empty [1/1] 0.00ns
._crit_edge.i:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 783, i64 783, i64 783)

ST_3: i_1 [1/1] 1.84ns
._crit_edge.i:4  %i_1 = add i10 %i_i, 1

ST_3: stg_24 [1/1] 0.00ns
._crit_edge.i:5  br i1 %exitcond_i, label %3, label %1

ST_3: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i10 %i_i to i64

ST_3: PCA_sorted_idx_addr_1 [1/1] 0.00ns
:1  %PCA_sorted_idx_addr_1 = getelementptr [784 x i32]* %PCA_sorted_idx, i64 0, i64 %tmp_i

ST_3: temp [2/2] 2.71ns
:2  %temp = load i32* %PCA_sorted_idx_addr_1, align 4

ST_3: tmp_180_i [1/1] 0.00ns
:8  %tmp_180_i = zext i10 %i_1 to i64

ST_3: PCA_sorted_idx_addr_2 [1/1] 0.00ns
:9  %PCA_sorted_idx_addr_2 = getelementptr [784 x i32]* %PCA_sorted_idx, i64 0, i64 %tmp_180_i

ST_3: PCA_sorted_idx_load_2 [2/2] 2.71ns
:10  %PCA_sorted_idx_load_2 = load i32* %PCA_sorted_idx_addr_2, align 4

ST_3: stg_31 [1/1] 1.57ns
:0  br i1 %swap_i, label %._crit_edge1.i, label %find_max.exit


 <State 4>: 2.71ns
ST_4: temp [1/2] 2.71ns
:2  %temp = load i32* %PCA_sorted_idx_addr_1, align 4

ST_4: tmp_159 [1/1] 0.00ns
:3  %tmp_159 = trunc i32 %temp to i21

ST_4: PCA_sorted_idx_load_2 [1/2] 2.71ns
:10  %PCA_sorted_idx_load_2 = load i32* %PCA_sorted_idx_addr_2, align 4

ST_4: tmp_160 [1/1] 0.00ns
:11  %tmp_160 = trunc i32 %PCA_sorted_idx_load_2 to i21


 <State 5>: 6.38ns
ST_5: tmp_153 [1/1] 6.38ns
:4  %tmp_153 = mul i21 785, %tmp_159

ST_5: tmp_154 [1/1] 6.38ns
:12  %tmp_154 = mul i21 785, %tmp_160


 <State 6>: 2.61ns
ST_6: tmp_166_cast [1/1] 0.00ns
:5  %tmp_166_cast = sext i21 %tmp_153 to i64

ST_6: S_addr [1/1] 0.00ns
:6  %S_addr = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_166_cast

ST_6: S_load [4/4] 2.61ns
:7  %S_load = load float* %S_addr, align 4

ST_6: tmp_167_cast [1/1] 0.00ns
:13  %tmp_167_cast = sext i21 %tmp_154 to i64

ST_6: S_addr_2 [1/1] 0.00ns
:14  %S_addr_2 = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_167_cast

ST_6: S_load_1 [4/4] 2.61ns
:15  %S_load_1 = load float* %S_addr_2, align 4


 <State 7>: 2.61ns
ST_7: S_load [3/4] 2.61ns
:7  %S_load = load float* %S_addr, align 4

ST_7: S_load_1 [3/4] 2.61ns
:15  %S_load_1 = load float* %S_addr_2, align 4


 <State 8>: 2.61ns
ST_8: S_load [2/4] 2.61ns
:7  %S_load = load float* %S_addr, align 4

ST_8: S_load_1 [2/4] 2.61ns
:15  %S_load_1 = load float* %S_addr_2, align 4


 <State 9>: 2.61ns
ST_9: S_load [1/4] 2.61ns
:7  %S_load = load float* %S_addr, align 4

ST_9: S_load_1 [1/4] 2.61ns
:15  %S_load_1 = load float* %S_addr_2, align 4


 <State 10>: 8.16ns
ST_10: S_load_to_int [1/1] 0.00ns
:16  %S_load_to_int = bitcast float %S_load to i32

ST_10: tmp [1/1] 0.00ns
:17  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %S_load_to_int, i32 23, i32 30)

ST_10: tmp_161 [1/1] 0.00ns
:18  %tmp_161 = trunc i32 %S_load_to_int to i23

ST_10: S_load_1_to_int [1/1] 0.00ns
:19  %S_load_1_to_int = bitcast float %S_load_1 to i32

ST_10: tmp_45 [1/1] 0.00ns
:20  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %S_load_1_to_int, i32 23, i32 30)

ST_10: tmp_162 [1/1] 0.00ns
:21  %tmp_162 = trunc i32 %S_load_1_to_int to i23

ST_10: notlhs [1/1] 2.00ns
:22  %notlhs = icmp ne i8 %tmp, -1

ST_10: notrhs [1/1] 2.39ns
:23  %notrhs = icmp eq i23 %tmp_161, 0

ST_10: tmp_47 [1/1] 0.00ns (grouped into LUT with out node tmp_51)
:24  %tmp_47 = or i1 %notrhs, %notlhs

ST_10: notlhs3 [1/1] 2.00ns
:25  %notlhs3 = icmp ne i8 %tmp_45, -1

ST_10: notrhs4 [1/1] 2.39ns
:26  %notrhs4 = icmp eq i23 %tmp_162, 0

ST_10: tmp_48 [1/1] 0.00ns (grouped into LUT with out node tmp_51)
:27  %tmp_48 = or i1 %notrhs4, %notlhs3

ST_10: tmp_49 [1/1] 0.00ns (grouped into LUT with out node tmp_51)
:28  %tmp_49 = and i1 %tmp_47, %tmp_48

ST_10: tmp_50 [1/1] 6.79ns
:29  %tmp_50 = fcmp olt float %S_load, %S_load_1

ST_10: tmp_51 [1/1] 1.37ns (out node of the LUT)
:30  %tmp_51 = and i1 %tmp_49, %tmp_50

ST_10: stg_65 [1/1] 0.00ns
:31  br i1 %tmp_51, label %2, label %._crit_edge.i

ST_10: stg_66 [1/1] 2.71ns
:0  store i32 %PCA_sorted_idx_load_2, i32* %PCA_sorted_idx_addr_1, align 4

ST_10: stg_67 [1/1] 2.71ns
:1  store i32 %temp, i32* %PCA_sorted_idx_addr_2, align 4

ST_10: stg_68 [1/1] 0.00ns
:2  br label %._crit_edge.i


 <State 11>: 1.96ns
ST_11: i [1/1] 0.00ns
find_max.exit:0  %i = phi i5 [ 0, %3 ], [ %i_2, %.preheader ]

ST_11: phi_mul1 [1/1] 0.00ns
find_max.exit:1  %phi_mul1 = phi i14 [ 0, %3 ], [ %next_mul2, %.preheader ]

ST_11: next_mul2 [1/1] 1.96ns
find_max.exit:2  %next_mul2 = add i14 %phi_mul1, 784

ST_11: empty_20 [1/1] 0.00ns
find_max.exit:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

ST_11: exitcond1 [1/1] 1.91ns
find_max.exit:4  %exitcond1 = icmp eq i5 %i, -12

ST_11: i_2 [1/1] 1.72ns
find_max.exit:5  %i_2 = add i5 %i, 1

ST_11: stg_75 [1/1] 0.00ns
find_max.exit:6  br i1 %exitcond1, label %5, label %.preheader.preheader

ST_11: tmp_s [1/1] 0.00ns
.preheader.preheader:0  %tmp_s = zext i5 %i to i64

ST_11: PCA_sorted_idx_addr [1/1] 0.00ns
.preheader.preheader:1  %PCA_sorted_idx_addr = getelementptr [784 x i32]* %PCA_sorted_idx, i64 0, i64 %tmp_s

ST_11: stg_78 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader

ST_11: stg_79 [1/1] 0.00ns
:0  ret void


 <State 12>: 2.71ns
ST_12: j [1/1] 0.00ns
.preheader:0  %j = phi i10 [ %j_1, %4 ], [ 0, %.preheader.preheader ]

ST_12: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i20 [ %next_mul, %4 ], [ 0, %.preheader.preheader ]

ST_12: phi_mul_cast [1/1] 0.00ns
.preheader:2  %phi_mul_cast = zext i20 %phi_mul to i21

ST_12: empty_21 [1/1] 0.00ns
.preheader:3  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_12: exitcond [1/1] 2.07ns
.preheader:4  %exitcond = icmp eq i10 %j, -240

ST_12: j_1 [1/1] 1.84ns
.preheader:5  %j_1 = add i10 %j, 1

ST_12: stg_86 [1/1] 0.00ns
.preheader:6  br i1 %exitcond, label %find_max.exit, label %4

ST_12: PCA_sorted_idx_load [2/2] 2.71ns
:0  %PCA_sorted_idx_load = load i32* %PCA_sorted_idx_addr, align 4

ST_12: tmp_132_cast [1/1] 0.00ns
:2  %tmp_132_cast = zext i10 %j to i14

ST_12: tmp_155 [1/1] 1.96ns
:3  %tmp_155 = add i14 %tmp_132_cast, %phi_mul1

ST_12: next_mul [1/1] 2.08ns
:6  %next_mul = add i20 784, %phi_mul


 <State 13>: 7.52ns
ST_13: PCA_sorted_idx_load [1/2] 2.71ns
:0  %PCA_sorted_idx_load = load i32* %PCA_sorted_idx_addr, align 4

ST_13: tmp_163 [1/1] 0.00ns
:1  %tmp_163 = trunc i32 %PCA_sorted_idx_load to i21

ST_13: tmp_156 [1/1] 2.20ns
:7  %tmp_156 = add i21 %tmp_163, %phi_mul_cast

ST_13: tmp_171_cast [1/1] 0.00ns
:8  %tmp_171_cast = zext i21 %tmp_156 to i64

ST_13: U_addr [1/1] 0.00ns
:9  %U_addr = getelementptr [614656 x float]* %U, i64 0, i64 %tmp_171_cast

ST_13: U_load [4/4] 2.61ns
:10  %U_load = load float* %U_addr, align 4


 <State 14>: 2.61ns
ST_14: U_load [3/4] 2.61ns
:10  %U_load = load float* %U_addr, align 4


 <State 15>: 2.61ns
ST_15: U_load [2/4] 2.61ns
:10  %U_load = load float* %U_addr, align 4


 <State 16>: 5.32ns
ST_16: tmp_169_cast [1/1] 0.00ns
:4  %tmp_169_cast = zext i14 %tmp_155 to i64

ST_16: tsf_mat_addr [1/1] 0.00ns
:5  %tsf_mat_addr = getelementptr [15680 x float]* %tsf_mat, i64 0, i64 %tmp_169_cast

ST_16: U_load [1/4] 2.61ns
:10  %U_load = load float* %U_addr, align 4

ST_16: stg_102 [1/1] 2.71ns
:11  store float %U_load, float* %tsf_mat_addr, align 4

ST_16: stg_103 [1/1] 0.00ns
:12  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ PCA_sorted_idx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ tsf_mat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ S]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ U]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_17                (br               ) [ 00000000000000000]
stg_18                (br               ) [ 00111111111000000]
swap_i                (phi              ) [ 00111111111000000]
i_i                   (phi              ) [ 00010000000000000]
exitcond_i            (icmp             ) [ 00111111111000000]
empty                 (speclooptripcount) [ 00000000000000000]
i_1                   (add              ) [ 00111111111000000]
stg_24                (br               ) [ 00000000000000000]
tmp_i                 (zext             ) [ 00000000000000000]
PCA_sorted_idx_addr_1 (getelementptr    ) [ 00001111111000000]
tmp_180_i             (zext             ) [ 00000000000000000]
PCA_sorted_idx_addr_2 (getelementptr    ) [ 00001111111000000]
stg_31                (br               ) [ 00111111111111111]
temp                  (load             ) [ 00000111111000000]
tmp_159               (trunc            ) [ 00000100000000000]
PCA_sorted_idx_load_2 (load             ) [ 00000111111000000]
tmp_160               (trunc            ) [ 00000100000000000]
tmp_153               (mul              ) [ 00000010000000000]
tmp_154               (mul              ) [ 00000010000000000]
tmp_166_cast          (sext             ) [ 00000000000000000]
S_addr                (getelementptr    ) [ 00000001110000000]
tmp_167_cast          (sext             ) [ 00000000000000000]
S_addr_2              (getelementptr    ) [ 00000001110000000]
S_load                (load             ) [ 00000000001000000]
S_load_1              (load             ) [ 00000000001000000]
S_load_to_int         (bitcast          ) [ 00000000000000000]
tmp                   (partselect       ) [ 00000000000000000]
tmp_161               (trunc            ) [ 00000000000000000]
S_load_1_to_int       (bitcast          ) [ 00000000000000000]
tmp_45                (partselect       ) [ 00000000000000000]
tmp_162               (trunc            ) [ 00000000000000000]
notlhs                (icmp             ) [ 00000000000000000]
notrhs                (icmp             ) [ 00000000000000000]
tmp_47                (or               ) [ 00000000000000000]
notlhs3               (icmp             ) [ 00000000000000000]
notrhs4               (icmp             ) [ 00000000000000000]
tmp_48                (or               ) [ 00000000000000000]
tmp_49                (and              ) [ 00000000000000000]
tmp_50                (fcmp             ) [ 00000000000000000]
tmp_51                (and              ) [ 00111111111000000]
stg_65                (br               ) [ 00111111111000000]
stg_66                (store            ) [ 00000000000000000]
stg_67                (store            ) [ 00000000000000000]
stg_68                (br               ) [ 00111111111000000]
i                     (phi              ) [ 00000000000100000]
phi_mul1              (phi              ) [ 00000000000111111]
next_mul2             (add              ) [ 00010000000111111]
empty_20              (speclooptripcount) [ 00000000000000000]
exitcond1             (icmp             ) [ 00000000000111111]
i_2                   (add              ) [ 00010000000111111]
stg_75                (br               ) [ 00000000000000000]
tmp_s                 (zext             ) [ 00000000000000000]
PCA_sorted_idx_addr   (getelementptr    ) [ 00000000000011111]
stg_78                (br               ) [ 00000000000111111]
stg_79                (ret              ) [ 00000000000000000]
j                     (phi              ) [ 00000000000010000]
phi_mul               (phi              ) [ 00000000000010000]
phi_mul_cast          (zext             ) [ 00000000000001000]
empty_21              (speclooptripcount) [ 00000000000000000]
exitcond              (icmp             ) [ 00000000000111111]
j_1                   (add              ) [ 00000000000111111]
stg_86                (br               ) [ 00010000000111111]
tmp_132_cast          (zext             ) [ 00000000000000000]
tmp_155               (add              ) [ 00000000000001111]
next_mul              (add              ) [ 00000000000111111]
PCA_sorted_idx_load   (load             ) [ 00000000000000000]
tmp_163               (trunc            ) [ 00000000000000000]
tmp_156               (add              ) [ 00000000000000000]
tmp_171_cast          (zext             ) [ 00000000000000000]
U_addr                (getelementptr    ) [ 00000000000000111]
tmp_169_cast          (zext             ) [ 00000000000000000]
tsf_mat_addr          (getelementptr    ) [ 00000000000000000]
U_load                (load             ) [ 00000000000000000]
stg_102               (store            ) [ 00000000000000000]
stg_103               (br               ) [ 00000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="PCA_sorted_idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PCA_sorted_idx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tsf_mat">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tsf_mat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="S">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="U">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="PCA_sorted_idx_addr_1_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="10" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PCA_sorted_idx_addr_1/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="6"/>
<pin id="75" dir="0" index="3" bw="10" slack="0"/>
<pin id="76" dir="0" index="4" bw="32" slack="6"/>
<pin id="66" dir="1" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="temp/3 PCA_sorted_idx_load_2/3 stg_66/10 stg_67/10 PCA_sorted_idx_load/12 "/>
</bind>
</comp>

<comp id="68" class="1004" name="PCA_sorted_idx_addr_2_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="10" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PCA_sorted_idx_addr_2/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="S_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="21" slack="0"/>
<pin id="83" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="20" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="3" bw="20" slack="0"/>
<pin id="99" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
<pin id="100" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_load/6 S_load_1/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="S_addr_2_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="21" slack="0"/>
<pin id="95" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_2/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="PCA_sorted_idx_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PCA_sorted_idx_addr/11 "/>
</bind>
</comp>

<comp id="109" class="1004" name="U_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="21" slack="0"/>
<pin id="113" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr/13 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="20" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U_load/13 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tsf_mat_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="14" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tsf_mat_addr/16 "/>
</bind>
</comp>

<comp id="128" class="1004" name="stg_102_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_102/16 "/>
</bind>
</comp>

<comp id="134" class="1005" name="swap_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="swap_i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="swap_i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="4" bw="1" slack="0"/>
<pin id="145" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="swap_i/3 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="1"/>
<pin id="153" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="4" bw="10" slack="0"/>
<pin id="161" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="175" class="1005" name="phi_mul1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="1"/>
<pin id="177" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="phi_mul1_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="14" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/11 "/>
</bind>
</comp>

<comp id="187" class="1005" name="j_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="1"/>
<pin id="189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="j_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="198" class="1005" name="phi_mul_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="20" slack="1"/>
<pin id="200" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="phi_mul_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="20" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/12 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_50_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_50/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="exitcond_i_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="10" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_180_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_180_i/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_159_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_159/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_160_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_160/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_166_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="21" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_166_cast/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_167_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="21" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_167_cast/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="S_load_to_int_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="S_load_to_int/10 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_161_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_161/10 "/>
</bind>
</comp>

<comp id="268" class="1004" name="S_load_1_to_int_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="S_load_1_to_int/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_45_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="0" index="3" bw="6" slack="0"/>
<pin id="276" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_162_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_162/10 "/>
</bind>
</comp>

<comp id="285" class="1004" name="notlhs_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="notrhs_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="23" slack="0"/>
<pin id="293" dir="0" index="1" bw="23" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_47_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_47/10 "/>
</bind>
</comp>

<comp id="303" class="1004" name="notlhs3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="notrhs4_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="23" slack="0"/>
<pin id="311" dir="0" index="1" bw="23" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_48_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_49_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_49/10 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_51_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_51/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="next_mul2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="0"/>
<pin id="335" dir="0" index="1" bw="11" slack="0"/>
<pin id="336" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/11 "/>
</bind>
</comp>

<comp id="339" class="1004" name="exitcond1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/11 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/11 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="356" class="1004" name="phi_mul_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="20" slack="0"/>
<pin id="358" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul_cast/12 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exitcond_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="10" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="j_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_132_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_132_cast/12 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_155_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="14" slack="1"/>
<pin id="379" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_155/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="next_mul_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="0" index="1" bw="20" slack="0"/>
<pin id="385" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/12 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_163_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_163/13 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_156_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="21" slack="0"/>
<pin id="394" dir="0" index="1" bw="20" slack="1"/>
<pin id="395" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_156/13 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_171_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="21" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_171_cast/13 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_169_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="14" slack="4"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_169_cast/16 "/>
</bind>
</comp>

<comp id="406" class="1007" name="tmp_154_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="0"/>
<pin id="408" dir="0" index="1" bw="21" slack="1"/>
<pin id="409" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_154/5 "/>
</bind>
</comp>

<comp id="411" class="1007" name="tmp_153_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="0" index="1" bw="21" slack="1"/>
<pin id="414" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_153/5 "/>
</bind>
</comp>

<comp id="419" class="1005" name="i_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="PCA_sorted_idx_addr_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="1"/>
<pin id="427" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="PCA_sorted_idx_addr_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="PCA_sorted_idx_addr_2_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="1"/>
<pin id="432" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="PCA_sorted_idx_addr_2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="temp_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="6"/>
<pin id="437" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_159_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="21" slack="1"/>
<pin id="442" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_159 "/>
</bind>
</comp>

<comp id="445" class="1005" name="PCA_sorted_idx_load_2_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="6"/>
<pin id="447" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="PCA_sorted_idx_load_2 "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_160_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="21" slack="1"/>
<pin id="452" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_160 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_153_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="21" slack="1"/>
<pin id="457" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_153 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_154_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="21" slack="1"/>
<pin id="462" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_154 "/>
</bind>
</comp>

<comp id="465" class="1005" name="S_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="20" slack="1"/>
<pin id="467" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="S_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="S_addr_2_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="20" slack="1"/>
<pin id="472" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_2 "/>
</bind>
</comp>

<comp id="475" class="1005" name="S_load_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="S_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="S_load_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="S_load_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="next_mul2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="0"/>
<pin id="492" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="498" class="1005" name="i_2_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="503" class="1005" name="PCA_sorted_idx_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="1"/>
<pin id="505" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="PCA_sorted_idx_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="phi_mul_cast_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="21" slack="1"/>
<pin id="510" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul_cast "/>
</bind>
</comp>

<comp id="516" class="1005" name="j_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_155_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="14" slack="4"/>
<pin id="523" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_155 "/>
</bind>
</comp>

<comp id="526" class="1005" name="next_mul_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="20" slack="0"/>
<pin id="528" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="531" class="1005" name="U_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="20" slack="1"/>
<pin id="533" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="U_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="3"/><net_sink comp="63" pin=3"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="91" pin="3"/><net_sink comp="86" pin=3"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="116" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="134" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="134" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="134" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="150"><net_src comp="139" pin="6"/><net_sink comp="134" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="217"><net_src comp="155" pin="6"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="155" pin="6"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="155" pin="6"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="233"><net_src comp="219" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="238"><net_src comp="63" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="63" pin="5"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="267"><net_src comp="251" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="268" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="254" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="264" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="285" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="271" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="281" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="303" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="297" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="209" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="179" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="168" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="168" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="168" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="359"><net_src comp="202" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="191" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="191" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="20" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="191" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="175" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="54" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="202" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="63" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="410"><net_src comp="24" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="24" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="219" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="428"><net_src comp="56" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="433"><net_src comp="68" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="63" pin=3"/></net>

<net id="438"><net_src comp="63" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="63" pin=4"/></net>

<net id="443"><net_src comp="235" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="448"><net_src comp="63" pin="5"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="453"><net_src comp="239" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="458"><net_src comp="411" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="463"><net_src comp="406" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="468"><net_src comp="79" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="473"><net_src comp="91" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="86" pin=3"/></net>

<net id="478"><net_src comp="86" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="484"><net_src comp="86" pin="5"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="493"><net_src comp="333" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="501"><net_src comp="345" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="506"><net_src comp="102" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="511"><net_src comp="356" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="519"><net_src comp="366" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="524"><net_src comp="376" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="529"><net_src comp="382" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="534"><net_src comp="109" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PCA_sorted_idx | {10 }
	Port: tsf_mat | {16 }
 - Input state : 
	Port: dut_rank : PCA_sorted_idx | {3 4 12 13 }
	Port: dut_rank : S | {6 7 8 9 }
	Port: dut_rank : U | {13 14 15 16 }
  - Chain level:
	State 1
	State 2
	State 3
		exitcond_i : 1
		i_1 : 1
		stg_24 : 2
		tmp_i : 1
		PCA_sorted_idx_addr_1 : 2
		temp : 3
		tmp_180_i : 2
		PCA_sorted_idx_addr_2 : 3
		PCA_sorted_idx_load_2 : 4
		stg_31 : 1
	State 4
		tmp_159 : 1
		tmp_160 : 1
	State 5
	State 6
		S_addr : 1
		S_load : 2
		S_addr_2 : 1
		S_load_1 : 2
	State 7
	State 8
	State 9
	State 10
		tmp : 1
		tmp_161 : 1
		tmp_45 : 1
		tmp_162 : 1
		notlhs : 2
		notrhs : 2
		tmp_47 : 3
		notlhs3 : 2
		notrhs4 : 2
		tmp_48 : 3
		tmp_49 : 3
		tmp_51 : 3
		stg_65 : 3
	State 11
		next_mul2 : 1
		exitcond1 : 1
		i_2 : 1
		stg_75 : 2
		tmp_s : 1
		PCA_sorted_idx_addr : 2
	State 12
		phi_mul_cast : 1
		exitcond : 1
		j_1 : 1
		stg_86 : 2
		tmp_132_cast : 1
		tmp_155 : 2
		next_mul : 1
	State 13
		tmp_163 : 1
		tmp_156 : 2
		tmp_171_cast : 3
		U_addr : 4
		U_load : 5
	State 14
	State 15
	State 16
		tsf_mat_addr : 1
		stg_102 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |    tmp_50_fu_209    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |      i_1_fu_219     |    0    |    0    |    10   |
|          |   next_mul2_fu_333  |    0    |    0    |    14   |
|          |      i_2_fu_345     |    0    |    0    |    5    |
|    add   |      j_1_fu_366     |    0    |    0    |    10   |
|          |    tmp_155_fu_376   |    0    |    0    |    14   |
|          |   next_mul_fu_382   |    0    |    0    |    20   |
|          |    tmp_156_fu_392   |    0    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|          |  exitcond_i_fu_213  |    0    |    0    |    4    |
|          |    notlhs_fu_285    |    0    |    0    |    3    |
|          |    notrhs_fu_291    |    0    |    0    |    8    |
|   icmp   |    notlhs3_fu_303   |    0    |    0    |    3    |
|          |    notrhs4_fu_309   |    0    |    0    |    8    |
|          |   exitcond1_fu_339  |    0    |    0    |    2    |
|          |   exitcond_fu_360   |    0    |    0    |    4    |
|----------|---------------------|---------|---------|---------|
|    or    |    tmp_47_fu_297    |    0    |    0    |    1    |
|          |    tmp_48_fu_315    |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|    and   |    tmp_49_fu_321    |    0    |    0    |    1    |
|          |    tmp_51_fu_327    |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|    mul   |    tmp_154_fu_406   |    1    |    0    |    0    |
|          |    tmp_153_fu_411   |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_i_fu_225    |    0    |    0    |    0    |
|          |   tmp_180_i_fu_230  |    0    |    0    |    0    |
|          |     tmp_s_fu_351    |    0    |    0    |    0    |
|   zext   | phi_mul_cast_fu_356 |    0    |    0    |    0    |
|          | tmp_132_cast_fu_372 |    0    |    0    |    0    |
|          | tmp_171_cast_fu_397 |    0    |    0    |    0    |
|          | tmp_169_cast_fu_402 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_159_fu_235   |    0    |    0    |    0    |
|          |    tmp_160_fu_239   |    0    |    0    |    0    |
|   trunc  |    tmp_161_fu_264   |    0    |    0    |    0    |
|          |    tmp_162_fu_281   |    0    |    0    |    0    |
|          |    tmp_163_fu_388   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   | tmp_166_cast_fu_243 |    0    |    0    |    0    |
|          | tmp_167_cast_fu_247 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_254     |    0    |    0    |    0    |
|          |    tmp_45_fu_271    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |    66   |   369   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|PCA_sorted_idx_addr_1_reg_425|   10   |
|PCA_sorted_idx_addr_2_reg_430|   10   |
| PCA_sorted_idx_addr_reg_503 |   10   |
|PCA_sorted_idx_load_2_reg_445|   32   |
|       S_addr_2_reg_470      |   20   |
|        S_addr_reg_465       |   20   |
|       S_load_1_reg_481      |   32   |
|        S_load_reg_475       |   32   |
|        U_addr_reg_531       |   20   |
|         i_1_reg_419         |   10   |
|         i_2_reg_498         |    5   |
|         i_i_reg_151         |   10   |
|          i_reg_164          |    5   |
|         j_1_reg_516         |   10   |
|          j_reg_187          |   10   |
|      next_mul2_reg_490      |   14   |
|       next_mul_reg_526      |   20   |
|       phi_mul1_reg_175      |   14   |
|     phi_mul_cast_reg_508    |   21   |
|       phi_mul_reg_198       |   20   |
|        swap_i_reg_134       |    1   |
|         temp_reg_435        |   32   |
|       tmp_153_reg_455       |   21   |
|       tmp_154_reg_460       |   21   |
|       tmp_155_reg_521       |   14   |
|       tmp_159_reg_440       |   21   |
|       tmp_160_reg_450       |   21   |
+-----------------------------+--------+
|            Total            |   456  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_63 |  p0  |   3  |  10  |   30   ||    10   |
|  grp_access_fu_63 |  p3  |   2  |  10  |   20   ||    10   |
|  grp_access_fu_86 |  p0  |   2  |  20  |   40   ||    20   |
|  grp_access_fu_86 |  p3  |   2  |  20  |   40   ||    20   |
| grp_access_fu_116 |  p0  |   2  |  20  |   40   ||    20   |
|   swap_i_reg_134  |  p0  |   3  |   1  |    3   ||    1    |
|  phi_mul1_reg_175 |  p0  |   2  |  14  |   28   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   201  ||  10.997 ||    95   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   66   |   369  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   95   |
|  Register |    -   |    -   |   456  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   10   |   522  |   464  |
+-----------+--------+--------+--------+--------+
