ISim log file
Running: E:\Verilog_tool\p5plus\pipeline_cpu_lhs\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Verilog_tool/p5plus/pipeline_cpu_lhs/tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                  45@00003000: $ 8 <= 00000002
                  45@00003004: *00000004 <= 00000002
                  65@00003008: $16 <= 00000002
                  85@0000300c: $16 <= 00000004
